Protel Design System Design Rule Check
PCB File : D:\KazATU\Peggy\Hardware\Receiver\Peggy Receiver\Печатная плата Peggy Receiver.PcbDoc
Date     : 16.12.2022
Time     : 22:38:46

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=5mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.15mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.15mm) Between Pad D2-1(10.373mm,21.741mm) on Top Layer And Pad D2-2(10.373mm,22.691mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.15mm) Between Pad D2-2(10.373mm,22.691mm) on Top Layer And Pad D2-3(10.373mm,23.641mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-1(40.009mm,39.173mm) on Top Layer And Pad MPU1-2(39.509mm,39.173mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-1(41.509mm,41.473mm) on Top Layer And Pad MPU1-2(40.709mm,41.473mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-10(34.309mm,41.473mm) on Top Layer And Pad MPU1-11(33.509mm,41.473mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-10(34.309mm,41.473mm) on Top Layer And Pad MPU1-9(35.109mm,41.473mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-10(35.509mm,39.173mm) on Top Layer And Pad MPU1-11(35.009mm,39.173mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-10(35.509mm,39.173mm) on Top Layer And Pad MPU1-9(36.009mm,39.173mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-12(31.759mm,39.723mm) on Top Layer And Pad MPU1-13(31.759mm,38.923mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-12(34.059mm,38.223mm) on Top Layer And Pad MPU1-13(34.059mm,37.723mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-13(31.759mm,38.923mm) on Top Layer And Pad MPU1-14(31.759mm,38.123mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-13(34.059mm,37.723mm) on Top Layer And Pad MPU1-14(34.059mm,37.223mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-14(31.759mm,38.123mm) on Top Layer And Pad MPU1-15(31.759mm,37.323mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-14(34.059mm,37.223mm) on Top Layer And Pad MPU1-15(34.059mm,36.723mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-15(31.759mm,37.323mm) on Top Layer And Pad MPU1-16(31.759mm,36.523mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-15(34.059mm,36.723mm) on Top Layer And Pad MPU1-16(34.059mm,36.223mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-16(31.759mm,36.523mm) on Top Layer And Pad MPU1-17(31.759mm,35.723mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-16(34.059mm,36.223mm) on Top Layer And Pad MPU1-17(34.059mm,35.723mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-17(31.759mm,35.723mm) on Top Layer And Pad MPU1-18(31.759mm,34.923mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-17(34.059mm,35.723mm) on Top Layer And Pad MPU1-18(34.059mm,35.223mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-18(31.759mm,34.923mm) on Top Layer And Pad MPU1-19(31.759mm,34.123mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-18(34.059mm,35.223mm) on Top Layer And Pad MPU1-19(34.059mm,34.723mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-19(31.759mm,34.123mm) on Top Layer And Pad MPU1-20(31.759mm,33.323mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-19(34.059mm,34.723mm) on Top Layer And Pad MPU1-20(34.059mm,34.223mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-2(39.509mm,39.173mm) on Top Layer And Pad MPU1-3(39.009mm,39.173mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-2(40.709mm,41.473mm) on Top Layer And Pad MPU1-3(39.909mm,41.473mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-20(31.759mm,33.323mm) on Top Layer And Pad MPU1-21(31.759mm,32.523mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-20(34.059mm,34.223mm) on Top Layer And Pad MPU1-21(34.059mm,33.723mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-21(31.759mm,32.523mm) on Top Layer And Pad MPU1-22(31.759mm,31.723mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-21(34.059mm,33.723mm) on Top Layer And Pad MPU1-22(34.059mm,33.223mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-23(33.509mm,29.973mm) on Top Layer And Pad MPU1-24(34.309mm,29.973mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-23(35.009mm,32.273mm) on Top Layer And Pad MPU1-24(35.509mm,32.273mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-24(34.309mm,29.973mm) on Top Layer And Pad MPU1-25(35.109mm,29.973mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-24(35.509mm,32.273mm) on Top Layer And Pad MPU1-25(36.009mm,32.273mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-25(35.109mm,29.973mm) on Top Layer And Pad MPU1-26(35.909mm,29.973mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-25(36.009mm,32.273mm) on Top Layer And Pad MPU1-26(36.509mm,32.273mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-26(35.909mm,29.973mm) on Top Layer And Pad MPU1-27(36.709mm,29.973mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-26(36.509mm,32.273mm) on Top Layer And Pad MPU1-27(37.009mm,32.273mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-27(36.709mm,29.973mm) on Top Layer And Pad MPU1-28(37.509mm,29.973mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-27(37.009mm,32.273mm) on Top Layer And Pad MPU1-28(37.509mm,32.273mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-28(37.509mm,29.973mm) on Top Layer And Pad MPU1-29(38.309mm,29.973mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-28(37.509mm,32.273mm) on Top Layer And Pad MPU1-29(38.009mm,32.273mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-29(38.009mm,32.273mm) on Top Layer And Pad MPU1-30(38.509mm,32.273mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-29(38.309mm,29.973mm) on Top Layer And Pad MPU1-30(39.109mm,29.973mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-3(39.009mm,39.173mm) on Top Layer And Pad MPU1-4(38.509mm,39.173mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-3(39.909mm,41.473mm) on Top Layer And Pad MPU1-4(39.109mm,41.473mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-30(38.509mm,32.273mm) on Top Layer And Pad MPU1-31(39.009mm,32.273mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-30(39.109mm,29.973mm) on Top Layer And Pad MPU1-31(39.909mm,29.973mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-31(39.009mm,32.273mm) on Top Layer And Pad MPU1-32(39.509mm,32.273mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-31(39.909mm,29.973mm) on Top Layer And Pad MPU1-32(40.709mm,29.973mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-32(39.509mm,32.273mm) on Top Layer And Pad MPU1-33(40.009mm,32.273mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-32(40.709mm,29.973mm) on Top Layer And Pad MPU1-33(41.509mm,29.973mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-34(40.959mm,33.223mm) on Top Layer And Pad MPU1-35(40.959mm,33.723mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-34(43.259mm,31.723mm) on Top Layer And Pad MPU1-35(43.259mm,32.523mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-35(40.959mm,33.723mm) on Top Layer And Pad MPU1-36(40.959mm,34.223mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-35(43.259mm,32.523mm) on Top Layer And Pad MPU1-36(43.259mm,33.323mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-36(40.959mm,34.223mm) on Top Layer And Pad MPU1-37(40.959mm,34.723mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-36(43.259mm,33.323mm) on Top Layer And Pad MPU1-37(43.259mm,34.123mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-37(40.959mm,34.723mm) on Top Layer And Pad MPU1-38(40.959mm,35.223mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-37(43.259mm,34.123mm) on Top Layer And Pad MPU1-38(43.259mm,34.923mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-38(40.959mm,35.223mm) on Top Layer And Pad MPU1-39(40.959mm,35.723mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-38(43.259mm,34.923mm) on Top Layer And Pad MPU1-39(43.259mm,35.723mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-39(40.959mm,35.723mm) on Top Layer And Pad MPU1-40(40.959mm,36.223mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-39(43.259mm,35.723mm) on Top Layer And Pad MPU1-40(43.259mm,36.523mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-4(38.509mm,39.173mm) on Top Layer And Pad MPU1-5(38.009mm,39.173mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-4(39.109mm,41.473mm) on Top Layer And Pad MPU1-5(38.309mm,41.473mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-40(40.959mm,36.223mm) on Top Layer And Pad MPU1-41(40.959mm,36.723mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-40(43.259mm,36.523mm) on Top Layer And Pad MPU1-41(43.259mm,37.323mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-41(40.959mm,36.723mm) on Top Layer And Pad MPU1-42(40.959mm,37.223mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-41(43.259mm,37.323mm) on Top Layer And Pad MPU1-42(43.259mm,38.123mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-42(40.959mm,37.223mm) on Top Layer And Pad MPU1-43(40.959mm,37.723mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-42(43.259mm,38.123mm) on Top Layer And Pad MPU1-43(43.259mm,38.923mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-43(40.959mm,37.723mm) on Top Layer And Pad MPU1-44(40.959mm,38.223mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-43(43.259mm,38.923mm) on Top Layer And Pad MPU1-44(43.259mm,39.723mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-5(38.009mm,39.173mm) on Top Layer And Pad MPU1-6(37.509mm,39.173mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-5(38.309mm,41.473mm) on Top Layer And Pad MPU1-6(37.509mm,41.473mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-6(37.509mm,39.173mm) on Top Layer And Pad MPU1-7(37.009mm,39.173mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-6(37.509mm,41.473mm) on Top Layer And Pad MPU1-7(36.709mm,41.473mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-7(36.709mm,41.473mm) on Top Layer And Pad MPU1-8(35.909mm,41.473mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-7(37.009mm,39.173mm) on Top Layer And Pad MPU1-8(36.509mm,39.173mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-8(35.909mm,41.473mm) on Top Layer And Pad MPU1-9(35.109mm,41.473mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad MPU1-8(36.509mm,39.173mm) on Top Layer And Pad MPU1-9(36.009mm,39.173mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.15mm) Between Pad U1-1(18.059mm,9.388mm) on Top Layer And Pad U1-2(19.009mm,9.388mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.15mm) Between Pad U1-2(19.009mm,9.388mm) on Top Layer And Pad U1-3(19.959mm,9.388mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad X2-1(4.175mm,23.7mm) on Top Layer And Pad X2-2(4.175mm,23.05mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.15mm) Between Pad X2-1(4.175mm,23.7mm) on Top Layer And Pad X2-6(4.2mm,24.9mm) on Multi-Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad X2-2(4.175mm,23.05mm) on Top Layer And Pad X2-3(4.175mm,22.4mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad X2-3(4.175mm,22.4mm) on Top Layer And Pad X2-4(4.175mm,21.75mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.15mm) Between Pad X2-4(4.175mm,21.75mm) on Top Layer And Pad X2-5(4.175mm,21.1mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.15mm) Between Pad X2-5(4.175mm,21.1mm) on Top Layer And Pad X2-6(4.2mm,19.9mm) on Multi-Layer [Top Solder] Mask Sliver [0.072mm]
Rule Violations :90

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (17.309mm,9.073mm) on Top Overlay And Pad U1-1(18.059mm,9.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Arc (18.302mm,2.802mm) on Top Overlay And Pad SB1-2(18.3mm,2.8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Arc (22.298mm,2.798mm) on Top Overlay And Pad SB1-1(22.3mm,2.8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Arc (29.809mm,33.473mm) on Top Overlay And Pad ZQ1-1(28.809mm,34.073mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C10-1(45.209mm,40.273mm) on Top Layer And Track (44.509mm,38.173mm)(44.509mm,40.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C10-1(45.209mm,40.273mm) on Top Layer And Track (44.509mm,40.973mm)(45.909mm,40.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C10-1(45.209mm,40.273mm) on Top Layer And Track (45.909mm,38.173mm)(45.909mm,40.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C10-2(45.209mm,38.873mm) on Top Layer And Track (44.509mm,38.173mm)(44.509mm,40.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C10-2(45.209mm,38.873mm) on Top Layer And Track (44.509mm,38.173mm)(45.909mm,38.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C10-2(45.209mm,38.873mm) on Top Layer And Track (45.909mm,38.173mm)(45.909mm,40.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C1-1(30.309mm,45.373mm) on Top Layer And Track (28.209mm,44.673mm)(31.009mm,44.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C1-1(30.309mm,45.373mm) on Top Layer And Track (28.209mm,46.073mm)(31.009mm,46.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C1-1(30.309mm,45.373mm) on Top Layer And Track (31.009mm,44.673mm)(31.009mm,46.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(12.673mm,23.591mm) on Top Layer And Track (11.573mm,19.791mm)(11.573mm,24.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(12.673mm,23.591mm) on Top Layer And Track (11.573mm,24.391mm)(13.773mm,24.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(12.673mm,23.591mm) on Top Layer And Track (13.773mm,24.391mm)(13.773mm,19.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(12.673mm,20.591mm) on Top Layer And Track (11.573mm,19.791mm)(11.573mm,24.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(12.673mm,20.591mm) on Top Layer And Track (11.573mm,19.791mm)(13.773mm,19.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(12.673mm,20.591mm) on Top Layer And Track (13.773mm,24.391mm)(13.773mm,19.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C1-2(28.909mm,45.373mm) on Top Layer And Track (28.209mm,44.673mm)(28.209mm,46.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C1-2(28.909mm,45.373mm) on Top Layer And Track (28.209mm,44.673mm)(31.009mm,44.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C1-2(28.909mm,45.373mm) on Top Layer And Track (28.209mm,46.073mm)(31.009mm,46.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(18.109mm,7.073mm) on Top Layer And Track (17.309mm,5.973mm)(17.309mm,8.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(18.109mm,7.073mm) on Top Layer And Track (17.309mm,5.973mm)(21.909mm,5.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(18.109mm,7.073mm) on Top Layer And Track (17.309mm,8.173mm)(21.909mm,8.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(21.109mm,7.073mm) on Top Layer And Track (17.309mm,5.973mm)(21.909mm,5.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(21.109mm,7.073mm) on Top Layer And Track (17.309mm,8.173mm)(21.909mm,8.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(21.109mm,7.073mm) on Top Layer And Track (21.909mm,5.973mm)(21.909mm,8.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(18.109mm,14.073mm) on Top Layer And Track (17.309mm,12.973mm)(17.309mm,15.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(18.109mm,14.073mm) on Top Layer And Track (17.309mm,12.973mm)(21.909mm,12.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(18.109mm,14.073mm) on Top Layer And Track (17.309mm,15.173mm)(21.909mm,15.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-2(21.109mm,14.073mm) on Top Layer And Track (17.309mm,12.973mm)(21.909mm,12.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-2(21.109mm,14.073mm) on Top Layer And Track (17.309mm,15.173mm)(21.909mm,15.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-2(21.109mm,14.073mm) on Top Layer And Track (21.909mm,12.973mm)(21.909mm,15.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C14-1(18.109mm,16.273mm) on Top Layer And Track (17.409mm,15.573mm)(17.409mm,16.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C14-1(18.109mm,16.273mm) on Top Layer And Track (17.409mm,15.573mm)(20.209mm,15.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C14-1(18.109mm,16.273mm) on Top Layer And Track (17.409mm,16.973mm)(20.209mm,16.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C14-2(19.509mm,16.273mm) on Top Layer And Track (17.409mm,15.573mm)(20.209mm,15.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C14-2(19.509mm,16.273mm) on Top Layer And Track (17.409mm,16.973mm)(20.209mm,16.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C14-2(19.509mm,16.273mm) on Top Layer And Track (20.209mm,15.573mm)(20.209mm,16.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-1(15mm,65mm) on Top Layer And Track (13.9mm,64.2mm)(13.9mm,68.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-1(15mm,65mm) on Top Layer And Track (13.9mm,64.2mm)(16.1mm,64.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-1(15mm,65mm) on Top Layer And Track (16.1mm,64.2mm)(16.1mm,68.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-2(15mm,68mm) on Top Layer And Track (13.9mm,64.2mm)(13.9mm,68.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-2(15mm,68mm) on Top Layer And Track (13.9mm,68.8mm)(16.1mm,68.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-2(15mm,68mm) on Top Layer And Track (16.1mm,64.2mm)(16.1mm,68.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(33.809mm,24.673mm) on Top Layer And Track (30.009mm,23.573mm)(34.609mm,23.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(33.809mm,24.673mm) on Top Layer And Track (30.009mm,25.773mm)(34.609mm,25.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(33.809mm,24.673mm) on Top Layer And Track (34.609mm,23.573mm)(34.609mm,25.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-2(30.809mm,24.673mm) on Top Layer And Track (30.009mm,23.573mm)(30.009mm,25.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-2(30.809mm,24.673mm) on Top Layer And Track (30.009mm,23.573mm)(34.609mm,23.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-2(30.809mm,24.673mm) on Top Layer And Track (30.009mm,25.773mm)(34.609mm,25.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(58.9mm,45.7mm) on Top Layer And Track (58.1mm,44.6mm)(58.1mm,46.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(58.9mm,45.7mm) on Top Layer And Track (58.1mm,44.6mm)(62.7mm,44.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(58.9mm,45.7mm) on Top Layer And Track (58.1mm,46.8mm)(62.7mm,46.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-2(61.9mm,45.7mm) on Top Layer And Track (58.1mm,44.6mm)(62.7mm,44.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-2(61.9mm,45.7mm) on Top Layer And Track (58.1mm,46.8mm)(62.7mm,46.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-2(61.9mm,45.7mm) on Top Layer And Track (62.7mm,44.6mm)(62.7mm,46.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C7-1(28.909mm,41.673mm) on Top Layer And Track (28.209mm,39.573mm)(28.209mm,42.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C7-1(28.909mm,41.673mm) on Top Layer And Track (28.209mm,42.373mm)(29.609mm,42.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C7-1(28.909mm,41.673mm) on Top Layer And Track (29.609mm,39.573mm)(29.609mm,42.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C7-2(28.909mm,40.273mm) on Top Layer And Track (28.209mm,39.573mm)(28.209mm,42.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C7-2(28.909mm,40.273mm) on Top Layer And Track (28.209mm,39.573mm)(29.609mm,39.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C7-2(28.909mm,40.273mm) on Top Layer And Track (29.609mm,39.573mm)(29.609mm,42.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C8-1(34.309mm,27.773mm) on Top Layer And Track (32.209mm,27.073mm)(35.009mm,27.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C8-1(34.309mm,27.773mm) on Top Layer And Track (32.209mm,28.473mm)(35.009mm,28.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C8-1(34.309mm,27.773mm) on Top Layer And Track (35.009mm,27.073mm)(35.009mm,28.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C8-2(32.909mm,27.773mm) on Top Layer And Track (32.209mm,27.073mm)(32.209mm,28.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C8-2(32.909mm,27.773mm) on Top Layer And Track (32.209mm,27.073mm)(35.009mm,27.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C8-2(32.909mm,27.773mm) on Top Layer And Track (32.209mm,28.473mm)(35.009mm,28.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C9-1(45.309mm,30.773mm) on Top Layer And Track (44.609mm,30.073mm)(44.609mm,32.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C9-1(45.309mm,30.773mm) on Top Layer And Track (44.609mm,30.073mm)(46.009mm,30.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C9-1(45.309mm,30.773mm) on Top Layer And Track (46.009mm,30.073mm)(46.009mm,32.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C9-2(45.309mm,32.173mm) on Top Layer And Track (44.609mm,30.073mm)(44.609mm,32.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C9-2(45.309mm,32.173mm) on Top Layer And Track (44.609mm,32.873mm)(46.009mm,32.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C9-2(45.309mm,32.173mm) on Top Layer And Track (46.009mm,30.073mm)(46.009mm,32.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad D1-1(71.58mm,42.6mm) on Multi-Layer And Track (57.33mm,43.94mm)(73.13mm,43.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D1-1(71.58mm,42.6mm) on Multi-Layer And Track (69.675mm,41.33mm)(70.31mm,41.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D1-1(71.58mm,42.6mm) on Multi-Layer And Track (69.675mm,43.87mm)(70.31mm,43.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D1-1(71.58mm,42.6mm) on Multi-Layer And Track (70.31mm,41.33mm)(70.31mm,43.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D1-1(71.58mm,42.6mm) on Multi-Layer And Track (70.31mm,41.33mm)(72.85mm,41.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D1-1(71.58mm,42.6mm) on Multi-Layer And Track (70.31mm,43.87mm)(72.85mm,43.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D1-1(71.58mm,42.6mm) on Multi-Layer And Track (72.85mm,41.33mm)(72.85mm,43.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-2(69.04mm,42.6mm) on Multi-Layer And Track (57.33mm,43.94mm)(73.13mm,43.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad D1-2(69.04mm,42.6mm) on Multi-Layer And Track (67.77mm,41.965mm)(67.77mm,43.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-2(69.04mm,42.6mm) on Multi-Layer And Track (67.77mm,41.965mm)(68.405mm,41.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-2(69.04mm,42.6mm) on Multi-Layer And Track (67.77mm,43.235mm)(68.405mm,43.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad D1-2(69.04mm,42.6mm) on Multi-Layer And Track (68.405mm,41.33mm)(69.675mm,41.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad D1-2(69.04mm,42.6mm) on Multi-Layer And Track (68.405mm,43.87mm)(69.675mm,43.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-2(69.04mm,42.6mm) on Multi-Layer And Track (69.675mm,41.33mm)(70.31mm,41.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-2(69.04mm,42.6mm) on Multi-Layer And Track (69.675mm,43.87mm)(70.31mm,43.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad D1-2(69.04mm,42.6mm) on Multi-Layer And Track (70.31mm,41.33mm)(70.31mm,43.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-3(66.5mm,42.6mm) on Multi-Layer And Track (57.33mm,43.94mm)(73.13mm,43.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad D1-3(66.5mm,42.6mm) on Multi-Layer And Track (65.23mm,41.965mm)(65.23mm,43.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-3(66.5mm,42.6mm) on Multi-Layer And Track (65.23mm,41.965mm)(65.865mm,41.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-3(66.5mm,42.6mm) on Multi-Layer And Track (65.23mm,43.235mm)(65.865mm,43.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad D1-3(66.5mm,42.6mm) on Multi-Layer And Track (65.865mm,41.33mm)(67.135mm,41.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad D1-3(66.5mm,42.6mm) on Multi-Layer And Track (65.865mm,43.87mm)(67.135mm,43.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-3(66.5mm,42.6mm) on Multi-Layer And Track (67.135mm,41.33mm)(67.77mm,41.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-3(66.5mm,42.6mm) on Multi-Layer And Track (67.135mm,43.87mm)(67.77mm,43.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad D1-3(66.5mm,42.6mm) on Multi-Layer And Track (67.77mm,41.965mm)(67.77mm,43.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-4(63.96mm,42.6mm) on Multi-Layer And Track (57.33mm,43.94mm)(73.13mm,43.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad D1-4(63.96mm,42.6mm) on Multi-Layer And Track (62.69mm,41.965mm)(62.69mm,43.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-4(63.96mm,42.6mm) on Multi-Layer And Track (62.69mm,41.965mm)(63.325mm,41.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-4(63.96mm,42.6mm) on Multi-Layer And Track (62.69mm,43.235mm)(63.325mm,43.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad D1-4(63.96mm,42.6mm) on Multi-Layer And Track (63.325mm,41.33mm)(64.595mm,41.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad D1-4(63.96mm,42.6mm) on Multi-Layer And Track (63.325mm,43.87mm)(64.595mm,43.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-4(63.96mm,42.6mm) on Multi-Layer And Track (64.595mm,41.33mm)(65.23mm,41.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-4(63.96mm,42.6mm) on Multi-Layer And Track (64.595mm,43.87mm)(65.23mm,43.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad D1-4(63.96mm,42.6mm) on Multi-Layer And Track (65.23mm,41.965mm)(65.23mm,43.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-5(61.42mm,42.6mm) on Multi-Layer And Track (57.33mm,43.94mm)(73.13mm,43.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad D1-5(61.42mm,42.6mm) on Multi-Layer And Track (60.15mm,41.965mm)(60.15mm,43.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-5(61.42mm,42.6mm) on Multi-Layer And Track (60.15mm,41.965mm)(60.785mm,41.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-5(61.42mm,42.6mm) on Multi-Layer And Track (60.15mm,43.235mm)(60.785mm,43.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad D1-5(61.42mm,42.6mm) on Multi-Layer And Track (60.785mm,41.33mm)(62.055mm,41.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad D1-5(61.42mm,42.6mm) on Multi-Layer And Track (60.785mm,43.87mm)(62.055mm,43.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-5(61.42mm,42.6mm) on Multi-Layer And Track (62.055mm,41.33mm)(62.69mm,41.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-5(61.42mm,42.6mm) on Multi-Layer And Track (62.055mm,43.87mm)(62.69mm,43.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad D1-5(61.42mm,42.6mm) on Multi-Layer And Track (62.69mm,41.965mm)(62.69mm,43.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-6(58.88mm,42.6mm) on Multi-Layer And Track (57.33mm,43.94mm)(73.13mm,43.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad D1-6(58.88mm,42.6mm) on Multi-Layer And Track (57.61mm,41.965mm)(57.61mm,43.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-6(58.88mm,42.6mm) on Multi-Layer And Track (57.61mm,41.965mm)(58.245mm,41.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-6(58.88mm,42.6mm) on Multi-Layer And Track (57.61mm,43.235mm)(58.245mm,43.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad D1-6(58.88mm,42.6mm) on Multi-Layer And Track (58.245mm,41.33mm)(59.515mm,41.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad D1-6(58.88mm,42.6mm) on Multi-Layer And Track (58.245mm,43.87mm)(59.515mm,43.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-6(58.88mm,42.6mm) on Multi-Layer And Track (59.515mm,41.33mm)(60.15mm,41.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-6(58.88mm,42.6mm) on Multi-Layer And Track (59.515mm,43.87mm)(60.15mm,43.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad D1-6(58.88mm,42.6mm) on Multi-Layer And Track (60.15mm,41.965mm)(60.15mm,43.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad HL1-1(37.3mm,13.073mm) on Top Layer And Track (36.9mm,12.373mm)(37.7mm,12.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad J1-1(28.709mm,47.273mm) on Top Layer And Track (28.009mm,46.573mm)(28.009mm,47.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad J1-1(28.709mm,47.273mm) on Top Layer And Track (28.009mm,46.573mm)(31.234mm,46.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad J1-1(28.709mm,47.273mm) on Top Layer And Track (28.009mm,47.973mm)(31.234mm,47.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad J1-2(30.509mm,47.273mm) on Top Layer And Track (28.009mm,46.573mm)(31.234mm,46.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad J1-2(30.509mm,47.273mm) on Top Layer And Track (28.009mm,47.973mm)(31.234mm,47.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad J1-2(30.509mm,47.273mm) on Top Layer And Track (31.234mm,46.573mm)(31.234mm,47.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L1-1(12.6mm,64.9mm) on Top Layer And Track (13.4mm,64mm)(13.4mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad L1-1(12.6mm,64.9mm) on Top Layer And Track (9.8mm,64mm)(13.4mm,64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad L1-1(12.6mm,64.9mm) on Top Layer And Track (9.8mm,65.8mm)(13.4mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad L1-2(10.6mm,64.9mm) on Top Layer And Track (9.8mm,64mm)(13.4mm,64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L1-2(10.6mm,64.9mm) on Top Layer And Track (9.8mm,64mm)(9.8mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad L1-2(10.6mm,64.9mm) on Top Layer And Track (9.8mm,65.8mm)(13.4mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L2-1(31.8mm,22.2mm) on Top Layer And Track (31mm,21.3mm)(31mm,23.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad L2-1(31.8mm,22.2mm) on Top Layer And Track (31mm,21.3mm)(34.6mm,21.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad L2-1(31.8mm,22.2mm) on Top Layer And Track (31mm,23.1mm)(34.6mm,23.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad L2-2(33.8mm,22.2mm) on Top Layer And Track (31mm,21.3mm)(34.6mm,21.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad L2-2(33.8mm,22.2mm) on Top Layer And Track (31mm,23.1mm)(34.6mm,23.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L2-2(33.8mm,22.2mm) on Top Layer And Track (34.6mm,21.3mm)(34.6mm,23.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad L3-1(55.8mm,43.8mm) on Top Layer And Track (54.9mm,43mm)(54.9mm,46.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L3-1(55.8mm,43.8mm) on Top Layer And Track (54.9mm,43mm)(56.7mm,43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad L3-1(55.8mm,43.8mm) on Top Layer And Track (56.7mm,43mm)(56.7mm,46.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad L3-2(55.8mm,45.8mm) on Top Layer And Track (54.9mm,43mm)(54.9mm,46.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L3-2(55.8mm,45.8mm) on Top Layer And Track (54.9mm,46.6mm)(56.7mm,46.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad L3-2(55.8mm,45.8mm) on Top Layer And Track (56.7mm,43mm)(56.7mm,46.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R1-1(30.309mm,43.473mm) on Top Layer And Track (28.209mm,42.773mm)(31.009mm,42.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R1-1(30.309mm,43.473mm) on Top Layer And Track (28.209mm,44.173mm)(31.009mm,44.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R1-1(30.309mm,43.473mm) on Top Layer And Track (31.009mm,42.773mm)(31.009mm,44.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R1-2(28.909mm,43.473mm) on Top Layer And Track (28.209mm,42.773mm)(28.209mm,44.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R1-2(28.909mm,43.473mm) on Top Layer And Track (28.209mm,42.773mm)(31.009mm,42.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R1-2(28.909mm,43.473mm) on Top Layer And Track (28.209mm,44.173mm)(31.009mm,44.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R2-1(48.809mm,37.373mm) on Top Layer And Track (48.109mm,36.673mm)(48.109mm,38.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R2-1(48.809mm,37.373mm) on Top Layer And Track (48.109mm,36.673mm)(50.909mm,36.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R2-1(48.809mm,37.373mm) on Top Layer And Track (48.109mm,38.073mm)(50.909mm,38.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R2-2(50.209mm,37.373mm) on Top Layer And Track (48.109mm,36.673mm)(50.909mm,36.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R2-2(50.209mm,37.373mm) on Top Layer And Track (48.109mm,38.073mm)(50.909mm,38.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R2-2(50.209mm,37.373mm) on Top Layer And Track (50.909mm,36.673mm)(50.909mm,38.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R4-1(47.009mm,38.773mm) on Top Layer And Track (46.309mm,36.673mm)(46.309mm,39.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R4-1(47.009mm,38.773mm) on Top Layer And Track (46.309mm,39.473mm)(47.709mm,39.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R4-1(47.009mm,38.773mm) on Top Layer And Track (47.709mm,36.673mm)(47.709mm,39.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R4-2(47.009mm,37.373mm) on Top Layer And Track (46.309mm,36.673mm)(46.309mm,39.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R4-2(47.009mm,37.373mm) on Top Layer And Track (46.309mm,36.673mm)(47.709mm,36.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R4-2(47.009mm,37.373mm) on Top Layer And Track (47.709mm,36.673mm)(47.709mm,39.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R5-1(40.309mm,45.673mm) on Top Layer And Track (39.609mm,43.573mm)(39.609mm,46.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R5-1(40.309mm,45.673mm) on Top Layer And Track (39.609mm,46.373mm)(41.009mm,46.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R5-1(40.309mm,45.673mm) on Top Layer And Track (41.009mm,43.573mm)(41.009mm,46.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R5-2(40.309mm,44.273mm) on Top Layer And Track (39.609mm,43.573mm)(39.609mm,46.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R5-2(40.309mm,44.273mm) on Top Layer And Track (39.609mm,43.573mm)(41.009mm,43.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R5-2(40.309mm,44.273mm) on Top Layer And Track (41.009mm,43.573mm)(41.009mm,46.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R7-1(38.509mm,45.673mm) on Top Layer And Track (37.809mm,43.573mm)(37.809mm,46.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R7-1(38.509mm,45.673mm) on Top Layer And Track (37.809mm,46.373mm)(39.209mm,46.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R7-1(38.509mm,45.673mm) on Top Layer And Track (39.209mm,43.573mm)(39.209mm,46.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R7-2(38.509mm,44.273mm) on Top Layer And Track (37.809mm,43.573mm)(37.809mm,46.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R7-2(38.509mm,44.273mm) on Top Layer And Track (37.809mm,43.573mm)(39.209mm,43.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R7-2(38.509mm,44.273mm) on Top Layer And Track (39.209mm,43.573mm)(39.209mm,46.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R8-1(32.3mm,11mm) on Top Layer And Track (31.6mm,11.7mm)(33mm,11.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R8-1(32.3mm,11mm) on Top Layer And Track (31.6mm,8.9mm)(31.6mm,11.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R8-1(32.3mm,11mm) on Top Layer And Track (33mm,8.9mm)(33mm,11.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R8-2(32.3mm,9.6mm) on Top Layer And Track (31.6mm,8.9mm)(31.6mm,11.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R8-2(32.3mm,9.6mm) on Top Layer And Track (31.6mm,8.9mm)(33mm,8.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R8-2(32.3mm,9.6mm) on Top Layer And Track (33mm,8.9mm)(33mm,11.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R9-1(9.373mm,19.791mm) on Top Layer And Track (10.073mm,20.491mm)(10.073mm,19.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R9-1(9.373mm,19.791mm) on Top Layer And Track (7.273mm,19.091mm)(10.073mm,19.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R9-1(9.373mm,19.791mm) on Top Layer And Track (7.273mm,20.491mm)(10.073mm,20.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R9-2(7.973mm,19.791mm) on Top Layer And Track (7.273mm,19.091mm)(10.073mm,19.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R9-2(7.973mm,19.791mm) on Top Layer And Track (7.273mm,19.091mm)(7.273mm,20.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R9-2(7.973mm,19.791mm) on Top Layer And Track (7.273mm,20.491mm)(10.073mm,20.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad SB1-1(22.3mm,2.8mm) on Multi-Layer And Track (18.299mm,1.001mm)(22.301mm,0.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad SB1-1(22.3mm,2.8mm) on Multi-Layer And Track (18.299mm,4.601mm)(22.301mm,4.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad SB1-2(18.3mm,2.8mm) on Multi-Layer And Track (18.299mm,1.001mm)(22.301mm,0.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad SB1-2(18.3mm,2.8mm) on Multi-Layer And Track (18.299mm,4.601mm)(22.301mm,4.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad U1-1(18.059mm,9.388mm) on Top Layer And Track (17.459mm,9.723mm)(17.459mm,11.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad U1-1(18.059mm,9.388mm) on Top Layer And Track (17.459mm,9.723mm)(17.559mm,9.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad U1-3(19.959mm,9.388mm) on Top Layer And Track (20.459mm,9.723mm)(20.559mm,9.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad U1-3(19.959mm,9.388mm) on Top Layer And Track (20.559mm,9.723mm)(20.559mm,11.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad U1-4(19.959mm,11.758mm) on Top Layer And Track (20.459mm,11.423mm)(20.559mm,11.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U1-4(19.959mm,11.758mm) on Top Layer And Track (20.559mm,9.723mm)(20.559mm,11.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U1-5(18.059mm,11.758mm) on Top Layer And Track (17.459mm,11.423mm)(17.559mm,11.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad U1-5(18.059mm,11.758mm) on Top Layer And Track (17.459mm,9.723mm)(17.459mm,11.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad VD1-1(32.3mm,13.073mm) on Top Layer And Track (31.6mm,12.373mm)(33mm,12.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad VD1-1(32.3mm,13.073mm) on Top Layer And Track (31.6mm,15.173mm)(31.6mm,12.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad VD1-1(32.3mm,13.073mm) on Top Layer And Track (33mm,15.173mm)(33mm,12.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad VD1-2(32.3mm,14.473mm) on Top Layer And Track (31.6mm,15.173mm)(31.6mm,12.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad VD1-2(32.3mm,14.473mm) on Top Layer And Track (31.6mm,15.173mm)(33mm,15.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad VD1-2(32.3mm,14.473mm) on Top Layer And Track (33mm,15.173mm)(33mm,12.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad VD2-1(27.5mm,3.8mm) on Top Layer And Track (25.75mm,3.3mm)(27.95mm,3.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad VD2-1(27.5mm,3.8mm) on Top Layer And Track (25.75mm,4.3mm)(27.95mm,4.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD2-1(27.5mm,3.8mm) on Top Layer And Track (27.95mm,3.3mm)(27.95mm,4.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad VD2-2(26.2mm,3.8mm) on Top Layer And Track (25.75mm,3.3mm)(25.75mm,4.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad VD2-2(26.2mm,3.8mm) on Top Layer And Track (25.75mm,3.3mm)(27.95mm,3.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad VD2-2(26.2mm,3.8mm) on Top Layer And Track (25.75mm,4.3mm)(27.95mm,4.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad VD2-2(26.2mm,3.8mm) on Top Layer And Track (26.7mm,3.3mm)(26.7mm,4.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad X1-1(55.53mm,68.62mm) on Multi-Layer And Track (54.26mm,67.35mm)(54.26mm,69.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad X1-1(55.53mm,68.62mm) on Multi-Layer And Track (54.26mm,67.35mm)(56.465mm,67.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad X1-1(55.53mm,68.62mm) on Multi-Layer And Track (54.26mm,69.89mm)(56.8mm,69.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad X1-1(55.53mm,68.62mm) on Multi-Layer And Track (54.56mm,66.715mm)(55.195mm,67.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad X1-1(55.53mm,68.62mm) on Multi-Layer And Track (56.465mm,67.35mm)(57.1mm,66.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad X1-1(55.53mm,68.62mm) on Multi-Layer And Track (56.8mm,67.985mm)(56.8mm,69.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad X1-1(55.53mm,68.62mm) on Multi-Layer And Track (56.8mm,67.985mm)(57.435mm,67.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad X1-1(55.53mm,68.62mm) on Multi-Layer And Track (56.8mm,69.255mm)(57.435mm,69.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad X1-10(58.07mm,58.46mm) on Multi-Layer And Track (56.8mm,57.825mm)(56.8mm,59.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-10(58.07mm,58.46mm) on Multi-Layer And Track (56.8mm,57.825mm)(57.435mm,57.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-10(58.07mm,58.46mm) on Multi-Layer And Track (56.8mm,59.095mm)(57.435mm,59.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad X1-10(58.07mm,58.46mm) on Multi-Layer And Track (57.1mm,56.555mm)(57.735mm,57.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-10(58.07mm,58.46mm) on Multi-Layer And Track (57.1mm,60.365mm)(57.735mm,59.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad X1-10(58.07mm,58.46mm) on Multi-Layer And Track (57.435mm,57.19mm)(57.735mm,57.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-10(58.07mm,58.46mm) on Multi-Layer And Track (57.435mm,59.73mm)(57.735mm,59.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad X1-10(58.07mm,58.46mm) on Multi-Layer And Track (57.735mm,57.19mm)(59.005mm,57.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-10(58.07mm,58.46mm) on Multi-Layer And Track (57.735mm,59.73mm)(59.005mm,59.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-10(58.07mm,58.46mm) on Multi-Layer And Track (58.705mm,57.19mm)(59.34mm,57.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-10(58.07mm,58.46mm) on Multi-Layer And Track (58.705mm,59.73mm)(59.34mm,59.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-10(58.07mm,58.46mm) on Multi-Layer And Track (59.34mm,57.825mm)(59.34mm,59.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-10(58.07mm,58.46mm) on Multi-Layer And Track (59.34mm,57.825mm)(59.34mm,59.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad X1-11(55.83mm,55.92mm) on Multi-Layer And Track (54.56mm,55.285mm)(54.56mm,56.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-11(55.83mm,55.92mm) on Multi-Layer And Track (54.56mm,55.285mm)(55.195mm,54.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-11(55.83mm,55.92mm) on Multi-Layer And Track (54.56mm,56.555mm)(55.195mm,57.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad X1-11(55.83mm,55.92mm) on Multi-Layer And Track (55.195mm,54.65mm)(56.465mm,54.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-11(55.83mm,55.92mm) on Multi-Layer And Track (55.195mm,57.19mm)(56.465mm,57.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-11(55.83mm,55.92mm) on Multi-Layer And Track (56.165mm,54.65mm)(56.8mm,54.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-11(55.83mm,55.92mm) on Multi-Layer And Track (56.165mm,57.19mm)(56.8mm,57.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-11(55.83mm,55.92mm) on Multi-Layer And Track (56.465mm,54.65mm)(57.1mm,55.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-11(55.83mm,55.92mm) on Multi-Layer And Track (56.465mm,57.19mm)(57.1mm,56.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-11(55.83mm,55.92mm) on Multi-Layer And Track (57.1mm,55.285mm)(57.1mm,56.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad X1-12(58.37mm,55.92mm) on Multi-Layer And Track (57.1mm,55.285mm)(57.1mm,56.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-12(58.37mm,55.92mm) on Multi-Layer And Track (57.1mm,55.285mm)(57.735mm,54.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-12(58.37mm,55.92mm) on Multi-Layer And Track (57.1mm,56.555mm)(57.735mm,57.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad X1-12(58.37mm,55.92mm) on Multi-Layer And Track (57.735mm,54.65mm)(59.005mm,54.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-12(58.37mm,55.92mm) on Multi-Layer And Track (57.735mm,57.19mm)(59.005mm,57.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-12(58.37mm,55.92mm) on Multi-Layer And Track (58.705mm,54.65mm)(59.34mm,54.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-12(58.37mm,55.92mm) on Multi-Layer And Track (58.705mm,57.19mm)(59.34mm,57.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-12(58.37mm,55.92mm) on Multi-Layer And Track (59.005mm,54.65mm)(59.64mm,55.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-12(58.37mm,55.92mm) on Multi-Layer And Track (59.005mm,57.19mm)(59.64mm,56.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-12(58.37mm,55.92mm) on Multi-Layer And Track (59.64mm,55.285mm)(59.64mm,56.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-12(58.37mm,55.92mm) on Multi-Layer And Track (59.64mm,55.285mm)(59.64mm,56.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad X1-13(55.53mm,53.38mm) on Multi-Layer And Track (54.26mm,52.745mm)(54.26mm,54.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-13(55.53mm,53.38mm) on Multi-Layer And Track (54.26mm,52.745mm)(54.895mm,52.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-13(55.53mm,53.38mm) on Multi-Layer And Track (54.26mm,54.015mm)(54.895mm,54.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-13(55.53mm,53.38mm) on Multi-Layer And Track (54.56mm,55.285mm)(55.195mm,54.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad X1-13(55.53mm,53.38mm) on Multi-Layer And Track (54.895mm,52.11mm)(56.165mm,52.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-13(55.53mm,53.38mm) on Multi-Layer And Track (54.895mm,54.65mm)(55.195mm,54.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-13(55.53mm,53.38mm) on Multi-Layer And Track (55.195mm,54.65mm)(56.465mm,54.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-13(55.53mm,53.38mm) on Multi-Layer And Track (56.165mm,52.11mm)(56.8mm,52.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-13(55.53mm,53.38mm) on Multi-Layer And Track (56.165mm,54.65mm)(56.8mm,54.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-13(55.53mm,53.38mm) on Multi-Layer And Track (56.8mm,52.745mm)(56.8mm,54.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad X1-14(58.07mm,53.38mm) on Multi-Layer And Track (56.8mm,52.745mm)(56.8mm,54.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-14(58.07mm,53.38mm) on Multi-Layer And Track (56.8mm,52.745mm)(57.435mm,52.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-14(58.07mm,53.38mm) on Multi-Layer And Track (56.8mm,54.015mm)(57.435mm,54.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-14(58.07mm,53.38mm) on Multi-Layer And Track (57.1mm,55.285mm)(57.735mm,54.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad X1-14(58.07mm,53.38mm) on Multi-Layer And Track (57.435mm,52.11mm)(58.705mm,52.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-14(58.07mm,53.38mm) on Multi-Layer And Track (57.435mm,54.65mm)(57.735mm,54.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-14(58.07mm,53.38mm) on Multi-Layer And Track (57.735mm,54.65mm)(59.005mm,54.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-14(58.07mm,53.38mm) on Multi-Layer And Track (58.705mm,52.11mm)(59.34mm,52.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-14(58.07mm,53.38mm) on Multi-Layer And Track (58.705mm,54.65mm)(59.34mm,54.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-14(58.07mm,53.38mm) on Multi-Layer And Track (59.34mm,52.745mm)(59.34mm,54.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-14(58.07mm,53.38mm) on Multi-Layer And Track (59.34mm,52.745mm)(59.34mm,54.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad X1-2(58.07mm,68.62mm) on Multi-Layer And Track (56.8mm,67.985mm)(56.8mm,69.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-2(58.07mm,68.62mm) on Multi-Layer And Track (56.8mm,67.985mm)(57.435mm,67.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-2(58.07mm,68.62mm) on Multi-Layer And Track (56.8mm,69.255mm)(57.435mm,69.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad X1-2(58.07mm,68.62mm) on Multi-Layer And Track (57.1mm,66.715mm)(57.735mm,67.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad X1-2(58.07mm,68.62mm) on Multi-Layer And Track (57.435mm,67.35mm)(57.735mm,67.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-2(58.07mm,68.62mm) on Multi-Layer And Track (57.435mm,69.89mm)(58.705mm,69.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad X1-2(58.07mm,68.62mm) on Multi-Layer And Track (57.735mm,67.35mm)(59.005mm,67.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-2(58.07mm,68.62mm) on Multi-Layer And Track (58.705mm,67.35mm)(59.34mm,67.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-2(58.07mm,68.62mm) on Multi-Layer And Track (58.705mm,69.89mm)(59.34mm,69.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-2(58.07mm,68.62mm) on Multi-Layer And Track (59.34mm,67.985mm)(59.34mm,69.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-2(58.07mm,68.62mm) on Multi-Layer And Track (59.34mm,67.985mm)(59.34mm,69.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-3(55.83mm,66.08mm) on Multi-Layer And Track (54.26mm,67.35mm)(56.465mm,67.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad X1-3(55.83mm,66.08mm) on Multi-Layer And Track (54.56mm,65.445mm)(54.56mm,66.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-3(55.83mm,66.08mm) on Multi-Layer And Track (54.56mm,65.445mm)(55.195mm,64.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-3(55.83mm,66.08mm) on Multi-Layer And Track (54.56mm,66.715mm)(55.195mm,67.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad X1-3(55.83mm,66.08mm) on Multi-Layer And Track (55.195mm,64.81mm)(56.465mm,64.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-3(55.83mm,66.08mm) on Multi-Layer And Track (56.165mm,64.81mm)(56.8mm,64.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-3(55.83mm,66.08mm) on Multi-Layer And Track (56.465mm,64.81mm)(57.1mm,65.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-3(55.83mm,66.08mm) on Multi-Layer And Track (56.465mm,67.35mm)(57.1mm,66.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-3(55.83mm,66.08mm) on Multi-Layer And Track (57.1mm,65.445mm)(57.1mm,66.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad X1-4(58.37mm,66.08mm) on Multi-Layer And Track (57.1mm,65.445mm)(57.1mm,66.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-4(58.37mm,66.08mm) on Multi-Layer And Track (57.1mm,65.445mm)(57.735mm,64.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-4(58.37mm,66.08mm) on Multi-Layer And Track (57.1mm,66.715mm)(57.735mm,67.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad X1-4(58.37mm,66.08mm) on Multi-Layer And Track (57.735mm,64.81mm)(59.005mm,64.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-4(58.37mm,66.08mm) on Multi-Layer And Track (57.735mm,67.35mm)(59.005mm,67.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-4(58.37mm,66.08mm) on Multi-Layer And Track (58.705mm,64.81mm)(59.34mm,64.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-4(58.37mm,66.08mm) on Multi-Layer And Track (58.705mm,67.35mm)(59.34mm,67.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-4(58.37mm,66.08mm) on Multi-Layer And Track (59.005mm,64.81mm)(59.64mm,65.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-4(58.37mm,66.08mm) on Multi-Layer And Track (59.005mm,67.35mm)(59.64mm,66.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-4(58.37mm,66.08mm) on Multi-Layer And Track (59.64mm,65.445mm)(59.64mm,66.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-4(58.37mm,66.08mm) on Multi-Layer And Track (59.64mm,65.445mm)(59.64mm,66.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad X1-5(55.53mm,63.54mm) on Multi-Layer And Track (54.26mm,62.905mm)(54.26mm,64.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-5(55.53mm,63.54mm) on Multi-Layer And Track (54.26mm,62.905mm)(54.895mm,62.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-5(55.53mm,63.54mm) on Multi-Layer And Track (54.26mm,64.175mm)(54.895mm,64.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad X1-5(55.53mm,63.54mm) on Multi-Layer And Track (54.56mm,61.635mm)(55.195mm,62.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-5(55.53mm,63.54mm) on Multi-Layer And Track (54.56mm,65.445mm)(55.195mm,64.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad X1-5(55.53mm,63.54mm) on Multi-Layer And Track (54.895mm,62.27mm)(55.195mm,62.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-5(55.53mm,63.54mm) on Multi-Layer And Track (54.895mm,64.81mm)(55.195mm,64.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad X1-5(55.53mm,63.54mm) on Multi-Layer And Track (55.195mm,62.27mm)(56.465mm,62.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-5(55.53mm,63.54mm) on Multi-Layer And Track (55.195mm,64.81mm)(56.465mm,64.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-5(55.53mm,63.54mm) on Multi-Layer And Track (56.165mm,62.27mm)(56.8mm,62.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-5(55.53mm,63.54mm) on Multi-Layer And Track (56.165mm,64.81mm)(56.8mm,64.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-5(55.53mm,63.54mm) on Multi-Layer And Track (56.8mm,62.905mm)(56.8mm,64.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad X1-6(58.07mm,63.54mm) on Multi-Layer And Track (56.8mm,62.905mm)(56.8mm,64.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-6(58.07mm,63.54mm) on Multi-Layer And Track (56.8mm,62.905mm)(57.435mm,62.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-6(58.07mm,63.54mm) on Multi-Layer And Track (56.8mm,64.175mm)(57.435mm,64.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad X1-6(58.07mm,63.54mm) on Multi-Layer And Track (57.1mm,61.635mm)(57.735mm,62.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-6(58.07mm,63.54mm) on Multi-Layer And Track (57.1mm,65.445mm)(57.735mm,64.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad X1-6(58.07mm,63.54mm) on Multi-Layer And Track (57.435mm,62.27mm)(57.735mm,62.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-6(58.07mm,63.54mm) on Multi-Layer And Track (57.435mm,64.81mm)(57.735mm,64.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad X1-6(58.07mm,63.54mm) on Multi-Layer And Track (57.735mm,62.27mm)(59.005mm,62.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-6(58.07mm,63.54mm) on Multi-Layer And Track (57.735mm,64.81mm)(59.005mm,64.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-6(58.07mm,63.54mm) on Multi-Layer And Track (58.705mm,62.27mm)(59.34mm,62.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-6(58.07mm,63.54mm) on Multi-Layer And Track (58.705mm,64.81mm)(59.34mm,64.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-6(58.07mm,63.54mm) on Multi-Layer And Track (59.34mm,62.905mm)(59.34mm,64.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-6(58.07mm,63.54mm) on Multi-Layer And Track (59.34mm,62.905mm)(59.34mm,64.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad X1-7(55.83mm,61mm) on Multi-Layer And Track (54.56mm,60.365mm)(54.56mm,61.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-7(55.83mm,61mm) on Multi-Layer And Track (54.56mm,60.365mm)(55.195mm,59.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-7(55.83mm,61mm) on Multi-Layer And Track (54.56mm,61.635mm)(55.195mm,62.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad X1-7(55.83mm,61mm) on Multi-Layer And Track (54.895mm,59.73mm)(55.53mm,59.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad X1-7(55.83mm,61mm) on Multi-Layer And Track (55.195mm,59.73mm)(56.465mm,59.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-7(55.83mm,61mm) on Multi-Layer And Track (55.195mm,62.27mm)(56.465mm,62.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-7(55.83mm,61mm) on Multi-Layer And Track (56.165mm,59.73mm)(56.8mm,59.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-7(55.83mm,61mm) on Multi-Layer And Track (56.165mm,62.27mm)(56.8mm,62.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-7(55.83mm,61mm) on Multi-Layer And Track (56.465mm,59.73mm)(57.1mm,60.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-7(55.83mm,61mm) on Multi-Layer And Track (56.465mm,62.27mm)(57.1mm,61.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-7(55.83mm,61mm) on Multi-Layer And Track (57.1mm,60.365mm)(57.1mm,61.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad X1-8(58.37mm,61mm) on Multi-Layer And Track (57.1mm,60.365mm)(57.1mm,61.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-8(58.37mm,61mm) on Multi-Layer And Track (57.1mm,60.365mm)(57.735mm,59.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-8(58.37mm,61mm) on Multi-Layer And Track (57.1mm,61.635mm)(57.735mm,62.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad X1-8(58.37mm,61mm) on Multi-Layer And Track (57.735mm,59.73mm)(59.005mm,59.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-8(58.37mm,61mm) on Multi-Layer And Track (57.735mm,62.27mm)(59.005mm,62.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-8(58.37mm,61mm) on Multi-Layer And Track (58.705mm,59.73mm)(59.34mm,59.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-8(58.37mm,61mm) on Multi-Layer And Track (58.705mm,62.27mm)(59.34mm,62.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-8(58.37mm,61mm) on Multi-Layer And Track (59.005mm,59.73mm)(59.64mm,60.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-8(58.37mm,61mm) on Multi-Layer And Track (59.005mm,62.27mm)(59.64mm,61.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-8(58.37mm,61mm) on Multi-Layer And Track (59.64mm,60.365mm)(59.64mm,61.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-8(58.37mm,61mm) on Multi-Layer And Track (59.64mm,60.365mm)(59.64mm,61.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad X1-9(55.53mm,58.46mm) on Multi-Layer And Track (54.26mm,57.825mm)(54.26mm,59.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-9(55.53mm,58.46mm) on Multi-Layer And Track (54.26mm,57.825mm)(54.895mm,57.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-9(55.53mm,58.46mm) on Multi-Layer And Track (54.26mm,59.095mm)(54.895mm,59.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad X1-9(55.53mm,58.46mm) on Multi-Layer And Track (54.56mm,56.555mm)(55.195mm,57.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-9(55.53mm,58.46mm) on Multi-Layer And Track (54.56mm,60.365mm)(55.195mm,59.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad X1-9(55.53mm,58.46mm) on Multi-Layer And Track (54.895mm,57.19mm)(55.195mm,57.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-9(55.53mm,58.46mm) on Multi-Layer And Track (54.895mm,59.73mm)(55.53mm,59.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad X1-9(55.53mm,58.46mm) on Multi-Layer And Track (55.195mm,57.19mm)(56.465mm,57.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad X1-9(55.53mm,58.46mm) on Multi-Layer And Track (55.195mm,59.73mm)(56.465mm,59.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-9(55.53mm,58.46mm) on Multi-Layer And Track (56.165mm,57.19mm)(56.8mm,57.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-9(55.53mm,58.46mm) on Multi-Layer And Track (56.165mm,59.73mm)(56.8mm,59.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad X1-9(55.53mm,58.46mm) on Multi-Layer And Track (56.8mm,57.825mm)(56.8mm,59.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad X2-6(1.5mm,19.2mm) on Top Layer And Track (-0.65mm,18.65mm)(0.35mm,18.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad X2-6(1.5mm,25.6mm) on Top Layer And Track (-0.65mm,26.15mm)(0.35mm,26.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad ZQ1-1(28.809mm,34.073mm) on Top Layer And Track (27.309mm,33.473mm)(27.909mm,33.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad ZQ1-1(28.809mm,34.073mm) on Top Layer And Track (29.309mm,35.273mm)(29.309mm,36.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad ZQ1-2(28.809mm,38.073mm) on Top Layer And Track (27.309mm,38.673mm)(27.909mm,38.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad ZQ1-2(28.809mm,38.073mm) on Top Layer And Track (29.309mm,35.273mm)(29.309mm,36.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad ZQ1-3(26.409mm,38.073mm) on Top Layer And Track (25.909mm,35.273mm)(25.909mm,36.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad ZQ1-3(26.409mm,38.073mm) on Top Layer And Track (27.309mm,38.673mm)(27.909mm,38.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad ZQ1-4(26.409mm,34.073mm) on Top Layer And Track (25.909mm,35.273mm)(25.909mm,36.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad ZQ1-4(26.409mm,34.073mm) on Top Layer And Track (27.309mm,33.473mm)(27.909mm,33.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
Rule Violations :383

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "C4" (14.25mm,69.35mm) on Top Overlay And Track (12.363mm,70.625mm)(16.362mm,70.625mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "L1" (11mm,66.25mm) on Top Overlay And Track (9.8mm,65.8mm)(13.4mm,65.8mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.241mm < 0.254mm) Between Text "R9" (7.95mm,17.75mm) on Top Overlay And Track (7.273mm,19.091mm)(10.073mm,19.091mm) on Top Overlay Silk Text to Silk Clearance [0.241mm]
Rule Violations :3

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 476
Waived Violations : 0
Time Elapsed        : 00:00:05