INFO-FLOW: Workspace D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1 opened at Fri Mar 28 12:59:50 +0800 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.118 sec.
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.125 sec.
Command     ap_source done; 0.128 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 0.313 sec.
Execute   set_part xc7z020clg400-1 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_compile -no_signed_zeros=0 -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute   config_schedule -effort medium -enable_dsp_full_reg=0 -relax_ii_for_timing=0 -verbose=0 
Execute   config_export -format ip_catalog -rtl verilog -vivado_phys_opt place -vivado_report_level 0 
Execute   config_bind -effort medium 
Execute   config_sdx -optimization_level none -target none 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute     get_config_bind -effort 
Execute     get_config_schedule -effort 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -relax_ii_for_timing 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_rtl -enable_maxiConservative 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'lstm_hls/rnn.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling lstm_hls/rnn.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted lstm_hls/rnn.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Vivado2018/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "lstm_hls/rnn.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Vivado2018/Vivado/2018.3/common/technology/autopilot" -I "E:/Vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp" 
INFO-FLOW: exec E:/Vivado2018/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Vivado2018/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E lstm_hls/rnn.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado2018/Vivado/2018.3/common/technology/autopilot -I E:/Vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp
Command       clang done; 0.874 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/Vivado2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.349 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "E:/Vivado2018/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Vivado2018/Vivado/2018.3/common/technology/autopilot" -I "E:/Vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp"  -o "D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/Vivado2018/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Vivado2018/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado2018/Vivado/2018.3/common/technology/autopilot -I E:/Vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/useless.bc
Command       clang done; 1.088 sec.
INFO-FLOW: Done: GCC PP time: 2.3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp std=gnu++98 -directive=D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Vivado2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.263 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp std=gnu++98 -directive=D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Vivado2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.239 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Vivado2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.rnn.pp.0.cpp.diag.yml D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.rnn.pp.0.cpp.out.log 2> D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.rnn.pp.0.cpp.err.log 
Command       ap_eval done; 0.296 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr E:/Vivado2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/tidy-3.1.rnn.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/tidy-3.1.rnn.pp.0.cpp.out.log 2> D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/tidy-3.1.rnn.pp.0.cpp.err.log 
Command         ap_eval done; 0.642 sec.
Execute         ap_eval exec -ignorestderr E:/Vivado2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.rnn.pp.0.cpp.out.log 2> D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.rnn.pp.0.cpp.err.log 
Command         ap_eval done; 0.314 sec.
Command       tidy_31 done; 0.973 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/Vivado2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.689 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/Vivado2018/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Vivado2018/Vivado/2018.3/common/technology/autopilot" -I "E:/Vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.bc" 
INFO-FLOW: exec E:/Vivado2018/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Vivado2018/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado2018/Vivado/2018.3/common/technology/autopilot -I E:/Vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.bc
Command       clang done; 1.087 sec.
INFO: [HLS 200-10] Analyzing design file 'lstm_hls/rnn_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling lstm_hls/rnn_top.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted lstm_hls/rnn_top.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Vivado2018/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "lstm_hls/rnn_top.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Vivado2018/Vivado/2018.3/common/technology/autopilot" -I "E:/Vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp" 
INFO-FLOW: exec E:/Vivado2018/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Vivado2018/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E lstm_hls/rnn_top.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado2018/Vivado/2018.3/common/technology/autopilot -I E:/Vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp
Command       clang done; 0.318 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/Vivado2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.134 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "E:/Vivado2018/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Vivado2018/Vivado/2018.3/common/technology/autopilot" -I "E:/Vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp"  -o "D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/Vivado2018/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Vivado2018/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado2018/Vivado/2018.3/common/technology/autopilot -I E:/Vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/useless.bc
Command       clang done; 0.399 sec.
INFO-FLOW: Done: GCC PP time: 0.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp std=gnu++98 -directive=D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Vivado2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.122 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp std=gnu++98 -directive=D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Vivado2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.119 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Vivado2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.rnn_top.pp.0.cpp.diag.yml D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.rnn_top.pp.0.cpp.out.log 2> D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.rnn_top.pp.0.cpp.err.log 
Command       ap_eval done; 0.131 sec.
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: lstm_hls/rnn_top.cpp:12:2
Execute       send_msg_by_id WARNING @200-471@%s%s 1 lstm_hls/rnn_top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file lstm_hls/rnn_top.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr E:/Vivado2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/tidy-3.1.rnn_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/tidy-3.1.rnn_top.pp.0.cpp.out.log 2> D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/tidy-3.1.rnn_top.pp.0.cpp.err.log 
Command         ap_eval done; 0.358 sec.
Execute         ap_eval exec -ignorestderr E:/Vivado2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.rnn_top.pp.0.cpp.out.log 2> D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.rnn_top.pp.0.cpp.err.log 
Command         ap_eval done; 0.13 sec.
Command       tidy_31 done; 0.496 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/Vivado2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.348 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/Vivado2018/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Vivado2018/Vivado/2018.3/common/technology/autopilot" -I "E:/Vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.bc" 
INFO-FLOW: exec E:/Vivado2018/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Vivado2018/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado2018/Vivado/2018.3/common/technology/autopilot -I E:/Vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.bc
Command       clang done; 0.414 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.g.bc D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.g.bc -hls-opt -except-internalize LSTM_Top -LE:/Vivado2018/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.335 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 105.141 ; gain = 19.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 105.141 ; gain = 19.738
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/a.pp.bc -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.249 sec.
Execute         llvm-ld D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LE:/Vivado2018/Vivado/2018.3/win64/lib -lfloatconversion -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.606 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top LSTM_Top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.0.bc -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (lstm_hls/rnn_top.cpp:15).
INFO: [XFORM 203-603] Inlining function 'pack_input_state' into 'infer' (lstm_hls/rnn.cpp:140).
INFO: [XFORM 203-603] Inlining function 'geva' into 'infer' (lstm_hls/rnn.cpp:177).
INFO: [XFORM 203-603] Inlining function 'geva' into 'infer' (lstm_hls/rnn.cpp:165).
INFO: [XFORM 203-603] Inlining function 'geva' into 'infer' (lstm_hls/rnn.cpp:159).
INFO: [XFORM 203-603] Inlining function 'geva' into 'infer' (lstm_hls/rnn.cpp:154).
INFO: [XFORM 203-603] Inlining function 'geva' into 'infer' (lstm_hls/rnn.cpp:149).
INFO: [XFORM 203-603] Inlining function 'geva' into 'infer' (lstm_hls/rnn.cpp:144).
INFO: [XFORM 203-603] Inlining function 'sigmoid' into 'infer' (lstm_hls/rnn.cpp:145).
INFO: [XFORM 203-603] Inlining function 'sigmoid' into 'infer' (lstm_hls/rnn.cpp:150).
INFO: [XFORM 203-603] Inlining function 'sigmoid' into 'infer' (lstm_hls/rnn.cpp:160).
INFO: [XFORM 203-603] Inlining function 'tanh' into 'infer' (lstm_hls/rnn.cpp:155).
INFO: [XFORM 203-603] Inlining function 'tanh' into 'infer' (lstm_hls/rnn.cpp:168).
INFO: [XFORM 203-603] Inlining function 'hprod' into 'infer' (lstm_hls/rnn.cpp:163).
INFO: [XFORM 203-603] Inlining function 'hprod' into 'infer' (lstm_hls/rnn.cpp:164).
INFO: [XFORM 203-603] Inlining function 'hprod' into 'infer' (lstm_hls/rnn.cpp:169).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (lstm_hls/rnn_top.cpp:28).
Command         transform done; 0.736 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 246.348 ; gain = 160.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.1.bc -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:208) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:218) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:236) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:89) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::tanh' into 'hls::tanhf' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'infer' (lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::tanhf' into 'infer' (lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) automatically.
Command         transform done; 0.432 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.164 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 301.953 ; gain = 216.551
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.1.bc to D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/a.o.1.bc -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (lstm_hls/rnn_top.cpp:35).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (lstm_hls/rnn_top.cpp:35).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (lstm_hls/rnn.cpp:88) in function 'gemvm_out' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (lstm_hls/rnn.cpp:91) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (lstm_hls/rnn.cpp:70) in function 'gemvm_lstm' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (lstm_hls/rnn.cpp:73) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (lstm_hls/rnn.cpp:40) in function 'infer': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.2' (lstm_hls/rnn.cpp:40) in function 'infer' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.3' (lstm_hls/rnn.cpp:14) in function 'infer' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.4' (lstm_hls/rnn.cpp:40) in function 'infer' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.5' (lstm_hls/rnn.cpp:14) in function 'infer' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.6' (lstm_hls/rnn.cpp:40) in function 'infer' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.7' (lstm_hls/rnn.cpp:26) in function 'infer' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.8' (lstm_hls/rnn.cpp:40) in function 'infer' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.9' (lstm_hls/rnn.cpp:14) in function 'infer' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.10' (lstm_hls/rnn.cpp:53) in function 'infer' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.11' (lstm_hls/rnn.cpp:53) in function 'infer' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.12' (lstm_hls/rnn.cpp:40) in function 'infer' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.13' (lstm_hls/rnn.cpp:26) in function 'infer' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.14' (lstm_hls/rnn.cpp:53) in function 'infer' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (lstm_hls/rnn.cpp:40) in function 'infer' completely with a factor of 2.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-8' (lstm_hls/rnn.cpp:40) in function 'infer' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (lstm_hls/rnn.cpp:91) in function 'gemvm_out' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (lstm_hls/rnn.cpp:73) in function 'gemvm_lstm' completely with a factor of 40.
INFO: [XFORM 203-101] Partitioning array 'Bias0_f'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'gate_f' (lstm_hls/rnn.cpp:127) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'Bias0_i'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'gate_i' (lstm_hls/rnn.cpp:128) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'Bias0_c'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'stat_C' (lstm_hls/rnn.cpp:130) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'Bias0_o'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'gate_o' (lstm_hls/rnn.cpp:129) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'C_t' (lstm_hls/rnn.cpp:131) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'vec_tmp' (lstm_hls/rnn.cpp:135) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'h_t' (lstm_hls/rnn.cpp:132) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'Bias_lc'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (lstm_hls/rnn_top.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Weight_lc'  in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'vec_i' (lstm_hls/rnn.cpp:134) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'Weight0_f'  in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'Weight0_i'  in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'Weight0_c'  in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'Weight0_o'  in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-102] Partitioning array 'Weight_lc.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'Weight_lc.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'Weight0_f.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'Weight0_f.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'Weight0_i.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'Weight0_i.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'Weight0_c.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'Weight0_c.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'Weight0_o.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'Weight0_o.1' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:208) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:218) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:236) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:89) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::tanh' into 'hls::tanhf' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/tanhfloat.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'infer' (lstm_hls/rnn.cpp:18->lstm_hls/rnn.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::tanhf' into 'infer' (lstm_hls/rnn.cpp:30->lstm_hls/rnn.cpp:155) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (lstm_hls/rnn_top.cpp:12) to a process function for dataflow in function 'mnist_lstm<float, 1, 1, 1>'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (lstm_hls/rnn_top.cpp:25) to a process function for dataflow in function 'mnist_lstm<float, 1, 1, 1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'mnist_lstm<float, 1, 1, 1>', detected/extracted 3 process function(s): 
	 'mnist_lstm<float, 1, 1, 1>_Loop_1_proc'
	 'infer'
	 'mnist_lstm<float, 1, 1, 1>_Loop_2_proc'.
Command         transform done; 1.291 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (lstm_hls/rnn.cpp:114:13) in function 'infer'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:107:8) to (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:113:3) in function 'explog_based::generic_tanh<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:82:10) to (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:8:10) in function 'explog_based::generic_tanh<float>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:184:19) to (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:367:3) in function 'exp_reduce_::exp_generic<double>'... converting 20 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'gemvm_out' (lstm_hls/rnn.cpp:81)...61 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'gemvm_lstm' (lstm_hls/rnn.cpp:63)...77 expression(s) balanced.
Command         transform done; 0.406 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 401.430 ; gain = 316.027
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/a.o.2.bc -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-7' (lstm_hls/rnn.cpp:138:19) in function 'infer' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'mnist_lstm<float, 1, 1, 1>_Loop_2_proc' to 'mnist_lstm_Loop_2_pr' (lstm_hls/rnn_top.cpp:25:25)
WARNING: [XFORM 203-631] Renaming function 'mnist_lstm<float, 1, 1, 1>_Loop_1_proc' to 'mnist_lstm_Loop_1_pr' (lstm_hls/rnn_top.cpp:9)
WARNING: [XFORM 203-631] Renaming function 'mnist_lstm<float, 1, 1, 1>' to 'mnist_lstm' (lstm_hls/rnn_top.cpp:7:2)
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<float>' to 'generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:56)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:184)
Command         transform done; 0.757 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 508.383 ; gain = 422.980
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.666 sec.
Command     elaborate done; 14.637 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
Execute       ap_set_top_model LSTM_Top 
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
Execute       get_model_list LSTM_Top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model LSTM_Top 
Execute       preproc_iomode -model mnist_lstm 
Execute       preproc_iomode -model mnist_lstm_Loop_2_pr 
Execute       preproc_iomode -model infer 
Execute       preproc_iomode -model gemvm_out 
Execute       preproc_iomode -model generic_tanh<float> 
Execute       preproc_iomode -model exp_generic<double> 
Execute       preproc_iomode -model gemvm_lstm 
Execute       preproc_iomode -model mnist_lstm_Loop_1_pr 
Execute       get_model_list LSTM_Top -filter all-wo-channel 
INFO-FLOW: Model list for configure: mnist_lstm_Loop_1_pr gemvm_lstm exp_generic<double> generic_tanh<float> gemvm_out infer mnist_lstm_Loop_2_pr mnist_lstm LSTM_Top
INFO-FLOW: Configuring Module : mnist_lstm_Loop_1_pr ...
Execute       set_default_model mnist_lstm_Loop_1_pr 
Execute       apply_spec_resource_limit mnist_lstm_Loop_1_pr 
INFO-FLOW: Configuring Module : gemvm_lstm ...
Execute       set_default_model gemvm_lstm 
Execute       apply_spec_resource_limit gemvm_lstm 
INFO-FLOW: Configuring Module : exp_generic<double> ...
Execute       set_default_model exp_generic<double> 
Execute       apply_spec_resource_limit exp_generic<double> 
INFO-FLOW: Configuring Module : generic_tanh<float> ...
Execute       set_default_model generic_tanh<float> 
Execute       apply_spec_resource_limit generic_tanh<float> 
INFO-FLOW: Configuring Module : gemvm_out ...
Execute       set_default_model gemvm_out 
Execute       apply_spec_resource_limit gemvm_out 
INFO-FLOW: Configuring Module : infer ...
Execute       set_default_model infer 
Execute       apply_spec_resource_limit infer 
INFO-FLOW: Configuring Module : mnist_lstm_Loop_2_pr ...
Execute       set_default_model mnist_lstm_Loop_2_pr 
Execute       apply_spec_resource_limit mnist_lstm_Loop_2_pr 
INFO-FLOW: Configuring Module : mnist_lstm ...
Execute       set_default_model mnist_lstm 
Execute       apply_spec_resource_limit mnist_lstm 
INFO-FLOW: Configuring Module : LSTM_Top ...
Execute       set_default_model LSTM_Top 
Execute       apply_spec_resource_limit LSTM_Top 
INFO-FLOW: Model list for preprocess: mnist_lstm_Loop_1_pr gemvm_lstm exp_generic<double> generic_tanh<float> gemvm_out infer mnist_lstm_Loop_2_pr mnist_lstm LSTM_Top
INFO-FLOW: Preprocessing Module: mnist_lstm_Loop_1_pr ...
Execute       set_default_model mnist_lstm_Loop_1_pr 
Execute       cdfg_preprocess -model mnist_lstm_Loop_1_pr 
Execute       rtl_gen_preprocess mnist_lstm_Loop_1_pr 
INFO-FLOW: Preprocessing Module: gemvm_lstm ...
Execute       set_default_model gemvm_lstm 
Execute       cdfg_preprocess -model gemvm_lstm 
Execute       rtl_gen_preprocess gemvm_lstm 
INFO-FLOW: Preprocessing Module: exp_generic<double> ...
Execute       set_default_model exp_generic<double> 
Execute       cdfg_preprocess -model exp_generic<double> 
Execute       rtl_gen_preprocess exp_generic<double> 
INFO-FLOW: Preprocessing Module: generic_tanh<float> ...
Execute       set_default_model generic_tanh<float> 
Execute       cdfg_preprocess -model generic_tanh<float> 
Execute       rtl_gen_preprocess generic_tanh<float> 
INFO-FLOW: Preprocessing Module: gemvm_out ...
Execute       set_default_model gemvm_out 
Execute       cdfg_preprocess -model gemvm_out 
Execute       rtl_gen_preprocess gemvm_out 
INFO-FLOW: Preprocessing Module: infer ...
Execute       set_default_model infer 
Execute       cdfg_preprocess -model infer 
Execute       rtl_gen_preprocess infer 
INFO-FLOW: Preprocessing Module: mnist_lstm_Loop_2_pr ...
Execute       set_default_model mnist_lstm_Loop_2_pr 
Execute       cdfg_preprocess -model mnist_lstm_Loop_2_pr 
Execute       rtl_gen_preprocess mnist_lstm_Loop_2_pr 
INFO-FLOW: Preprocessing Module: mnist_lstm ...
Execute       set_default_model mnist_lstm 
Execute       cdfg_preprocess -model mnist_lstm 
Execute       rtl_gen_preprocess mnist_lstm 
INFO-FLOW: Preprocessing Module: LSTM_Top ...
Execute       set_default_model LSTM_Top 
Execute       cdfg_preprocess -model LSTM_Top 
Execute       rtl_gen_preprocess LSTM_Top 
INFO-FLOW: Model list for synthesis: mnist_lstm_Loop_1_pr gemvm_lstm exp_generic<double> generic_tanh<float> gemvm_out infer mnist_lstm_Loop_2_pr mnist_lstm LSTM_Top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_lstm_Loop_1_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mnist_lstm_Loop_1_pr 
Execute       schedule -model mnist_lstm_Loop_1_pr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.364 seconds; current allocated memory: 433.061 MB.
Execute       report -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_1_pr.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_1_pr.sched.adb -f 
INFO-FLOW: Finish scheduling mnist_lstm_Loop_1_pr.
Execute       set_default_model mnist_lstm_Loop_1_pr 
Execute       bind -model mnist_lstm_Loop_1_pr 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=mnist_lstm_Loop_1_pr
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 433.258 MB.
Execute       report -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_1_pr.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_1_pr.bind.adb -f 
INFO-FLOW: Finish binding mnist_lstm_Loop_1_pr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemvm_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model gemvm_lstm 
Execute       schedule -model gemvm_lstm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_1_load_26', lstm_hls/rnn.cpp:75) on array 'b_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 10, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.366 sec.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 434.375 MB.
Execute       report -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_lstm.verbose.sched.rpt -verbose -f 
Command       report done; 0.105 sec.
Execute       db_write -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_lstm.sched.adb -f 
INFO-FLOW: Finish scheduling gemvm_lstm.
Execute       set_default_model gemvm_lstm 
Execute       bind -model gemvm_lstm 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=gemvm_lstm
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 435.973 MB.
Execute       report -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_lstm.verbose.bind.rpt -verbose -f 
Command       report done; 0.123 sec.
Execute       db_write -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_lstm.bind.adb -f 
INFO-FLOW: Finish binding gemvm_lstm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model exp_generic<double> 
Execute       schedule -model exp_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'exp_generic_double_s' consists of the following:
	'mul' operation of DSP[46] ('r.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271) [43]  (3.36 ns)
	'add' operation of DSP[46] ('ret.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271) [46]  (3.02 ns)
	'icmp' operation ('tmp_16', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271) [50]  (2.43 ns)
	'select' operation ('p_s', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271) [52]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271) [53]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.122 sec.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 436.722 MB.
Execute       report -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp_generic<double>.
Execute       set_default_model exp_generic<double> 
Execute       bind -model exp_generic<double> 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=exp_generic<double>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 437.356 MB.
Execute       report -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding exp_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_tanh<float> 
Execute       schedule -model generic_tanh<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 59.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 437.875 MB.
Execute       report -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_tanh<float>.
Execute       set_default_model generic_tanh<float> 
Execute       bind -model generic_tanh<float> 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=generic_tanh<float>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 438.409 MB.
Execute       report -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.bind.adb -f 
INFO-FLOW: Finish binding generic_tanh<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemvm_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model gemvm_out 
Execute       schedule -model gemvm_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.117 sec.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 439.265 MB.
Execute       report -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_out.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_out.sched.adb -f 
INFO-FLOW: Finish scheduling gemvm_out.
Execute       set_default_model gemvm_out 
Execute       bind -model gemvm_out 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=gemvm_out
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 440.717 MB.
Execute       report -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_out.verbose.bind.rpt -verbose -f 
Command       report done; 0.118 sec.
Execute       db_write -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_out.bind.adb -f 
INFO-FLOW: Finish binding gemvm_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer 
Execute       schedule -model infer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 31.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 31.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 62.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 31.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.13'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 62.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.341 sec.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 443.008 MB.
Execute       report -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/infer.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 14 loops out of a total 21 loops have been pipelined in this design.
Command       report done; 0.249 sec.
Execute       db_write -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/infer.sched.adb -f 
INFO-FLOW: Finish scheduling infer.
Execute       set_default_model infer 
Execute       bind -model infer 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=infer
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 446.769 MB.
Execute       report -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/infer.verbose.bind.rpt -verbose -f 
Command       report done; 0.365 sec.
Execute       db_write -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/infer.bind.adb -f 
INFO-FLOW: Finish binding infer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_lstm_Loop_2_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mnist_lstm_Loop_2_pr 
Execute       schedule -model mnist_lstm_Loop_2_pr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 447.082 MB.
Execute       report -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_2_pr.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_2_pr.sched.adb -f 
INFO-FLOW: Finish scheduling mnist_lstm_Loop_2_pr.
Execute       set_default_model mnist_lstm_Loop_2_pr 
Execute       bind -model mnist_lstm_Loop_2_pr 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=mnist_lstm_Loop_2_pr
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 447.200 MB.
Execute       report -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_2_pr.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_2_pr.bind.adb -f 
INFO-FLOW: Finish binding mnist_lstm_Loop_2_pr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mnist_lstm 
Execute       schedule -model mnist_lstm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 447.317 MB.
Execute       report -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm.sched.adb -f 
INFO-FLOW: Finish scheduling mnist_lstm.
Execute       set_default_model mnist_lstm 
Execute       bind -model mnist_lstm 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=mnist_lstm
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.252 sec.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 447.953 MB.
Execute       report -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm.verbose.bind.rpt -verbose -f 
Command       report done; 0.198 sec.
Execute       db_write -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm.bind.adb -f 
INFO-FLOW: Finish binding mnist_lstm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM_Top 
Execute       schedule -model LSTM_Top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 448.192 MB.
Execute       report -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.sched.adb -f 
INFO-FLOW: Finish scheduling LSTM_Top.
Execute       set_default_model LSTM_Top 
Execute       bind -model LSTM_Top 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=LSTM_Top
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.162 sec.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 448.717 MB.
Execute       report -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.verbose.bind.rpt -verbose -f 
Command       report done; 0.247 sec.
Execute       db_write -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.bind.adb -f 
INFO-FLOW: Finish binding LSTM_Top.
Execute       get_model_list LSTM_Top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess mnist_lstm_Loop_1_pr 
Execute       rtl_gen_preprocess gemvm_lstm 
Execute       rtl_gen_preprocess exp_generic<double> 
Execute       rtl_gen_preprocess generic_tanh<float> 
Execute       rtl_gen_preprocess gemvm_out 
Execute       rtl_gen_preprocess infer 
Execute       rtl_gen_preprocess mnist_lstm_Loop_2_pr 
Execute       rtl_gen_preprocess mnist_lstm 
Execute       rtl_gen_preprocess LSTM_Top 
INFO-FLOW: Model list for RTL generation: mnist_lstm_Loop_1_pr gemvm_lstm exp_generic<double> generic_tanh<float> gemvm_out infer mnist_lstm_Loop_2_pr mnist_lstm LSTM_Top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_lstm_Loop_1_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model mnist_lstm_Loop_1_pr -vendor xilinx -mg_file D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_1_pr.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_lstm_Loop_1_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 449.267 MB.
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl mnist_lstm_Loop_1_pr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/systemc/mnist_lstm_Loop_1_pr -synmodules mnist_lstm_Loop_1_pr gemvm_lstm exp_generic<double> generic_tanh<float> gemvm_out infer mnist_lstm_Loop_2_pr mnist_lstm LSTM_Top 
Execute       gen_rtl mnist_lstm_Loop_1_pr -style xilinx -f -lang vhdl -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/vhdl/mnist_lstm_Loop_1_pr 
Execute       gen_rtl mnist_lstm_Loop_1_pr -style xilinx -f -lang vlog -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/verilog/mnist_lstm_Loop_1_pr 
Execute       gen_tb_info mnist_lstm_Loop_1_pr -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_1_pr -p D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db 
Execute       report -model mnist_lstm_Loop_1_pr -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/report/mnist_lstm_Loop_1_pr_csynth.rpt -f 
Execute       report -model mnist_lstm_Loop_1_pr -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/report/mnist_lstm_Loop_1_pr_csynth.xml -f -x 
Execute       report -model mnist_lstm_Loop_1_pr -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_1_pr.verbose.rpt -verbose -f 
Execute       db_write -model mnist_lstm_Loop_1_pr -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_1_pr.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemvm_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model gemvm_lstm -vendor xilinx -mg_file D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_lstm.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemvm_lstm'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 450.950 MB.
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl gemvm_lstm -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/systemc/gemvm_lstm -synmodules mnist_lstm_Loop_1_pr gemvm_lstm exp_generic<double> generic_tanh<float> gemvm_out infer mnist_lstm_Loop_2_pr mnist_lstm LSTM_Top 
Execute       gen_rtl gemvm_lstm -style xilinx -f -lang vhdl -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/vhdl/gemvm_lstm 
Execute       gen_rtl gemvm_lstm -style xilinx -f -lang vlog -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/verilog/gemvm_lstm 
Execute       gen_tb_info gemvm_lstm -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_lstm -p D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db 
Execute       report -model gemvm_lstm -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/report/gemvm_lstm_csynth.rpt -f 
Execute       report -model gemvm_lstm -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/report/gemvm_lstm_csynth.xml -f -x 
Execute       report -model gemvm_lstm -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_lstm.verbose.rpt -verbose -f 
Command       report done; 0.134 sec.
Execute       db_write -model gemvm_lstm -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_lstm.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model exp_generic<double> -vendor xilinx -mg_file D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doubleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doublg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mul_72ns_13s_84_5_1' to 'LSTM_Top_mul_72nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mul_36ns_43ns_79_2_1' to 'LSTM_Top_mul_36nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mul_44ns_49ns_93_2_1' to 'LSTM_Top_mul_44nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mul_50ns_50ns_100_2_1' to 'LSTM_Top_mul_50nskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mac_muladd_16ns_16s_19s_31_1_1' to 'LSTM_Top_mac_mulalbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mac_mulalbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mul_36nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mul_44nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mul_50nskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mul_72nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
Command       create_rtl_model done; 0.107 sec.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 452.745 MB.
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl exp_generic<double> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/systemc/exp_generic_double_s -synmodules mnist_lstm_Loop_1_pr gemvm_lstm exp_generic<double> generic_tanh<float> gemvm_out infer mnist_lstm_Loop_2_pr mnist_lstm LSTM_Top 
Execute       gen_rtl exp_generic<double> -style xilinx -f -lang vhdl -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/vhdl/exp_generic_double_s 
Execute       gen_rtl exp_generic<double> -style xilinx -f -lang vlog -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/verilog/exp_generic_double_s 
Execute       gen_tb_info exp_generic<double> -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s -p D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db 
Execute       report -model exp_generic<double> -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/report/exp_generic_double_s_csynth.rpt -f 
Execute       report -model exp_generic<double> -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/report/exp_generic_double_s_csynth.xml -f -x 
Execute       report -model exp_generic<double> -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.verbose.rpt -verbose -f 
Execute       db_write -model exp_generic<double> -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model generic_tanh<float> -vendor xilinx -mg_file D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_faddfsubmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fsub_32nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_1_1' to 'LSTM_Top_fptrunc_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_1_1' to 'LSTM_Top_fpext_32pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fcmp_32ns_32ns_1_1_1' to 'LSTM_Top_fcmp_32nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64nrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_faddfsubmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fcmp_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fsub_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
Command       create_rtl_model done; 0.132 sec.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 456.000 MB.
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_tanh<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/systemc/generic_tanh_float_s -synmodules mnist_lstm_Loop_1_pr gemvm_lstm exp_generic<double> generic_tanh<float> gemvm_out infer mnist_lstm_Loop_2_pr mnist_lstm LSTM_Top 
Execute       gen_rtl generic_tanh<float> -style xilinx -f -lang vhdl -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/vhdl/generic_tanh_float_s 
Execute       gen_rtl generic_tanh<float> -style xilinx -f -lang vlog -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/verilog/generic_tanh_float_s 
Execute       gen_tb_info generic_tanh<float> -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s -p D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db 
Execute       report -model generic_tanh<float> -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/report/generic_tanh_float_s_csynth.rpt -f 
Execute       report -model generic_tanh<float> -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/report/generic_tanh_float_s_csynth.xml -f -x 
Execute       report -model generic_tanh<float> -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.verbose.rpt -verbose -f 
Execute       db_write -model generic_tanh<float> -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemvm_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model gemvm_out -vendor xilinx -mg_file D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_out.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_0_0' to 'gemvm_out_Weight_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_1_0' to 'gemvm_out_Weight_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_0_1' to 'gemvm_out_Weight_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_1_1' to 'gemvm_out_Weight_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_0_2' to 'gemvm_out_Weight_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_1_2' to 'gemvm_out_Weight_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_0_3' to 'gemvm_out_Weight_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_1_3' to 'gemvm_out_Weight_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_0_4' to 'gemvm_out_Weight_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_1_4' to 'gemvm_out_Weight_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_0_5' to 'gemvm_out_Weight_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_1_5' to 'gemvm_out_Weight_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_0_6' to 'gemvm_out_Weight_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_1_6' to 'gemvm_out_Weight_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_0_7' to 'gemvm_out_Weight_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_1_7' to 'gemvm_out_Weight_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_0_8' to 'gemvm_out_Weight_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_1_8' to 'gemvm_out_Weight_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_0_9' to 'gemvm_out_Weight_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_1_9' to 'gemvm_out_Weight_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_0_10' to 'gemvm_out_Weight_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_1_10' to 'gemvm_out_Weight_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_0_11' to 'gemvm_out_Weight_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_1_11' to 'gemvm_out_Weight_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_0_12' to 'gemvm_out_Weight_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_1_12' to 'gemvm_out_Weight_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_0_13' to 'gemvm_out_Weight_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_1_13' to 'gemvm_out_Weight_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_0_14' to 'gemvm_out_Weight_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_1_14' to 'gemvm_out_Weight_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_0_15' to 'gemvm_out_Weight_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemvm_out_Weight_lc_1_15' to 'gemvm_out_Weight_Xh4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32ncud': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ndEe': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemvm_out'.
Command       create_rtl_model done; 0.278 sec.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 458.424 MB.
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl gemvm_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/systemc/gemvm_out -synmodules mnist_lstm_Loop_1_pr gemvm_lstm exp_generic<double> generic_tanh<float> gemvm_out infer mnist_lstm_Loop_2_pr mnist_lstm LSTM_Top 
Execute       gen_rtl gemvm_out -style xilinx -f -lang vhdl -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/vhdl/gemvm_out 
Execute       gen_rtl gemvm_out -style xilinx -f -lang vlog -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/verilog/gemvm_out 
Execute       gen_tb_info gemvm_out -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_out -p D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db 
Execute       report -model gemvm_out -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/report/gemvm_out_csynth.rpt -f 
Execute       report -model gemvm_out -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/report/gemvm_out_csynth.xml -f -x 
Execute       report -model gemvm_out -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_out.verbose.rpt -verbose -f 
Command       report done; 0.145 sec.
Execute       db_write -model gemvm_out -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_out.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model infer -vendor xilinx -mg_file D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/infer.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_0_10' to 'infer_Weight0_f_0Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_0_11' to 'infer_Weight0_f_0Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_0_12' to 'infer_Weight0_f_00iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_0_13' to 'infer_Weight0_f_01iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_0_14' to 'infer_Weight0_f_02iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_0_15' to 'infer_Weight0_f_03i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_0_16' to 'infer_Weight0_f_04jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_0_17' to 'infer_Weight0_f_05jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_0_18' to 'infer_Weight0_f_06jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_0_19' to 'infer_Weight0_f_07jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_1_10' to 'infer_Weight0_f_18jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_1_11' to 'infer_Weight0_f_19j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_1_12' to 'infer_Weight0_f_1bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_1_13' to 'infer_Weight0_f_1bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_1_14' to 'infer_Weight0_f_1bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_1_15' to 'infer_Weight0_f_1bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_1_16' to 'infer_Weight0_f_1bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_1_17' to 'infer_Weight0_f_1bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_1_18' to 'infer_Weight0_f_1bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_f_1_19' to 'infer_Weight0_f_1bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_0_10' to 'infer_Weight0_i_0bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_0_11' to 'infer_Weight0_i_0bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_0_12' to 'infer_Weight0_i_0bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_0_13' to 'infer_Weight0_i_0bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_0_14' to 'infer_Weight0_i_0bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_0_15' to 'infer_Weight0_i_0bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_0_16' to 'infer_Weight0_i_0bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_0_17' to 'infer_Weight0_i_0bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_0_18' to 'infer_Weight0_i_0bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_0_19' to 'infer_Weight0_i_0brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_1_10' to 'infer_Weight0_i_1bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_1_11' to 'infer_Weight0_i_1btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_1_12' to 'infer_Weight0_i_1bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_1_13' to 'infer_Weight0_i_1bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_1_14' to 'infer_Weight0_i_1bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_1_15' to 'infer_Weight0_i_1bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_1_16' to 'infer_Weight0_i_1byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_1_17' to 'infer_Weight0_i_1bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_1_18' to 'infer_Weight0_i_1bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_i_1_19' to 'infer_Weight0_i_1bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_0_10' to 'infer_Weight0_c_0bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_0_11' to 'infer_Weight0_c_0bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_0_12' to 'infer_Weight0_c_0bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_0_13' to 'infer_Weight0_c_0bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_0_14' to 'infer_Weight0_c_0bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_0_15' to 'infer_Weight0_c_0bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_0_16' to 'infer_Weight0_c_0bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_0_17' to 'infer_Weight0_c_0bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_0_18' to 'infer_Weight0_c_0bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_0_19' to 'infer_Weight0_c_0bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_1_10' to 'infer_Weight0_c_1bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_1_11' to 'infer_Weight0_c_1bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_1_12' to 'infer_Weight0_c_1bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_1_13' to 'infer_Weight0_c_1bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_1_14' to 'infer_Weight0_c_1bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_1_15' to 'infer_Weight0_c_1bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_1_16' to 'infer_Weight0_c_1bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_1_17' to 'infer_Weight0_c_1bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_1_18' to 'infer_Weight0_c_1bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_c_1_19' to 'infer_Weight0_c_1bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_0_10' to 'infer_Weight0_o_0bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_0_11' to 'infer_Weight0_o_0bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_0_12' to 'infer_Weight0_o_0bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_0_13' to 'infer_Weight0_o_0bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_0_14' to 'infer_Weight0_o_0b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_0_15' to 'infer_Weight0_o_0b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_0_16' to 'infer_Weight0_o_0b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_0_17' to 'infer_Weight0_o_0b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_0_18' to 'infer_Weight0_o_0b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_0_19' to 'infer_Weight0_o_0b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_1_10' to 'infer_Weight0_o_1b6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_1_11' to 'infer_Weight0_o_1b7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_1_12' to 'infer_Weight0_o_1b8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_1_13' to 'infer_Weight0_o_1b9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_1_14' to 'infer_Weight0_o_1cau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_1_15' to 'infer_Weight0_o_1cbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_1_16' to 'infer_Weight0_o_1ccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_1_17' to 'infer_Weight0_o_1cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_1_18' to 'infer_Weight0_o_1ceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'infer_Weight0_o_1_19' to 'infer_Weight0_o_1cfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fexp_32ns_32ns_32_9_full_dsp_1' to 'LSTM_Top_fexp_32ncgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_drecip_64ns_64ns_64_11_full_dsp_1' to 'LSTM_Top_drecip_6chv' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_drecip_6chv': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fexp_32ncgu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
Command       create_rtl_model done; 4.042 sec.
INFO: [HLS 200-111]  Elapsed time: 4.452 seconds; current allocated memory: 467.636 MB.
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/systemc/infer -synmodules mnist_lstm_Loop_1_pr gemvm_lstm exp_generic<double> generic_tanh<float> gemvm_out infer mnist_lstm_Loop_2_pr mnist_lstm LSTM_Top 
Execute       gen_rtl infer -style xilinx -f -lang vhdl -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/vhdl/infer 
Execute       gen_rtl infer -style xilinx -f -lang vlog -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/verilog/infer 
Execute       gen_tb_info infer -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/infer -p D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db 
Execute       report -model infer -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/report/infer_csynth.rpt -f 
Execute       report -model infer -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/report/infer_csynth.xml -f -x 
Execute       report -model infer -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/infer.verbose.rpt -verbose -f 
Command       report done; 0.461 sec.
Execute       db_write -model infer -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/infer.adb -f 
Command       db_write done; 0.207 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_lstm_Loop_2_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model mnist_lstm_Loop_2_pr -vendor xilinx -mg_file D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_2_pr.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_lstm_Loop_2_pr'.
INFO: [HLS 200-111]  Elapsed time: 1.126 seconds; current allocated memory: 469.062 MB.
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl mnist_lstm_Loop_2_pr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/systemc/mnist_lstm_Loop_2_pr -synmodules mnist_lstm_Loop_1_pr gemvm_lstm exp_generic<double> generic_tanh<float> gemvm_out infer mnist_lstm_Loop_2_pr mnist_lstm LSTM_Top 
Execute       gen_rtl mnist_lstm_Loop_2_pr -style xilinx -f -lang vhdl -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/vhdl/mnist_lstm_Loop_2_pr 
Execute       gen_rtl mnist_lstm_Loop_2_pr -style xilinx -f -lang vlog -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/verilog/mnist_lstm_Loop_2_pr 
Execute       gen_tb_info mnist_lstm_Loop_2_pr -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_2_pr -p D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db 
Execute       report -model mnist_lstm_Loop_2_pr -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/report/mnist_lstm_Loop_2_pr_csynth.rpt -f 
Execute       report -model mnist_lstm_Loop_2_pr -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/report/mnist_lstm_Loop_2_pr_csynth.xml -f -x 
Execute       report -model mnist_lstm_Loop_2_pr -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_2_pr.verbose.rpt -verbose -f 
Execute       db_write -model mnist_lstm_Loop_2_pr -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_2_pr.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model mnist_lstm -vendor xilinx -mg_file D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_mnist_lstm_Loop_2_pr_U0' to 'start_for_mnist_lciv' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_lstm'.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 469.630 MB.
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl mnist_lstm -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/systemc/mnist_lstm -synmodules mnist_lstm_Loop_1_pr gemvm_lstm exp_generic<double> generic_tanh<float> gemvm_out infer mnist_lstm_Loop_2_pr mnist_lstm LSTM_Top 
Execute       gen_rtl mnist_lstm -style xilinx -f -lang vhdl -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/vhdl/mnist_lstm 
Execute       gen_rtl mnist_lstm -style xilinx -f -lang vlog -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/verilog/mnist_lstm 
Execute       gen_tb_info mnist_lstm -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm -p D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db 
Execute       report -model mnist_lstm -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/report/mnist_lstm_csynth.rpt -f 
Execute       report -model mnist_lstm -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/report/mnist_lstm_csynth.xml -f -x 
Execute       report -model mnist_lstm -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm.verbose.rpt -verbose -f 
Command       report done; 0.2 sec.
Execute       db_write -model mnist_lstm -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model LSTM_Top -vendor xilinx -mg_file D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
Command       create_rtl_model done; 0.133 sec.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 472.705 MB.
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM_Top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/systemc/LSTM_Top -synmodules mnist_lstm_Loop_1_pr gemvm_lstm exp_generic<double> generic_tanh<float> gemvm_out infer mnist_lstm_Loop_2_pr mnist_lstm LSTM_Top 
Execute       gen_rtl LSTM_Top -istop -style xilinx -f -lang vhdl -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top 
Execute       gen_rtl LSTM_Top -istop -style xilinx -f -lang vlog -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top 
Execute       export_constraint_db -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl -f -tool general 
Execute       report -model LSTM_Top -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.design.xml -verbose -f -dv 
Command       report done; 0.299 sec.
Execute       report -model LSTM_Top -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info LSTM_Top -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top -p D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db 
Execute       report -model LSTM_Top -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/report/LSTM_Top_csynth.rpt -f 
Execute       report -model LSTM_Top -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/syn/report/LSTM_Top_csynth.xml -f -x 
Execute       report -model LSTM_Top -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.verbose.rpt -verbose -f 
Command       report done; 0.251 sec.
Execute       db_write -model LSTM_Top -o D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.adb -f 
Execute       sc_get_clocks LSTM_Top 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain LSTM_Top 
INFO-FLOW: Model list for RTL component generation: mnist_lstm_Loop_1_pr gemvm_lstm exp_generic<double> generic_tanh<float> gemvm_out infer mnist_lstm_Loop_2_pr mnist_lstm LSTM_Top
INFO-FLOW: Handling components in module [mnist_lstm_Loop_1_pr] ... 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_1_pr.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_fdiv_32nbkb.
INFO-FLOW: Append model LSTM_Top_fdiv_32nbkb
INFO-FLOW: Handling components in module [gemvm_lstm] ... 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_lstm.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_fadd_32ncud.
INFO-FLOW: Append model LSTM_Top_fadd_32ncud
INFO-FLOW: Found component LSTM_Top_fmul_32ndEe.
INFO-FLOW: Append model LSTM_Top_fmul_32ndEe
INFO-FLOW: Handling components in module [exp_generic_double_s] ... 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_mul_72nshbi.
INFO-FLOW: Append model LSTM_Top_mul_72nshbi
INFO-FLOW: Found component LSTM_Top_mul_36nsibs.
INFO-FLOW: Append model LSTM_Top_mul_36nsibs
INFO-FLOW: Found component LSTM_Top_mul_44nsjbC.
INFO-FLOW: Append model LSTM_Top_mul_44nsjbC
INFO-FLOW: Found component LSTM_Top_mul_50nskbM.
INFO-FLOW: Append model LSTM_Top_mul_50nskbM
INFO-FLOW: Found component LSTM_Top_mac_mulalbW.
INFO-FLOW: Append model LSTM_Top_mac_mulalbW
INFO-FLOW: Found component exp_generic_doubleOg.
INFO-FLOW: Append model exp_generic_doubleOg
INFO-FLOW: Found component exp_generic_doublfYi.
INFO-FLOW: Append model exp_generic_doublfYi
INFO-FLOW: Found component exp_generic_doublg8j.
INFO-FLOW: Append model exp_generic_doublg8j
INFO-FLOW: Handling components in module [generic_tanh_float_s] ... 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_faddfsubmb6.
INFO-FLOW: Append model LSTM_Top_faddfsubmb6
INFO-FLOW: Found component LSTM_Top_fsub_32nncg.
INFO-FLOW: Append model LSTM_Top_fsub_32nncg
INFO-FLOW: Found component LSTM_Top_fptrunc_ocq.
INFO-FLOW: Append model LSTM_Top_fptrunc_ocq
INFO-FLOW: Found component LSTM_Top_fpext_32pcA.
INFO-FLOW: Append model LSTM_Top_fpext_32pcA
INFO-FLOW: Found component LSTM_Top_fcmp_32nqcK.
INFO-FLOW: Append model LSTM_Top_fcmp_32nqcK
INFO-FLOW: Found component LSTM_Top_dadd_64nrcU.
INFO-FLOW: Append model LSTM_Top_dadd_64nrcU
INFO-FLOW: Handling components in module [gemvm_out] ... 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_out.compgen.tcl 
INFO-FLOW: Found component gemvm_out_Weight_sc4.
INFO-FLOW: Append model gemvm_out_Weight_sc4
INFO-FLOW: Found component gemvm_out_Weight_tde.
INFO-FLOW: Append model gemvm_out_Weight_tde
INFO-FLOW: Found component gemvm_out_Weight_udo.
INFO-FLOW: Append model gemvm_out_Weight_udo
INFO-FLOW: Found component gemvm_out_Weight_vdy.
INFO-FLOW: Append model gemvm_out_Weight_vdy
INFO-FLOW: Found component gemvm_out_Weight_wdI.
INFO-FLOW: Append model gemvm_out_Weight_wdI
INFO-FLOW: Found component gemvm_out_Weight_xdS.
INFO-FLOW: Append model gemvm_out_Weight_xdS
INFO-FLOW: Found component gemvm_out_Weight_yd2.
INFO-FLOW: Append model gemvm_out_Weight_yd2
INFO-FLOW: Found component gemvm_out_Weight_zec.
INFO-FLOW: Append model gemvm_out_Weight_zec
INFO-FLOW: Found component gemvm_out_Weight_Aem.
INFO-FLOW: Append model gemvm_out_Weight_Aem
INFO-FLOW: Found component gemvm_out_Weight_Bew.
INFO-FLOW: Append model gemvm_out_Weight_Bew
INFO-FLOW: Found component gemvm_out_Weight_CeG.
INFO-FLOW: Append model gemvm_out_Weight_CeG
INFO-FLOW: Found component gemvm_out_Weight_DeQ.
INFO-FLOW: Append model gemvm_out_Weight_DeQ
INFO-FLOW: Found component gemvm_out_Weight_Ee0.
INFO-FLOW: Append model gemvm_out_Weight_Ee0
INFO-FLOW: Found component gemvm_out_Weight_Ffa.
INFO-FLOW: Append model gemvm_out_Weight_Ffa
INFO-FLOW: Found component gemvm_out_Weight_Gfk.
INFO-FLOW: Append model gemvm_out_Weight_Gfk
INFO-FLOW: Found component gemvm_out_Weight_Hfu.
INFO-FLOW: Append model gemvm_out_Weight_Hfu
INFO-FLOW: Found component gemvm_out_Weight_IfE.
INFO-FLOW: Append model gemvm_out_Weight_IfE
INFO-FLOW: Found component gemvm_out_Weight_JfO.
INFO-FLOW: Append model gemvm_out_Weight_JfO
INFO-FLOW: Found component gemvm_out_Weight_KfY.
INFO-FLOW: Append model gemvm_out_Weight_KfY
INFO-FLOW: Found component gemvm_out_Weight_Lf8.
INFO-FLOW: Append model gemvm_out_Weight_Lf8
INFO-FLOW: Found component gemvm_out_Weight_Mgi.
INFO-FLOW: Append model gemvm_out_Weight_Mgi
INFO-FLOW: Found component gemvm_out_Weight_Ngs.
INFO-FLOW: Append model gemvm_out_Weight_Ngs
INFO-FLOW: Found component gemvm_out_Weight_OgC.
INFO-FLOW: Append model gemvm_out_Weight_OgC
INFO-FLOW: Found component gemvm_out_Weight_PgM.
INFO-FLOW: Append model gemvm_out_Weight_PgM
INFO-FLOW: Found component gemvm_out_Weight_QgW.
INFO-FLOW: Append model gemvm_out_Weight_QgW
INFO-FLOW: Found component gemvm_out_Weight_Rg6.
INFO-FLOW: Append model gemvm_out_Weight_Rg6
INFO-FLOW: Found component gemvm_out_Weight_Shg.
INFO-FLOW: Append model gemvm_out_Weight_Shg
INFO-FLOW: Found component gemvm_out_Weight_Thq.
INFO-FLOW: Append model gemvm_out_Weight_Thq
INFO-FLOW: Found component gemvm_out_Weight_UhA.
INFO-FLOW: Append model gemvm_out_Weight_UhA
INFO-FLOW: Found component gemvm_out_Weight_VhK.
INFO-FLOW: Append model gemvm_out_Weight_VhK
INFO-FLOW: Found component gemvm_out_Weight_WhU.
INFO-FLOW: Append model gemvm_out_Weight_WhU
INFO-FLOW: Found component gemvm_out_Weight_Xh4.
INFO-FLOW: Append model gemvm_out_Weight_Xh4
INFO-FLOW: Handling components in module [infer] ... 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/infer.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_fexp_32ncgu.
INFO-FLOW: Append model LSTM_Top_fexp_32ncgu
INFO-FLOW: Found component LSTM_Top_drecip_6chv.
INFO-FLOW: Append model LSTM_Top_drecip_6chv
INFO-FLOW: Found component infer_Weight0_f_0_0.
INFO-FLOW: Append model infer_Weight0_f_0_0
INFO-FLOW: Found component infer_Weight0_f_0_1.
INFO-FLOW: Append model infer_Weight0_f_0_1
INFO-FLOW: Found component infer_Weight0_f_0_2.
INFO-FLOW: Append model infer_Weight0_f_0_2
INFO-FLOW: Found component infer_Weight0_f_0_3.
INFO-FLOW: Append model infer_Weight0_f_0_3
INFO-FLOW: Found component infer_Weight0_f_0_4.
INFO-FLOW: Append model infer_Weight0_f_0_4
INFO-FLOW: Found component infer_Weight0_f_0_5.
INFO-FLOW: Append model infer_Weight0_f_0_5
INFO-FLOW: Found component infer_Weight0_f_0_6.
INFO-FLOW: Append model infer_Weight0_f_0_6
INFO-FLOW: Found component infer_Weight0_f_0_7.
INFO-FLOW: Append model infer_Weight0_f_0_7
INFO-FLOW: Found component infer_Weight0_f_0_8.
INFO-FLOW: Append model infer_Weight0_f_0_8
INFO-FLOW: Found component infer_Weight0_f_0_9.
INFO-FLOW: Append model infer_Weight0_f_0_9
INFO-FLOW: Found component infer_Weight0_f_0Yie.
INFO-FLOW: Append model infer_Weight0_f_0Yie
INFO-FLOW: Found component infer_Weight0_f_0Zio.
INFO-FLOW: Append model infer_Weight0_f_0Zio
INFO-FLOW: Found component infer_Weight0_f_00iy.
INFO-FLOW: Append model infer_Weight0_f_00iy
INFO-FLOW: Found component infer_Weight0_f_01iI.
INFO-FLOW: Append model infer_Weight0_f_01iI
INFO-FLOW: Found component infer_Weight0_f_02iS.
INFO-FLOW: Append model infer_Weight0_f_02iS
INFO-FLOW: Found component infer_Weight0_f_03i2.
INFO-FLOW: Append model infer_Weight0_f_03i2
INFO-FLOW: Found component infer_Weight0_f_04jc.
INFO-FLOW: Append model infer_Weight0_f_04jc
INFO-FLOW: Found component infer_Weight0_f_05jm.
INFO-FLOW: Append model infer_Weight0_f_05jm
INFO-FLOW: Found component infer_Weight0_f_06jw.
INFO-FLOW: Append model infer_Weight0_f_06jw
INFO-FLOW: Found component infer_Weight0_f_07jG.
INFO-FLOW: Append model infer_Weight0_f_07jG
INFO-FLOW: Found component infer_Weight0_f_1_0.
INFO-FLOW: Append model infer_Weight0_f_1_0
INFO-FLOW: Found component infer_Weight0_f_1_1.
INFO-FLOW: Append model infer_Weight0_f_1_1
INFO-FLOW: Found component infer_Weight0_f_1_2.
INFO-FLOW: Append model infer_Weight0_f_1_2
INFO-FLOW: Found component infer_Weight0_f_1_3.
INFO-FLOW: Append model infer_Weight0_f_1_3
INFO-FLOW: Found component infer_Weight0_f_1_4.
INFO-FLOW: Append model infer_Weight0_f_1_4
INFO-FLOW: Found component infer_Weight0_f_1_5.
INFO-FLOW: Append model infer_Weight0_f_1_5
INFO-FLOW: Found component infer_Weight0_f_1_6.
INFO-FLOW: Append model infer_Weight0_f_1_6
INFO-FLOW: Found component infer_Weight0_f_1_7.
INFO-FLOW: Append model infer_Weight0_f_1_7
INFO-FLOW: Found component infer_Weight0_f_1_8.
INFO-FLOW: Append model infer_Weight0_f_1_8
INFO-FLOW: Found component infer_Weight0_f_1_9.
INFO-FLOW: Append model infer_Weight0_f_1_9
INFO-FLOW: Found component infer_Weight0_f_18jQ.
INFO-FLOW: Append model infer_Weight0_f_18jQ
INFO-FLOW: Found component infer_Weight0_f_19j0.
INFO-FLOW: Append model infer_Weight0_f_19j0
INFO-FLOW: Found component infer_Weight0_f_1bak.
INFO-FLOW: Append model infer_Weight0_f_1bak
INFO-FLOW: Found component infer_Weight0_f_1bbk.
INFO-FLOW: Append model infer_Weight0_f_1bbk
INFO-FLOW: Found component infer_Weight0_f_1bck.
INFO-FLOW: Append model infer_Weight0_f_1bck
INFO-FLOW: Found component infer_Weight0_f_1bdk.
INFO-FLOW: Append model infer_Weight0_f_1bdk
INFO-FLOW: Found component infer_Weight0_f_1bek.
INFO-FLOW: Append model infer_Weight0_f_1bek
INFO-FLOW: Found component infer_Weight0_f_1bfk.
INFO-FLOW: Append model infer_Weight0_f_1bfk
INFO-FLOW: Found component infer_Weight0_f_1bgk.
INFO-FLOW: Append model infer_Weight0_f_1bgk
INFO-FLOW: Found component infer_Weight0_f_1bhl.
INFO-FLOW: Append model infer_Weight0_f_1bhl
INFO-FLOW: Found component infer_Bias0_f_0.
INFO-FLOW: Append model infer_Bias0_f_0
INFO-FLOW: Found component infer_Bias0_f_1.
INFO-FLOW: Append model infer_Bias0_f_1
INFO-FLOW: Found component infer_Weight0_i_0_0.
INFO-FLOW: Append model infer_Weight0_i_0_0
INFO-FLOW: Found component infer_Weight0_i_0_1.
INFO-FLOW: Append model infer_Weight0_i_0_1
INFO-FLOW: Found component infer_Weight0_i_0_2.
INFO-FLOW: Append model infer_Weight0_i_0_2
INFO-FLOW: Found component infer_Weight0_i_0_3.
INFO-FLOW: Append model infer_Weight0_i_0_3
INFO-FLOW: Found component infer_Weight0_i_0_4.
INFO-FLOW: Append model infer_Weight0_i_0_4
INFO-FLOW: Found component infer_Weight0_i_0_5.
INFO-FLOW: Append model infer_Weight0_i_0_5
INFO-FLOW: Found component infer_Weight0_i_0_6.
INFO-FLOW: Append model infer_Weight0_i_0_6
INFO-FLOW: Found component infer_Weight0_i_0_7.
INFO-FLOW: Append model infer_Weight0_i_0_7
INFO-FLOW: Found component infer_Weight0_i_0_8.
INFO-FLOW: Append model infer_Weight0_i_0_8
INFO-FLOW: Found component infer_Weight0_i_0_9.
INFO-FLOW: Append model infer_Weight0_i_0_9
INFO-FLOW: Found component infer_Weight0_i_0bil.
INFO-FLOW: Append model infer_Weight0_i_0bil
INFO-FLOW: Found component infer_Weight0_i_0bjl.
INFO-FLOW: Append model infer_Weight0_i_0bjl
INFO-FLOW: Found component infer_Weight0_i_0bkl.
INFO-FLOW: Append model infer_Weight0_i_0bkl
INFO-FLOW: Found component infer_Weight0_i_0bll.
INFO-FLOW: Append model infer_Weight0_i_0bll
INFO-FLOW: Found component infer_Weight0_i_0bml.
INFO-FLOW: Append model infer_Weight0_i_0bml
INFO-FLOW: Found component infer_Weight0_i_0bnm.
INFO-FLOW: Append model infer_Weight0_i_0bnm
INFO-FLOW: Found component infer_Weight0_i_0bom.
INFO-FLOW: Append model infer_Weight0_i_0bom
INFO-FLOW: Found component infer_Weight0_i_0bpm.
INFO-FLOW: Append model infer_Weight0_i_0bpm
INFO-FLOW: Found component infer_Weight0_i_0bqm.
INFO-FLOW: Append model infer_Weight0_i_0bqm
INFO-FLOW: Found component infer_Weight0_i_0brm.
INFO-FLOW: Append model infer_Weight0_i_0brm
INFO-FLOW: Found component infer_Weight0_i_1_0.
INFO-FLOW: Append model infer_Weight0_i_1_0
INFO-FLOW: Found component infer_Weight0_i_1_1.
INFO-FLOW: Append model infer_Weight0_i_1_1
INFO-FLOW: Found component infer_Weight0_i_1_2.
INFO-FLOW: Append model infer_Weight0_i_1_2
INFO-FLOW: Found component infer_Weight0_i_1_3.
INFO-FLOW: Append model infer_Weight0_i_1_3
INFO-FLOW: Found component infer_Weight0_i_1_4.
INFO-FLOW: Append model infer_Weight0_i_1_4
INFO-FLOW: Found component infer_Weight0_i_1_5.
INFO-FLOW: Append model infer_Weight0_i_1_5
INFO-FLOW: Found component infer_Weight0_i_1_6.
INFO-FLOW: Append model infer_Weight0_i_1_6
INFO-FLOW: Found component infer_Weight0_i_1_7.
INFO-FLOW: Append model infer_Weight0_i_1_7
INFO-FLOW: Found component infer_Weight0_i_1_8.
INFO-FLOW: Append model infer_Weight0_i_1_8
INFO-FLOW: Found component infer_Weight0_i_1_9.
INFO-FLOW: Append model infer_Weight0_i_1_9
INFO-FLOW: Found component infer_Weight0_i_1bsm.
INFO-FLOW: Append model infer_Weight0_i_1bsm
INFO-FLOW: Found component infer_Weight0_i_1btn.
INFO-FLOW: Append model infer_Weight0_i_1btn
INFO-FLOW: Found component infer_Weight0_i_1bun.
INFO-FLOW: Append model infer_Weight0_i_1bun
INFO-FLOW: Found component infer_Weight0_i_1bvn.
INFO-FLOW: Append model infer_Weight0_i_1bvn
INFO-FLOW: Found component infer_Weight0_i_1bwn.
INFO-FLOW: Append model infer_Weight0_i_1bwn
INFO-FLOW: Found component infer_Weight0_i_1bxn.
INFO-FLOW: Append model infer_Weight0_i_1bxn
INFO-FLOW: Found component infer_Weight0_i_1byn.
INFO-FLOW: Append model infer_Weight0_i_1byn
INFO-FLOW: Found component infer_Weight0_i_1bzo.
INFO-FLOW: Append model infer_Weight0_i_1bzo
INFO-FLOW: Found component infer_Weight0_i_1bAo.
INFO-FLOW: Append model infer_Weight0_i_1bAo
INFO-FLOW: Found component infer_Weight0_i_1bBo.
INFO-FLOW: Append model infer_Weight0_i_1bBo
INFO-FLOW: Found component infer_Bias0_i_0.
INFO-FLOW: Append model infer_Bias0_i_0
INFO-FLOW: Found component infer_Bias0_i_1.
INFO-FLOW: Append model infer_Bias0_i_1
INFO-FLOW: Found component infer_Weight0_c_0_0.
INFO-FLOW: Append model infer_Weight0_c_0_0
INFO-FLOW: Found component infer_Weight0_c_0_1.
INFO-FLOW: Append model infer_Weight0_c_0_1
INFO-FLOW: Found component infer_Weight0_c_0_2.
INFO-FLOW: Append model infer_Weight0_c_0_2
INFO-FLOW: Found component infer_Weight0_c_0_3.
INFO-FLOW: Append model infer_Weight0_c_0_3
INFO-FLOW: Found component infer_Weight0_c_0_4.
INFO-FLOW: Append model infer_Weight0_c_0_4
INFO-FLOW: Found component infer_Weight0_c_0_5.
INFO-FLOW: Append model infer_Weight0_c_0_5
INFO-FLOW: Found component infer_Weight0_c_0_6.
INFO-FLOW: Append model infer_Weight0_c_0_6
INFO-FLOW: Found component infer_Weight0_c_0_7.
INFO-FLOW: Append model infer_Weight0_c_0_7
INFO-FLOW: Found component infer_Weight0_c_0_8.
INFO-FLOW: Append model infer_Weight0_c_0_8
INFO-FLOW: Found component infer_Weight0_c_0_9.
INFO-FLOW: Append model infer_Weight0_c_0_9
INFO-FLOW: Found component infer_Weight0_c_0bCo.
INFO-FLOW: Append model infer_Weight0_c_0bCo
INFO-FLOW: Found component infer_Weight0_c_0bDo.
INFO-FLOW: Append model infer_Weight0_c_0bDo
INFO-FLOW: Found component infer_Weight0_c_0bEo.
INFO-FLOW: Append model infer_Weight0_c_0bEo
INFO-FLOW: Found component infer_Weight0_c_0bFp.
INFO-FLOW: Append model infer_Weight0_c_0bFp
INFO-FLOW: Found component infer_Weight0_c_0bGp.
INFO-FLOW: Append model infer_Weight0_c_0bGp
INFO-FLOW: Found component infer_Weight0_c_0bHp.
INFO-FLOW: Append model infer_Weight0_c_0bHp
INFO-FLOW: Found component infer_Weight0_c_0bIp.
INFO-FLOW: Append model infer_Weight0_c_0bIp
INFO-FLOW: Found component infer_Weight0_c_0bJp.
INFO-FLOW: Append model infer_Weight0_c_0bJp
INFO-FLOW: Found component infer_Weight0_c_0bKp.
INFO-FLOW: Append model infer_Weight0_c_0bKp
INFO-FLOW: Found component infer_Weight0_c_0bLp.
INFO-FLOW: Append model infer_Weight0_c_0bLp
INFO-FLOW: Found component infer_Weight0_c_1_0.
INFO-FLOW: Append model infer_Weight0_c_1_0
INFO-FLOW: Found component infer_Weight0_c_1_1.
INFO-FLOW: Append model infer_Weight0_c_1_1
INFO-FLOW: Found component infer_Weight0_c_1_2.
INFO-FLOW: Append model infer_Weight0_c_1_2
INFO-FLOW: Found component infer_Weight0_c_1_3.
INFO-FLOW: Append model infer_Weight0_c_1_3
INFO-FLOW: Found component infer_Weight0_c_1_4.
INFO-FLOW: Append model infer_Weight0_c_1_4
INFO-FLOW: Found component infer_Weight0_c_1_5.
INFO-FLOW: Append model infer_Weight0_c_1_5
INFO-FLOW: Found component infer_Weight0_c_1_6.
INFO-FLOW: Append model infer_Weight0_c_1_6
INFO-FLOW: Found component infer_Weight0_c_1_7.
INFO-FLOW: Append model infer_Weight0_c_1_7
INFO-FLOW: Found component infer_Weight0_c_1_8.
INFO-FLOW: Append model infer_Weight0_c_1_8
INFO-FLOW: Found component infer_Weight0_c_1_9.
INFO-FLOW: Append model infer_Weight0_c_1_9
INFO-FLOW: Found component infer_Weight0_c_1bMq.
INFO-FLOW: Append model infer_Weight0_c_1bMq
INFO-FLOW: Found component infer_Weight0_c_1bNq.
INFO-FLOW: Append model infer_Weight0_c_1bNq
INFO-FLOW: Found component infer_Weight0_c_1bOq.
INFO-FLOW: Append model infer_Weight0_c_1bOq
INFO-FLOW: Found component infer_Weight0_c_1bPq.
INFO-FLOW: Append model infer_Weight0_c_1bPq
INFO-FLOW: Found component infer_Weight0_c_1bQq.
INFO-FLOW: Append model infer_Weight0_c_1bQq
INFO-FLOW: Found component infer_Weight0_c_1bRq.
INFO-FLOW: Append model infer_Weight0_c_1bRq
INFO-FLOW: Found component infer_Weight0_c_1bSr.
INFO-FLOW: Append model infer_Weight0_c_1bSr
INFO-FLOW: Found component infer_Weight0_c_1bTr.
INFO-FLOW: Append model infer_Weight0_c_1bTr
INFO-FLOW: Found component infer_Weight0_c_1bUr.
INFO-FLOW: Append model infer_Weight0_c_1bUr
INFO-FLOW: Found component infer_Weight0_c_1bVr.
INFO-FLOW: Append model infer_Weight0_c_1bVr
INFO-FLOW: Found component infer_Bias0_c_0.
INFO-FLOW: Append model infer_Bias0_c_0
INFO-FLOW: Found component infer_Bias0_c_1.
INFO-FLOW: Append model infer_Bias0_c_1
INFO-FLOW: Found component infer_Weight0_o_0_0.
INFO-FLOW: Append model infer_Weight0_o_0_0
INFO-FLOW: Found component infer_Weight0_o_0_1.
INFO-FLOW: Append model infer_Weight0_o_0_1
INFO-FLOW: Found component infer_Weight0_o_0_2.
INFO-FLOW: Append model infer_Weight0_o_0_2
INFO-FLOW: Found component infer_Weight0_o_0_3.
INFO-FLOW: Append model infer_Weight0_o_0_3
INFO-FLOW: Found component infer_Weight0_o_0_4.
INFO-FLOW: Append model infer_Weight0_o_0_4
INFO-FLOW: Found component infer_Weight0_o_0_5.
INFO-FLOW: Append model infer_Weight0_o_0_5
INFO-FLOW: Found component infer_Weight0_o_0_6.
INFO-FLOW: Append model infer_Weight0_o_0_6
INFO-FLOW: Found component infer_Weight0_o_0_7.
INFO-FLOW: Append model infer_Weight0_o_0_7
INFO-FLOW: Found component infer_Weight0_o_0_8.
INFO-FLOW: Append model infer_Weight0_o_0_8
INFO-FLOW: Found component infer_Weight0_o_0_9.
INFO-FLOW: Append model infer_Weight0_o_0_9
INFO-FLOW: Found component infer_Weight0_o_0bWr.
INFO-FLOW: Append model infer_Weight0_o_0bWr
INFO-FLOW: Found component infer_Weight0_o_0bXr.
INFO-FLOW: Append model infer_Weight0_o_0bXr
INFO-FLOW: Found component infer_Weight0_o_0bYs.
INFO-FLOW: Append model infer_Weight0_o_0bYs
INFO-FLOW: Found component infer_Weight0_o_0bZs.
INFO-FLOW: Append model infer_Weight0_o_0bZs
INFO-FLOW: Found component infer_Weight0_o_0b0s.
INFO-FLOW: Append model infer_Weight0_o_0b0s
INFO-FLOW: Found component infer_Weight0_o_0b1s.
INFO-FLOW: Append model infer_Weight0_o_0b1s
INFO-FLOW: Found component infer_Weight0_o_0b2s.
INFO-FLOW: Append model infer_Weight0_o_0b2s
INFO-FLOW: Found component infer_Weight0_o_0b3s.
INFO-FLOW: Append model infer_Weight0_o_0b3s
INFO-FLOW: Found component infer_Weight0_o_0b4t.
INFO-FLOW: Append model infer_Weight0_o_0b4t
INFO-FLOW: Found component infer_Weight0_o_0b5t.
INFO-FLOW: Append model infer_Weight0_o_0b5t
INFO-FLOW: Found component infer_Weight0_o_1_0.
INFO-FLOW: Append model infer_Weight0_o_1_0
INFO-FLOW: Found component infer_Weight0_o_1_1.
INFO-FLOW: Append model infer_Weight0_o_1_1
INFO-FLOW: Found component infer_Weight0_o_1_2.
INFO-FLOW: Append model infer_Weight0_o_1_2
INFO-FLOW: Found component infer_Weight0_o_1_3.
INFO-FLOW: Append model infer_Weight0_o_1_3
INFO-FLOW: Found component infer_Weight0_o_1_4.
INFO-FLOW: Append model infer_Weight0_o_1_4
INFO-FLOW: Found component infer_Weight0_o_1_5.
INFO-FLOW: Append model infer_Weight0_o_1_5
INFO-FLOW: Found component infer_Weight0_o_1_6.
INFO-FLOW: Append model infer_Weight0_o_1_6
INFO-FLOW: Found component infer_Weight0_o_1_7.
INFO-FLOW: Append model infer_Weight0_o_1_7
INFO-FLOW: Found component infer_Weight0_o_1_8.
INFO-FLOW: Append model infer_Weight0_o_1_8
INFO-FLOW: Found component infer_Weight0_o_1_9.
INFO-FLOW: Append model infer_Weight0_o_1_9
INFO-FLOW: Found component infer_Weight0_o_1b6t.
INFO-FLOW: Append model infer_Weight0_o_1b6t
INFO-FLOW: Found component infer_Weight0_o_1b7t.
INFO-FLOW: Append model infer_Weight0_o_1b7t
INFO-FLOW: Found component infer_Weight0_o_1b8t.
INFO-FLOW: Append model infer_Weight0_o_1b8t
INFO-FLOW: Found component infer_Weight0_o_1b9t.
INFO-FLOW: Append model infer_Weight0_o_1b9t
INFO-FLOW: Found component infer_Weight0_o_1cau.
INFO-FLOW: Append model infer_Weight0_o_1cau
INFO-FLOW: Found component infer_Weight0_o_1cbu.
INFO-FLOW: Append model infer_Weight0_o_1cbu
INFO-FLOW: Found component infer_Weight0_o_1ccu.
INFO-FLOW: Append model infer_Weight0_o_1ccu
INFO-FLOW: Found component infer_Weight0_o_1cdu.
INFO-FLOW: Append model infer_Weight0_o_1cdu
INFO-FLOW: Found component infer_Weight0_o_1ceu.
INFO-FLOW: Append model infer_Weight0_o_1ceu
INFO-FLOW: Found component infer_Weight0_o_1cfu.
INFO-FLOW: Append model infer_Weight0_o_1cfu
INFO-FLOW: Found component infer_Bias0_o_0.
INFO-FLOW: Append model infer_Bias0_o_0
INFO-FLOW: Found component infer_Bias0_o_1.
INFO-FLOW: Append model infer_Bias0_o_1
INFO-FLOW: Found component infer_gate_f_0.
INFO-FLOW: Append model infer_gate_f_0
INFO-FLOW: Found component infer_h_t_0.
INFO-FLOW: Append model infer_h_t_0
INFO-FLOW: Found component infer_vec_i_0.
INFO-FLOW: Append model infer_vec_i_0
INFO-FLOW: Found component infer_vec_tmp_0.
INFO-FLOW: Append model infer_vec_tmp_0
INFO-FLOW: Handling components in module [mnist_lstm_Loop_2_pr] ... 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_2_pr.compgen.tcl 
INFO-FLOW: Handling components in module [mnist_lstm] ... 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_mnist_lciv.
INFO-FLOW: Append model start_for_mnist_lciv
INFO-FLOW: Handling components in module [LSTM_Top] ... 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.tcl 
INFO-FLOW: Append model mnist_lstm_Loop_1_pr
INFO-FLOW: Append model gemvm_lstm
INFO-FLOW: Append model exp_generic_double_s
INFO-FLOW: Append model generic_tanh_float_s
INFO-FLOW: Append model gemvm_out
INFO-FLOW: Append model infer
INFO-FLOW: Append model mnist_lstm_Loop_2_pr
INFO-FLOW: Append model mnist_lstm
INFO-FLOW: Append model LSTM_Top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: LSTM_Top_fdiv_32nbkb LSTM_Top_fadd_32ncud LSTM_Top_fmul_32ndEe LSTM_Top_mul_72nshbi LSTM_Top_mul_36nsibs LSTM_Top_mul_44nsjbC LSTM_Top_mul_50nskbM LSTM_Top_mac_mulalbW exp_generic_doubleOg exp_generic_doublfYi exp_generic_doublg8j LSTM_Top_faddfsubmb6 LSTM_Top_fsub_32nncg LSTM_Top_fptrunc_ocq LSTM_Top_fpext_32pcA LSTM_Top_fcmp_32nqcK LSTM_Top_dadd_64nrcU gemvm_out_Weight_sc4 gemvm_out_Weight_tde gemvm_out_Weight_udo gemvm_out_Weight_vdy gemvm_out_Weight_wdI gemvm_out_Weight_xdS gemvm_out_Weight_yd2 gemvm_out_Weight_zec gemvm_out_Weight_Aem gemvm_out_Weight_Bew gemvm_out_Weight_CeG gemvm_out_Weight_DeQ gemvm_out_Weight_Ee0 gemvm_out_Weight_Ffa gemvm_out_Weight_Gfk gemvm_out_Weight_Hfu gemvm_out_Weight_IfE gemvm_out_Weight_JfO gemvm_out_Weight_KfY gemvm_out_Weight_Lf8 gemvm_out_Weight_Mgi gemvm_out_Weight_Ngs gemvm_out_Weight_OgC gemvm_out_Weight_PgM gemvm_out_Weight_QgW gemvm_out_Weight_Rg6 gemvm_out_Weight_Shg gemvm_out_Weight_Thq gemvm_out_Weight_UhA gemvm_out_Weight_VhK gemvm_out_Weight_WhU gemvm_out_Weight_Xh4 LSTM_Top_fexp_32ncgu LSTM_Top_drecip_6chv infer_Weight0_f_0_0 infer_Weight0_f_0_1 infer_Weight0_f_0_2 infer_Weight0_f_0_3 infer_Weight0_f_0_4 infer_Weight0_f_0_5 infer_Weight0_f_0_6 infer_Weight0_f_0_7 infer_Weight0_f_0_8 infer_Weight0_f_0_9 infer_Weight0_f_0Yie infer_Weight0_f_0Zio infer_Weight0_f_00iy infer_Weight0_f_01iI infer_Weight0_f_02iS infer_Weight0_f_03i2 infer_Weight0_f_04jc infer_Weight0_f_05jm infer_Weight0_f_06jw infer_Weight0_f_07jG infer_Weight0_f_1_0 infer_Weight0_f_1_1 infer_Weight0_f_1_2 infer_Weight0_f_1_3 infer_Weight0_f_1_4 infer_Weight0_f_1_5 infer_Weight0_f_1_6 infer_Weight0_f_1_7 infer_Weight0_f_1_8 infer_Weight0_f_1_9 infer_Weight0_f_18jQ infer_Weight0_f_19j0 infer_Weight0_f_1bak infer_Weight0_f_1bbk infer_Weight0_f_1bck infer_Weight0_f_1bdk infer_Weight0_f_1bek infer_Weight0_f_1bfk infer_Weight0_f_1bgk infer_Weight0_f_1bhl infer_Bias0_f_0 infer_Bias0_f_1 infer_Weight0_i_0_0 infer_Weight0_i_0_1 infer_Weight0_i_0_2 infer_Weight0_i_0_3 infer_Weight0_i_0_4 infer_Weight0_i_0_5 infer_Weight0_i_0_6 infer_Weight0_i_0_7 infer_Weight0_i_0_8 infer_Weight0_i_0_9 infer_Weight0_i_0bil infer_Weight0_i_0bjl infer_Weight0_i_0bkl infer_Weight0_i_0bll infer_Weight0_i_0bml infer_Weight0_i_0bnm infer_Weight0_i_0bom infer_Weight0_i_0bpm infer_Weight0_i_0bqm infer_Weight0_i_0brm infer_Weight0_i_1_0 infer_Weight0_i_1_1 infer_Weight0_i_1_2 infer_Weight0_i_1_3 infer_Weight0_i_1_4 infer_Weight0_i_1_5 infer_Weight0_i_1_6 infer_Weight0_i_1_7 infer_Weight0_i_1_8 infer_Weight0_i_1_9 infer_Weight0_i_1bsm infer_Weight0_i_1btn infer_Weight0_i_1bun infer_Weight0_i_1bvn infer_Weight0_i_1bwn infer_Weight0_i_1bxn infer_Weight0_i_1byn infer_Weight0_i_1bzo infer_Weight0_i_1bAo infer_Weight0_i_1bBo infer_Bias0_i_0 infer_Bias0_i_1 infer_Weight0_c_0_0 infer_Weight0_c_0_1 infer_Weight0_c_0_2 infer_Weight0_c_0_3 infer_Weight0_c_0_4 infer_Weight0_c_0_5 infer_Weight0_c_0_6 infer_Weight0_c_0_7 infer_Weight0_c_0_8 infer_Weight0_c_0_9 infer_Weight0_c_0bCo infer_Weight0_c_0bDo infer_Weight0_c_0bEo infer_Weight0_c_0bFp infer_Weight0_c_0bGp infer_Weight0_c_0bHp infer_Weight0_c_0bIp infer_Weight0_c_0bJp infer_Weight0_c_0bKp infer_Weight0_c_0bLp infer_Weight0_c_1_0 infer_Weight0_c_1_1 infer_Weight0_c_1_2 infer_Weight0_c_1_3 infer_Weight0_c_1_4 infer_Weight0_c_1_5 infer_Weight0_c_1_6 infer_Weight0_c_1_7 infer_Weight0_c_1_8 infer_Weight0_c_1_9 infer_Weight0_c_1bMq infer_Weight0_c_1bNq infer_Weight0_c_1bOq infer_Weight0_c_1bPq infer_Weight0_c_1bQq infer_Weight0_c_1bRq infer_Weight0_c_1bSr infer_Weight0_c_1bTr infer_Weight0_c_1bUr infer_Weight0_c_1bVr infer_Bias0_c_0 infer_Bias0_c_1 infer_Weight0_o_0_0 infer_Weight0_o_0_1 infer_Weight0_o_0_2 infer_Weight0_o_0_3 infer_Weight0_o_0_4 infer_Weight0_o_0_5 infer_Weight0_o_0_6 infer_Weight0_o_0_7 infer_Weight0_o_0_8 infer_Weight0_o_0_9 infer_Weight0_o_0bWr infer_Weight0_o_0bXr infer_Weight0_o_0bYs infer_Weight0_o_0bZs infer_Weight0_o_0b0s infer_Weight0_o_0b1s infer_Weight0_o_0b2s infer_Weight0_o_0b3s infer_Weight0_o_0b4t infer_Weight0_o_0b5t infer_Weight0_o_1_0 infer_Weight0_o_1_1 infer_Weight0_o_1_2 infer_Weight0_o_1_3 infer_Weight0_o_1_4 infer_Weight0_o_1_5 infer_Weight0_o_1_6 infer_Weight0_o_1_7 infer_Weight0_o_1_8 infer_Weight0_o_1_9 infer_Weight0_o_1b6t infer_Weight0_o_1b7t infer_Weight0_o_1b8t infer_Weight0_o_1b9t infer_Weight0_o_1cau infer_Weight0_o_1cbu infer_Weight0_o_1ccu infer_Weight0_o_1cdu infer_Weight0_o_1ceu infer_Weight0_o_1cfu infer_Bias0_o_0 infer_Bias0_o_1 infer_gate_f_0 infer_h_t_0 infer_vec_i_0 infer_vec_tmp_0 fifo_w32_d2_A fifo_w32_d2_A start_for_mnist_lciv mnist_lstm_Loop_1_pr gemvm_lstm exp_generic_double_s generic_tanh_float_s gemvm_out infer mnist_lstm_Loop_2_pr mnist_lstm LSTM_Top
INFO-FLOW: To file: write model LSTM_Top_fdiv_32nbkb
INFO-FLOW: To file: write model LSTM_Top_fadd_32ncud
INFO-FLOW: To file: write model LSTM_Top_fmul_32ndEe
INFO-FLOW: To file: write model LSTM_Top_mul_72nshbi
INFO-FLOW: To file: write model LSTM_Top_mul_36nsibs
INFO-FLOW: To file: write model LSTM_Top_mul_44nsjbC
INFO-FLOW: To file: write model LSTM_Top_mul_50nskbM
INFO-FLOW: To file: write model LSTM_Top_mac_mulalbW
INFO-FLOW: To file: write model exp_generic_doubleOg
INFO-FLOW: To file: write model exp_generic_doublfYi
INFO-FLOW: To file: write model exp_generic_doublg8j
INFO-FLOW: To file: write model LSTM_Top_faddfsubmb6
INFO-FLOW: To file: write model LSTM_Top_fsub_32nncg
INFO-FLOW: To file: write model LSTM_Top_fptrunc_ocq
INFO-FLOW: To file: write model LSTM_Top_fpext_32pcA
INFO-FLOW: To file: write model LSTM_Top_fcmp_32nqcK
INFO-FLOW: To file: write model LSTM_Top_dadd_64nrcU
INFO-FLOW: To file: write model gemvm_out_Weight_sc4
INFO-FLOW: To file: write model gemvm_out_Weight_tde
INFO-FLOW: To file: write model gemvm_out_Weight_udo
INFO-FLOW: To file: write model gemvm_out_Weight_vdy
INFO-FLOW: To file: write model gemvm_out_Weight_wdI
INFO-FLOW: To file: write model gemvm_out_Weight_xdS
INFO-FLOW: To file: write model gemvm_out_Weight_yd2
INFO-FLOW: To file: write model gemvm_out_Weight_zec
INFO-FLOW: To file: write model gemvm_out_Weight_Aem
INFO-FLOW: To file: write model gemvm_out_Weight_Bew
INFO-FLOW: To file: write model gemvm_out_Weight_CeG
INFO-FLOW: To file: write model gemvm_out_Weight_DeQ
INFO-FLOW: To file: write model gemvm_out_Weight_Ee0
INFO-FLOW: To file: write model gemvm_out_Weight_Ffa
INFO-FLOW: To file: write model gemvm_out_Weight_Gfk
INFO-FLOW: To file: write model gemvm_out_Weight_Hfu
INFO-FLOW: To file: write model gemvm_out_Weight_IfE
INFO-FLOW: To file: write model gemvm_out_Weight_JfO
INFO-FLOW: To file: write model gemvm_out_Weight_KfY
INFO-FLOW: To file: write model gemvm_out_Weight_Lf8
INFO-FLOW: To file: write model gemvm_out_Weight_Mgi
INFO-FLOW: To file: write model gemvm_out_Weight_Ngs
INFO-FLOW: To file: write model gemvm_out_Weight_OgC
INFO-FLOW: To file: write model gemvm_out_Weight_PgM
INFO-FLOW: To file: write model gemvm_out_Weight_QgW
INFO-FLOW: To file: write model gemvm_out_Weight_Rg6
INFO-FLOW: To file: write model gemvm_out_Weight_Shg
INFO-FLOW: To file: write model gemvm_out_Weight_Thq
INFO-FLOW: To file: write model gemvm_out_Weight_UhA
INFO-FLOW: To file: write model gemvm_out_Weight_VhK
INFO-FLOW: To file: write model gemvm_out_Weight_WhU
INFO-FLOW: To file: write model gemvm_out_Weight_Xh4
INFO-FLOW: To file: write model LSTM_Top_fexp_32ncgu
INFO-FLOW: To file: write model LSTM_Top_drecip_6chv
INFO-FLOW: To file: write model infer_Weight0_f_0_0
INFO-FLOW: To file: write model infer_Weight0_f_0_1
INFO-FLOW: To file: write model infer_Weight0_f_0_2
INFO-FLOW: To file: write model infer_Weight0_f_0_3
INFO-FLOW: To file: write model infer_Weight0_f_0_4
INFO-FLOW: To file: write model infer_Weight0_f_0_5
INFO-FLOW: To file: write model infer_Weight0_f_0_6
INFO-FLOW: To file: write model infer_Weight0_f_0_7
INFO-FLOW: To file: write model infer_Weight0_f_0_8
INFO-FLOW: To file: write model infer_Weight0_f_0_9
INFO-FLOW: To file: write model infer_Weight0_f_0Yie
INFO-FLOW: To file: write model infer_Weight0_f_0Zio
INFO-FLOW: To file: write model infer_Weight0_f_00iy
INFO-FLOW: To file: write model infer_Weight0_f_01iI
INFO-FLOW: To file: write model infer_Weight0_f_02iS
INFO-FLOW: To file: write model infer_Weight0_f_03i2
INFO-FLOW: To file: write model infer_Weight0_f_04jc
INFO-FLOW: To file: write model infer_Weight0_f_05jm
INFO-FLOW: To file: write model infer_Weight0_f_06jw
INFO-FLOW: To file: write model infer_Weight0_f_07jG
INFO-FLOW: To file: write model infer_Weight0_f_1_0
INFO-FLOW: To file: write model infer_Weight0_f_1_1
INFO-FLOW: To file: write model infer_Weight0_f_1_2
INFO-FLOW: To file: write model infer_Weight0_f_1_3
INFO-FLOW: To file: write model infer_Weight0_f_1_4
INFO-FLOW: To file: write model infer_Weight0_f_1_5
INFO-FLOW: To file: write model infer_Weight0_f_1_6
INFO-FLOW: To file: write model infer_Weight0_f_1_7
INFO-FLOW: To file: write model infer_Weight0_f_1_8
INFO-FLOW: To file: write model infer_Weight0_f_1_9
INFO-FLOW: To file: write model infer_Weight0_f_18jQ
INFO-FLOW: To file: write model infer_Weight0_f_19j0
INFO-FLOW: To file: write model infer_Weight0_f_1bak
INFO-FLOW: To file: write model infer_Weight0_f_1bbk
INFO-FLOW: To file: write model infer_Weight0_f_1bck
INFO-FLOW: To file: write model infer_Weight0_f_1bdk
INFO-FLOW: To file: write model infer_Weight0_f_1bek
INFO-FLOW: To file: write model infer_Weight0_f_1bfk
INFO-FLOW: To file: write model infer_Weight0_f_1bgk
INFO-FLOW: To file: write model infer_Weight0_f_1bhl
INFO-FLOW: To file: write model infer_Bias0_f_0
INFO-FLOW: To file: write model infer_Bias0_f_1
INFO-FLOW: To file: write model infer_Weight0_i_0_0
INFO-FLOW: To file: write model infer_Weight0_i_0_1
INFO-FLOW: To file: write model infer_Weight0_i_0_2
INFO-FLOW: To file: write model infer_Weight0_i_0_3
INFO-FLOW: To file: write model infer_Weight0_i_0_4
INFO-FLOW: To file: write model infer_Weight0_i_0_5
INFO-FLOW: To file: write model infer_Weight0_i_0_6
INFO-FLOW: To file: write model infer_Weight0_i_0_7
INFO-FLOW: To file: write model infer_Weight0_i_0_8
INFO-FLOW: To file: write model infer_Weight0_i_0_9
INFO-FLOW: To file: write model infer_Weight0_i_0bil
INFO-FLOW: To file: write model infer_Weight0_i_0bjl
INFO-FLOW: To file: write model infer_Weight0_i_0bkl
INFO-FLOW: To file: write model infer_Weight0_i_0bll
INFO-FLOW: To file: write model infer_Weight0_i_0bml
INFO-FLOW: To file: write model infer_Weight0_i_0bnm
INFO-FLOW: To file: write model infer_Weight0_i_0bom
INFO-FLOW: To file: write model infer_Weight0_i_0bpm
INFO-FLOW: To file: write model infer_Weight0_i_0bqm
INFO-FLOW: To file: write model infer_Weight0_i_0brm
INFO-FLOW: To file: write model infer_Weight0_i_1_0
INFO-FLOW: To file: write model infer_Weight0_i_1_1
INFO-FLOW: To file: write model infer_Weight0_i_1_2
INFO-FLOW: To file: write model infer_Weight0_i_1_3
INFO-FLOW: To file: write model infer_Weight0_i_1_4
INFO-FLOW: To file: write model infer_Weight0_i_1_5
INFO-FLOW: To file: write model infer_Weight0_i_1_6
INFO-FLOW: To file: write model infer_Weight0_i_1_7
INFO-FLOW: To file: write model infer_Weight0_i_1_8
INFO-FLOW: To file: write model infer_Weight0_i_1_9
INFO-FLOW: To file: write model infer_Weight0_i_1bsm
INFO-FLOW: To file: write model infer_Weight0_i_1btn
INFO-FLOW: To file: write model infer_Weight0_i_1bun
INFO-FLOW: To file: write model infer_Weight0_i_1bvn
INFO-FLOW: To file: write model infer_Weight0_i_1bwn
INFO-FLOW: To file: write model infer_Weight0_i_1bxn
INFO-FLOW: To file: write model infer_Weight0_i_1byn
INFO-FLOW: To file: write model infer_Weight0_i_1bzo
INFO-FLOW: To file: write model infer_Weight0_i_1bAo
INFO-FLOW: To file: write model infer_Weight0_i_1bBo
INFO-FLOW: To file: write model infer_Bias0_i_0
INFO-FLOW: To file: write model infer_Bias0_i_1
INFO-FLOW: To file: write model infer_Weight0_c_0_0
INFO-FLOW: To file: write model infer_Weight0_c_0_1
INFO-FLOW: To file: write model infer_Weight0_c_0_2
INFO-FLOW: To file: write model infer_Weight0_c_0_3
INFO-FLOW: To file: write model infer_Weight0_c_0_4
INFO-FLOW: To file: write model infer_Weight0_c_0_5
INFO-FLOW: To file: write model infer_Weight0_c_0_6
INFO-FLOW: To file: write model infer_Weight0_c_0_7
INFO-FLOW: To file: write model infer_Weight0_c_0_8
INFO-FLOW: To file: write model infer_Weight0_c_0_9
INFO-FLOW: To file: write model infer_Weight0_c_0bCo
INFO-FLOW: To file: write model infer_Weight0_c_0bDo
INFO-FLOW: To file: write model infer_Weight0_c_0bEo
INFO-FLOW: To file: write model infer_Weight0_c_0bFp
INFO-FLOW: To file: write model infer_Weight0_c_0bGp
INFO-FLOW: To file: write model infer_Weight0_c_0bHp
INFO-FLOW: To file: write model infer_Weight0_c_0bIp
INFO-FLOW: To file: write model infer_Weight0_c_0bJp
INFO-FLOW: To file: write model infer_Weight0_c_0bKp
INFO-FLOW: To file: write model infer_Weight0_c_0bLp
INFO-FLOW: To file: write model infer_Weight0_c_1_0
INFO-FLOW: To file: write model infer_Weight0_c_1_1
INFO-FLOW: To file: write model infer_Weight0_c_1_2
INFO-FLOW: To file: write model infer_Weight0_c_1_3
INFO-FLOW: To file: write model infer_Weight0_c_1_4
INFO-FLOW: To file: write model infer_Weight0_c_1_5
INFO-FLOW: To file: write model infer_Weight0_c_1_6
INFO-FLOW: To file: write model infer_Weight0_c_1_7
INFO-FLOW: To file: write model infer_Weight0_c_1_8
INFO-FLOW: To file: write model infer_Weight0_c_1_9
INFO-FLOW: To file: write model infer_Weight0_c_1bMq
INFO-FLOW: To file: write model infer_Weight0_c_1bNq
INFO-FLOW: To file: write model infer_Weight0_c_1bOq
INFO-FLOW: To file: write model infer_Weight0_c_1bPq
INFO-FLOW: To file: write model infer_Weight0_c_1bQq
INFO-FLOW: To file: write model infer_Weight0_c_1bRq
INFO-FLOW: To file: write model infer_Weight0_c_1bSr
INFO-FLOW: To file: write model infer_Weight0_c_1bTr
INFO-FLOW: To file: write model infer_Weight0_c_1bUr
INFO-FLOW: To file: write model infer_Weight0_c_1bVr
INFO-FLOW: To file: write model infer_Bias0_c_0
INFO-FLOW: To file: write model infer_Bias0_c_1
INFO-FLOW: To file: write model infer_Weight0_o_0_0
INFO-FLOW: To file: write model infer_Weight0_o_0_1
INFO-FLOW: To file: write model infer_Weight0_o_0_2
INFO-FLOW: To file: write model infer_Weight0_o_0_3
INFO-FLOW: To file: write model infer_Weight0_o_0_4
INFO-FLOW: To file: write model infer_Weight0_o_0_5
INFO-FLOW: To file: write model infer_Weight0_o_0_6
INFO-FLOW: To file: write model infer_Weight0_o_0_7
INFO-FLOW: To file: write model infer_Weight0_o_0_8
INFO-FLOW: To file: write model infer_Weight0_o_0_9
INFO-FLOW: To file: write model infer_Weight0_o_0bWr
INFO-FLOW: To file: write model infer_Weight0_o_0bXr
INFO-FLOW: To file: write model infer_Weight0_o_0bYs
INFO-FLOW: To file: write model infer_Weight0_o_0bZs
INFO-FLOW: To file: write model infer_Weight0_o_0b0s
INFO-FLOW: To file: write model infer_Weight0_o_0b1s
INFO-FLOW: To file: write model infer_Weight0_o_0b2s
INFO-FLOW: To file: write model infer_Weight0_o_0b3s
INFO-FLOW: To file: write model infer_Weight0_o_0b4t
INFO-FLOW: To file: write model infer_Weight0_o_0b5t
INFO-FLOW: To file: write model infer_Weight0_o_1_0
INFO-FLOW: To file: write model infer_Weight0_o_1_1
INFO-FLOW: To file: write model infer_Weight0_o_1_2
INFO-FLOW: To file: write model infer_Weight0_o_1_3
INFO-FLOW: To file: write model infer_Weight0_o_1_4
INFO-FLOW: To file: write model infer_Weight0_o_1_5
INFO-FLOW: To file: write model infer_Weight0_o_1_6
INFO-FLOW: To file: write model infer_Weight0_o_1_7
INFO-FLOW: To file: write model infer_Weight0_o_1_8
INFO-FLOW: To file: write model infer_Weight0_o_1_9
INFO-FLOW: To file: write model infer_Weight0_o_1b6t
INFO-FLOW: To file: write model infer_Weight0_o_1b7t
INFO-FLOW: To file: write model infer_Weight0_o_1b8t
INFO-FLOW: To file: write model infer_Weight0_o_1b9t
INFO-FLOW: To file: write model infer_Weight0_o_1cau
INFO-FLOW: To file: write model infer_Weight0_o_1cbu
INFO-FLOW: To file: write model infer_Weight0_o_1ccu
INFO-FLOW: To file: write model infer_Weight0_o_1cdu
INFO-FLOW: To file: write model infer_Weight0_o_1ceu
INFO-FLOW: To file: write model infer_Weight0_o_1cfu
INFO-FLOW: To file: write model infer_Bias0_o_0
INFO-FLOW: To file: write model infer_Bias0_o_1
INFO-FLOW: To file: write model infer_gate_f_0
INFO-FLOW: To file: write model infer_h_t_0
INFO-FLOW: To file: write model infer_vec_i_0
INFO-FLOW: To file: write model infer_vec_tmp_0
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_mnist_lciv
INFO-FLOW: To file: write model mnist_lstm_Loop_1_pr
INFO-FLOW: To file: write model gemvm_lstm
INFO-FLOW: To file: write model exp_generic_double_s
INFO-FLOW: To file: write model generic_tanh_float_s
INFO-FLOW: To file: write model gemvm_out
INFO-FLOW: To file: write model infer
INFO-FLOW: To file: write model mnist_lstm_Loop_2_pr
INFO-FLOW: To file: write model mnist_lstm
INFO-FLOW: To file: write model LSTM_Top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_1_pr.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_lstm.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'LSTM_Top_mul_72nshbi_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'LSTM_Top_mul_36nsibs_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'LSTM_Top_mul_44nsjbC_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'LSTM_Top_mul_50nskbM_MulnS_3'
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubleOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublg8j_rom' using auto ROMs.
Command       ap_source done; 0.115 sec.
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Command       ap_source done; 0.116 sec.
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_out.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_sc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_tde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_udo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_vdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_wdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_xdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_yd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_Aem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_Bew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_CeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_DeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_Ee0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_Ffa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_Gfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_Hfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_IfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_JfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_KfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_Mgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_OgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_PgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_QgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_Rg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_Shg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_Thq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_UhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_VhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_WhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm_out_Weight_Xh4_rom' using distributed ROMs.
Command       ap_source done; 0.276 sec.
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/infer.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_0_0' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_0_0_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_0_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_0_1_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_0_2' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_0_2_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_0_3' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_0_3_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_0_4' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_0_4_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_0_5' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_0_5_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_0_6' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_0_6_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_0_7' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_0_7_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_0_8' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_0_8_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_0_9' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_0_9_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_0Yie' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_0Yie_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_0Zio' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_0Zio_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_00iy' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_00iy_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_01iI' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_01iI_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_02iS' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_02iS_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_03i2' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_03i2_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_04jc' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_04jc_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_05jm' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_05jm_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_06jw' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_06jw_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_07jG' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_07jG_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_1_0' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_1_0_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_1_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_1_1_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_1_2' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_1_2_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_1_3' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_1_3_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_1_4' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_1_4_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_1_5' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_1_5_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_1_6' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_1_6_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_1_7' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_1_7_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_1_8' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_1_8_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_1_9' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_1_9_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_18jQ' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_18jQ_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_19j0' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_19j0_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_1bak' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_1bak_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_1bbk' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_1bbk_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_1bck' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_1bck_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_1bdk' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_1bdk_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_1bek' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_1bek_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_1bfk' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_1bfk_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_1bgk' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_1bgk_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f_1bhl' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_1bhl_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_1_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0_0' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0_0_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0_1_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0_2' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0_2_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0_3' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0_3_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0_4' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0_4_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0_5' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0_5_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0_6' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0_6_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0_7' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0_7_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0_8' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0_8_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0_9' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0_9_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0bil' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0bil_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0bjl' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0bjl_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0bkl' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0bkl_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0bll' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0bll_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0bml' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0bml_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0bnm' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0bnm_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0bom' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0bom_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0bpm' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0bpm_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0bqm' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0bqm_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_0brm' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_0brm_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1_0' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1_0_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1_1_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1_2' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1_2_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1_3' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1_3_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1_4' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1_4_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1_5' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1_5_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1_6' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1_6_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1_7' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1_7_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1_8' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1_8_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1_9' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1_9_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1bsm' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1bsm_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1btn' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1btn_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1bun' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1bun_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1bvn' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1bvn_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1bwn' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1bwn_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1bxn' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1bxn_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1byn' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1byn_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1bzo' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1bzo_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1bAo' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1bAo_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i_1bBo' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_1bBo_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_1_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0_0' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0_0_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0_1_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0_2' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0_2_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0_3' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0_3_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0_4' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0_4_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0_5' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0_5_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0_6' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0_6_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0_7' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0_7_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0_8' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0_8_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0_9' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0_9_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0bCo' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0bCo_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0bDo' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0bDo_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0bEo' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0bEo_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0bFp' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0bFp_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0bGp' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0bGp_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0bHp' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0bHp_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0bIp' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0bIp_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0bJp' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0bJp_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0bKp' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0bKp_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_0bLp' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_0bLp_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1_0' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1_0_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1_1_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1_2' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1_2_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1_3' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1_3_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1_4' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1_4_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1_5' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1_5_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1_6' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1_6_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1_7' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1_7_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1_8' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1_8_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1_9' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1_9_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1bMq' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1bMq_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1bNq' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1bNq_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1bOq' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1bOq_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1bPq' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1bPq_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1bQq' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1bQq_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1bRq' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1bRq_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1bSr' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1bSr_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1bTr' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1bTr_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1bUr' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1bUr_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c_1bVr' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_1bVr_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_1_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0_0' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0_0_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0_1_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0_2' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0_2_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0_3' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0_3_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0_4' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0_4_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0_5' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0_5_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0_6' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0_6_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0_7' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0_7_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0_8' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0_8_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0_9' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0_9_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0bWr' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0bWr_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0bXr' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0bXr_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0bYs' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0bYs_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0bZs' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0bZs_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0b0s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0b0s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0b1s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0b1s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0b2s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0b2s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0b3s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0b3s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0b4t' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0b4t_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_0b5t' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_0b5t_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1_0' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1_0_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1_1_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1_2' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1_2_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1_3' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1_3_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1_4' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1_4_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1_5' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1_5_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1_6' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1_6_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1_7' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1_7_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1_8' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1_8_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1_9' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1_9_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1b6t' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1b6t_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1b7t' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1b7t_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1b8t' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1b8t_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1b9t' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1b9t_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1cau' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1cau_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1cbu' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1cbu_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1ccu' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1ccu_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1cdu' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1cdu_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1ceu' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1ceu_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o_1cfu' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_1cfu_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_1_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'infer_gate_f_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_h_t_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec_i_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec_tmp_0_ram (RAM)' using distributed RAMs.
Command       ap_source done; 3.777 sec.
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_2_pr.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'mnist_lstm_img_dat_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'res_0_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'res_1_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_mnist_lciv_U(start_for_mnist_lciv)' using Shift Registers.
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=LSTM_Top xml_exists=0
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_1_pr.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_lstm.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_out.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/infer.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_2_pr.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_1_pr.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_lstm.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_out.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/infer.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_2_pr.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_1_pr.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_lstm.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_out.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/infer.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_2_pr.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=235 #gSsdmPorts=28
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl 
Execute       sc_get_clocks LSTM_Top 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_ap_dadd_3_full_dsp_64_ip.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_ap_drecip_9_full_dsp_64_ip.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_ap_fexp_7_full_dsp_32_ip.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_ap_fsub_3_full_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 577.848 ; gain = 492.445
INFO: [SYSC 207-301] Generating SystemC RTL for LSTM_Top.
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
Command     autosyn done; 23.986 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 38.629 sec.
Command ap_source done; 39.044 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1 opened at Fri Mar 28 13:01:11 +0800 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 0.138 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=LSTM_Top xml_exists=1
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_1_pr.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_lstm.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_out.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/infer.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_2_pr.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_1_pr.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_lstm.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_out.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/infer.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_2_pr.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_1_pr.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_lstm.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_out.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/infer.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_2_pr.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=28
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=LSTM_Top
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=LSTM_Top
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/impl/ip/pack.bat
Command   export_design done; 19.524 sec.
Command ap_source done; 19.672 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1 opened at Fri Mar 28 13:57:00 +0800 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 0.126 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=LSTM_Top xml_exists=1
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_1_pr.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_lstm.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_out.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/infer.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_2_pr.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_1_pr.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_lstm.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_out.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/infer.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_2_pr.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_1_pr.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_lstm.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/gemvm_out.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/infer.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm_Loop_2_pr.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/mnist_lstm.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=28
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=LSTM_Top
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=LSTM_Top
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec D:/HIT_DLA/dla-master/lab3_student/lab3_student/lstm_hls/solution1/impl/ip/pack.bat
Command   export_design done; 19.984 sec.
Command ap_source done; 20.121 sec.
Execute cleanup_all 
