// Seed: 4198914843
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
  assign id_9 = id_1;
endmodule
module module_1 (
    output tri0  id_0
    , id_4,
    input  logic id_1,
    output uwire id_2
);
  logic id_5, id_6;
  initial id_6 <= id_6;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
  always id_2 = 1;
  wire id_7 = 1;
  assign id_5 = id_1;
endmodule
