Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sat Apr 13 16:31:02 2019
| Host             : Lenovo running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.243        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.171        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.034 |        9 |       --- |             --- |
| Slice Logic              |     0.007 |    19219 |       --- |             --- |
|   LUT as Logic           |     0.006 |     5872 |     20800 |           28.23 |
|   LUT as Distributed RAM |    <0.001 |      156 |      9600 |            1.63 |
|   Register               |    <0.001 |     9026 |     41600 |           21.70 |
|   CARRY4                 |    <0.001 |      225 |      8150 |            2.76 |
|   F7/F8 Muxes            |    <0.001 |      318 |     32600 |            0.98 |
|   LUT as Shift Register  |    <0.001 |      817 |      9600 |            8.51 |
|   Others                 |    <0.001 |     1416 |       --- |             --- |
| Signals                  |     0.015 |    13838 |       --- |             --- |
| Block RAM                |     0.004 |     12.5 |        50 |           25.00 |
| MMCM                     |     0.084 |        1 |         5 |           20.00 |
| I/O                      |     0.027 |       51 |       106 |           48.11 |
| Static Power             |     0.073 |          |           |                 |
| Total                    |     0.243 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.072 |       0.062 |      0.010 |
| Vccaux    |       1.800 |     0.060 |       0.047 |      0.013 |
| Vcco33    |       3.300 |     0.008 |       0.007 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_1_0                                                              | design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0              |            10.0 |
| clk_out2_design_1_clk_wiz_1_0                                                              | design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0              |           125.0 |
| clkfbout_design_1_clk_wiz_1_0                                                              | design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0              |            83.3 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                   | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/DRCK                              |            33.3 |
| design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                 | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0                      |            33.3 |
| sys_clock                                                                                  | sys_clock                                                            |            83.3 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| design_1_wrapper              |     0.171 |
|   dbg_hub                     |     0.003 |
|     inst                      |     0.003 |
|       BSCANID.u_xsdbm_id      |     0.003 |
|   design_1_i                  |     0.141 |
|     FPGA_ADC_interface_0      |     0.001 |
|       inst                    |     0.001 |
|     axi_emc_0                 |     0.009 |
|       U0                      |     0.009 |
|     axi_fifo_mm_s_0           |     0.003 |
|       U0                      |     0.003 |
|     axis_clock_converter_0    |     0.001 |
|       inst                    |     0.001 |
|     clk_wiz_1                 |     0.084 |
|       inst                    |     0.084 |
|     ila_0                     |     0.008 |
|       inst                    |     0.008 |
|     ila_1                     |     0.006 |
|       inst                    |     0.006 |
|     ila_2                     |     0.007 |
|       inst                    |     0.007 |
|     ila_3                     |     0.008 |
|       inst                    |     0.008 |
|     microblaze_0              |     0.010 |
|       U0                      |     0.010 |
|     microblaze_0_axi_periph   |     0.001 |
|       xbar                    |     0.001 |
|     microblaze_0_local_memory |     0.001 |
|       lmb_bram                |     0.001 |
+-------------------------------+-----------+


