<stg><name>top_kernel_Pipeline_VITIS_LOOP_88_7</name>


<trans_list>

<trans id="784" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %b = alloca i32 1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %scale_bank = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %scale_bank_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %scale_bank_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %scale_bank_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %scale_bank_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %scale_bank_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %scale_bank_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %scale_bank_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_7"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %scale_bank_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %scale_bank_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %scale_bank_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_10"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %scale_bank_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_11"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %scale_bank_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_12"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %scale_bank_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_13"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %scale_bank_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_14"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %scale_bank_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_15"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %scale_bank_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_16"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %scale_bank_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_17"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %scale_bank_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_18"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %scale_bank_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_19"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %scale_bank_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_20"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %scale_bank_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_21"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %scale_bank_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_22"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %scale_bank_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_23"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %scale_bank_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_24"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %scale_bank_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_25"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %scale_bank_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_26"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %scale_bank_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_27"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %scale_bank_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_28"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %scale_bank_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_29"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %scale_bank_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_30"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %scale_bank_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_31"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %scale_bank_32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_32"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %scale_bank_33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_33"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:35 %scale_bank_34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_34"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:36 %scale_bank_35 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_35"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:37 %scale_bank_36 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_36"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:38 %scale_bank_37 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_37"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:39 %scale_bank_38 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_38"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:40 %scale_bank_39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_39"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:41 %scale_bank_40 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_40"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:42 %scale_bank_41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_41"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:43 %scale_bank_42 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_42"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:44 %scale_bank_43 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_43"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:45 %scale_bank_44 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_44"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:46 %scale_bank_45 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_45"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:47 %scale_bank_46 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_46"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:48 %scale_bank_47 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_47"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:49 %scale_bank_48 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_48"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:50 %scale_bank_49 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_49"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:51 %scale_bank_50 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_50"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:52 %scale_bank_51 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_51"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:53 %scale_bank_52 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_52"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:54 %scale_bank_53 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_53"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:55 %scale_bank_54 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_54"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:56 %scale_bank_55 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_55"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:57 %scale_bank_56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_56"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:58 %scale_bank_57 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_57"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:59 %scale_bank_58 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_58"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:60 %scale_bank_59 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_59"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:61 %scale_bank_60 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_60"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:62 %scale_bank_61 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_61"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:63 %scale_bank_62 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_62"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:64 %scale_bank_63 = alloca i32 1

]]></Node>
<StgValue><ssdm name="scale_bank_63"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:65 %col_sum_bank_63_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_63_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_63_load_reload_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:66 %col_sum_bank_62_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_62_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_62_load_reload_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:67 %col_sum_bank_61_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_61_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_61_load_reload_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:68 %col_sum_bank_60_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_60_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_60_load_reload_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:69 %col_sum_bank_59_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_59_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_59_load_reload_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:70 %col_sum_bank_58_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_58_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_58_load_reload_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:71 %col_sum_bank_57_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_57_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_57_load_reload_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:72 %col_sum_bank_56_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_56_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_56_load_reload_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:73 %col_sum_bank_55_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_55_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_55_load_reload_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:74 %col_sum_bank_54_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_54_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_54_load_reload_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:75 %col_sum_bank_53_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_53_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_53_load_reload_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:76 %col_sum_bank_52_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_52_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_52_load_reload_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:77 %col_sum_bank_51_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_51_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_51_load_reload_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:78 %col_sum_bank_50_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_50_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_50_load_reload_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:79 %col_sum_bank_49_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_49_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_49_load_reload_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:80 %col_sum_bank_48_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_48_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_48_load_reload_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:81 %col_sum_bank_47_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_47_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_47_load_reload_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:82 %col_sum_bank_46_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_46_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_46_load_reload_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:83 %col_sum_bank_45_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_45_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_45_load_reload_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:84 %col_sum_bank_44_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_44_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_44_load_reload_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:85 %col_sum_bank_43_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_43_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_43_load_reload_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:86 %col_sum_bank_42_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_42_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_42_load_reload_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:87 %col_sum_bank_41_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_41_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_41_load_reload_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:88 %col_sum_bank_40_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_40_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_40_load_reload_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:89 %col_sum_bank_39_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_39_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_39_load_reload_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:90 %col_sum_bank_38_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_38_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_38_load_reload_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:91 %col_sum_bank_37_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_37_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_37_load_reload_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:92 %col_sum_bank_36_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_36_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_36_load_reload_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:93 %col_sum_bank_35_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_35_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_35_load_reload_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:94 %col_sum_bank_34_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_34_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_34_load_reload_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:95 %col_sum_bank_33_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_33_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_33_load_reload_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:96 %col_sum_bank_32_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_32_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_32_load_reload_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:97 %col_sum_bank_31_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_31_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_31_load_reload_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:98 %col_sum_bank_30_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_30_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_30_load_reload_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:99 %col_sum_bank_29_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_29_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_29_load_reload_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:100 %col_sum_bank_28_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_28_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_28_load_reload_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:101 %col_sum_bank_27_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_27_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_27_load_reload_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:102 %col_sum_bank_26_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_26_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_26_load_reload_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:103 %col_sum_bank_25_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_25_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_25_load_reload_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:104 %col_sum_bank_24_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_24_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_24_load_reload_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:105 %col_sum_bank_23_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_23_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_23_load_reload_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:106 %col_sum_bank_22_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_22_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_22_load_reload_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:107 %col_sum_bank_21_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_21_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_21_load_reload_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:108 %col_sum_bank_20_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_20_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_20_load_reload_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:109 %col_sum_bank_19_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_19_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_19_load_reload_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:110 %col_sum_bank_18_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_18_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_18_load_reload_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:111 %col_sum_bank_17_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_17_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_17_load_reload_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:112 %col_sum_bank_16_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_16_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_16_load_reload_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:113 %col_sum_bank_15_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_15_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_15_load_reload_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:114 %col_sum_bank_14_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_14_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_14_load_reload_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:115 %col_sum_bank_13_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_13_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_13_load_reload_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:116 %col_sum_bank_12_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_12_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_12_load_reload_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:117 %col_sum_bank_11_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_11_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_11_load_reload_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:118 %col_sum_bank_10_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_10_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_10_load_reload_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:119 %col_sum_bank_9_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_9_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_9_load_reload_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:120 %col_sum_bank_8_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_8_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_8_load_reload_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:121 %col_sum_bank_7_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_7_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_7_load_reload_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:122 %col_sum_bank_6_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_6_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_6_load_reload_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:123 %col_sum_bank_5_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_5_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_5_load_reload_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:124 %col_sum_bank_4_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_4_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_4_load_reload_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:125 %col_sum_bank_3_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_3_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_3_load_reload_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:126 %col_sum_bank_2_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_2_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_2_load_reload_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:127 %col_sum_bank_1_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_1_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_1_load_reload_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:128 %col_sum_bank_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_bank_load_reload_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:129 %store_ln88 = store i3 0, i3 %b

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:130 %br_ln0 = br void %VITIS_LOOP_90_8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_90_8:0 %b_1 = load i3 %b

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_90_8:1 %icmp_ln88 = icmp_eq  i3 %b_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_90_8:2 %add_ln88 = add i3 %b_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_90_8:3 %br_ln88 = br i1 %icmp_ln88, void %VITIS_LOOP_90_8.split, void %VITIS_LOOP_103_11.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="3">
<![CDATA[
VITIS_LOOP_90_8.split:0 %trunc_ln88 = trunc i3 %b_1

]]></Node>
<StgValue><ssdm name="trunc_ln88"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
VITIS_LOOP_90_8.split:4 %tmp = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_load_reload_read, i2 1, i24 %col_sum_bank_1_load_reload_read, i2 2, i24 %col_sum_bank_2_load_reload_read, i2 3, i24 %col_sum_bank_3_load_reload_read, i24 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_90_8.split:5 %shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="81" op_0_bw="40">
<![CDATA[
VITIS_LOOP_90_8.split:6 %sext_ln92 = sext i40 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln92"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:7 %mul_ln92 = mul i81 %sext_ln92, i81 1099511758849

]]></Node>
<StgValue><ssdm name="mul_ln92"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:9 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="18" op_0_bw="18" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:11 %tmp_294_cast1 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92, i32 63, i32 80

]]></Node>
<StgValue><ssdm name="tmp_294_cast1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
VITIS_LOOP_90_8.split:31 %tmp_4 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_4_load_reload_read, i2 1, i24 %col_sum_bank_5_load_reload_read, i2 2, i24 %col_sum_bank_6_load_reload_read, i2 3, i24 %col_sum_bank_7_load_reload_read, i24 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_90_8.split:32 %shl_ln92_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_4, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln92_1"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="81" op_0_bw="40">
<![CDATA[
VITIS_LOOP_90_8.split:33 %sext_ln92_3 = sext i40 %shl_ln92_1

]]></Node>
<StgValue><ssdm name="sext_ln92_3"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:34 %mul_ln92_1 = mul i81 %sext_ln92_3, i81 1099511758849

]]></Node>
<StgValue><ssdm name="mul_ln92_1"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:36 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_4, i32 23

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="18" op_0_bw="18" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:38 %tmp_296_cast2 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_1, i32 63, i32 80

]]></Node>
<StgValue><ssdm name="tmp_296_cast2"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
VITIS_LOOP_90_8.split:58 %tmp_8 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_8_load_reload_read, i2 1, i24 %col_sum_bank_9_load_reload_read, i2 2, i24 %col_sum_bank_10_load_reload_read, i2 3, i24 %col_sum_bank_11_load_reload_read, i24 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_90_8.split:59 %shl_ln92_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_8, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln92_2"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="81" op_0_bw="40">
<![CDATA[
VITIS_LOOP_90_8.split:60 %sext_ln92_6 = sext i40 %shl_ln92_2

]]></Node>
<StgValue><ssdm name="sext_ln92_6"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:61 %mul_ln92_2 = mul i81 %sext_ln92_6, i81 1099511758849

]]></Node>
<StgValue><ssdm name="mul_ln92_2"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:63 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="18" op_0_bw="18" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:65 %tmp_298_cast3 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_2, i32 63, i32 80

]]></Node>
<StgValue><ssdm name="tmp_298_cast3"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
VITIS_LOOP_90_8.split:85 %tmp_s = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_12_load_reload_read, i2 1, i24 %col_sum_bank_13_load_reload_read, i2 2, i24 %col_sum_bank_14_load_reload_read, i2 3, i24 %col_sum_bank_15_load_reload_read, i24 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_90_8.split:86 %shl_ln92_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_s, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln92_3"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="81" op_0_bw="40">
<![CDATA[
VITIS_LOOP_90_8.split:87 %sext_ln92_9 = sext i40 %shl_ln92_3

]]></Node>
<StgValue><ssdm name="sext_ln92_9"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:88 %mul_ln92_3 = mul i81 %sext_ln92_9, i81 1099511758849

]]></Node>
<StgValue><ssdm name="mul_ln92_3"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:90 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_s, i32 23

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="18" op_0_bw="18" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:92 %tmp_300_cast4 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_3, i32 63, i32 80

]]></Node>
<StgValue><ssdm name="tmp_300_cast4"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
VITIS_LOOP_90_8.split:112 %tmp_11 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_16_load_reload_read, i2 1, i24 %col_sum_bank_17_load_reload_read, i2 2, i24 %col_sum_bank_18_load_reload_read, i2 3, i24 %col_sum_bank_19_load_reload_read, i24 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_90_8.split:113 %shl_ln92_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_11, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln92_4"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="81" op_0_bw="40">
<![CDATA[
VITIS_LOOP_90_8.split:114 %sext_ln92_12 = sext i40 %shl_ln92_4

]]></Node>
<StgValue><ssdm name="sext_ln92_12"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:115 %mul_ln92_4 = mul i81 %sext_ln92_12, i81 1099511758849

]]></Node>
<StgValue><ssdm name="mul_ln92_4"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:117 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_11, i32 23

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="18" op_0_bw="18" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:119 %tmp_302_cast5 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_4, i32 63, i32 80

]]></Node>
<StgValue><ssdm name="tmp_302_cast5"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
VITIS_LOOP_90_8.split:139 %tmp_15 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_20_load_reload_read, i2 1, i24 %col_sum_bank_21_load_reload_read, i2 2, i24 %col_sum_bank_22_load_reload_read, i2 3, i24 %col_sum_bank_23_load_reload_read, i24 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_90_8.split:140 %shl_ln92_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_15, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln92_5"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="81" op_0_bw="40">
<![CDATA[
VITIS_LOOP_90_8.split:141 %sext_ln92_15 = sext i40 %shl_ln92_5

]]></Node>
<StgValue><ssdm name="sext_ln92_15"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:142 %mul_ln92_5 = mul i81 %sext_ln92_15, i81 1099511758849

]]></Node>
<StgValue><ssdm name="mul_ln92_5"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:144 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_15, i32 23

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="18" op_0_bw="18" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:146 %tmp_304_cast6 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_5, i32 63, i32 80

]]></Node>
<StgValue><ssdm name="tmp_304_cast6"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
VITIS_LOOP_90_8.split:166 %tmp_19 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_24_load_reload_read, i2 1, i24 %col_sum_bank_25_load_reload_read, i2 2, i24 %col_sum_bank_26_load_reload_read, i2 3, i24 %col_sum_bank_27_load_reload_read, i24 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_90_8.split:167 %shl_ln92_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_19, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln92_6"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="81" op_0_bw="40">
<![CDATA[
VITIS_LOOP_90_8.split:168 %sext_ln92_18 = sext i40 %shl_ln92_6

]]></Node>
<StgValue><ssdm name="sext_ln92_18"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:169 %mul_ln92_6 = mul i81 %sext_ln92_18, i81 1099511758849

]]></Node>
<StgValue><ssdm name="mul_ln92_6"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:171 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_19, i32 23

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="18" op_0_bw="18" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:173 %tmp_306_cast7 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_6, i32 63, i32 80

]]></Node>
<StgValue><ssdm name="tmp_306_cast7"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
VITIS_LOOP_90_8.split:193 %tmp_23 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_28_load_reload_read, i2 1, i24 %col_sum_bank_29_load_reload_read, i2 2, i24 %col_sum_bank_30_load_reload_read, i2 3, i24 %col_sum_bank_31_load_reload_read, i24 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_90_8.split:194 %shl_ln92_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_23, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln92_7"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="81" op_0_bw="40">
<![CDATA[
VITIS_LOOP_90_8.split:195 %sext_ln92_21 = sext i40 %shl_ln92_7

]]></Node>
<StgValue><ssdm name="sext_ln92_21"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:196 %mul_ln92_7 = mul i81 %sext_ln92_21, i81 1099511758849

]]></Node>
<StgValue><ssdm name="mul_ln92_7"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:198 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_23, i32 23

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="18" op_0_bw="18" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:200 %tmp_308_cast8 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_7, i32 63, i32 80

]]></Node>
<StgValue><ssdm name="tmp_308_cast8"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
VITIS_LOOP_90_8.split:220 %tmp_27 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_32_load_reload_read, i2 1, i24 %col_sum_bank_33_load_reload_read, i2 2, i24 %col_sum_bank_34_load_reload_read, i2 3, i24 %col_sum_bank_35_load_reload_read, i24 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_90_8.split:221 %shl_ln92_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_27, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln92_8"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="81" op_0_bw="40">
<![CDATA[
VITIS_LOOP_90_8.split:222 %sext_ln92_24 = sext i40 %shl_ln92_8

]]></Node>
<StgValue><ssdm name="sext_ln92_24"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:223 %mul_ln92_8 = mul i81 %sext_ln92_24, i81 1099511758849

]]></Node>
<StgValue><ssdm name="mul_ln92_8"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:225 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_27, i32 23

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="18" op_0_bw="18" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:227 %tmp_310_cast9 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_8, i32 63, i32 80

]]></Node>
<StgValue><ssdm name="tmp_310_cast9"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
VITIS_LOOP_90_8.split:247 %tmp_31 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_36_load_reload_read, i2 1, i24 %col_sum_bank_37_load_reload_read, i2 2, i24 %col_sum_bank_38_load_reload_read, i2 3, i24 %col_sum_bank_39_load_reload_read, i24 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_90_8.split:248 %shl_ln92_9 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_31, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln92_9"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="81" op_0_bw="40">
<![CDATA[
VITIS_LOOP_90_8.split:249 %sext_ln92_27 = sext i40 %shl_ln92_9

]]></Node>
<StgValue><ssdm name="sext_ln92_27"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:250 %mul_ln92_9 = mul i81 %sext_ln92_27, i81 1099511758849

]]></Node>
<StgValue><ssdm name="mul_ln92_9"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:252 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_31, i32 23

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="18" op_0_bw="18" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:254 %tmp_312_cast1 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_9, i32 63, i32 80

]]></Node>
<StgValue><ssdm name="tmp_312_cast1"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
VITIS_LOOP_90_8.split:274 %tmp_35 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_40_load_reload_read, i2 1, i24 %col_sum_bank_41_load_reload_read, i2 2, i24 %col_sum_bank_42_load_reload_read, i2 3, i24 %col_sum_bank_43_load_reload_read, i24 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_90_8.split:275 %shl_ln92_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_35, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln92_s"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="81" op_0_bw="40">
<![CDATA[
VITIS_LOOP_90_8.split:276 %sext_ln92_30 = sext i40 %shl_ln92_s

]]></Node>
<StgValue><ssdm name="sext_ln92_30"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:277 %mul_ln92_10 = mul i81 %sext_ln92_30, i81 1099511758849

]]></Node>
<StgValue><ssdm name="mul_ln92_10"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:279 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_35, i32 23

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="18" op_0_bw="18" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:281 %tmp_314_cast1 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_10, i32 63, i32 80

]]></Node>
<StgValue><ssdm name="tmp_314_cast1"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
VITIS_LOOP_90_8.split:301 %tmp_39 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_44_load_reload_read, i2 1, i24 %col_sum_bank_45_load_reload_read, i2 2, i24 %col_sum_bank_46_load_reload_read, i2 3, i24 %col_sum_bank_47_load_reload_read, i24 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_90_8.split:302 %shl_ln92_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_39, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln92_10"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="81" op_0_bw="40">
<![CDATA[
VITIS_LOOP_90_8.split:303 %sext_ln92_33 = sext i40 %shl_ln92_10

]]></Node>
<StgValue><ssdm name="sext_ln92_33"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:304 %mul_ln92_11 = mul i81 %sext_ln92_33, i81 1099511758849

]]></Node>
<StgValue><ssdm name="mul_ln92_11"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:306 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_39, i32 23

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="18" op_0_bw="18" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:308 %tmp_316_cast1 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_11, i32 63, i32 80

]]></Node>
<StgValue><ssdm name="tmp_316_cast1"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
VITIS_LOOP_90_8.split:328 %tmp_43 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_48_load_reload_read, i2 1, i24 %col_sum_bank_49_load_reload_read, i2 2, i24 %col_sum_bank_50_load_reload_read, i2 3, i24 %col_sum_bank_51_load_reload_read, i24 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_90_8.split:329 %shl_ln92_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_43, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln92_11"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="81" op_0_bw="40">
<![CDATA[
VITIS_LOOP_90_8.split:330 %sext_ln92_36 = sext i40 %shl_ln92_11

]]></Node>
<StgValue><ssdm name="sext_ln92_36"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:331 %mul_ln92_12 = mul i81 %sext_ln92_36, i81 1099511758849

]]></Node>
<StgValue><ssdm name="mul_ln92_12"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:333 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_43, i32 23

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="18" op_0_bw="18" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:335 %tmp_318_cast1 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_12, i32 63, i32 80

]]></Node>
<StgValue><ssdm name="tmp_318_cast1"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
VITIS_LOOP_90_8.split:355 %tmp_47 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_52_load_reload_read, i2 1, i24 %col_sum_bank_53_load_reload_read, i2 2, i24 %col_sum_bank_54_load_reload_read, i2 3, i24 %col_sum_bank_55_load_reload_read, i24 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_90_8.split:356 %shl_ln92_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_47, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln92_12"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="81" op_0_bw="40">
<![CDATA[
VITIS_LOOP_90_8.split:357 %sext_ln92_39 = sext i40 %shl_ln92_12

]]></Node>
<StgValue><ssdm name="sext_ln92_39"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:358 %mul_ln92_13 = mul i81 %sext_ln92_39, i81 1099511758849

]]></Node>
<StgValue><ssdm name="mul_ln92_13"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:360 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_47, i32 23

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="18" op_0_bw="18" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:362 %tmp_320_cast1 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_13, i32 63, i32 80

]]></Node>
<StgValue><ssdm name="tmp_320_cast1"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
VITIS_LOOP_90_8.split:382 %tmp_51 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_56_load_reload_read, i2 1, i24 %col_sum_bank_57_load_reload_read, i2 2, i24 %col_sum_bank_58_load_reload_read, i2 3, i24 %col_sum_bank_59_load_reload_read, i24 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_90_8.split:383 %shl_ln92_13 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_51, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln92_13"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="81" op_0_bw="40">
<![CDATA[
VITIS_LOOP_90_8.split:384 %sext_ln92_42 = sext i40 %shl_ln92_13

]]></Node>
<StgValue><ssdm name="sext_ln92_42"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:385 %mul_ln92_14 = mul i81 %sext_ln92_42, i81 1099511758849

]]></Node>
<StgValue><ssdm name="mul_ln92_14"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:387 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_51, i32 23

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="18" op_0_bw="18" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:389 %tmp_322_cast1 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_14, i32 63, i32 80

]]></Node>
<StgValue><ssdm name="tmp_322_cast1"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
VITIS_LOOP_90_8.split:409 %tmp_55 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_60_load_reload_read, i2 1, i24 %col_sum_bank_61_load_reload_read, i2 2, i24 %col_sum_bank_62_load_reload_read, i2 3, i24 %col_sum_bank_63_load_reload_read, i24 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_90_8.split:410 %shl_ln92_14 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_55, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln92_14"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="81" op_0_bw="40">
<![CDATA[
VITIS_LOOP_90_8.split:411 %sext_ln92_45 = sext i40 %shl_ln92_14

]]></Node>
<StgValue><ssdm name="sext_ln92_45"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:412 %mul_ln92_15 = mul i81 %sext_ln92_45, i81 1099511758849

]]></Node>
<StgValue><ssdm name="mul_ln92_15"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:414 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_55, i32 23

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="18" op_0_bw="18" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:416 %tmp_324_cast1 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_15, i32 63, i32 80

]]></Node>
<StgValue><ssdm name="tmp_324_cast1"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
VITIS_LOOP_90_8.split:436 %switch_ln92 = switch i2 %trunc_ln88, void %arrayidx815.15.case.3, i2 0, void %arrayidx815.15.case.0, i2 1, void %arrayidx815.15.case.1, i2 2, void %VITIS_LOOP_90_8.split.arrayidx815.15.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln92"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx815.15.exit:0 %store_ln88 = store i3 %add_ln88, i3 %b

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
arrayidx815.15.exit:1 %br_ln88 = br void %VITIS_LOOP_90_8

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:0 %scale_bank_load = load i24 %scale_bank

]]></Node>
<StgValue><ssdm name="scale_bank_load"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:1 %scale_bank_1_load = load i24 %scale_bank_1

]]></Node>
<StgValue><ssdm name="scale_bank_1_load"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:2 %scale_bank_2_load = load i24 %scale_bank_2

]]></Node>
<StgValue><ssdm name="scale_bank_2_load"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:3 %scale_bank_3_load = load i24 %scale_bank_3

]]></Node>
<StgValue><ssdm name="scale_bank_3_load"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:4 %scale_bank_4_load = load i24 %scale_bank_4

]]></Node>
<StgValue><ssdm name="scale_bank_4_load"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:5 %scale_bank_5_load = load i24 %scale_bank_5

]]></Node>
<StgValue><ssdm name="scale_bank_5_load"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:6 %scale_bank_6_load = load i24 %scale_bank_6

]]></Node>
<StgValue><ssdm name="scale_bank_6_load"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:7 %scale_bank_7_load = load i24 %scale_bank_7

]]></Node>
<StgValue><ssdm name="scale_bank_7_load"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:8 %scale_bank_8_load = load i24 %scale_bank_8

]]></Node>
<StgValue><ssdm name="scale_bank_8_load"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:9 %scale_bank_9_load = load i24 %scale_bank_9

]]></Node>
<StgValue><ssdm name="scale_bank_9_load"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:10 %scale_bank_10_load = load i24 %scale_bank_10

]]></Node>
<StgValue><ssdm name="scale_bank_10_load"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:11 %scale_bank_11_load = load i24 %scale_bank_11

]]></Node>
<StgValue><ssdm name="scale_bank_11_load"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:12 %scale_bank_12_load = load i24 %scale_bank_12

]]></Node>
<StgValue><ssdm name="scale_bank_12_load"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:13 %scale_bank_13_load = load i24 %scale_bank_13

]]></Node>
<StgValue><ssdm name="scale_bank_13_load"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:14 %scale_bank_14_load = load i24 %scale_bank_14

]]></Node>
<StgValue><ssdm name="scale_bank_14_load"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:15 %scale_bank_15_load = load i24 %scale_bank_15

]]></Node>
<StgValue><ssdm name="scale_bank_15_load"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:16 %scale_bank_16_load = load i24 %scale_bank_16

]]></Node>
<StgValue><ssdm name="scale_bank_16_load"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:17 %scale_bank_17_load = load i24 %scale_bank_17

]]></Node>
<StgValue><ssdm name="scale_bank_17_load"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:18 %scale_bank_18_load = load i24 %scale_bank_18

]]></Node>
<StgValue><ssdm name="scale_bank_18_load"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:19 %scale_bank_19_load = load i24 %scale_bank_19

]]></Node>
<StgValue><ssdm name="scale_bank_19_load"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:20 %scale_bank_20_load = load i24 %scale_bank_20

]]></Node>
<StgValue><ssdm name="scale_bank_20_load"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:21 %scale_bank_21_load = load i24 %scale_bank_21

]]></Node>
<StgValue><ssdm name="scale_bank_21_load"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:22 %scale_bank_22_load = load i24 %scale_bank_22

]]></Node>
<StgValue><ssdm name="scale_bank_22_load"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:23 %scale_bank_23_load = load i24 %scale_bank_23

]]></Node>
<StgValue><ssdm name="scale_bank_23_load"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:24 %scale_bank_24_load = load i24 %scale_bank_24

]]></Node>
<StgValue><ssdm name="scale_bank_24_load"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:25 %scale_bank_25_load = load i24 %scale_bank_25

]]></Node>
<StgValue><ssdm name="scale_bank_25_load"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:26 %scale_bank_26_load = load i24 %scale_bank_26

]]></Node>
<StgValue><ssdm name="scale_bank_26_load"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:27 %scale_bank_27_load = load i24 %scale_bank_27

]]></Node>
<StgValue><ssdm name="scale_bank_27_load"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:28 %scale_bank_28_load = load i24 %scale_bank_28

]]></Node>
<StgValue><ssdm name="scale_bank_28_load"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:29 %scale_bank_29_load = load i24 %scale_bank_29

]]></Node>
<StgValue><ssdm name="scale_bank_29_load"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:30 %scale_bank_30_load = load i24 %scale_bank_30

]]></Node>
<StgValue><ssdm name="scale_bank_30_load"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:31 %scale_bank_31_load = load i24 %scale_bank_31

]]></Node>
<StgValue><ssdm name="scale_bank_31_load"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:32 %scale_bank_32_load = load i24 %scale_bank_32

]]></Node>
<StgValue><ssdm name="scale_bank_32_load"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:33 %scale_bank_33_load = load i24 %scale_bank_33

]]></Node>
<StgValue><ssdm name="scale_bank_33_load"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:34 %scale_bank_34_load = load i24 %scale_bank_34

]]></Node>
<StgValue><ssdm name="scale_bank_34_load"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:35 %scale_bank_35_load = load i24 %scale_bank_35

]]></Node>
<StgValue><ssdm name="scale_bank_35_load"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:36 %scale_bank_36_load = load i24 %scale_bank_36

]]></Node>
<StgValue><ssdm name="scale_bank_36_load"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:37 %scale_bank_37_load = load i24 %scale_bank_37

]]></Node>
<StgValue><ssdm name="scale_bank_37_load"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:38 %scale_bank_38_load = load i24 %scale_bank_38

]]></Node>
<StgValue><ssdm name="scale_bank_38_load"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:39 %scale_bank_39_load = load i24 %scale_bank_39

]]></Node>
<StgValue><ssdm name="scale_bank_39_load"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:40 %scale_bank_40_load = load i24 %scale_bank_40

]]></Node>
<StgValue><ssdm name="scale_bank_40_load"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:41 %scale_bank_41_load = load i24 %scale_bank_41

]]></Node>
<StgValue><ssdm name="scale_bank_41_load"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:42 %scale_bank_42_load = load i24 %scale_bank_42

]]></Node>
<StgValue><ssdm name="scale_bank_42_load"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:43 %scale_bank_43_load = load i24 %scale_bank_43

]]></Node>
<StgValue><ssdm name="scale_bank_43_load"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:44 %scale_bank_44_load = load i24 %scale_bank_44

]]></Node>
<StgValue><ssdm name="scale_bank_44_load"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:45 %scale_bank_45_load = load i24 %scale_bank_45

]]></Node>
<StgValue><ssdm name="scale_bank_45_load"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:46 %scale_bank_46_load = load i24 %scale_bank_46

]]></Node>
<StgValue><ssdm name="scale_bank_46_load"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:47 %scale_bank_47_load = load i24 %scale_bank_47

]]></Node>
<StgValue><ssdm name="scale_bank_47_load"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:48 %scale_bank_48_load = load i24 %scale_bank_48

]]></Node>
<StgValue><ssdm name="scale_bank_48_load"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:49 %scale_bank_49_load = load i24 %scale_bank_49

]]></Node>
<StgValue><ssdm name="scale_bank_49_load"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:50 %scale_bank_50_load = load i24 %scale_bank_50

]]></Node>
<StgValue><ssdm name="scale_bank_50_load"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:51 %scale_bank_51_load = load i24 %scale_bank_51

]]></Node>
<StgValue><ssdm name="scale_bank_51_load"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:52 %scale_bank_52_load = load i24 %scale_bank_52

]]></Node>
<StgValue><ssdm name="scale_bank_52_load"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:53 %scale_bank_53_load = load i24 %scale_bank_53

]]></Node>
<StgValue><ssdm name="scale_bank_53_load"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:54 %scale_bank_54_load = load i24 %scale_bank_54

]]></Node>
<StgValue><ssdm name="scale_bank_54_load"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:55 %scale_bank_55_load = load i24 %scale_bank_55

]]></Node>
<StgValue><ssdm name="scale_bank_55_load"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:56 %scale_bank_56_load = load i24 %scale_bank_56

]]></Node>
<StgValue><ssdm name="scale_bank_56_load"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:57 %scale_bank_57_load = load i24 %scale_bank_57

]]></Node>
<StgValue><ssdm name="scale_bank_57_load"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:58 %scale_bank_58_load = load i24 %scale_bank_58

]]></Node>
<StgValue><ssdm name="scale_bank_58_load"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:59 %scale_bank_59_load = load i24 %scale_bank_59

]]></Node>
<StgValue><ssdm name="scale_bank_59_load"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:60 %scale_bank_60_load = load i24 %scale_bank_60

]]></Node>
<StgValue><ssdm name="scale_bank_60_load"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:61 %scale_bank_61_load = load i24 %scale_bank_61

]]></Node>
<StgValue><ssdm name="scale_bank_61_load"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:62 %scale_bank_62_load = load i24 %scale_bank_62

]]></Node>
<StgValue><ssdm name="scale_bank_62_load"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="24" op_0_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:63 %scale_bank_63_load = load i24 %scale_bank_63

]]></Node>
<StgValue><ssdm name="scale_bank_63_load"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:64 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_63_out, i24 %scale_bank_63_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:65 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_62_out, i24 %scale_bank_62_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:66 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_61_out, i24 %scale_bank_61_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:67 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_60_out, i24 %scale_bank_60_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:68 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_59_out, i24 %scale_bank_59_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:69 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_58_out, i24 %scale_bank_58_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:70 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_57_out, i24 %scale_bank_57_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:71 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_56_out, i24 %scale_bank_56_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:72 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_55_out, i24 %scale_bank_55_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:73 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_54_out, i24 %scale_bank_54_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:74 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_53_out, i24 %scale_bank_53_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:75 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_52_out, i24 %scale_bank_52_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:76 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_51_out, i24 %scale_bank_51_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:77 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_50_out, i24 %scale_bank_50_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:78 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_49_out, i24 %scale_bank_49_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:79 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_48_out, i24 %scale_bank_48_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:80 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_47_out, i24 %scale_bank_47_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:81 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_46_out, i24 %scale_bank_46_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:82 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_45_out, i24 %scale_bank_45_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:83 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_44_out, i24 %scale_bank_44_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:84 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_43_out, i24 %scale_bank_43_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:85 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_42_out, i24 %scale_bank_42_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:86 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_41_out, i24 %scale_bank_41_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:87 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_40_out, i24 %scale_bank_40_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:88 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_39_out, i24 %scale_bank_39_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:89 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_38_out, i24 %scale_bank_38_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:90 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_37_out, i24 %scale_bank_37_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:91 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_36_out, i24 %scale_bank_36_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:92 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_35_out, i24 %scale_bank_35_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:93 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_34_out, i24 %scale_bank_34_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:94 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_33_out, i24 %scale_bank_33_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:95 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_32_out, i24 %scale_bank_32_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:96 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_31_out, i24 %scale_bank_31_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:97 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_30_out, i24 %scale_bank_30_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:98 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_29_out, i24 %scale_bank_29_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:99 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_28_out, i24 %scale_bank_28_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:100 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_27_out, i24 %scale_bank_27_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:101 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_26_out, i24 %scale_bank_26_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:102 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_25_out, i24 %scale_bank_25_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:103 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_24_out, i24 %scale_bank_24_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:104 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_23_out, i24 %scale_bank_23_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:105 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_22_out, i24 %scale_bank_22_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:106 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_21_out, i24 %scale_bank_21_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:107 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_20_out, i24 %scale_bank_20_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:108 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_19_out, i24 %scale_bank_19_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:109 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_18_out, i24 %scale_bank_18_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:110 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_17_out, i24 %scale_bank_17_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:111 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_16_out, i24 %scale_bank_16_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:112 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_15_out, i24 %scale_bank_15_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:113 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_14_out, i24 %scale_bank_14_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:114 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_13_out, i24 %scale_bank_13_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:115 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_12_out, i24 %scale_bank_12_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:116 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_11_out, i24 %scale_bank_11_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:117 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_10_out, i24 %scale_bank_10_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:118 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_9_out, i24 %scale_bank_9_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:119 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_8_out, i24 %scale_bank_8_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:120 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_7_out, i24 %scale_bank_7_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:121 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_6_out, i24 %scale_bank_6_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:122 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_5_out, i24 %scale_bank_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:123 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_4_out, i24 %scale_bank_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:124 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_3_out, i24 %scale_bank_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:125 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_2_out, i24 %scale_bank_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:126 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_1_out, i24 %scale_bank_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:127 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_out, i24 %scale_bank_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0">
<![CDATA[
VITIS_LOOP_103_11.preheader.exitStub:128 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_90_8.split:1 %specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln89"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_90_8.split:2 %speclooptripcount_ln37 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln37"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_90_8.split:3 %specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln88"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:8 %sub_ln92 = sub i81 0, i81 %mul_ln92

]]></Node>
<StgValue><ssdm name="sub_ln92"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:10 %tmp_293_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_293_cast"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="278" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:12 %tmp_294_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_294_cast"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:13 %select_ln92_1 = select i1 %tmp_1, i17 %tmp_293_cast, i17 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="select_ln92_1"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:14 %zext_ln92 = zext i17 %select_ln92_1

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:15 %sub_ln92_1 = sub i18 0, i18 %zext_ln92

]]></Node>
<StgValue><ssdm name="sub_ln92_1"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:16 %select_ln92_3 = select i1 %tmp_1, i18 %sub_ln92_1, i18 %tmp_294_cast1

]]></Node>
<StgValue><ssdm name="select_ln92_3"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="40" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:17 %sext_ln92_1 = sext i18 %select_ln92_3

]]></Node>
<StgValue><ssdm name="sext_ln92_1"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:18 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_1, i32 39

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="24" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:19 %sext_ln92_2 = sext i18 %select_ln92_3

]]></Node>
<StgValue><ssdm name="sext_ln92_2"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:20 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:21 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_3, i32 17

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:22 %or_ln92 = or i1 %tmp_3, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="or_ln92"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:23 %xor_ln92 = xor i1 %tmp_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:24 %and_ln92 = and i1 %or_ln92, i1 %xor_ln92

]]></Node>
<StgValue><ssdm name="and_ln92"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:25 %and_ln92_32 = and i1 %tmp_5, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln92_32"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:26 %xor_ln92_1 = xor i1 %and_ln92_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_1"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:27 %and_ln92_1 = and i1 %tmp_2, i1 %xor_ln92_1

]]></Node>
<StgValue><ssdm name="and_ln92_1"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:28 %select_ln92 = select i1 %and_ln92, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln92"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:29 %or_ln92_1 = or i1 %and_ln92, i1 %and_ln92_1

]]></Node>
<StgValue><ssdm name="or_ln92_1"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:30 %scale_bank_64 = select i1 %or_ln92_1, i24 %select_ln92, i24 %sext_ln92_2

]]></Node>
<StgValue><ssdm name="scale_bank_64"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:35 %sub_ln92_2 = sub i81 0, i81 %mul_ln92_1

]]></Node>
<StgValue><ssdm name="sub_ln92_2"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:37 %tmp_295_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_2, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_295_cast"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="305" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:39 %tmp_296_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_1, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_296_cast"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:40 %select_ln92_7 = select i1 %tmp_6, i17 %tmp_295_cast, i17 %tmp_296_cast

]]></Node>
<StgValue><ssdm name="select_ln92_7"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:41 %zext_ln92_1 = zext i17 %select_ln92_7

]]></Node>
<StgValue><ssdm name="zext_ln92_1"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:42 %sub_ln92_3 = sub i18 0, i18 %zext_ln92_1

]]></Node>
<StgValue><ssdm name="sub_ln92_3"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:43 %select_ln92_9 = select i1 %tmp_6, i18 %sub_ln92_3, i18 %tmp_296_cast2

]]></Node>
<StgValue><ssdm name="select_ln92_9"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="40" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:44 %sext_ln92_4 = sext i18 %select_ln92_9

]]></Node>
<StgValue><ssdm name="sext_ln92_4"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:45 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_4, i32 39

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:46 %sext_ln92_5 = sext i18 %select_ln92_9

]]></Node>
<StgValue><ssdm name="sext_ln92_5"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:47 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_4, i32 23

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:48 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_9, i32 17

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:49 %or_ln92_2 = or i1 %tmp_9, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="or_ln92_2"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:50 %xor_ln92_2 = xor i1 %tmp_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_2"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:51 %and_ln92_2 = and i1 %or_ln92_2, i1 %xor_ln92_2

]]></Node>
<StgValue><ssdm name="and_ln92_2"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:52 %and_ln92_33 = and i1 %tmp_10, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln92_33"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:53 %xor_ln92_3 = xor i1 %and_ln92_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_3"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:54 %and_ln92_3 = and i1 %tmp_7, i1 %xor_ln92_3

]]></Node>
<StgValue><ssdm name="and_ln92_3"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:55 %select_ln92_2 = select i1 %and_ln92_2, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln92_2"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:56 %or_ln92_3 = or i1 %and_ln92_2, i1 %and_ln92_3

]]></Node>
<StgValue><ssdm name="or_ln92_3"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:57 %scale_bank_65 = select i1 %or_ln92_3, i24 %select_ln92_2, i24 %sext_ln92_5

]]></Node>
<StgValue><ssdm name="scale_bank_65"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:62 %sub_ln92_4 = sub i81 0, i81 %mul_ln92_2

]]></Node>
<StgValue><ssdm name="sub_ln92_4"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:64 %tmp_297_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_4, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_297_cast"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="332" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:66 %tmp_298_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_2, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_298_cast"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:67 %select_ln92_13 = select i1 %tmp_12, i17 %tmp_297_cast, i17 %tmp_298_cast

]]></Node>
<StgValue><ssdm name="select_ln92_13"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:68 %zext_ln92_2 = zext i17 %select_ln92_13

]]></Node>
<StgValue><ssdm name="zext_ln92_2"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:69 %sub_ln92_5 = sub i18 0, i18 %zext_ln92_2

]]></Node>
<StgValue><ssdm name="sub_ln92_5"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:70 %select_ln92_15 = select i1 %tmp_12, i18 %sub_ln92_5, i18 %tmp_298_cast3

]]></Node>
<StgValue><ssdm name="select_ln92_15"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="40" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:71 %sext_ln92_7 = sext i18 %select_ln92_15

]]></Node>
<StgValue><ssdm name="sext_ln92_7"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:72 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_7, i32 39

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:73 %sext_ln92_8 = sext i18 %select_ln92_15

]]></Node>
<StgValue><ssdm name="sext_ln92_8"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:74 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:75 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:76 %or_ln92_4 = or i1 %tmp_14, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="or_ln92_4"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:77 %xor_ln92_4 = xor i1 %tmp_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_4"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:78 %and_ln92_4 = and i1 %or_ln92_4, i1 %xor_ln92_4

]]></Node>
<StgValue><ssdm name="and_ln92_4"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:79 %and_ln92_34 = and i1 %tmp_16, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="and_ln92_34"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:80 %xor_ln92_5 = xor i1 %and_ln92_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_5"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:81 %and_ln92_5 = and i1 %tmp_13, i1 %xor_ln92_5

]]></Node>
<StgValue><ssdm name="and_ln92_5"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:82 %select_ln92_4 = select i1 %and_ln92_4, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln92_4"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:83 %or_ln92_5 = or i1 %and_ln92_4, i1 %and_ln92_5

]]></Node>
<StgValue><ssdm name="or_ln92_5"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:84 %scale_bank_66 = select i1 %or_ln92_5, i24 %select_ln92_4, i24 %sext_ln92_8

]]></Node>
<StgValue><ssdm name="scale_bank_66"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:89 %sub_ln92_6 = sub i81 0, i81 %mul_ln92_3

]]></Node>
<StgValue><ssdm name="sub_ln92_6"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:91 %tmp_299_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_6, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_299_cast"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="359" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:93 %tmp_300_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_3, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_300_cast"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:94 %select_ln92_19 = select i1 %tmp_17, i17 %tmp_299_cast, i17 %tmp_300_cast

]]></Node>
<StgValue><ssdm name="select_ln92_19"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:95 %zext_ln92_3 = zext i17 %select_ln92_19

]]></Node>
<StgValue><ssdm name="zext_ln92_3"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:96 %sub_ln92_7 = sub i18 0, i18 %zext_ln92_3

]]></Node>
<StgValue><ssdm name="sub_ln92_7"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:97 %select_ln92_21 = select i1 %tmp_17, i18 %sub_ln92_7, i18 %tmp_300_cast4

]]></Node>
<StgValue><ssdm name="select_ln92_21"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="40" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:98 %sext_ln92_10 = sext i18 %select_ln92_21

]]></Node>
<StgValue><ssdm name="sext_ln92_10"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:99 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_10, i32 39

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:100 %sext_ln92_11 = sext i18 %select_ln92_21

]]></Node>
<StgValue><ssdm name="sext_ln92_11"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:101 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_10, i32 23

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:102 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_21, i32 17

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:103 %or_ln92_6 = or i1 %tmp_20, i1 %tmp_21

]]></Node>
<StgValue><ssdm name="or_ln92_6"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:104 %xor_ln92_6 = xor i1 %tmp_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_6"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:105 %and_ln92_6 = and i1 %or_ln92_6, i1 %xor_ln92_6

]]></Node>
<StgValue><ssdm name="and_ln92_6"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:106 %and_ln92_35 = and i1 %tmp_21, i1 %tmp_20

]]></Node>
<StgValue><ssdm name="and_ln92_35"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:107 %xor_ln92_7 = xor i1 %and_ln92_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_7"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:108 %and_ln92_7 = and i1 %tmp_18, i1 %xor_ln92_7

]]></Node>
<StgValue><ssdm name="and_ln92_7"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:109 %select_ln92_6 = select i1 %and_ln92_6, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln92_6"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:110 %or_ln92_7 = or i1 %and_ln92_6, i1 %and_ln92_7

]]></Node>
<StgValue><ssdm name="or_ln92_7"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:111 %scale_bank_67 = select i1 %or_ln92_7, i24 %select_ln92_6, i24 %sext_ln92_11

]]></Node>
<StgValue><ssdm name="scale_bank_67"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:116 %sub_ln92_8 = sub i81 0, i81 %mul_ln92_4

]]></Node>
<StgValue><ssdm name="sub_ln92_8"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:118 %tmp_301_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_8, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_301_cast"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="386" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:120 %tmp_302_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_4, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_302_cast"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:121 %select_ln92_25 = select i1 %tmp_22, i17 %tmp_301_cast, i17 %tmp_302_cast

]]></Node>
<StgValue><ssdm name="select_ln92_25"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:122 %zext_ln92_4 = zext i17 %select_ln92_25

]]></Node>
<StgValue><ssdm name="zext_ln92_4"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:123 %sub_ln92_9 = sub i18 0, i18 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="sub_ln92_9"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:124 %select_ln92_27 = select i1 %tmp_22, i18 %sub_ln92_9, i18 %tmp_302_cast5

]]></Node>
<StgValue><ssdm name="select_ln92_27"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="40" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:125 %sext_ln92_13 = sext i18 %select_ln92_27

]]></Node>
<StgValue><ssdm name="sext_ln92_13"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:126 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_13, i32 39

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:127 %sext_ln92_14 = sext i18 %select_ln92_27

]]></Node>
<StgValue><ssdm name="sext_ln92_14"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:128 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_13, i32 23

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:129 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_27, i32 17

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:130 %or_ln92_8 = or i1 %tmp_25, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="or_ln92_8"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:131 %xor_ln92_8 = xor i1 %tmp_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_8"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:132 %and_ln92_8 = and i1 %or_ln92_8, i1 %xor_ln92_8

]]></Node>
<StgValue><ssdm name="and_ln92_8"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:133 %and_ln92_36 = and i1 %tmp_26, i1 %tmp_25

]]></Node>
<StgValue><ssdm name="and_ln92_36"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:134 %xor_ln92_9 = xor i1 %and_ln92_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_9"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:135 %and_ln92_9 = and i1 %tmp_24, i1 %xor_ln92_9

]]></Node>
<StgValue><ssdm name="and_ln92_9"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:136 %select_ln92_8 = select i1 %and_ln92_8, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln92_8"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:137 %or_ln92_9 = or i1 %and_ln92_8, i1 %and_ln92_9

]]></Node>
<StgValue><ssdm name="or_ln92_9"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:138 %scale_bank_68 = select i1 %or_ln92_9, i24 %select_ln92_8, i24 %sext_ln92_14

]]></Node>
<StgValue><ssdm name="scale_bank_68"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:143 %sub_ln92_10 = sub i81 0, i81 %mul_ln92_5

]]></Node>
<StgValue><ssdm name="sub_ln92_10"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:145 %tmp_303_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_10, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_303_cast"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="413" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:147 %tmp_304_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_5, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_304_cast"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:148 %select_ln92_31 = select i1 %tmp_28, i17 %tmp_303_cast, i17 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="select_ln92_31"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:149 %zext_ln92_5 = zext i17 %select_ln92_31

]]></Node>
<StgValue><ssdm name="zext_ln92_5"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:150 %sub_ln92_11 = sub i18 0, i18 %zext_ln92_5

]]></Node>
<StgValue><ssdm name="sub_ln92_11"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:151 %select_ln92_32 = select i1 %tmp_28, i18 %sub_ln92_11, i18 %tmp_304_cast6

]]></Node>
<StgValue><ssdm name="select_ln92_32"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="40" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:152 %sext_ln92_16 = sext i18 %select_ln92_32

]]></Node>
<StgValue><ssdm name="sext_ln92_16"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:153 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_16, i32 39

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="24" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:154 %sext_ln92_17 = sext i18 %select_ln92_32

]]></Node>
<StgValue><ssdm name="sext_ln92_17"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:155 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:156 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_32, i32 17

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:157 %or_ln92_10 = or i1 %tmp_30, i1 %tmp_32

]]></Node>
<StgValue><ssdm name="or_ln92_10"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:158 %xor_ln92_10 = xor i1 %tmp_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_10"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:159 %and_ln92_10 = and i1 %or_ln92_10, i1 %xor_ln92_10

]]></Node>
<StgValue><ssdm name="and_ln92_10"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:160 %and_ln92_37 = and i1 %tmp_32, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln92_37"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:161 %xor_ln92_11 = xor i1 %and_ln92_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_11"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:162 %and_ln92_11 = and i1 %tmp_29, i1 %xor_ln92_11

]]></Node>
<StgValue><ssdm name="and_ln92_11"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:163 %select_ln92_10 = select i1 %and_ln92_10, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln92_10"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:164 %or_ln92_11 = or i1 %and_ln92_10, i1 %and_ln92_11

]]></Node>
<StgValue><ssdm name="or_ln92_11"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:165 %scale_bank_69 = select i1 %or_ln92_11, i24 %select_ln92_10, i24 %sext_ln92_17

]]></Node>
<StgValue><ssdm name="scale_bank_69"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:170 %sub_ln92_12 = sub i81 0, i81 %mul_ln92_6

]]></Node>
<StgValue><ssdm name="sub_ln92_12"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:172 %tmp_305_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_12, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_305_cast"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="440" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:174 %tmp_306_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_6, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_306_cast"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:175 %select_ln92_34 = select i1 %tmp_33, i17 %tmp_305_cast, i17 %tmp_306_cast

]]></Node>
<StgValue><ssdm name="select_ln92_34"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:176 %zext_ln92_6 = zext i17 %select_ln92_34

]]></Node>
<StgValue><ssdm name="zext_ln92_6"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:177 %sub_ln92_13 = sub i18 0, i18 %zext_ln92_6

]]></Node>
<StgValue><ssdm name="sub_ln92_13"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:178 %select_ln92_35 = select i1 %tmp_33, i18 %sub_ln92_13, i18 %tmp_306_cast7

]]></Node>
<StgValue><ssdm name="select_ln92_35"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="40" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:179 %sext_ln92_19 = sext i18 %select_ln92_35

]]></Node>
<StgValue><ssdm name="sext_ln92_19"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:180 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_19, i32 39

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:181 %sext_ln92_20 = sext i18 %select_ln92_35

]]></Node>
<StgValue><ssdm name="sext_ln92_20"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:182 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_19, i32 23

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:183 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_35, i32 17

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:184 %or_ln92_12 = or i1 %tmp_36, i1 %tmp_37

]]></Node>
<StgValue><ssdm name="or_ln92_12"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:185 %xor_ln92_12 = xor i1 %tmp_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_12"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:186 %and_ln92_12 = and i1 %or_ln92_12, i1 %xor_ln92_12

]]></Node>
<StgValue><ssdm name="and_ln92_12"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:187 %and_ln92_38 = and i1 %tmp_37, i1 %tmp_36

]]></Node>
<StgValue><ssdm name="and_ln92_38"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:188 %xor_ln92_13 = xor i1 %and_ln92_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_13"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:189 %and_ln92_13 = and i1 %tmp_34, i1 %xor_ln92_13

]]></Node>
<StgValue><ssdm name="and_ln92_13"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:190 %select_ln92_12 = select i1 %and_ln92_12, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln92_12"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:191 %or_ln92_13 = or i1 %and_ln92_12, i1 %and_ln92_13

]]></Node>
<StgValue><ssdm name="or_ln92_13"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:192 %scale_bank_70 = select i1 %or_ln92_13, i24 %select_ln92_12, i24 %sext_ln92_20

]]></Node>
<StgValue><ssdm name="scale_bank_70"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:197 %sub_ln92_14 = sub i81 0, i81 %mul_ln92_7

]]></Node>
<StgValue><ssdm name="sub_ln92_14"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:199 %tmp_307_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_14, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_307_cast"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="467" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:201 %tmp_308_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_7, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_308_cast"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:202 %select_ln92_37 = select i1 %tmp_38, i17 %tmp_307_cast, i17 %tmp_308_cast

]]></Node>
<StgValue><ssdm name="select_ln92_37"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:203 %zext_ln92_7 = zext i17 %select_ln92_37

]]></Node>
<StgValue><ssdm name="zext_ln92_7"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:204 %sub_ln92_15 = sub i18 0, i18 %zext_ln92_7

]]></Node>
<StgValue><ssdm name="sub_ln92_15"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:205 %select_ln92_38 = select i1 %tmp_38, i18 %sub_ln92_15, i18 %tmp_308_cast8

]]></Node>
<StgValue><ssdm name="select_ln92_38"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="40" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:206 %sext_ln92_22 = sext i18 %select_ln92_38

]]></Node>
<StgValue><ssdm name="sext_ln92_22"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:207 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_22, i32 39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="24" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:208 %sext_ln92_23 = sext i18 %select_ln92_38

]]></Node>
<StgValue><ssdm name="sext_ln92_23"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:209 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_22, i32 23

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:210 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_38, i32 17

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:211 %or_ln92_14 = or i1 %tmp_41, i1 %tmp_42

]]></Node>
<StgValue><ssdm name="or_ln92_14"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:212 %xor_ln92_14 = xor i1 %tmp_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_14"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:213 %and_ln92_14 = and i1 %or_ln92_14, i1 %xor_ln92_14

]]></Node>
<StgValue><ssdm name="and_ln92_14"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:214 %and_ln92_39 = and i1 %tmp_42, i1 %tmp_41

]]></Node>
<StgValue><ssdm name="and_ln92_39"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:215 %xor_ln92_15 = xor i1 %and_ln92_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_15"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:216 %and_ln92_15 = and i1 %tmp_40, i1 %xor_ln92_15

]]></Node>
<StgValue><ssdm name="and_ln92_15"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:217 %select_ln92_14 = select i1 %and_ln92_14, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln92_14"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:218 %or_ln92_15 = or i1 %and_ln92_14, i1 %and_ln92_15

]]></Node>
<StgValue><ssdm name="or_ln92_15"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:219 %scale_bank_71 = select i1 %or_ln92_15, i24 %select_ln92_14, i24 %sext_ln92_23

]]></Node>
<StgValue><ssdm name="scale_bank_71"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:224 %sub_ln92_16 = sub i81 0, i81 %mul_ln92_8

]]></Node>
<StgValue><ssdm name="sub_ln92_16"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:226 %tmp_309_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_16, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_309_cast"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="494" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:228 %tmp_310_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_8, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_310_cast"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:229 %select_ln92_40 = select i1 %tmp_44, i17 %tmp_309_cast, i17 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="select_ln92_40"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:230 %zext_ln92_8 = zext i17 %select_ln92_40

]]></Node>
<StgValue><ssdm name="zext_ln92_8"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:231 %sub_ln92_17 = sub i18 0, i18 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="sub_ln92_17"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:232 %select_ln92_41 = select i1 %tmp_44, i18 %sub_ln92_17, i18 %tmp_310_cast9

]]></Node>
<StgValue><ssdm name="select_ln92_41"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="40" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:233 %sext_ln92_25 = sext i18 %select_ln92_41

]]></Node>
<StgValue><ssdm name="sext_ln92_25"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:234 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_25, i32 39

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="24" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:235 %sext_ln92_26 = sext i18 %select_ln92_41

]]></Node>
<StgValue><ssdm name="sext_ln92_26"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:236 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_25, i32 23

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:237 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_41, i32 17

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:238 %or_ln92_16 = or i1 %tmp_46, i1 %tmp_48

]]></Node>
<StgValue><ssdm name="or_ln92_16"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:239 %xor_ln92_16 = xor i1 %tmp_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_16"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:240 %and_ln92_16 = and i1 %or_ln92_16, i1 %xor_ln92_16

]]></Node>
<StgValue><ssdm name="and_ln92_16"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:241 %and_ln92_40 = and i1 %tmp_48, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="and_ln92_40"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:242 %xor_ln92_17 = xor i1 %and_ln92_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_17"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:243 %and_ln92_17 = and i1 %tmp_45, i1 %xor_ln92_17

]]></Node>
<StgValue><ssdm name="and_ln92_17"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:244 %select_ln92_16 = select i1 %and_ln92_16, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln92_16"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:245 %or_ln92_17 = or i1 %and_ln92_16, i1 %and_ln92_17

]]></Node>
<StgValue><ssdm name="or_ln92_17"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:246 %scale_bank_72 = select i1 %or_ln92_17, i24 %select_ln92_16, i24 %sext_ln92_26

]]></Node>
<StgValue><ssdm name="scale_bank_72"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:251 %sub_ln92_18 = sub i81 0, i81 %mul_ln92_9

]]></Node>
<StgValue><ssdm name="sub_ln92_18"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:253 %tmp_311_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_18, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_311_cast"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="521" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:255 %tmp_312_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_9, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_312_cast"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:256 %select_ln92_43 = select i1 %tmp_49, i17 %tmp_311_cast, i17 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="select_ln92_43"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:257 %zext_ln92_9 = zext i17 %select_ln92_43

]]></Node>
<StgValue><ssdm name="zext_ln92_9"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:258 %sub_ln92_19 = sub i18 0, i18 %zext_ln92_9

]]></Node>
<StgValue><ssdm name="sub_ln92_19"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:259 %select_ln92_44 = select i1 %tmp_49, i18 %sub_ln92_19, i18 %tmp_312_cast1

]]></Node>
<StgValue><ssdm name="select_ln92_44"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="40" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:260 %sext_ln92_28 = sext i18 %select_ln92_44

]]></Node>
<StgValue><ssdm name="sext_ln92_28"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:261 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_28, i32 39

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="24" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:262 %sext_ln92_29 = sext i18 %select_ln92_44

]]></Node>
<StgValue><ssdm name="sext_ln92_29"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:263 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_28, i32 23

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:264 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_44, i32 17

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:265 %or_ln92_18 = or i1 %tmp_52, i1 %tmp_53

]]></Node>
<StgValue><ssdm name="or_ln92_18"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:266 %xor_ln92_18 = xor i1 %tmp_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_18"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:267 %and_ln92_18 = and i1 %or_ln92_18, i1 %xor_ln92_18

]]></Node>
<StgValue><ssdm name="and_ln92_18"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:268 %and_ln92_41 = and i1 %tmp_53, i1 %tmp_52

]]></Node>
<StgValue><ssdm name="and_ln92_41"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:269 %xor_ln92_19 = xor i1 %and_ln92_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_19"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:270 %and_ln92_19 = and i1 %tmp_50, i1 %xor_ln92_19

]]></Node>
<StgValue><ssdm name="and_ln92_19"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:271 %select_ln92_18 = select i1 %and_ln92_18, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln92_18"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:272 %or_ln92_19 = or i1 %and_ln92_18, i1 %and_ln92_19

]]></Node>
<StgValue><ssdm name="or_ln92_19"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:273 %scale_bank_73 = select i1 %or_ln92_19, i24 %select_ln92_18, i24 %sext_ln92_29

]]></Node>
<StgValue><ssdm name="scale_bank_73"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:278 %sub_ln92_20 = sub i81 0, i81 %mul_ln92_10

]]></Node>
<StgValue><ssdm name="sub_ln92_20"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:280 %tmp_313_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_20, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_313_cast"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="548" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:282 %tmp_314_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_10, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_314_cast"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:283 %select_ln92_46 = select i1 %tmp_54, i17 %tmp_313_cast, i17 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="select_ln92_46"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:284 %zext_ln92_10 = zext i17 %select_ln92_46

]]></Node>
<StgValue><ssdm name="zext_ln92_10"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:285 %sub_ln92_21 = sub i18 0, i18 %zext_ln92_10

]]></Node>
<StgValue><ssdm name="sub_ln92_21"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:286 %select_ln92_47 = select i1 %tmp_54, i18 %sub_ln92_21, i18 %tmp_314_cast1

]]></Node>
<StgValue><ssdm name="select_ln92_47"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="40" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:287 %sext_ln92_31 = sext i18 %select_ln92_47

]]></Node>
<StgValue><ssdm name="sext_ln92_31"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:288 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_31, i32 39

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="24" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:289 %sext_ln92_32 = sext i18 %select_ln92_47

]]></Node>
<StgValue><ssdm name="sext_ln92_32"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:290 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_31, i32 23

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:291 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_47, i32 17

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:292 %or_ln92_20 = or i1 %tmp_57, i1 %tmp_58

]]></Node>
<StgValue><ssdm name="or_ln92_20"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:293 %xor_ln92_20 = xor i1 %tmp_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_20"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:294 %and_ln92_20 = and i1 %or_ln92_20, i1 %xor_ln92_20

]]></Node>
<StgValue><ssdm name="and_ln92_20"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:295 %and_ln92_42 = and i1 %tmp_58, i1 %tmp_57

]]></Node>
<StgValue><ssdm name="and_ln92_42"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:296 %xor_ln92_21 = xor i1 %and_ln92_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_21"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:297 %and_ln92_21 = and i1 %tmp_56, i1 %xor_ln92_21

]]></Node>
<StgValue><ssdm name="and_ln92_21"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:298 %select_ln92_20 = select i1 %and_ln92_20, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln92_20"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:299 %or_ln92_21 = or i1 %and_ln92_20, i1 %and_ln92_21

]]></Node>
<StgValue><ssdm name="or_ln92_21"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:300 %scale_bank_74 = select i1 %or_ln92_21, i24 %select_ln92_20, i24 %sext_ln92_32

]]></Node>
<StgValue><ssdm name="scale_bank_74"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:305 %sub_ln92_22 = sub i81 0, i81 %mul_ln92_11

]]></Node>
<StgValue><ssdm name="sub_ln92_22"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:307 %tmp_315_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_22, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_315_cast"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="575" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:309 %tmp_316_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_11, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_316_cast"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:310 %select_ln92_49 = select i1 %tmp_60, i17 %tmp_315_cast, i17 %tmp_316_cast

]]></Node>
<StgValue><ssdm name="select_ln92_49"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:311 %zext_ln92_11 = zext i17 %select_ln92_49

]]></Node>
<StgValue><ssdm name="zext_ln92_11"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:312 %sub_ln92_23 = sub i18 0, i18 %zext_ln92_11

]]></Node>
<StgValue><ssdm name="sub_ln92_23"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:313 %select_ln92_50 = select i1 %tmp_60, i18 %sub_ln92_23, i18 %tmp_316_cast1

]]></Node>
<StgValue><ssdm name="select_ln92_50"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="40" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:314 %sext_ln92_34 = sext i18 %select_ln92_50

]]></Node>
<StgValue><ssdm name="sext_ln92_34"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:315 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_34, i32 39

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="24" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:316 %sext_ln92_35 = sext i18 %select_ln92_50

]]></Node>
<StgValue><ssdm name="sext_ln92_35"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:317 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_34, i32 23

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:318 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_50, i32 17

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:319 %or_ln92_22 = or i1 %tmp_62, i1 %tmp_63

]]></Node>
<StgValue><ssdm name="or_ln92_22"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:320 %xor_ln92_22 = xor i1 %tmp_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_22"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:321 %and_ln92_22 = and i1 %or_ln92_22, i1 %xor_ln92_22

]]></Node>
<StgValue><ssdm name="and_ln92_22"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:322 %and_ln92_43 = and i1 %tmp_63, i1 %tmp_62

]]></Node>
<StgValue><ssdm name="and_ln92_43"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:323 %xor_ln92_23 = xor i1 %and_ln92_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_23"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:324 %and_ln92_23 = and i1 %tmp_61, i1 %xor_ln92_23

]]></Node>
<StgValue><ssdm name="and_ln92_23"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:325 %select_ln92_22 = select i1 %and_ln92_22, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln92_22"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:326 %or_ln92_23 = or i1 %and_ln92_22, i1 %and_ln92_23

]]></Node>
<StgValue><ssdm name="or_ln92_23"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:327 %scale_bank_75 = select i1 %or_ln92_23, i24 %select_ln92_22, i24 %sext_ln92_35

]]></Node>
<StgValue><ssdm name="scale_bank_75"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:332 %sub_ln92_24 = sub i81 0, i81 %mul_ln92_12

]]></Node>
<StgValue><ssdm name="sub_ln92_24"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:334 %tmp_317_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_24, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_317_cast"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="602" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:336 %tmp_318_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_12, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_318_cast"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:337 %select_ln92_52 = select i1 %tmp_64, i17 %tmp_317_cast, i17 %tmp_318_cast

]]></Node>
<StgValue><ssdm name="select_ln92_52"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:338 %zext_ln92_12 = zext i17 %select_ln92_52

]]></Node>
<StgValue><ssdm name="zext_ln92_12"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:339 %sub_ln92_25 = sub i18 0, i18 %zext_ln92_12

]]></Node>
<StgValue><ssdm name="sub_ln92_25"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:340 %select_ln92_53 = select i1 %tmp_64, i18 %sub_ln92_25, i18 %tmp_318_cast1

]]></Node>
<StgValue><ssdm name="select_ln92_53"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="40" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:341 %sext_ln92_37 = sext i18 %select_ln92_53

]]></Node>
<StgValue><ssdm name="sext_ln92_37"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:342 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_37, i32 39

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="24" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:343 %sext_ln92_38 = sext i18 %select_ln92_53

]]></Node>
<StgValue><ssdm name="sext_ln92_38"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:344 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_37, i32 23

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:345 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_53, i32 17

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:346 %or_ln92_24 = or i1 %tmp_66, i1 %tmp_67

]]></Node>
<StgValue><ssdm name="or_ln92_24"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:347 %xor_ln92_24 = xor i1 %tmp_65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_24"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:348 %and_ln92_24 = and i1 %or_ln92_24, i1 %xor_ln92_24

]]></Node>
<StgValue><ssdm name="and_ln92_24"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:349 %and_ln92_44 = and i1 %tmp_67, i1 %tmp_66

]]></Node>
<StgValue><ssdm name="and_ln92_44"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:350 %xor_ln92_25 = xor i1 %and_ln92_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_25"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:351 %and_ln92_25 = and i1 %tmp_65, i1 %xor_ln92_25

]]></Node>
<StgValue><ssdm name="and_ln92_25"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:352 %select_ln92_24 = select i1 %and_ln92_24, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln92_24"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:353 %or_ln92_25 = or i1 %and_ln92_24, i1 %and_ln92_25

]]></Node>
<StgValue><ssdm name="or_ln92_25"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:354 %scale_bank_76 = select i1 %or_ln92_25, i24 %select_ln92_24, i24 %sext_ln92_38

]]></Node>
<StgValue><ssdm name="scale_bank_76"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:359 %sub_ln92_26 = sub i81 0, i81 %mul_ln92_13

]]></Node>
<StgValue><ssdm name="sub_ln92_26"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:361 %tmp_319_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_26, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_319_cast"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="629" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:363 %tmp_320_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_13, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_320_cast"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:364 %select_ln92_55 = select i1 %tmp_68, i17 %tmp_319_cast, i17 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="select_ln92_55"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:365 %zext_ln92_13 = zext i17 %select_ln92_55

]]></Node>
<StgValue><ssdm name="zext_ln92_13"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:366 %sub_ln92_27 = sub i18 0, i18 %zext_ln92_13

]]></Node>
<StgValue><ssdm name="sub_ln92_27"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:367 %select_ln92_56 = select i1 %tmp_68, i18 %sub_ln92_27, i18 %tmp_320_cast1

]]></Node>
<StgValue><ssdm name="select_ln92_56"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="40" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:368 %sext_ln92_40 = sext i18 %select_ln92_56

]]></Node>
<StgValue><ssdm name="sext_ln92_40"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:369 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_40, i32 39

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="24" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:370 %sext_ln92_41 = sext i18 %select_ln92_56

]]></Node>
<StgValue><ssdm name="sext_ln92_41"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:371 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_40, i32 23

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:372 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_56, i32 17

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:373 %or_ln92_26 = or i1 %tmp_70, i1 %tmp_71

]]></Node>
<StgValue><ssdm name="or_ln92_26"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:374 %xor_ln92_26 = xor i1 %tmp_69, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_26"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:375 %and_ln92_26 = and i1 %or_ln92_26, i1 %xor_ln92_26

]]></Node>
<StgValue><ssdm name="and_ln92_26"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:376 %and_ln92_45 = and i1 %tmp_71, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="and_ln92_45"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:377 %xor_ln92_27 = xor i1 %and_ln92_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_27"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:378 %and_ln92_27 = and i1 %tmp_69, i1 %xor_ln92_27

]]></Node>
<StgValue><ssdm name="and_ln92_27"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:379 %select_ln92_26 = select i1 %and_ln92_26, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln92_26"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:380 %or_ln92_27 = or i1 %and_ln92_26, i1 %and_ln92_27

]]></Node>
<StgValue><ssdm name="or_ln92_27"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:381 %scale_bank_77 = select i1 %or_ln92_27, i24 %select_ln92_26, i24 %sext_ln92_41

]]></Node>
<StgValue><ssdm name="scale_bank_77"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:386 %sub_ln92_28 = sub i81 0, i81 %mul_ln92_14

]]></Node>
<StgValue><ssdm name="sub_ln92_28"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:388 %tmp_321_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_28, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_321_cast"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="656" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:390 %tmp_322_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_14, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_322_cast"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:391 %select_ln92_58 = select i1 %tmp_72, i17 %tmp_321_cast, i17 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="select_ln92_58"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:392 %zext_ln92_14 = zext i17 %select_ln92_58

]]></Node>
<StgValue><ssdm name="zext_ln92_14"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:393 %sub_ln92_29 = sub i18 0, i18 %zext_ln92_14

]]></Node>
<StgValue><ssdm name="sub_ln92_29"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:394 %select_ln92_59 = select i1 %tmp_72, i18 %sub_ln92_29, i18 %tmp_322_cast1

]]></Node>
<StgValue><ssdm name="select_ln92_59"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="40" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:395 %sext_ln92_43 = sext i18 %select_ln92_59

]]></Node>
<StgValue><ssdm name="sext_ln92_43"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:396 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_43, i32 39

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="24" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:397 %sext_ln92_44 = sext i18 %select_ln92_59

]]></Node>
<StgValue><ssdm name="sext_ln92_44"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:398 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_43, i32 23

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:399 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_59, i32 17

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:400 %or_ln92_28 = or i1 %tmp_74, i1 %tmp_75

]]></Node>
<StgValue><ssdm name="or_ln92_28"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:401 %xor_ln92_28 = xor i1 %tmp_73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_28"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:402 %and_ln92_28 = and i1 %or_ln92_28, i1 %xor_ln92_28

]]></Node>
<StgValue><ssdm name="and_ln92_28"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:403 %and_ln92_46 = and i1 %tmp_75, i1 %tmp_74

]]></Node>
<StgValue><ssdm name="and_ln92_46"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:404 %xor_ln92_29 = xor i1 %and_ln92_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_29"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:405 %and_ln92_29 = and i1 %tmp_73, i1 %xor_ln92_29

]]></Node>
<StgValue><ssdm name="and_ln92_29"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:406 %select_ln92_28 = select i1 %and_ln92_28, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln92_28"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:407 %or_ln92_29 = or i1 %and_ln92_28, i1 %and_ln92_29

]]></Node>
<StgValue><ssdm name="or_ln92_29"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:408 %scale_bank_78 = select i1 %or_ln92_29, i24 %select_ln92_28, i24 %sext_ln92_44

]]></Node>
<StgValue><ssdm name="scale_bank_78"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_90_8.split:413 %sub_ln92_30 = sub i81 0, i81 %mul_ln92_15

]]></Node>
<StgValue><ssdm name="sub_ln92_30"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:415 %tmp_323_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_30, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_323_cast"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="683" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:417 %tmp_324_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_15, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_324_cast"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:418 %select_ln92_61 = select i1 %tmp_76, i17 %tmp_323_cast, i17 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="select_ln92_61"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_90_8.split:419 %zext_ln92_15 = zext i17 %select_ln92_61

]]></Node>
<StgValue><ssdm name="zext_ln92_15"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:420 %sub_ln92_31 = sub i18 0, i18 %zext_ln92_15

]]></Node>
<StgValue><ssdm name="sub_ln92_31"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:421 %select_ln92_62 = select i1 %tmp_76, i18 %sub_ln92_31, i18 %tmp_324_cast1

]]></Node>
<StgValue><ssdm name="select_ln92_62"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="40" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:422 %sext_ln92_46 = sext i18 %select_ln92_62

]]></Node>
<StgValue><ssdm name="sext_ln92_46"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:423 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_46, i32 39

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="24" op_0_bw="18">
<![CDATA[
VITIS_LOOP_90_8.split:424 %sext_ln92_47 = sext i18 %select_ln92_62

]]></Node>
<StgValue><ssdm name="sext_ln92_47"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:425 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_46, i32 23

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
VITIS_LOOP_90_8.split:426 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_62, i32 17

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:427 %or_ln92_30 = or i1 %tmp_78, i1 %tmp_79

]]></Node>
<StgValue><ssdm name="or_ln92_30"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:428 %xor_ln92_30 = xor i1 %tmp_77, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_30"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:429 %and_ln92_30 = and i1 %or_ln92_30, i1 %xor_ln92_30

]]></Node>
<StgValue><ssdm name="and_ln92_30"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:430 %and_ln92_47 = and i1 %tmp_79, i1 %tmp_78

]]></Node>
<StgValue><ssdm name="and_ln92_47"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:431 %xor_ln92_31 = xor i1 %and_ln92_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_31"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:432 %and_ln92_31 = and i1 %tmp_77, i1 %xor_ln92_31

]]></Node>
<StgValue><ssdm name="and_ln92_31"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:433 %select_ln92_30 = select i1 %and_ln92_30, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln92_30"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_90_8.split:434 %or_ln92_31 = or i1 %and_ln92_30, i1 %and_ln92_31

]]></Node>
<StgValue><ssdm name="or_ln92_31"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split:435 %scale_bank_79 = select i1 %or_ln92_31, i24 %select_ln92_30, i24 %sext_ln92_47

]]></Node>
<StgValue><ssdm name="scale_bank_79"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split.arrayidx815.15.exit_crit_edge:0 %store_ln37 = store i24 %scale_bank_79, i24 %scale_bank_62

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split.arrayidx815.15.exit_crit_edge:1 %store_ln37 = store i24 %scale_bank_78, i24 %scale_bank_58

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split.arrayidx815.15.exit_crit_edge:2 %store_ln37 = store i24 %scale_bank_77, i24 %scale_bank_54

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split.arrayidx815.15.exit_crit_edge:3 %store_ln37 = store i24 %scale_bank_76, i24 %scale_bank_50

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split.arrayidx815.15.exit_crit_edge:4 %store_ln37 = store i24 %scale_bank_75, i24 %scale_bank_46

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split.arrayidx815.15.exit_crit_edge:5 %store_ln37 = store i24 %scale_bank_74, i24 %scale_bank_42

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split.arrayidx815.15.exit_crit_edge:6 %store_ln37 = store i24 %scale_bank_73, i24 %scale_bank_38

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split.arrayidx815.15.exit_crit_edge:7 %store_ln37 = store i24 %scale_bank_72, i24 %scale_bank_34

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split.arrayidx815.15.exit_crit_edge:8 %store_ln37 = store i24 %scale_bank_71, i24 %scale_bank_30

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split.arrayidx815.15.exit_crit_edge:9 %store_ln37 = store i24 %scale_bank_70, i24 %scale_bank_26

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split.arrayidx815.15.exit_crit_edge:10 %store_ln37 = store i24 %scale_bank_69, i24 %scale_bank_22

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split.arrayidx815.15.exit_crit_edge:11 %store_ln37 = store i24 %scale_bank_68, i24 %scale_bank_18

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split.arrayidx815.15.exit_crit_edge:12 %store_ln37 = store i24 %scale_bank_67, i24 %scale_bank_14

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split.arrayidx815.15.exit_crit_edge:13 %store_ln37 = store i24 %scale_bank_66, i24 %scale_bank_10

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split.arrayidx815.15.exit_crit_edge:14 %store_ln37 = store i24 %scale_bank_65, i24 %scale_bank_6

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_90_8.split.arrayidx815.15.exit_crit_edge:15 %store_ln37 = store i24 %scale_bank_64, i24 %scale_bank_2

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_90_8.split.arrayidx815.15.exit_crit_edge:16 %br_ln92 = br void %arrayidx815.15.exit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.1:0 %store_ln37 = store i24 %scale_bank_79, i24 %scale_bank_61

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.1:1 %store_ln37 = store i24 %scale_bank_78, i24 %scale_bank_57

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.1:2 %store_ln37 = store i24 %scale_bank_77, i24 %scale_bank_53

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.1:3 %store_ln37 = store i24 %scale_bank_76, i24 %scale_bank_49

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.1:4 %store_ln37 = store i24 %scale_bank_75, i24 %scale_bank_45

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.1:5 %store_ln37 = store i24 %scale_bank_74, i24 %scale_bank_41

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.1:6 %store_ln37 = store i24 %scale_bank_73, i24 %scale_bank_37

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.1:7 %store_ln37 = store i24 %scale_bank_72, i24 %scale_bank_33

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.1:8 %store_ln37 = store i24 %scale_bank_71, i24 %scale_bank_29

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.1:9 %store_ln37 = store i24 %scale_bank_70, i24 %scale_bank_25

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.1:10 %store_ln37 = store i24 %scale_bank_69, i24 %scale_bank_21

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.1:11 %store_ln37 = store i24 %scale_bank_68, i24 %scale_bank_17

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.1:12 %store_ln37 = store i24 %scale_bank_67, i24 %scale_bank_13

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.1:13 %store_ln37 = store i24 %scale_bank_66, i24 %scale_bank_9

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.1:14 %store_ln37 = store i24 %scale_bank_65, i24 %scale_bank_5

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.1:15 %store_ln37 = store i24 %scale_bank_64, i24 %scale_bank_1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
arrayidx815.15.case.1:16 %br_ln92 = br void %arrayidx815.15.exit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.0:0 %store_ln37 = store i24 %scale_bank_79, i24 %scale_bank_60

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.0:1 %store_ln37 = store i24 %scale_bank_78, i24 %scale_bank_56

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.0:2 %store_ln37 = store i24 %scale_bank_77, i24 %scale_bank_52

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.0:3 %store_ln37 = store i24 %scale_bank_76, i24 %scale_bank_48

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.0:4 %store_ln37 = store i24 %scale_bank_75, i24 %scale_bank_44

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.0:5 %store_ln37 = store i24 %scale_bank_74, i24 %scale_bank_40

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.0:6 %store_ln37 = store i24 %scale_bank_73, i24 %scale_bank_36

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.0:7 %store_ln37 = store i24 %scale_bank_72, i24 %scale_bank_32

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.0:8 %store_ln37 = store i24 %scale_bank_71, i24 %scale_bank_28

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.0:9 %store_ln37 = store i24 %scale_bank_70, i24 %scale_bank_24

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.0:10 %store_ln37 = store i24 %scale_bank_69, i24 %scale_bank_20

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.0:11 %store_ln37 = store i24 %scale_bank_68, i24 %scale_bank_16

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.0:12 %store_ln37 = store i24 %scale_bank_67, i24 %scale_bank_12

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.0:13 %store_ln37 = store i24 %scale_bank_66, i24 %scale_bank_8

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.0:14 %store_ln37 = store i24 %scale_bank_65, i24 %scale_bank_4

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.0:15 %store_ln37 = store i24 %scale_bank_64, i24 %scale_bank

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
arrayidx815.15.case.0:16 %br_ln92 = br void %arrayidx815.15.exit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.3:0 %store_ln37 = store i24 %scale_bank_79, i24 %scale_bank_63

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.3:1 %store_ln37 = store i24 %scale_bank_78, i24 %scale_bank_59

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.3:2 %store_ln37 = store i24 %scale_bank_77, i24 %scale_bank_55

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.3:3 %store_ln37 = store i24 %scale_bank_76, i24 %scale_bank_51

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.3:4 %store_ln37 = store i24 %scale_bank_75, i24 %scale_bank_47

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.3:5 %store_ln37 = store i24 %scale_bank_74, i24 %scale_bank_43

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.3:6 %store_ln37 = store i24 %scale_bank_73, i24 %scale_bank_39

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.3:7 %store_ln37 = store i24 %scale_bank_72, i24 %scale_bank_35

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.3:8 %store_ln37 = store i24 %scale_bank_71, i24 %scale_bank_31

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.3:9 %store_ln37 = store i24 %scale_bank_70, i24 %scale_bank_27

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.3:10 %store_ln37 = store i24 %scale_bank_69, i24 %scale_bank_23

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.3:11 %store_ln37 = store i24 %scale_bank_68, i24 %scale_bank_19

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.3:12 %store_ln37 = store i24 %scale_bank_67, i24 %scale_bank_15

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.3:13 %store_ln37 = store i24 %scale_bank_66, i24 %scale_bank_11

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.3:14 %store_ln37 = store i24 %scale_bank_65, i24 %scale_bank_7

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx815.15.case.3:15 %store_ln37 = store i24 %scale_bank_64, i24 %scale_bank_3

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
arrayidx815.15.case.3:16 %br_ln92 = br void %arrayidx815.15.exit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
