#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x237b1e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x237b370 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x23890e0 .functor NOT 1, L_0x23b5560, C4<0>, C4<0>, C4<0>;
L_0x23b52c0 .functor XOR 1, L_0x23b5160, L_0x23b5220, C4<0>, C4<0>;
L_0x23b5450 .functor XOR 1, L_0x23b52c0, L_0x23b5380, C4<0>, C4<0>;
v0x23b04d0_0 .net *"_ivl_10", 0 0, L_0x23b5380;  1 drivers
v0x23b05d0_0 .net *"_ivl_12", 0 0, L_0x23b5450;  1 drivers
v0x23b06b0_0 .net *"_ivl_2", 0 0, L_0x23b24d0;  1 drivers
v0x23b0770_0 .net *"_ivl_4", 0 0, L_0x23b5160;  1 drivers
v0x23b0850_0 .net *"_ivl_6", 0 0, L_0x23b5220;  1 drivers
v0x23b0980_0 .net *"_ivl_8", 0 0, L_0x23b52c0;  1 drivers
v0x23b0a60_0 .net "a", 0 0, v0x23ac9f0_0;  1 drivers
v0x23b0b00_0 .net "b", 0 0, v0x23aca90_0;  1 drivers
v0x23b0ba0_0 .net "c", 0 0, v0x23acb30_0;  1 drivers
v0x23b0c40_0 .var "clk", 0 0;
v0x23b0ce0_0 .net "d", 0 0, v0x23acc70_0;  1 drivers
v0x23b0d80_0 .net "q_dut", 0 0, L_0x23b4e70;  1 drivers
v0x23b0e20_0 .net "q_ref", 0 0, L_0x23b14c0;  1 drivers
v0x23b0ec0_0 .var/2u "stats1", 159 0;
v0x23b0f60_0 .var/2u "strobe", 0 0;
v0x23b1000_0 .net "tb_match", 0 0, L_0x23b5560;  1 drivers
v0x23b10c0_0 .net "tb_mismatch", 0 0, L_0x23890e0;  1 drivers
v0x23b1180_0 .net "wavedrom_enable", 0 0, v0x23acd60_0;  1 drivers
v0x23b1220_0 .net "wavedrom_title", 511 0, v0x23ace00_0;  1 drivers
L_0x23b24d0 .concat [ 1 0 0 0], L_0x23b14c0;
L_0x23b5160 .concat [ 1 0 0 0], L_0x23b14c0;
L_0x23b5220 .concat [ 1 0 0 0], L_0x23b4e70;
L_0x23b5380 .concat [ 1 0 0 0], L_0x23b14c0;
L_0x23b5560 .cmp/eeq 1, L_0x23b24d0, L_0x23b5450;
S_0x237b500 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x237b370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2366ea0 .functor NOT 1, v0x23ac9f0_0, C4<0>, C4<0>, C4<0>;
L_0x237bc60 .functor XOR 1, L_0x2366ea0, v0x23aca90_0, C4<0>, C4<0>;
L_0x2389150 .functor XOR 1, L_0x237bc60, v0x23acb30_0, C4<0>, C4<0>;
L_0x23b14c0 .functor XOR 1, L_0x2389150, v0x23acc70_0, C4<0>, C4<0>;
v0x2389350_0 .net *"_ivl_0", 0 0, L_0x2366ea0;  1 drivers
v0x23893f0_0 .net *"_ivl_2", 0 0, L_0x237bc60;  1 drivers
v0x2366ff0_0 .net *"_ivl_4", 0 0, L_0x2389150;  1 drivers
v0x2367090_0 .net "a", 0 0, v0x23ac9f0_0;  alias, 1 drivers
v0x23abdb0_0 .net "b", 0 0, v0x23aca90_0;  alias, 1 drivers
v0x23abec0_0 .net "c", 0 0, v0x23acb30_0;  alias, 1 drivers
v0x23abf80_0 .net "d", 0 0, v0x23acc70_0;  alias, 1 drivers
v0x23ac040_0 .net "q", 0 0, L_0x23b14c0;  alias, 1 drivers
S_0x23ac1a0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x237b370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x23ac9f0_0 .var "a", 0 0;
v0x23aca90_0 .var "b", 0 0;
v0x23acb30_0 .var "c", 0 0;
v0x23acbd0_0 .net "clk", 0 0, v0x23b0c40_0;  1 drivers
v0x23acc70_0 .var "d", 0 0;
v0x23acd60_0 .var "wavedrom_enable", 0 0;
v0x23ace00_0 .var "wavedrom_title", 511 0;
E_0x2376140/0 .event negedge, v0x23acbd0_0;
E_0x2376140/1 .event posedge, v0x23acbd0_0;
E_0x2376140 .event/or E_0x2376140/0, E_0x2376140/1;
E_0x2376390 .event posedge, v0x23acbd0_0;
E_0x235f9f0 .event negedge, v0x23acbd0_0;
S_0x23ac4f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x23ac1a0;
 .timescale -12 -12;
v0x23ac6f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23ac7f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x23ac1a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23acf60 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x237b370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x23b15f0 .functor NOT 1, v0x23ac9f0_0, C4<0>, C4<0>, C4<0>;
L_0x23b1660 .functor NOT 1, v0x23aca90_0, C4<0>, C4<0>, C4<0>;
L_0x23b16f0 .functor AND 1, L_0x23b15f0, L_0x23b1660, C4<1>, C4<1>;
L_0x23b17b0 .functor NOT 1, v0x23acb30_0, C4<0>, C4<0>, C4<0>;
L_0x23b1850 .functor AND 1, L_0x23b16f0, L_0x23b17b0, C4<1>, C4<1>;
L_0x23b1960 .functor AND 1, L_0x23b1850, v0x23acc70_0, C4<1>, C4<1>;
L_0x23b1a60 .functor NOT 1, v0x23ac9f0_0, C4<0>, C4<0>, C4<0>;
L_0x23b1ad0 .functor NOT 1, v0x23aca90_0, C4<0>, C4<0>, C4<0>;
L_0x23b1b90 .functor AND 1, L_0x23b1a60, L_0x23b1ad0, C4<1>, C4<1>;
L_0x23b1ca0 .functor AND 1, L_0x23b1b90, v0x23acb30_0, C4<1>, C4<1>;
L_0x23b1dc0 .functor AND 1, L_0x23b1ca0, v0x23acc70_0, C4<1>, C4<1>;
L_0x23b1e30 .functor OR 1, L_0x23b1960, L_0x23b1dc0, C4<0>, C4<0>;
L_0x23b1fb0 .functor NOT 1, v0x23ac9f0_0, C4<0>, C4<0>, C4<0>;
L_0x23b2020 .functor AND 1, L_0x23b1fb0, v0x23aca90_0, C4<1>, C4<1>;
L_0x23b1f40 .functor NOT 1, v0x23acb30_0, C4<0>, C4<0>, C4<0>;
L_0x23b2160 .functor AND 1, L_0x23b2020, L_0x23b1f40, C4<1>, C4<1>;
L_0x23b2300 .functor AND 1, L_0x23b2160, v0x23acc70_0, C4<1>, C4<1>;
L_0x23b23c0 .functor OR 1, L_0x23b1e30, L_0x23b2300, C4<0>, C4<0>;
L_0x23b2570 .functor NOT 1, v0x23ac9f0_0, C4<0>, C4<0>, C4<0>;
L_0x23b26f0 .functor AND 1, L_0x23b2570, v0x23aca90_0, C4<1>, C4<1>;
L_0x23b2970 .functor AND 1, L_0x23b26f0, v0x23acb30_0, C4<1>, C4<1>;
L_0x23b2b40 .functor NOT 1, v0x23acc70_0, C4<0>, C4<0>, C4<0>;
L_0x23b2d80 .functor AND 1, L_0x23b2970, L_0x23b2b40, C4<1>, C4<1>;
L_0x23b2e90 .functor OR 1, L_0x23b23c0, L_0x23b2d80, C4<0>, C4<0>;
L_0x23b3070 .functor NOT 1, v0x23aca90_0, C4<0>, C4<0>, C4<0>;
L_0x23b30e0 .functor AND 1, v0x23ac9f0_0, L_0x23b3070, C4<1>, C4<1>;
L_0x23b3280 .functor NOT 1, v0x23acb30_0, C4<0>, C4<0>, C4<0>;
L_0x23b32f0 .functor AND 1, L_0x23b30e0, L_0x23b3280, C4<1>, C4<1>;
L_0x23b34f0 .functor NOT 1, v0x23acc70_0, C4<0>, C4<0>, C4<0>;
L_0x23b3560 .functor AND 1, L_0x23b32f0, L_0x23b34f0, C4<1>, C4<1>;
L_0x23b3770 .functor OR 1, L_0x23b2e90, L_0x23b3560, C4<0>, C4<0>;
L_0x23b3880 .functor NOT 1, v0x23aca90_0, C4<0>, C4<0>, C4<0>;
L_0x23b3a00 .functor AND 1, v0x23ac9f0_0, L_0x23b3880, C4<1>, C4<1>;
L_0x23b3ac0 .functor AND 1, L_0x23b3a00, v0x23acb30_0, C4<1>, C4<1>;
L_0x23b3ca0 .functor NOT 1, v0x23acc70_0, C4<0>, C4<0>, C4<0>;
L_0x23b3d10 .functor AND 1, L_0x23b3ac0, L_0x23b3ca0, C4<1>, C4<1>;
L_0x23b3f50 .functor OR 1, L_0x23b3770, L_0x23b3d10, C4<0>, C4<0>;
L_0x23b4060 .functor AND 1, v0x23ac9f0_0, v0x23aca90_0, C4<1>, C4<1>;
L_0x23b4210 .functor NOT 1, v0x23acb30_0, C4<0>, C4<0>, C4<0>;
L_0x23b4280 .functor AND 1, L_0x23b4060, L_0x23b4210, C4<1>, C4<1>;
L_0x23b44e0 .functor NOT 1, v0x23acc70_0, C4<0>, C4<0>, C4<0>;
L_0x23b4550 .functor AND 1, L_0x23b4280, L_0x23b44e0, C4<1>, C4<1>;
L_0x23b47c0 .functor OR 1, L_0x23b3f50, L_0x23b4550, C4<0>, C4<0>;
L_0x23b48d0 .functor AND 1, v0x23ac9f0_0, v0x23aca90_0, C4<1>, C4<1>;
L_0x23b4ab0 .functor AND 1, L_0x23b48d0, v0x23acb30_0, C4<1>, C4<1>;
L_0x23b4b70 .functor NOT 1, v0x23acc70_0, C4<0>, C4<0>, C4<0>;
L_0x23b4d60 .functor AND 1, L_0x23b4ab0, L_0x23b4b70, C4<1>, C4<1>;
L_0x23b4e70 .functor OR 1, L_0x23b47c0, L_0x23b4d60, C4<0>, C4<0>;
v0x23ad250_0 .net *"_ivl_0", 0 0, L_0x23b15f0;  1 drivers
v0x23ad330_0 .net *"_ivl_10", 0 0, L_0x23b1960;  1 drivers
v0x23ad410_0 .net *"_ivl_12", 0 0, L_0x23b1a60;  1 drivers
v0x23ad500_0 .net *"_ivl_14", 0 0, L_0x23b1ad0;  1 drivers
v0x23ad5e0_0 .net *"_ivl_16", 0 0, L_0x23b1b90;  1 drivers
v0x23ad710_0 .net *"_ivl_18", 0 0, L_0x23b1ca0;  1 drivers
v0x23ad7f0_0 .net *"_ivl_2", 0 0, L_0x23b1660;  1 drivers
v0x23ad8d0_0 .net *"_ivl_20", 0 0, L_0x23b1dc0;  1 drivers
v0x23ad9b0_0 .net *"_ivl_22", 0 0, L_0x23b1e30;  1 drivers
v0x23ada90_0 .net *"_ivl_24", 0 0, L_0x23b1fb0;  1 drivers
v0x23adb70_0 .net *"_ivl_26", 0 0, L_0x23b2020;  1 drivers
v0x23adc50_0 .net *"_ivl_28", 0 0, L_0x23b1f40;  1 drivers
v0x23add30_0 .net *"_ivl_30", 0 0, L_0x23b2160;  1 drivers
v0x23ade10_0 .net *"_ivl_32", 0 0, L_0x23b2300;  1 drivers
v0x23adef0_0 .net *"_ivl_34", 0 0, L_0x23b23c0;  1 drivers
v0x23adfd0_0 .net *"_ivl_36", 0 0, L_0x23b2570;  1 drivers
v0x23ae0b0_0 .net *"_ivl_38", 0 0, L_0x23b26f0;  1 drivers
v0x23ae190_0 .net *"_ivl_4", 0 0, L_0x23b16f0;  1 drivers
v0x23ae270_0 .net *"_ivl_40", 0 0, L_0x23b2970;  1 drivers
v0x23ae350_0 .net *"_ivl_42", 0 0, L_0x23b2b40;  1 drivers
v0x23ae430_0 .net *"_ivl_44", 0 0, L_0x23b2d80;  1 drivers
v0x23ae510_0 .net *"_ivl_46", 0 0, L_0x23b2e90;  1 drivers
v0x23ae5f0_0 .net *"_ivl_48", 0 0, L_0x23b3070;  1 drivers
v0x23ae6d0_0 .net *"_ivl_50", 0 0, L_0x23b30e0;  1 drivers
v0x23ae7b0_0 .net *"_ivl_52", 0 0, L_0x23b3280;  1 drivers
v0x23ae890_0 .net *"_ivl_54", 0 0, L_0x23b32f0;  1 drivers
v0x23ae970_0 .net *"_ivl_56", 0 0, L_0x23b34f0;  1 drivers
v0x23aea50_0 .net *"_ivl_58", 0 0, L_0x23b3560;  1 drivers
v0x23aeb30_0 .net *"_ivl_6", 0 0, L_0x23b17b0;  1 drivers
v0x23aec10_0 .net *"_ivl_60", 0 0, L_0x23b3770;  1 drivers
v0x23aecf0_0 .net *"_ivl_62", 0 0, L_0x23b3880;  1 drivers
v0x23aedd0_0 .net *"_ivl_64", 0 0, L_0x23b3a00;  1 drivers
v0x23aeeb0_0 .net *"_ivl_66", 0 0, L_0x23b3ac0;  1 drivers
v0x23af1a0_0 .net *"_ivl_68", 0 0, L_0x23b3ca0;  1 drivers
v0x23af280_0 .net *"_ivl_70", 0 0, L_0x23b3d10;  1 drivers
v0x23af360_0 .net *"_ivl_72", 0 0, L_0x23b3f50;  1 drivers
v0x23af440_0 .net *"_ivl_74", 0 0, L_0x23b4060;  1 drivers
v0x23af520_0 .net *"_ivl_76", 0 0, L_0x23b4210;  1 drivers
v0x23af600_0 .net *"_ivl_78", 0 0, L_0x23b4280;  1 drivers
v0x23af6e0_0 .net *"_ivl_8", 0 0, L_0x23b1850;  1 drivers
v0x23af7c0_0 .net *"_ivl_80", 0 0, L_0x23b44e0;  1 drivers
v0x23af8a0_0 .net *"_ivl_82", 0 0, L_0x23b4550;  1 drivers
v0x23af980_0 .net *"_ivl_84", 0 0, L_0x23b47c0;  1 drivers
v0x23afa60_0 .net *"_ivl_86", 0 0, L_0x23b48d0;  1 drivers
v0x23afb40_0 .net *"_ivl_88", 0 0, L_0x23b4ab0;  1 drivers
v0x23afc20_0 .net *"_ivl_90", 0 0, L_0x23b4b70;  1 drivers
v0x23afd00_0 .net *"_ivl_92", 0 0, L_0x23b4d60;  1 drivers
v0x23afde0_0 .net "a", 0 0, v0x23ac9f0_0;  alias, 1 drivers
v0x23afe80_0 .net "b", 0 0, v0x23aca90_0;  alias, 1 drivers
v0x23aff70_0 .net "c", 0 0, v0x23acb30_0;  alias, 1 drivers
v0x23b0060_0 .net "d", 0 0, v0x23acc70_0;  alias, 1 drivers
v0x23b0150_0 .net "q", 0 0, L_0x23b4e70;  alias, 1 drivers
S_0x23b02b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x237b370;
 .timescale -12 -12;
E_0x2375ee0 .event anyedge, v0x23b0f60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23b0f60_0;
    %nor/r;
    %assign/vec4 v0x23b0f60_0, 0;
    %wait E_0x2375ee0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23ac1a0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23acc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23acb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23aca90_0, 0;
    %assign/vec4 v0x23ac9f0_0, 0;
    %wait E_0x235f9f0;
    %wait E_0x2376390;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23acc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23acb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23aca90_0, 0;
    %assign/vec4 v0x23ac9f0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2376140;
    %load/vec4 v0x23ac9f0_0;
    %load/vec4 v0x23aca90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x23acb30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x23acc70_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23acc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23acb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23aca90_0, 0;
    %assign/vec4 v0x23ac9f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x23ac7f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2376140;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x23acc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23acb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23aca90_0, 0;
    %assign/vec4 v0x23ac9f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x237b370;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23b0c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23b0f60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x237b370;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x23b0c40_0;
    %inv;
    %store/vec4 v0x23b0c40_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x237b370;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23acbd0_0, v0x23b10c0_0, v0x23b0a60_0, v0x23b0b00_0, v0x23b0ba0_0, v0x23b0ce0_0, v0x23b0e20_0, v0x23b0d80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x237b370;
T_7 ;
    %load/vec4 v0x23b0ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x23b0ec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23b0ec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x23b0ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23b0ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23b0ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23b0ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x237b370;
T_8 ;
    %wait E_0x2376140;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23b0ec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b0ec0_0, 4, 32;
    %load/vec4 v0x23b1000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x23b0ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b0ec0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23b0ec0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b0ec0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x23b0e20_0;
    %load/vec4 v0x23b0e20_0;
    %load/vec4 v0x23b0d80_0;
    %xor;
    %load/vec4 v0x23b0e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x23b0ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b0ec0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x23b0ec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b0ec0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/circuit2/iter10/response2/top_module.sv";
