{{1 INOUT Src_rsc_singleport_data_out 0 INOUT clk 4.489} {2 INOUT Dst_rsc_singleport_data_out 0 INOUT clk 4.489} {0 INOUT start 0 INOUT clk 2.476} {4 IN nbLevels_rsc_z 0 INOUT clk 0.000}} {{0 INOUT clk 0 INOUT clk 7.636}} {{0 INOUT clk 1 INOUT Src_rsc_singleport_data_in 5.280} {0 INOUT clk 1 INOUT Src_rsc_singleport_addr 6.220} {0 INOUT clk 1 INOUT Src_rsc_singleport_re 2.675} {0 INOUT clk 1 INOUT Src_rsc_singleport_we 2.675} {0 INOUT clk 2 INOUT Dst_rsc_singleport_data_in 5.737} {0 INOUT clk 2 INOUT Dst_rsc_singleport_addr 5.500} {0 INOUT clk 2 INOUT Dst_rsc_singleport_re 2.675} {0 INOUT clk 2 INOUT Dst_rsc_singleport_we 2.675} {0 INOUT clk 3 OUT Vga_rsc_singleport_addr 0.819} {0 INOUT clk 3 OUT Vga_rsc_singleport_we 2.675} {0 INOUT clk 0 INOUT done 0.956} {0 INOUT clk 1 INOUT Src_triosy_lz 0.956} {0 INOUT clk 2 INOUT Dst_triosy_lz 0.956} {0 INOUT clk 3 OUT Vga_triosy_lz 0.956} {0 INOUT clk 4 IN nbLevels_triosy_lz 0.956}} {{0 INOUT start 1 INOUT Src_rsc_singleport_re 1.362} {0 INOUT start 1 INOUT Src_rsc_singleport_we 1.362} {0 INOUT start 2 INOUT Dst_rsc_singleport_re 1.362} {0 INOUT start 2 INOUT Dst_rsc_singleport_we 1.362} {0 INOUT start 3 OUT Vga_rsc_singleport_we 1.362} {1 INOUT Src_rsc_singleport_data_out 1 INOUT Src_rsc_singleport_data_in 2.845} {1 INOUT Src_rsc_singleport_data_out 2 INOUT Dst_rsc_singleport_data_in 3.302} {2 INOUT Dst_rsc_singleport_data_out 1 INOUT Src_rsc_singleport_data_in 2.845} {2 INOUT Dst_rsc_singleport_data_out 2 INOUT Dst_rsc_singleport_data_in 3.302} {2 INOUT Dst_rsc_singleport_data_out 3 OUT Vga_rsc_singleport_data_in 0.000}} {}
