
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Hybrid Stream + IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2594364 heartbeat IPC: 3.85451 cumulative IPC: 3.85451 (Simulation time: 0 hr 0 min 43 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5184031 heartbeat IPC: 3.8615 cumulative IPC: 3.858 (Simulation time: 0 hr 1 min 25 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6479164 (Simulation time: 0 hr 1 min 48 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 30063111 heartbeat IPC: 0.401944 cumulative IPC: 0.212009 (Simulation time: 0 hr 4 min 15 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 77259806 heartbeat IPC: 0.211879 cumulative IPC: 0.211922 (Simulation time: 0 hr 7 min 39 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 125494090 heartbeat IPC: 0.207321 cumulative IPC: 0.210058 (Simulation time: 0 hr 10 min 31 sec) 
Finished CPU 0 instructions: 25000000 cycles: 119014926 cumulative IPC: 0.210058 (Simulation time: 0 hr 10 min 31 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.210058 instructions: 25000000 cycles: 119014926
cpu0_DTLB TOTAL     ACCESS:    4450854  HIT:    4416807  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1980953  HIT:    1976332  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2469901  HIT:    2440475  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 519.523 cycles
cpu0_ITLB TOTAL     ACCESS:     472441  HIT:     472441  MISS:          0
cpu0_ITLB LOAD      ACCESS:     472441  HIT:     472441  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     551504  HIT:     551504  MISS:          0
cpu0_L1I LOAD      ACCESS:     551504  HIT:     551504  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 940.633 cycles
cpu0_L1D TOTAL     ACCESS:    5916205  HIT:    3965634  MISS:    1950571
cpu0_L1D LOAD      ACCESS:    1404379  HIT:    1108832  MISS:     295547
cpu0_L1D RFO       ACCESS:    4494302  HIT:    2839287  MISS:    1655015
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17524  HIT:      17515  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 763.726 cycles
cpu0_L2C TOTAL     ACCESS:    3985359  HIT:    2756458  MISS:    1228901
cpu0_L2C LOAD      ACCESS:     295547  HIT:          1  MISS:     295546
cpu0_L2C RFO       ACCESS:    1655015  HIT:     739323  MISS:     915692
cpu0_L2C PREFETCH  ACCESS:     379747  HIT:     362148  MISS:      17599
cpu0_L2C WRITEBACK ACCESS:    1655041  HIT:    1654986  MISS:         55
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     556443  ISSUED:     413883  USEFUL:      17415  USELESS:        184
cpu0_L2C AVERAGE MISS LATENCY: 1212.58 cycles
LLC TOTAL     ACCESS:    2147240  HIT:     947460  MISS:    1199780
LLC LOAD      ACCESS:     295546  HIT:          0  MISS:     295546
LLC RFO       ACCESS:     915633  HIT:      29050  MISS:     886583
LLC PREFETCH  ACCESS:      20241  HIT:       2642  MISS:      17599
LLC WRITEBACK ACCESS:     915811  HIT:     915768  MISS:         43
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1224.03 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      34628  ROW_BUFFER_MISS:    1165109
 DBUS AVG_CONGESTED_CYCLE:    4.00299
 WQ ROW_BUFFER_HIT:      14831  ROW_BUFFER_MISS:     872030  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 258.771
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

