// Seed: 2923358464
module module_0 (
    input wire id_0,
    output wand id_1,
    input supply1 id_2,
    input wand id_3,
    input tri id_4
);
  parameter id_6 = 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    input supply1 id_2,
    output logic id_3,
    input tri1 id_4,
    input wand id_5,
    input uwire id_6,
    output wand id_7,
    output logic id_8,
    input uwire id_9,
    output tri id_10,
    output tri1 id_11
);
  logic id_13;
  always @(1) begin : LABEL_0
    id_8 = id_4;
    id_0  <= -1;
    id_13 <= id_13;
    assert (id_4);
    assert (1);
    assign id_0 = 1;
    id_8 <= 1 ? 1 : id_13;
    id_3 = -1;
  end
  module_0 modCall_1 (
      id_2,
      id_11,
      id_1,
      id_5,
      id_2
  );
  parameter id_14 = 1;
  assign id_7 = -1 & id_5;
  wire [-1 : 1] id_15 = id_14;
endmodule
