{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652016482294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652016482294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 18:58:02 2022 " "Processing started: Sun May 08 18:58:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652016482294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016482294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC_Pipeline -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC_Pipeline -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016482294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652016482857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652016482857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend10-extend10 " "Found design unit 1: sign_extend10-extend10" {  } { { "sign_extend10.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/sign_extend10.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498398 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend10 " "Found entity 1: sign_extend10" {  } { { "sign_extend10.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/sign_extend10.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file forwarding_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-forward " "Found design unit 1: forwarding_unit-forward" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498401 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-a1 " "Found design unit 1: ALU-a1" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498404 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498410 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage6.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file stage6.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_back-wb_arch " "Found design unit 1: write_back-wb_arch" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498414 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_back " "Found entity 1: write_back" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage5.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file stage5.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_access-ma_arch " "Found design unit 1: memory_access-ma_arch" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498417 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_access " "Found entity 1: memory_access" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file stage4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-ex_arch " "Found design unit 1: execute-ex_arch" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498420 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file stage3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_read-rr_arch " "Found design unit 1: reg_read-rr_arch" {  } { { "stage3.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage3.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498421 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_read " "Found entity 1: reg_read" {  } { { "stage3.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage3.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file stage2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_decode-id_arch " "Found design unit 1: instr_decode-id_arch" {  } { { "stage2.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage2.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498421 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_decode " "Found entity 1: instr_decode" {  } { { "stage2.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage2.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file stage1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_fetch-if_arch " "Found design unit 1: instr_fetch-if_arch" {  } { { "stage1.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498439 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_fetch " "Found entity 1: instr_fetch" {  } { { "stage1.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage1.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend7-extend7 " "Found design unit 1: sign_extend7-extend7" {  } { { "sign_extend7.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/sign_extend7.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498444 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend7 " "Found entity 1: sign_extend7" {  } { { "sign_extend7.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/sign_extend7.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rr_ex.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rr_ex.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RR_EX_reg-reg " "Found design unit 1: RR_EX_reg-reg" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498444 ""} { "Info" "ISGN_ENTITY_NAME" "1 RR_EX_reg " "Found entity 1: RR_EX_reg" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_memory-memory_a " "Found design unit 1: code_memory-memory_a" {  } { { "ROM.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ROM.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498444 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_memory " "Found entity 1: code_memory" {  } { { "ROM.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ROM.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file risc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iitb_risc-final " "Found design unit 1: iitb_risc-final" {  } { { "risc.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/risc.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498461 ""} { "Info" "ISGN_ENTITY_NAME" "1 iitb_risc " "Found entity 1: iitb_risc" {  } { { "risc.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/risc.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-rf " "Found design unit 1: register_file-rf" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498477 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-memory_a " "Found design unit 1: data_memory-memory_a" {  } { { "RAM.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RAM.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498482 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "RAM.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RAM.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-final " "Found design unit 1: pipeline-final" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498492 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pad7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pad7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pad7-pad " "Found design unit 1: pad7-pad" {  } { { "pad7.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pad7.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498496 ""} { "Info" "ISGN_ENTITY_NAME" "1 pad7 " "Found entity 1: pad7" {  } { { "pad7.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pad7.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ma_wb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ma_wb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MA_WB_reg-reg " "Found design unit 1: MA_WB_reg-reg" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498496 ""} { "Info" "ISGN_ENTITY_NAME" "1 MA_WB_reg " "Found entity 1: MA_WB_reg" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lshift.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lshift.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shift-shift " "Found design unit 1: left_shift-shift" {  } { { "lshift.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/lshift.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498511 ""} { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "lshift.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/lshift.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file if_id.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID_reg-reg " "Found design unit 1: IF_ID_reg-reg" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498523 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_reg " "Found entity 1: IF_ID_reg" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_rr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file id_rr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_RR_reg-reg " "Found design unit 1: ID_RR_reg-reg" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498530 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_RR_reg " "Found entity 1: ID_RR_reg" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_ma.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ex_ma.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MA_reg-reg " "Found design unit 1: EX_MA_reg-reg" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498537 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MA_reg " "Found entity 1: EX_MA_reg" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498543 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file comp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-compare " "Found design unit 1: comparator-compare" {  } { { "comp.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/comp.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498545 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comp.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/comp.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652016498545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016498545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652016498693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline pipeline:add_instance " "Elaborating entity \"pipeline\" for hierarchy \"pipeline:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/DUT.vhdl" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016498698 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stall1 pipeline.vhdl(236) " "VHDL Signal Declaration warning at pipeline.vhdl(236): used explicit default value for signal \"stall1\" because signal was never assigned a value" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 236 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652016498705 "|DUT|pipeline:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stall2 pipeline.vhdl(236) " "VHDL Signal Declaration warning at pipeline.vhdl(236): used explicit default value for signal \"stall2\" because signal was never assigned a value" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 236 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652016498706 "|DUT|pipeline:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stall3 pipeline.vhdl(236) " "VHDL Signal Declaration warning at pipeline.vhdl(236): used explicit default value for signal \"stall3\" because signal was never assigned a value" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 236 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652016498706 "|DUT|pipeline:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stall4 pipeline.vhdl(236) " "VHDL Signal Declaration warning at pipeline.vhdl(236): used explicit default value for signal \"stall4\" because signal was never assigned a value" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 236 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652016498706 "|DUT|pipeline:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stall5 pipeline.vhdl(236) " "VHDL Signal Declaration warning at pipeline.vhdl(236): used explicit default value for signal \"stall5\" because signal was never assigned a value" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 236 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652016498706 "|DUT|pipeline:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stall6 pipeline.vhdl(236) " "VHDL Signal Declaration warning at pipeline.vhdl(236): used explicit default value for signal \"stall6\" because signal was never assigned a value" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 236 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652016498706 "|DUT|pipeline:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nstall6 pipeline.vhdl(237) " "Verilog HDL or VHDL warning at pipeline.vhdl(237): object \"nstall6\" assigned a value but never read" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652016498706 "|DUT|pipeline:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_pc pipeline.vhdl(240) " "Verilog HDL or VHDL warning at pipeline.vhdl(240): object \"wb_pc\" assigned a value but never read" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652016498706 "|DUT|pipeline:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rfpc pipeline.vhdl(240) " "Verilog HDL or VHDL warning at pipeline.vhdl(240): object \"rfpc\" assigned a value but never read" {  } { { "pipeline.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652016498706 "|DUT|pipeline:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_fetch pipeline:add_instance\|instr_fetch:stage1 " "Elaborating entity \"instr_fetch\" for hierarchy \"pipeline:add_instance\|instr_fetch:stage1\"" {  } { { "pipeline.vhdl" "stage1" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016498710 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_carry stage1.vhdl(34) " "Verilog HDL or VHDL warning at stage1.vhdl(34): object \"pc_carry\" assigned a value but never read" {  } { { "stage1.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage1.vhdl" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652016498711 "|DUT|pipeline:add_instance|instr_fetch:stage1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_z stage1.vhdl(34) " "Verilog HDL or VHDL warning at stage1.vhdl(34): object \"pc_z\" assigned a value but never read" {  } { { "stage1.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage1.vhdl" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652016498711 "|DUT|pipeline:add_instance|instr_fetch:stage1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_memory pipeline:add_instance\|instr_fetch:stage1\|code_memory:cmem " "Elaborating entity \"code_memory\" for hierarchy \"pipeline:add_instance\|instr_fetch:stage1\|code_memory:cmem\"" {  } { { "stage1.vhdl" "cmem" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage1.vhdl" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016498714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU pipeline:add_instance\|instr_fetch:stage1\|ALU:alu_pc " "Elaborating entity \"ALU\" for hierarchy \"pipeline:add_instance\|instr_fetch:stage1\|ALU:alu_pc\"" {  } { { "stage1.vhdl" "alu_pc" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage1.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outSum ALU.vhd(37) " "VHDL Process Statement warning at ALU.vhd(37): signal \"outSum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outNAND ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): signal \"outNAND\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outSum ALU.vhd(25) " "VHDL Process Statement warning at ALU.vhd(25): inferring latch(es) for signal or variable \"outSum\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout ALU.vhd(25) " "VHDL Process Statement warning at ALU.vhd(25): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z ALU.vhd(25) " "VHDL Process Statement warning at ALU.vhd(25): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outNAND ALU.vhd(25) " "VHDL Process Statement warning at ALU.vhd(25): inferring latch(es) for signal or variable \"outNAND\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[0\] ALU.vhd(25) " "Inferred latch for \"outNAND\[0\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[1\] ALU.vhd(25) " "Inferred latch for \"outNAND\[1\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[2\] ALU.vhd(25) " "Inferred latch for \"outNAND\[2\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[3\] ALU.vhd(25) " "Inferred latch for \"outNAND\[3\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[4\] ALU.vhd(25) " "Inferred latch for \"outNAND\[4\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[5\] ALU.vhd(25) " "Inferred latch for \"outNAND\[5\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[6\] ALU.vhd(25) " "Inferred latch for \"outNAND\[6\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[7\] ALU.vhd(25) " "Inferred latch for \"outNAND\[7\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[8\] ALU.vhd(25) " "Inferred latch for \"outNAND\[8\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[9\] ALU.vhd(25) " "Inferred latch for \"outNAND\[9\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[10\] ALU.vhd(25) " "Inferred latch for \"outNAND\[10\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[11\] ALU.vhd(25) " "Inferred latch for \"outNAND\[11\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[12\] ALU.vhd(25) " "Inferred latch for \"outNAND\[12\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[13\] ALU.vhd(25) " "Inferred latch for \"outNAND\[13\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[14\] ALU.vhd(25) " "Inferred latch for \"outNAND\[14\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[15\] ALU.vhd(25) " "Inferred latch for \"outNAND\[15\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ALU.vhd(25) " "Inferred latch for \"Z\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout ALU.vhd(25) " "Inferred latch for \"Cout\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[0\] ALU.vhd(25) " "Inferred latch for \"outSum\[0\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[1\] ALU.vhd(25) " "Inferred latch for \"outSum\[1\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[2\] ALU.vhd(25) " "Inferred latch for \"outSum\[2\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[3\] ALU.vhd(25) " "Inferred latch for \"outSum\[3\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[4\] ALU.vhd(25) " "Inferred latch for \"outSum\[4\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[5\] ALU.vhd(25) " "Inferred latch for \"outSum\[5\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[6\] ALU.vhd(25) " "Inferred latch for \"outSum\[6\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[7\] ALU.vhd(25) " "Inferred latch for \"outSum\[7\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[8\] ALU.vhd(25) " "Inferred latch for \"outSum\[8\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[9\] ALU.vhd(25) " "Inferred latch for \"outSum\[9\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[10\] ALU.vhd(25) " "Inferred latch for \"outSum\[10\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[11\] ALU.vhd(25) " "Inferred latch for \"outSum\[11\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[12\] ALU.vhd(25) " "Inferred latch for \"outSum\[12\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[13\] ALU.vhd(25) " "Inferred latch for \"outSum\[13\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[14\] ALU.vhd(25) " "Inferred latch for \"outSum\[14\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[15\] ALU.vhd(25) " "Inferred latch for \"outSum\[15\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] ALU.vhd(23) " "Inferred latch for \"op\[0\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] ALU.vhd(23) " "Inferred latch for \"op\[1\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] ALU.vhd(23) " "Inferred latch for \"op\[2\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] ALU.vhd(23) " "Inferred latch for \"op\[3\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[4\] ALU.vhd(23) " "Inferred latch for \"op\[4\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[5\] ALU.vhd(23) " "Inferred latch for \"op\[5\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[6\] ALU.vhd(23) " "Inferred latch for \"op\[6\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[7\] ALU.vhd(23) " "Inferred latch for \"op\[7\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[8\] ALU.vhd(23) " "Inferred latch for \"op\[8\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[9\] ALU.vhd(23) " "Inferred latch for \"op\[9\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[10\] ALU.vhd(23) " "Inferred latch for \"op\[10\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[11\] ALU.vhd(23) " "Inferred latch for \"op\[11\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[12\] ALU.vhd(23) " "Inferred latch for \"op\[12\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[13\] ALU.vhd(23) " "Inferred latch for \"op\[13\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[14\] ALU.vhd(23) " "Inferred latch for \"op\[14\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[15\] ALU.vhd(23) " "Inferred latch for \"op\[15\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|instr_fetch:stage1|ALU:alu_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_reg pipeline:add_instance\|IF_ID_reg:pipe_reg1 " "Elaborating entity \"IF_ID_reg\" for hierarchy \"pipeline:add_instance\|IF_ID_reg:pipe_reg1\"" {  } { { "pipeline.vhdl" "pipe_reg1" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[0\] IF_ID.vhdl(18) " "Inferred latch for \"reg_data2\[0\]\" at IF_ID.vhdl(18)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[1\] IF_ID.vhdl(18) " "Inferred latch for \"reg_data2\[1\]\" at IF_ID.vhdl(18)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[2\] IF_ID.vhdl(18) " "Inferred latch for \"reg_data2\[2\]\" at IF_ID.vhdl(18)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[3\] IF_ID.vhdl(18) " "Inferred latch for \"reg_data2\[3\]\" at IF_ID.vhdl(18)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[4\] IF_ID.vhdl(18) " "Inferred latch for \"reg_data2\[4\]\" at IF_ID.vhdl(18)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[5\] IF_ID.vhdl(18) " "Inferred latch for \"reg_data2\[5\]\" at IF_ID.vhdl(18)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[6\] IF_ID.vhdl(18) " "Inferred latch for \"reg_data2\[6\]\" at IF_ID.vhdl(18)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[7\] IF_ID.vhdl(18) " "Inferred latch for \"reg_data2\[7\]\" at IF_ID.vhdl(18)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[8\] IF_ID.vhdl(18) " "Inferred latch for \"reg_data2\[8\]\" at IF_ID.vhdl(18)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[9\] IF_ID.vhdl(18) " "Inferred latch for \"reg_data2\[9\]\" at IF_ID.vhdl(18)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[10\] IF_ID.vhdl(18) " "Inferred latch for \"reg_data2\[10\]\" at IF_ID.vhdl(18)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[11\] IF_ID.vhdl(18) " "Inferred latch for \"reg_data2\[11\]\" at IF_ID.vhdl(18)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[12\] IF_ID.vhdl(18) " "Inferred latch for \"reg_data2\[12\]\" at IF_ID.vhdl(18)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[13\] IF_ID.vhdl(18) " "Inferred latch for \"reg_data2\[13\]\" at IF_ID.vhdl(18)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[14\] IF_ID.vhdl(18) " "Inferred latch for \"reg_data2\[14\]\" at IF_ID.vhdl(18)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[15\] IF_ID.vhdl(18) " "Inferred latch for \"reg_data2\[15\]\" at IF_ID.vhdl(18)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[0\] IF_ID.vhdl(17) " "Inferred latch for \"reg_data1\[0\]\" at IF_ID.vhdl(17)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[1\] IF_ID.vhdl(17) " "Inferred latch for \"reg_data1\[1\]\" at IF_ID.vhdl(17)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[2\] IF_ID.vhdl(17) " "Inferred latch for \"reg_data1\[2\]\" at IF_ID.vhdl(17)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[3\] IF_ID.vhdl(17) " "Inferred latch for \"reg_data1\[3\]\" at IF_ID.vhdl(17)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[4\] IF_ID.vhdl(17) " "Inferred latch for \"reg_data1\[4\]\" at IF_ID.vhdl(17)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[5\] IF_ID.vhdl(17) " "Inferred latch for \"reg_data1\[5\]\" at IF_ID.vhdl(17)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[6\] IF_ID.vhdl(17) " "Inferred latch for \"reg_data1\[6\]\" at IF_ID.vhdl(17)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499492 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[7\] IF_ID.vhdl(17) " "Inferred latch for \"reg_data1\[7\]\" at IF_ID.vhdl(17)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499508 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[8\] IF_ID.vhdl(17) " "Inferred latch for \"reg_data1\[8\]\" at IF_ID.vhdl(17)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499508 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[9\] IF_ID.vhdl(17) " "Inferred latch for \"reg_data1\[9\]\" at IF_ID.vhdl(17)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499508 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[10\] IF_ID.vhdl(17) " "Inferred latch for \"reg_data1\[10\]\" at IF_ID.vhdl(17)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499508 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[11\] IF_ID.vhdl(17) " "Inferred latch for \"reg_data1\[11\]\" at IF_ID.vhdl(17)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499508 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[12\] IF_ID.vhdl(17) " "Inferred latch for \"reg_data1\[12\]\" at IF_ID.vhdl(17)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499508 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[13\] IF_ID.vhdl(17) " "Inferred latch for \"reg_data1\[13\]\" at IF_ID.vhdl(17)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499508 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[14\] IF_ID.vhdl(17) " "Inferred latch for \"reg_data1\[14\]\" at IF_ID.vhdl(17)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499508 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[15\] IF_ID.vhdl(17) " "Inferred latch for \"reg_data1\[15\]\" at IF_ID.vhdl(17)" {  } { { "IF_ID.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/IF_ID.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499508 "|DUT|pipeline:add_instance|IF_ID_reg:pipe_reg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decode pipeline:add_instance\|instr_decode:stage2 " "Elaborating entity \"instr_decode\" for hierarchy \"pipeline:add_instance\|instr_decode:stage2\"" {  } { { "pipeline.vhdl" "stage2" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016499509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend7 pipeline:add_instance\|instr_decode:stage2\|sign_extend7:se7 " "Elaborating entity \"sign_extend7\" for hierarchy \"pipeline:add_instance\|instr_decode:stage2\|sign_extend7:se7\"" {  } { { "stage2.vhdl" "se7" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage2.vhdl" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016499509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend10 pipeline:add_instance\|instr_decode:stage2\|sign_extend10:se10 " "Elaborating entity \"sign_extend10\" for hierarchy \"pipeline:add_instance\|instr_decode:stage2\|sign_extend10:se10\"" {  } { { "stage2.vhdl" "se10" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage2.vhdl" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016499509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pad7 pipeline:add_instance\|instr_decode:stage2\|pad7:p7 " "Elaborating entity \"pad7\" for hierarchy \"pipeline:add_instance\|instr_decode:stage2\|pad7:p7\"" {  } { { "stage2.vhdl" "p7" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage2.vhdl" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016499509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_RR_reg pipeline:add_instance\|ID_RR_reg:pipe_reg2 " "Elaborating entity \"ID_RR_reg\" for hierarchy \"pipeline:add_instance\|ID_RR_reg:pipe_reg2\"" {  } { { "pipeline.vhdl" "pipe_reg2" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016499509 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8\[0\] ID_RR.vhdl(43) " "Inferred latch for \"reg_data8\[0\]\" at ID_RR.vhdl(43)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499525 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8\[1\] ID_RR.vhdl(43) " "Inferred latch for \"reg_data8\[1\]\" at ID_RR.vhdl(43)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499525 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8\[2\] ID_RR.vhdl(43) " "Inferred latch for \"reg_data8\[2\]\" at ID_RR.vhdl(43)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499525 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8\[3\] ID_RR.vhdl(43) " "Inferred latch for \"reg_data8\[3\]\" at ID_RR.vhdl(43)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499525 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8\[4\] ID_RR.vhdl(43) " "Inferred latch for \"reg_data8\[4\]\" at ID_RR.vhdl(43)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499525 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8\[5\] ID_RR.vhdl(43) " "Inferred latch for \"reg_data8\[5\]\" at ID_RR.vhdl(43)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8\[6\] ID_RR.vhdl(43) " "Inferred latch for \"reg_data8\[6\]\" at ID_RR.vhdl(43)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8\[7\] ID_RR.vhdl(43) " "Inferred latch for \"reg_data8\[7\]\" at ID_RR.vhdl(43)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8\[8\] ID_RR.vhdl(43) " "Inferred latch for \"reg_data8\[8\]\" at ID_RR.vhdl(43)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8\[9\] ID_RR.vhdl(43) " "Inferred latch for \"reg_data8\[9\]\" at ID_RR.vhdl(43)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8\[10\] ID_RR.vhdl(43) " "Inferred latch for \"reg_data8\[10\]\" at ID_RR.vhdl(43)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8\[11\] ID_RR.vhdl(43) " "Inferred latch for \"reg_data8\[11\]\" at ID_RR.vhdl(43)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8\[12\] ID_RR.vhdl(43) " "Inferred latch for \"reg_data8\[12\]\" at ID_RR.vhdl(43)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8\[13\] ID_RR.vhdl(43) " "Inferred latch for \"reg_data8\[13\]\" at ID_RR.vhdl(43)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8\[14\] ID_RR.vhdl(43) " "Inferred latch for \"reg_data8\[14\]\" at ID_RR.vhdl(43)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8\[15\] ID_RR.vhdl(43) " "Inferred latch for \"reg_data8\[15\]\" at ID_RR.vhdl(43)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7\[0\] ID_RR.vhdl(42) " "Inferred latch for \"reg_data7\[0\]\" at ID_RR.vhdl(42)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7\[1\] ID_RR.vhdl(42) " "Inferred latch for \"reg_data7\[1\]\" at ID_RR.vhdl(42)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7\[2\] ID_RR.vhdl(42) " "Inferred latch for \"reg_data7\[2\]\" at ID_RR.vhdl(42)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7\[3\] ID_RR.vhdl(42) " "Inferred latch for \"reg_data7\[3\]\" at ID_RR.vhdl(42)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7\[4\] ID_RR.vhdl(42) " "Inferred latch for \"reg_data7\[4\]\" at ID_RR.vhdl(42)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7\[5\] ID_RR.vhdl(42) " "Inferred latch for \"reg_data7\[5\]\" at ID_RR.vhdl(42)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7\[6\] ID_RR.vhdl(42) " "Inferred latch for \"reg_data7\[6\]\" at ID_RR.vhdl(42)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7\[7\] ID_RR.vhdl(42) " "Inferred latch for \"reg_data7\[7\]\" at ID_RR.vhdl(42)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7\[8\] ID_RR.vhdl(42) " "Inferred latch for \"reg_data7\[8\]\" at ID_RR.vhdl(42)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7\[9\] ID_RR.vhdl(42) " "Inferred latch for \"reg_data7\[9\]\" at ID_RR.vhdl(42)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7\[10\] ID_RR.vhdl(42) " "Inferred latch for \"reg_data7\[10\]\" at ID_RR.vhdl(42)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7\[11\] ID_RR.vhdl(42) " "Inferred latch for \"reg_data7\[11\]\" at ID_RR.vhdl(42)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7\[12\] ID_RR.vhdl(42) " "Inferred latch for \"reg_data7\[12\]\" at ID_RR.vhdl(42)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7\[13\] ID_RR.vhdl(42) " "Inferred latch for \"reg_data7\[13\]\" at ID_RR.vhdl(42)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7\[14\] ID_RR.vhdl(42) " "Inferred latch for \"reg_data7\[14\]\" at ID_RR.vhdl(42)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7\[15\] ID_RR.vhdl(42) " "Inferred latch for \"reg_data7\[15\]\" at ID_RR.vhdl(42)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[0\] ID_RR.vhdl(41) " "Inferred latch for \"reg_data6\[0\]\" at ID_RR.vhdl(41)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[1\] ID_RR.vhdl(41) " "Inferred latch for \"reg_data6\[1\]\" at ID_RR.vhdl(41)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[0\] ID_RR.vhdl(40) " "Inferred latch for \"reg_data5\[0\]\" at ID_RR.vhdl(40)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[1\] ID_RR.vhdl(40) " "Inferred latch for \"reg_data5\[1\]\" at ID_RR.vhdl(40)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[2\] ID_RR.vhdl(40) " "Inferred latch for \"reg_data5\[2\]\" at ID_RR.vhdl(40)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data4\[0\] ID_RR.vhdl(39) " "Inferred latch for \"reg_data4\[0\]\" at ID_RR.vhdl(39)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data4\[1\] ID_RR.vhdl(39) " "Inferred latch for \"reg_data4\[1\]\" at ID_RR.vhdl(39)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data4\[2\] ID_RR.vhdl(39) " "Inferred latch for \"reg_data4\[2\]\" at ID_RR.vhdl(39)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[0\] ID_RR.vhdl(38) " "Inferred latch for \"reg_data3\[0\]\" at ID_RR.vhdl(38)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[1\] ID_RR.vhdl(38) " "Inferred latch for \"reg_data3\[1\]\" at ID_RR.vhdl(38)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[2\] ID_RR.vhdl(38) " "Inferred latch for \"reg_data3\[2\]\" at ID_RR.vhdl(38)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[0\] ID_RR.vhdl(37) " "Inferred latch for \"reg_data2\[0\]\" at ID_RR.vhdl(37)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[1\] ID_RR.vhdl(37) " "Inferred latch for \"reg_data2\[1\]\" at ID_RR.vhdl(37)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[2\] ID_RR.vhdl(37) " "Inferred latch for \"reg_data2\[2\]\" at ID_RR.vhdl(37)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[3\] ID_RR.vhdl(37) " "Inferred latch for \"reg_data2\[3\]\" at ID_RR.vhdl(37)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[0\] ID_RR.vhdl(36) " "Inferred latch for \"reg_data1\[0\]\" at ID_RR.vhdl(36)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[1\] ID_RR.vhdl(36) " "Inferred latch for \"reg_data1\[1\]\" at ID_RR.vhdl(36)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[2\] ID_RR.vhdl(36) " "Inferred latch for \"reg_data1\[2\]\" at ID_RR.vhdl(36)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[3\] ID_RR.vhdl(36) " "Inferred latch for \"reg_data1\[3\]\" at ID_RR.vhdl(36)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[4\] ID_RR.vhdl(36) " "Inferred latch for \"reg_data1\[4\]\" at ID_RR.vhdl(36)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[5\] ID_RR.vhdl(36) " "Inferred latch for \"reg_data1\[5\]\" at ID_RR.vhdl(36)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[6\] ID_RR.vhdl(36) " "Inferred latch for \"reg_data1\[6\]\" at ID_RR.vhdl(36)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[7\] ID_RR.vhdl(36) " "Inferred latch for \"reg_data1\[7\]\" at ID_RR.vhdl(36)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[8\] ID_RR.vhdl(36) " "Inferred latch for \"reg_data1\[8\]\" at ID_RR.vhdl(36)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[9\] ID_RR.vhdl(36) " "Inferred latch for \"reg_data1\[9\]\" at ID_RR.vhdl(36)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[10\] ID_RR.vhdl(36) " "Inferred latch for \"reg_data1\[10\]\" at ID_RR.vhdl(36)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[11\] ID_RR.vhdl(36) " "Inferred latch for \"reg_data1\[11\]\" at ID_RR.vhdl(36)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[12\] ID_RR.vhdl(36) " "Inferred latch for \"reg_data1\[12\]\" at ID_RR.vhdl(36)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[13\] ID_RR.vhdl(36) " "Inferred latch for \"reg_data1\[13\]\" at ID_RR.vhdl(36)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[14\] ID_RR.vhdl(36) " "Inferred latch for \"reg_data1\[14\]\" at ID_RR.vhdl(36)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[15\] ID_RR.vhdl(36) " "Inferred latch for \"reg_data1\[15\]\" at ID_RR.vhdl(36)" {  } { { "ID_RR.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/ID_RR.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 "|DUT|pipeline:add_instance|ID_RR_reg:pipe_reg2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_read pipeline:add_instance\|reg_read:stage3 " "Elaborating entity \"reg_read\" for hierarchy \"pipeline:add_instance\|reg_read:stage3\"" {  } { { "pipeline.vhdl" "stage3" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift pipeline:add_instance\|reg_read:stage3\|left_shift:lshift " "Elaborating entity \"left_shift\" for hierarchy \"pipeline:add_instance\|reg_read:stage3\|left_shift:lshift\"" {  } { { "stage3.vhdl" "lshift" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage3.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file pipeline:add_instance\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"pipeline:add_instance\|register_file:rf\"" {  } { { "pipeline.vhdl" "rf" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016499526 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 register_file.vhdl(99) " "VHDL Process Statement warning at register_file.vhdl(99): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 register_file.vhdl(102) " "VHDL Process Statement warning at register_file.vhdl(102): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 register_file.vhdl(105) " "VHDL Process Statement warning at register_file.vhdl(105): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 register_file.vhdl(108) " "VHDL Process Statement warning at register_file.vhdl(108): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 register_file.vhdl(111) " "VHDL Process Statement warning at register_file.vhdl(111): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 register_file.vhdl(114) " "VHDL Process Statement warning at register_file.vhdl(114): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 register_file.vhdl(117) " "VHDL Process Statement warning at register_file.vhdl(117): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 register_file.vhdl(120) " "VHDL Process Statement warning at register_file.vhdl(120): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 register_file.vhdl(124) " "VHDL Process Statement warning at register_file.vhdl(124): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 register_file.vhdl(127) " "VHDL Process Statement warning at register_file.vhdl(127): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 register_file.vhdl(130) " "VHDL Process Statement warning at register_file.vhdl(130): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 register_file.vhdl(133) " "VHDL Process Statement warning at register_file.vhdl(133): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 register_file.vhdl(136) " "VHDL Process Statement warning at register_file.vhdl(136): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 register_file.vhdl(139) " "VHDL Process Statement warning at register_file.vhdl(139): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 register_file.vhdl(142) " "VHDL Process Statement warning at register_file.vhdl(142): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 register_file.vhdl(145) " "VHDL Process Statement warning at register_file.vhdl(145): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1_temp register_file.vhdl(93) " "VHDL Process Statement warning at register_file.vhdl(93): inferring latch(es) for signal or variable \"D1_temp\", which holds its previous value in one or more paths through the process" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2_temp register_file.vhdl(93) " "VHDL Process Statement warning at register_file.vhdl(93): inferring latch(es) for signal or variable \"D2_temp\", which holds its previous value in one or more paths through the process" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[0\] register_file.vhdl(93) " "Inferred latch for \"D2_temp\[0\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[1\] register_file.vhdl(93) " "Inferred latch for \"D2_temp\[1\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[2\] register_file.vhdl(93) " "Inferred latch for \"D2_temp\[2\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[3\] register_file.vhdl(93) " "Inferred latch for \"D2_temp\[3\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[4\] register_file.vhdl(93) " "Inferred latch for \"D2_temp\[4\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[5\] register_file.vhdl(93) " "Inferred latch for \"D2_temp\[5\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[6\] register_file.vhdl(93) " "Inferred latch for \"D2_temp\[6\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[7\] register_file.vhdl(93) " "Inferred latch for \"D2_temp\[7\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[8\] register_file.vhdl(93) " "Inferred latch for \"D2_temp\[8\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[9\] register_file.vhdl(93) " "Inferred latch for \"D2_temp\[9\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[10\] register_file.vhdl(93) " "Inferred latch for \"D2_temp\[10\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[11\] register_file.vhdl(93) " "Inferred latch for \"D2_temp\[11\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[12\] register_file.vhdl(93) " "Inferred latch for \"D2_temp\[12\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[13\] register_file.vhdl(93) " "Inferred latch for \"D2_temp\[13\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[14\] register_file.vhdl(93) " "Inferred latch for \"D2_temp\[14\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[15\] register_file.vhdl(93) " "Inferred latch for \"D2_temp\[15\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[0\] register_file.vhdl(93) " "Inferred latch for \"D1_temp\[0\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[1\] register_file.vhdl(93) " "Inferred latch for \"D1_temp\[1\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[2\] register_file.vhdl(93) " "Inferred latch for \"D1_temp\[2\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[3\] register_file.vhdl(93) " "Inferred latch for \"D1_temp\[3\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[4\] register_file.vhdl(93) " "Inferred latch for \"D1_temp\[4\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[5\] register_file.vhdl(93) " "Inferred latch for \"D1_temp\[5\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[6\] register_file.vhdl(93) " "Inferred latch for \"D1_temp\[6\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[7\] register_file.vhdl(93) " "Inferred latch for \"D1_temp\[7\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[8\] register_file.vhdl(93) " "Inferred latch for \"D1_temp\[8\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[9\] register_file.vhdl(93) " "Inferred latch for \"D1_temp\[9\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[10\] register_file.vhdl(93) " "Inferred latch for \"D1_temp\[10\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[11\] register_file.vhdl(93) " "Inferred latch for \"D1_temp\[11\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[12\] register_file.vhdl(93) " "Inferred latch for \"D1_temp\[12\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[13\] register_file.vhdl(93) " "Inferred latch for \"D1_temp\[13\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[14\] register_file.vhdl(93) " "Inferred latch for \"D1_temp\[14\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[15\] register_file.vhdl(93) " "Inferred latch for \"D1_temp\[15\]\" at register_file.vhdl(93)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] register_file.vhdl(90) " "Inferred latch for \"D2\[0\]\" at register_file.vhdl(90)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] register_file.vhdl(90) " "Inferred latch for \"D2\[1\]\" at register_file.vhdl(90)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] register_file.vhdl(90) " "Inferred latch for \"D2\[2\]\" at register_file.vhdl(90)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] register_file.vhdl(90) " "Inferred latch for \"D2\[3\]\" at register_file.vhdl(90)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] register_file.vhdl(90) " "Inferred latch for \"D2\[4\]\" at register_file.vhdl(90)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] register_file.vhdl(90) " "Inferred latch for \"D2\[5\]\" at register_file.vhdl(90)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] register_file.vhdl(90) " "Inferred latch for \"D2\[6\]\" at register_file.vhdl(90)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] register_file.vhdl(90) " "Inferred latch for \"D2\[7\]\" at register_file.vhdl(90)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[8\] register_file.vhdl(90) " "Inferred latch for \"D2\[8\]\" at register_file.vhdl(90)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[9\] register_file.vhdl(90) " "Inferred latch for \"D2\[9\]\" at register_file.vhdl(90)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[10\] register_file.vhdl(90) " "Inferred latch for \"D2\[10\]\" at register_file.vhdl(90)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[11\] register_file.vhdl(90) " "Inferred latch for \"D2\[11\]\" at register_file.vhdl(90)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[12\] register_file.vhdl(90) " "Inferred latch for \"D2\[12\]\" at register_file.vhdl(90)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[13\] register_file.vhdl(90) " "Inferred latch for \"D2\[13\]\" at register_file.vhdl(90)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[14\] register_file.vhdl(90) " "Inferred latch for \"D2\[14\]\" at register_file.vhdl(90)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[15\] register_file.vhdl(90) " "Inferred latch for \"D2\[15\]\" at register_file.vhdl(90)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] register_file.vhdl(89) " "Inferred latch for \"D1\[0\]\" at register_file.vhdl(89)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] register_file.vhdl(89) " "Inferred latch for \"D1\[1\]\" at register_file.vhdl(89)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] register_file.vhdl(89) " "Inferred latch for \"D1\[2\]\" at register_file.vhdl(89)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] register_file.vhdl(89) " "Inferred latch for \"D1\[3\]\" at register_file.vhdl(89)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] register_file.vhdl(89) " "Inferred latch for \"D1\[4\]\" at register_file.vhdl(89)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] register_file.vhdl(89) " "Inferred latch for \"D1\[5\]\" at register_file.vhdl(89)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] register_file.vhdl(89) " "Inferred latch for \"D1\[6\]\" at register_file.vhdl(89)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] register_file.vhdl(89) " "Inferred latch for \"D1\[7\]\" at register_file.vhdl(89)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[8\] register_file.vhdl(89) " "Inferred latch for \"D1\[8\]\" at register_file.vhdl(89)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[9\] register_file.vhdl(89) " "Inferred latch for \"D1\[9\]\" at register_file.vhdl(89)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[10\] register_file.vhdl(89) " "Inferred latch for \"D1\[10\]\" at register_file.vhdl(89)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[11\] register_file.vhdl(89) " "Inferred latch for \"D1\[11\]\" at register_file.vhdl(89)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[12\] register_file.vhdl(89) " "Inferred latch for \"D1\[12\]\" at register_file.vhdl(89)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[13\] register_file.vhdl(89) " "Inferred latch for \"D1\[13\]\" at register_file.vhdl(89)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[14\] register_file.vhdl(89) " "Inferred latch for \"D1\[14\]\" at register_file.vhdl(89)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[15\] register_file.vhdl(89) " "Inferred latch for \"D1\[15\]\" at register_file.vhdl(89)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/register_file.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 "|DUT|pipeline:add_instance|register_file:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RR_EX_reg pipeline:add_instance\|RR_EX_reg:pipe_reg3 " "Elaborating entity \"RR_EX_reg\" for hierarchy \"pipeline:add_instance\|RR_EX_reg:pipe_reg3\"" {  } { { "pipeline.vhdl" "pipe_reg3" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016499542 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8\[0\] RR_EX.vhdl(45) " "Inferred latch for \"reg_data8\[0\]\" at RR_EX.vhdl(45)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8\[1\] RR_EX.vhdl(45) " "Inferred latch for \"reg_data8\[1\]\" at RR_EX.vhdl(45)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8\[2\] RR_EX.vhdl(45) " "Inferred latch for \"reg_data8\[2\]\" at RR_EX.vhdl(45)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7\[0\] RR_EX.vhdl(44) " "Inferred latch for \"reg_data7\[0\]\" at RR_EX.vhdl(44)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7\[1\] RR_EX.vhdl(44) " "Inferred latch for \"reg_data7\[1\]\" at RR_EX.vhdl(44)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[0\] RR_EX.vhdl(43) " "Inferred latch for \"reg_data6\[0\]\" at RR_EX.vhdl(43)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[1\] RR_EX.vhdl(43) " "Inferred latch for \"reg_data6\[1\]\" at RR_EX.vhdl(43)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[2\] RR_EX.vhdl(43) " "Inferred latch for \"reg_data6\[2\]\" at RR_EX.vhdl(43)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[3\] RR_EX.vhdl(43) " "Inferred latch for \"reg_data6\[3\]\" at RR_EX.vhdl(43)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[4\] RR_EX.vhdl(43) " "Inferred latch for \"reg_data6\[4\]\" at RR_EX.vhdl(43)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[5\] RR_EX.vhdl(43) " "Inferred latch for \"reg_data6\[5\]\" at RR_EX.vhdl(43)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[6\] RR_EX.vhdl(43) " "Inferred latch for \"reg_data6\[6\]\" at RR_EX.vhdl(43)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[7\] RR_EX.vhdl(43) " "Inferred latch for \"reg_data6\[7\]\" at RR_EX.vhdl(43)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[8\] RR_EX.vhdl(43) " "Inferred latch for \"reg_data6\[8\]\" at RR_EX.vhdl(43)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[9\] RR_EX.vhdl(43) " "Inferred latch for \"reg_data6\[9\]\" at RR_EX.vhdl(43)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[10\] RR_EX.vhdl(43) " "Inferred latch for \"reg_data6\[10\]\" at RR_EX.vhdl(43)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[11\] RR_EX.vhdl(43) " "Inferred latch for \"reg_data6\[11\]\" at RR_EX.vhdl(43)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[12\] RR_EX.vhdl(43) " "Inferred latch for \"reg_data6\[12\]\" at RR_EX.vhdl(43)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[13\] RR_EX.vhdl(43) " "Inferred latch for \"reg_data6\[13\]\" at RR_EX.vhdl(43)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[14\] RR_EX.vhdl(43) " "Inferred latch for \"reg_data6\[14\]\" at RR_EX.vhdl(43)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[15\] RR_EX.vhdl(43) " "Inferred latch for \"reg_data6\[15\]\" at RR_EX.vhdl(43)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[0\] RR_EX.vhdl(42) " "Inferred latch for \"reg_data5\[0\]\" at RR_EX.vhdl(42)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[1\] RR_EX.vhdl(42) " "Inferred latch for \"reg_data5\[1\]\" at RR_EX.vhdl(42)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[2\] RR_EX.vhdl(42) " "Inferred latch for \"reg_data5\[2\]\" at RR_EX.vhdl(42)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[3\] RR_EX.vhdl(42) " "Inferred latch for \"reg_data5\[3\]\" at RR_EX.vhdl(42)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[4\] RR_EX.vhdl(42) " "Inferred latch for \"reg_data5\[4\]\" at RR_EX.vhdl(42)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[5\] RR_EX.vhdl(42) " "Inferred latch for \"reg_data5\[5\]\" at RR_EX.vhdl(42)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[6\] RR_EX.vhdl(42) " "Inferred latch for \"reg_data5\[6\]\" at RR_EX.vhdl(42)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[7\] RR_EX.vhdl(42) " "Inferred latch for \"reg_data5\[7\]\" at RR_EX.vhdl(42)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[8\] RR_EX.vhdl(42) " "Inferred latch for \"reg_data5\[8\]\" at RR_EX.vhdl(42)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[9\] RR_EX.vhdl(42) " "Inferred latch for \"reg_data5\[9\]\" at RR_EX.vhdl(42)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[10\] RR_EX.vhdl(42) " "Inferred latch for \"reg_data5\[10\]\" at RR_EX.vhdl(42)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[11\] RR_EX.vhdl(42) " "Inferred latch for \"reg_data5\[11\]\" at RR_EX.vhdl(42)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[12\] RR_EX.vhdl(42) " "Inferred latch for \"reg_data5\[12\]\" at RR_EX.vhdl(42)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[13\] RR_EX.vhdl(42) " "Inferred latch for \"reg_data5\[13\]\" at RR_EX.vhdl(42)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[14\] RR_EX.vhdl(42) " "Inferred latch for \"reg_data5\[14\]\" at RR_EX.vhdl(42)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[15\] RR_EX.vhdl(42) " "Inferred latch for \"reg_data5\[15\]\" at RR_EX.vhdl(42)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data4\[0\] RR_EX.vhdl(41) " "Inferred latch for \"reg_data4\[0\]\" at RR_EX.vhdl(41)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data4\[1\] RR_EX.vhdl(41) " "Inferred latch for \"reg_data4\[1\]\" at RR_EX.vhdl(41)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data4\[2\] RR_EX.vhdl(41) " "Inferred latch for \"reg_data4\[2\]\" at RR_EX.vhdl(41)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data4\[3\] RR_EX.vhdl(41) " "Inferred latch for \"reg_data4\[3\]\" at RR_EX.vhdl(41)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[0\] RR_EX.vhdl(40) " "Inferred latch for \"reg_data3\[0\]\" at RR_EX.vhdl(40)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[1\] RR_EX.vhdl(40) " "Inferred latch for \"reg_data3\[1\]\" at RR_EX.vhdl(40)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[2\] RR_EX.vhdl(40) " "Inferred latch for \"reg_data3\[2\]\" at RR_EX.vhdl(40)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[3\] RR_EX.vhdl(40) " "Inferred latch for \"reg_data3\[3\]\" at RR_EX.vhdl(40)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[4\] RR_EX.vhdl(40) " "Inferred latch for \"reg_data3\[4\]\" at RR_EX.vhdl(40)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[5\] RR_EX.vhdl(40) " "Inferred latch for \"reg_data3\[5\]\" at RR_EX.vhdl(40)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[6\] RR_EX.vhdl(40) " "Inferred latch for \"reg_data3\[6\]\" at RR_EX.vhdl(40)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[7\] RR_EX.vhdl(40) " "Inferred latch for \"reg_data3\[7\]\" at RR_EX.vhdl(40)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[8\] RR_EX.vhdl(40) " "Inferred latch for \"reg_data3\[8\]\" at RR_EX.vhdl(40)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[9\] RR_EX.vhdl(40) " "Inferred latch for \"reg_data3\[9\]\" at RR_EX.vhdl(40)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[10\] RR_EX.vhdl(40) " "Inferred latch for \"reg_data3\[10\]\" at RR_EX.vhdl(40)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[11\] RR_EX.vhdl(40) " "Inferred latch for \"reg_data3\[11\]\" at RR_EX.vhdl(40)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[12\] RR_EX.vhdl(40) " "Inferred latch for \"reg_data3\[12\]\" at RR_EX.vhdl(40)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[13\] RR_EX.vhdl(40) " "Inferred latch for \"reg_data3\[13\]\" at RR_EX.vhdl(40)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[14\] RR_EX.vhdl(40) " "Inferred latch for \"reg_data3\[14\]\" at RR_EX.vhdl(40)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[15\] RR_EX.vhdl(40) " "Inferred latch for \"reg_data3\[15\]\" at RR_EX.vhdl(40)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[0\] RR_EX.vhdl(39) " "Inferred latch for \"reg_data2\[0\]\" at RR_EX.vhdl(39)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[1\] RR_EX.vhdl(39) " "Inferred latch for \"reg_data2\[1\]\" at RR_EX.vhdl(39)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[2\] RR_EX.vhdl(39) " "Inferred latch for \"reg_data2\[2\]\" at RR_EX.vhdl(39)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[3\] RR_EX.vhdl(39) " "Inferred latch for \"reg_data2\[3\]\" at RR_EX.vhdl(39)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[4\] RR_EX.vhdl(39) " "Inferred latch for \"reg_data2\[4\]\" at RR_EX.vhdl(39)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499557 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[5\] RR_EX.vhdl(39) " "Inferred latch for \"reg_data2\[5\]\" at RR_EX.vhdl(39)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499573 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[6\] RR_EX.vhdl(39) " "Inferred latch for \"reg_data2\[6\]\" at RR_EX.vhdl(39)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499573 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[7\] RR_EX.vhdl(39) " "Inferred latch for \"reg_data2\[7\]\" at RR_EX.vhdl(39)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499573 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[8\] RR_EX.vhdl(39) " "Inferred latch for \"reg_data2\[8\]\" at RR_EX.vhdl(39)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499573 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[9\] RR_EX.vhdl(39) " "Inferred latch for \"reg_data2\[9\]\" at RR_EX.vhdl(39)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499573 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[10\] RR_EX.vhdl(39) " "Inferred latch for \"reg_data2\[10\]\" at RR_EX.vhdl(39)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499573 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[11\] RR_EX.vhdl(39) " "Inferred latch for \"reg_data2\[11\]\" at RR_EX.vhdl(39)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499573 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[12\] RR_EX.vhdl(39) " "Inferred latch for \"reg_data2\[12\]\" at RR_EX.vhdl(39)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499573 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[13\] RR_EX.vhdl(39) " "Inferred latch for \"reg_data2\[13\]\" at RR_EX.vhdl(39)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499573 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[14\] RR_EX.vhdl(39) " "Inferred latch for \"reg_data2\[14\]\" at RR_EX.vhdl(39)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499573 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[15\] RR_EX.vhdl(39) " "Inferred latch for \"reg_data2\[15\]\" at RR_EX.vhdl(39)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499574 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[0\] RR_EX.vhdl(38) " "Inferred latch for \"reg_data1\[0\]\" at RR_EX.vhdl(38)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499574 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[1\] RR_EX.vhdl(38) " "Inferred latch for \"reg_data1\[1\]\" at RR_EX.vhdl(38)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499574 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[2\] RR_EX.vhdl(38) " "Inferred latch for \"reg_data1\[2\]\" at RR_EX.vhdl(38)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499574 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[3\] RR_EX.vhdl(38) " "Inferred latch for \"reg_data1\[3\]\" at RR_EX.vhdl(38)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499574 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[4\] RR_EX.vhdl(38) " "Inferred latch for \"reg_data1\[4\]\" at RR_EX.vhdl(38)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499574 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[5\] RR_EX.vhdl(38) " "Inferred latch for \"reg_data1\[5\]\" at RR_EX.vhdl(38)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499574 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[6\] RR_EX.vhdl(38) " "Inferred latch for \"reg_data1\[6\]\" at RR_EX.vhdl(38)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499574 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[7\] RR_EX.vhdl(38) " "Inferred latch for \"reg_data1\[7\]\" at RR_EX.vhdl(38)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499574 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[8\] RR_EX.vhdl(38) " "Inferred latch for \"reg_data1\[8\]\" at RR_EX.vhdl(38)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499574 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[9\] RR_EX.vhdl(38) " "Inferred latch for \"reg_data1\[9\]\" at RR_EX.vhdl(38)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499575 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[10\] RR_EX.vhdl(38) " "Inferred latch for \"reg_data1\[10\]\" at RR_EX.vhdl(38)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499575 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[11\] RR_EX.vhdl(38) " "Inferred latch for \"reg_data1\[11\]\" at RR_EX.vhdl(38)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499575 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[12\] RR_EX.vhdl(38) " "Inferred latch for \"reg_data1\[12\]\" at RR_EX.vhdl(38)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499575 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[13\] RR_EX.vhdl(38) " "Inferred latch for \"reg_data1\[13\]\" at RR_EX.vhdl(38)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499575 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[14\] RR_EX.vhdl(38) " "Inferred latch for \"reg_data1\[14\]\" at RR_EX.vhdl(38)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499575 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[15\] RR_EX.vhdl(38) " "Inferred latch for \"reg_data1\[15\]\" at RR_EX.vhdl(38)" {  } { { "RR_EX.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/RR_EX.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499575 "|DUT|pipeline:add_instance|RR_EX_reg:pipe_reg3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute pipeline:add_instance\|execute:stage4 " "Elaborating entity \"execute\" for hierarchy \"pipeline:add_instance\|execute:stage4\"" {  } { { "pipeline.vhdl" "stage4" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016499575 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_select stage4.vhdl(66) " "VHDL Process Statement warning at stage4.vhdl(66): inferring latch(es) for signal or variable \"alu_select\", which holds its previous value in one or more paths through the process" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_in1 stage4.vhdl(66) " "VHDL Process Statement warning at stage4.vhdl(66): inferring latch(es) for signal or variable \"alu_in1\", which holds its previous value in one or more paths through the process" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable stage4.vhdl(66) " "VHDL Process Statement warning at stage4.vhdl(66): inferring latch(es) for signal or variable \"enable\", which holds its previous value in one or more paths through the process" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_in2 stage4.vhdl(66) " "VHDL Process Statement warning at stage4.vhdl(66): inferring latch(es) for signal or variable \"alu_in2\", which holds its previous value in one or more paths through the process" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in2\[0\] stage4.vhdl(66) " "Inferred latch for \"alu_in2\[0\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in2\[1\] stage4.vhdl(66) " "Inferred latch for \"alu_in2\[1\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in2\[2\] stage4.vhdl(66) " "Inferred latch for \"alu_in2\[2\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in2\[3\] stage4.vhdl(66) " "Inferred latch for \"alu_in2\[3\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in2\[4\] stage4.vhdl(66) " "Inferred latch for \"alu_in2\[4\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in2\[5\] stage4.vhdl(66) " "Inferred latch for \"alu_in2\[5\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in2\[6\] stage4.vhdl(66) " "Inferred latch for \"alu_in2\[6\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in2\[7\] stage4.vhdl(66) " "Inferred latch for \"alu_in2\[7\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in2\[8\] stage4.vhdl(66) " "Inferred latch for \"alu_in2\[8\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in2\[9\] stage4.vhdl(66) " "Inferred latch for \"alu_in2\[9\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in2\[10\] stage4.vhdl(66) " "Inferred latch for \"alu_in2\[10\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in2\[11\] stage4.vhdl(66) " "Inferred latch for \"alu_in2\[11\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in2\[12\] stage4.vhdl(66) " "Inferred latch for \"alu_in2\[12\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in2\[13\] stage4.vhdl(66) " "Inferred latch for \"alu_in2\[13\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in2\[14\] stage4.vhdl(66) " "Inferred latch for \"alu_in2\[14\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in2\[15\] stage4.vhdl(66) " "Inferred latch for \"alu_in2\[15\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable stage4.vhdl(66) " "Inferred latch for \"enable\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in1\[0\] stage4.vhdl(66) " "Inferred latch for \"alu_in1\[0\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in1\[1\] stage4.vhdl(66) " "Inferred latch for \"alu_in1\[1\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in1\[2\] stage4.vhdl(66) " "Inferred latch for \"alu_in1\[2\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in1\[3\] stage4.vhdl(66) " "Inferred latch for \"alu_in1\[3\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in1\[4\] stage4.vhdl(66) " "Inferred latch for \"alu_in1\[4\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in1\[5\] stage4.vhdl(66) " "Inferred latch for \"alu_in1\[5\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in1\[6\] stage4.vhdl(66) " "Inferred latch for \"alu_in1\[6\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in1\[7\] stage4.vhdl(66) " "Inferred latch for \"alu_in1\[7\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in1\[8\] stage4.vhdl(66) " "Inferred latch for \"alu_in1\[8\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in1\[9\] stage4.vhdl(66) " "Inferred latch for \"alu_in1\[9\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in1\[10\] stage4.vhdl(66) " "Inferred latch for \"alu_in1\[10\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in1\[11\] stage4.vhdl(66) " "Inferred latch for \"alu_in1\[11\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in1\[12\] stage4.vhdl(66) " "Inferred latch for \"alu_in1\[12\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in1\[13\] stage4.vhdl(66) " "Inferred latch for \"alu_in1\[13\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in1\[14\] stage4.vhdl(66) " "Inferred latch for \"alu_in1\[14\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in1\[15\] stage4.vhdl(66) " "Inferred latch for \"alu_in1\[15\]\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_select stage4.vhdl(66) " "Inferred latch for \"alu_select\" at stage4.vhdl(66)" {  } { { "stage4.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499583 "|DUT|pipeline:add_instance|execute:stage4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator pipeline:add_instance\|execute:stage4\|comparator:comp_use " "Elaborating entity \"comparator\" for hierarchy \"pipeline:add_instance\|execute:stage4\|comparator:comp_use\"" {  } { { "stage4.vhdl" "comp_use" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage4.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016499593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MA_reg pipeline:add_instance\|EX_MA_reg:pipe_reg4 " "Elaborating entity \"EX_MA_reg\" for hierarchy \"pipeline:add_instance\|EX_MA_reg:pipe_reg4\"" {  } { { "pipeline.vhdl" "pipe_reg4" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data9 EX_MA.vhdl(47) " "Inferred latch for \"reg_data9\" at EX_MA.vhdl(47)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data8 EX_MA.vhdl(46) " "Inferred latch for \"reg_data8\" at EX_MA.vhdl(46)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7 EX_MA.vhdl(45) " "Inferred latch for \"reg_data7\" at EX_MA.vhdl(45)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[0\] EX_MA.vhdl(44) " "Inferred latch for \"reg_data6\[0\]\" at EX_MA.vhdl(44)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[1\] EX_MA.vhdl(44) " "Inferred latch for \"reg_data6\[1\]\" at EX_MA.vhdl(44)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6\[2\] EX_MA.vhdl(44) " "Inferred latch for \"reg_data6\[2\]\" at EX_MA.vhdl(44)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[0\] EX_MA.vhdl(43) " "Inferred latch for \"reg_data5\[0\]\" at EX_MA.vhdl(43)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[1\] EX_MA.vhdl(43) " "Inferred latch for \"reg_data5\[1\]\" at EX_MA.vhdl(43)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data4\[0\] EX_MA.vhdl(42) " "Inferred latch for \"reg_data4\[0\]\" at EX_MA.vhdl(42)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data4\[1\] EX_MA.vhdl(42) " "Inferred latch for \"reg_data4\[1\]\" at EX_MA.vhdl(42)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data4\[2\] EX_MA.vhdl(42) " "Inferred latch for \"reg_data4\[2\]\" at EX_MA.vhdl(42)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data4\[3\] EX_MA.vhdl(42) " "Inferred latch for \"reg_data4\[3\]\" at EX_MA.vhdl(42)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[0\] EX_MA.vhdl(41) " "Inferred latch for \"reg_data3\[0\]\" at EX_MA.vhdl(41)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[1\] EX_MA.vhdl(41) " "Inferred latch for \"reg_data3\[1\]\" at EX_MA.vhdl(41)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[2\] EX_MA.vhdl(41) " "Inferred latch for \"reg_data3\[2\]\" at EX_MA.vhdl(41)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[3\] EX_MA.vhdl(41) " "Inferred latch for \"reg_data3\[3\]\" at EX_MA.vhdl(41)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[4\] EX_MA.vhdl(41) " "Inferred latch for \"reg_data3\[4\]\" at EX_MA.vhdl(41)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[5\] EX_MA.vhdl(41) " "Inferred latch for \"reg_data3\[5\]\" at EX_MA.vhdl(41)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[6\] EX_MA.vhdl(41) " "Inferred latch for \"reg_data3\[6\]\" at EX_MA.vhdl(41)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[7\] EX_MA.vhdl(41) " "Inferred latch for \"reg_data3\[7\]\" at EX_MA.vhdl(41)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[8\] EX_MA.vhdl(41) " "Inferred latch for \"reg_data3\[8\]\" at EX_MA.vhdl(41)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[9\] EX_MA.vhdl(41) " "Inferred latch for \"reg_data3\[9\]\" at EX_MA.vhdl(41)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[10\] EX_MA.vhdl(41) " "Inferred latch for \"reg_data3\[10\]\" at EX_MA.vhdl(41)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[11\] EX_MA.vhdl(41) " "Inferred latch for \"reg_data3\[11\]\" at EX_MA.vhdl(41)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[12\] EX_MA.vhdl(41) " "Inferred latch for \"reg_data3\[12\]\" at EX_MA.vhdl(41)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[13\] EX_MA.vhdl(41) " "Inferred latch for \"reg_data3\[13\]\" at EX_MA.vhdl(41)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[14\] EX_MA.vhdl(41) " "Inferred latch for \"reg_data3\[14\]\" at EX_MA.vhdl(41)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[15\] EX_MA.vhdl(41) " "Inferred latch for \"reg_data3\[15\]\" at EX_MA.vhdl(41)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[0\] EX_MA.vhdl(40) " "Inferred latch for \"reg_data2\[0\]\" at EX_MA.vhdl(40)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[1\] EX_MA.vhdl(40) " "Inferred latch for \"reg_data2\[1\]\" at EX_MA.vhdl(40)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[2\] EX_MA.vhdl(40) " "Inferred latch for \"reg_data2\[2\]\" at EX_MA.vhdl(40)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[3\] EX_MA.vhdl(40) " "Inferred latch for \"reg_data2\[3\]\" at EX_MA.vhdl(40)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[4\] EX_MA.vhdl(40) " "Inferred latch for \"reg_data2\[4\]\" at EX_MA.vhdl(40)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[5\] EX_MA.vhdl(40) " "Inferred latch for \"reg_data2\[5\]\" at EX_MA.vhdl(40)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[6\] EX_MA.vhdl(40) " "Inferred latch for \"reg_data2\[6\]\" at EX_MA.vhdl(40)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[7\] EX_MA.vhdl(40) " "Inferred latch for \"reg_data2\[7\]\" at EX_MA.vhdl(40)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[8\] EX_MA.vhdl(40) " "Inferred latch for \"reg_data2\[8\]\" at EX_MA.vhdl(40)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[9\] EX_MA.vhdl(40) " "Inferred latch for \"reg_data2\[9\]\" at EX_MA.vhdl(40)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[10\] EX_MA.vhdl(40) " "Inferred latch for \"reg_data2\[10\]\" at EX_MA.vhdl(40)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[11\] EX_MA.vhdl(40) " "Inferred latch for \"reg_data2\[11\]\" at EX_MA.vhdl(40)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[12\] EX_MA.vhdl(40) " "Inferred latch for \"reg_data2\[12\]\" at EX_MA.vhdl(40)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[13\] EX_MA.vhdl(40) " "Inferred latch for \"reg_data2\[13\]\" at EX_MA.vhdl(40)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[14\] EX_MA.vhdl(40) " "Inferred latch for \"reg_data2\[14\]\" at EX_MA.vhdl(40)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[15\] EX_MA.vhdl(40) " "Inferred latch for \"reg_data2\[15\]\" at EX_MA.vhdl(40)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[0\] EX_MA.vhdl(39) " "Inferred latch for \"reg_data1\[0\]\" at EX_MA.vhdl(39)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[1\] EX_MA.vhdl(39) " "Inferred latch for \"reg_data1\[1\]\" at EX_MA.vhdl(39)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[2\] EX_MA.vhdl(39) " "Inferred latch for \"reg_data1\[2\]\" at EX_MA.vhdl(39)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[3\] EX_MA.vhdl(39) " "Inferred latch for \"reg_data1\[3\]\" at EX_MA.vhdl(39)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[4\] EX_MA.vhdl(39) " "Inferred latch for \"reg_data1\[4\]\" at EX_MA.vhdl(39)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[5\] EX_MA.vhdl(39) " "Inferred latch for \"reg_data1\[5\]\" at EX_MA.vhdl(39)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[6\] EX_MA.vhdl(39) " "Inferred latch for \"reg_data1\[6\]\" at EX_MA.vhdl(39)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[7\] EX_MA.vhdl(39) " "Inferred latch for \"reg_data1\[7\]\" at EX_MA.vhdl(39)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[8\] EX_MA.vhdl(39) " "Inferred latch for \"reg_data1\[8\]\" at EX_MA.vhdl(39)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[9\] EX_MA.vhdl(39) " "Inferred latch for \"reg_data1\[9\]\" at EX_MA.vhdl(39)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[10\] EX_MA.vhdl(39) " "Inferred latch for \"reg_data1\[10\]\" at EX_MA.vhdl(39)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[11\] EX_MA.vhdl(39) " "Inferred latch for \"reg_data1\[11\]\" at EX_MA.vhdl(39)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[12\] EX_MA.vhdl(39) " "Inferred latch for \"reg_data1\[12\]\" at EX_MA.vhdl(39)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[13\] EX_MA.vhdl(39) " "Inferred latch for \"reg_data1\[13\]\" at EX_MA.vhdl(39)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[14\] EX_MA.vhdl(39) " "Inferred latch for \"reg_data1\[14\]\" at EX_MA.vhdl(39)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[15\] EX_MA.vhdl(39) " "Inferred latch for \"reg_data1\[15\]\" at EX_MA.vhdl(39)" {  } { { "EX_MA.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/EX_MA.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499596 "|DUT|pipeline:add_instance|EX_MA_reg:pipe_reg4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_access pipeline:add_instance\|memory_access:stage5 " "Elaborating entity \"memory_access\" for hierarchy \"pipeline:add_instance\|memory_access:stage5\"" {  } { { "pipeline.vhdl" "stage5" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016499612 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_code stage5.vhdl(48) " "VHDL Signal Declaration warning at stage5.vhdl(48): used implicit default value for signal \"mem_code\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652016499614 "|DUT|pipeline:add_instance|memory_access:stage5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_instr stage5.vhdl(48) " "Verilog HDL or VHDL warning at stage5.vhdl(48): object \"next_instr\" assigned a value but never read" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652016499614 "|DUT|pipeline:add_instance|memory_access:stage5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data stage5.vhdl(83) " "VHDL Process Statement warning at stage5.vhdl(83): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652016499614 "|DUT|pipeline:add_instance|memory_access:stage5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] stage5.vhdl(83) " "Inferred latch for \"data\[0\]\" at stage5.vhdl(83)" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499614 "|DUT|pipeline:add_instance|memory_access:stage5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] stage5.vhdl(83) " "Inferred latch for \"data\[1\]\" at stage5.vhdl(83)" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499614 "|DUT|pipeline:add_instance|memory_access:stage5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] stage5.vhdl(83) " "Inferred latch for \"data\[2\]\" at stage5.vhdl(83)" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499614 "|DUT|pipeline:add_instance|memory_access:stage5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] stage5.vhdl(83) " "Inferred latch for \"data\[3\]\" at stage5.vhdl(83)" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499614 "|DUT|pipeline:add_instance|memory_access:stage5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] stage5.vhdl(83) " "Inferred latch for \"data\[4\]\" at stage5.vhdl(83)" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499614 "|DUT|pipeline:add_instance|memory_access:stage5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] stage5.vhdl(83) " "Inferred latch for \"data\[5\]\" at stage5.vhdl(83)" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499614 "|DUT|pipeline:add_instance|memory_access:stage5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] stage5.vhdl(83) " "Inferred latch for \"data\[6\]\" at stage5.vhdl(83)" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499615 "|DUT|pipeline:add_instance|memory_access:stage5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] stage5.vhdl(83) " "Inferred latch for \"data\[7\]\" at stage5.vhdl(83)" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499615 "|DUT|pipeline:add_instance|memory_access:stage5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] stage5.vhdl(83) " "Inferred latch for \"data\[8\]\" at stage5.vhdl(83)" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499615 "|DUT|pipeline:add_instance|memory_access:stage5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] stage5.vhdl(83) " "Inferred latch for \"data\[9\]\" at stage5.vhdl(83)" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499615 "|DUT|pipeline:add_instance|memory_access:stage5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] stage5.vhdl(83) " "Inferred latch for \"data\[10\]\" at stage5.vhdl(83)" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499615 "|DUT|pipeline:add_instance|memory_access:stage5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] stage5.vhdl(83) " "Inferred latch for \"data\[11\]\" at stage5.vhdl(83)" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499615 "|DUT|pipeline:add_instance|memory_access:stage5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] stage5.vhdl(83) " "Inferred latch for \"data\[12\]\" at stage5.vhdl(83)" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499615 "|DUT|pipeline:add_instance|memory_access:stage5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] stage5.vhdl(83) " "Inferred latch for \"data\[13\]\" at stage5.vhdl(83)" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499615 "|DUT|pipeline:add_instance|memory_access:stage5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] stage5.vhdl(83) " "Inferred latch for \"data\[14\]\" at stage5.vhdl(83)" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499615 "|DUT|pipeline:add_instance|memory_access:stage5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] stage5.vhdl(83) " "Inferred latch for \"data\[15\]\" at stage5.vhdl(83)" {  } { { "stage5.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499615 "|DUT|pipeline:add_instance|memory_access:stage5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory pipeline:add_instance\|memory_access:stage5\|data_memory:data_memory_access " "Elaborating entity \"data_memory\" for hierarchy \"pipeline:add_instance\|memory_access:stage5\|data_memory:data_memory_access\"" {  } { { "stage5.vhdl" "data_memory_access" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage5.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016499616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MA_WB_reg pipeline:add_instance\|MA_WB_reg:pipe_reg5 " "Elaborating entity \"MA_WB_reg\" for hierarchy \"pipeline:add_instance\|MA_WB_reg:pipe_reg5\"" {  } { { "pipeline.vhdl" "pipe_reg5" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016499620 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data7 MA_WB.vhdl(42) " "Inferred latch for \"reg_data7\" at MA_WB.vhdl(42)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499621 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data6 MA_WB.vhdl(41) " "Inferred latch for \"reg_data6\" at MA_WB.vhdl(41)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499621 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[0\] MA_WB.vhdl(40) " "Inferred latch for \"reg_data5\[0\]\" at MA_WB.vhdl(40)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499621 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[1\] MA_WB.vhdl(40) " "Inferred latch for \"reg_data5\[1\]\" at MA_WB.vhdl(40)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499621 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data5\[2\] MA_WB.vhdl(40) " "Inferred latch for \"reg_data5\[2\]\" at MA_WB.vhdl(40)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499621 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data4\[0\] MA_WB.vhdl(39) " "Inferred latch for \"reg_data4\[0\]\" at MA_WB.vhdl(39)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499621 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data4\[1\] MA_WB.vhdl(39) " "Inferred latch for \"reg_data4\[1\]\" at MA_WB.vhdl(39)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499622 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[0\] MA_WB.vhdl(38) " "Inferred latch for \"reg_data3\[0\]\" at MA_WB.vhdl(38)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499622 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[1\] MA_WB.vhdl(38) " "Inferred latch for \"reg_data3\[1\]\" at MA_WB.vhdl(38)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499622 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[2\] MA_WB.vhdl(38) " "Inferred latch for \"reg_data3\[2\]\" at MA_WB.vhdl(38)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499622 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data3\[3\] MA_WB.vhdl(38) " "Inferred latch for \"reg_data3\[3\]\" at MA_WB.vhdl(38)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499622 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[0\] MA_WB.vhdl(37) " "Inferred latch for \"reg_data2\[0\]\" at MA_WB.vhdl(37)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499622 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[1\] MA_WB.vhdl(37) " "Inferred latch for \"reg_data2\[1\]\" at MA_WB.vhdl(37)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499622 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[2\] MA_WB.vhdl(37) " "Inferred latch for \"reg_data2\[2\]\" at MA_WB.vhdl(37)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499622 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[3\] MA_WB.vhdl(37) " "Inferred latch for \"reg_data2\[3\]\" at MA_WB.vhdl(37)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499622 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[4\] MA_WB.vhdl(37) " "Inferred latch for \"reg_data2\[4\]\" at MA_WB.vhdl(37)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499622 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[5\] MA_WB.vhdl(37) " "Inferred latch for \"reg_data2\[5\]\" at MA_WB.vhdl(37)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499622 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[6\] MA_WB.vhdl(37) " "Inferred latch for \"reg_data2\[6\]\" at MA_WB.vhdl(37)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499622 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[7\] MA_WB.vhdl(37) " "Inferred latch for \"reg_data2\[7\]\" at MA_WB.vhdl(37)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499622 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[8\] MA_WB.vhdl(37) " "Inferred latch for \"reg_data2\[8\]\" at MA_WB.vhdl(37)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499622 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[9\] MA_WB.vhdl(37) " "Inferred latch for \"reg_data2\[9\]\" at MA_WB.vhdl(37)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499622 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[10\] MA_WB.vhdl(37) " "Inferred latch for \"reg_data2\[10\]\" at MA_WB.vhdl(37)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499622 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[11\] MA_WB.vhdl(37) " "Inferred latch for \"reg_data2\[11\]\" at MA_WB.vhdl(37)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499622 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[12\] MA_WB.vhdl(37) " "Inferred latch for \"reg_data2\[12\]\" at MA_WB.vhdl(37)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499623 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[13\] MA_WB.vhdl(37) " "Inferred latch for \"reg_data2\[13\]\" at MA_WB.vhdl(37)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499623 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[14\] MA_WB.vhdl(37) " "Inferred latch for \"reg_data2\[14\]\" at MA_WB.vhdl(37)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499623 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data2\[15\] MA_WB.vhdl(37) " "Inferred latch for \"reg_data2\[15\]\" at MA_WB.vhdl(37)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499623 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[0\] MA_WB.vhdl(36) " "Inferred latch for \"reg_data1\[0\]\" at MA_WB.vhdl(36)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499623 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[1\] MA_WB.vhdl(36) " "Inferred latch for \"reg_data1\[1\]\" at MA_WB.vhdl(36)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499623 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[2\] MA_WB.vhdl(36) " "Inferred latch for \"reg_data1\[2\]\" at MA_WB.vhdl(36)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499623 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[3\] MA_WB.vhdl(36) " "Inferred latch for \"reg_data1\[3\]\" at MA_WB.vhdl(36)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499623 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[4\] MA_WB.vhdl(36) " "Inferred latch for \"reg_data1\[4\]\" at MA_WB.vhdl(36)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499623 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[5\] MA_WB.vhdl(36) " "Inferred latch for \"reg_data1\[5\]\" at MA_WB.vhdl(36)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499623 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[6\] MA_WB.vhdl(36) " "Inferred latch for \"reg_data1\[6\]\" at MA_WB.vhdl(36)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499623 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[7\] MA_WB.vhdl(36) " "Inferred latch for \"reg_data1\[7\]\" at MA_WB.vhdl(36)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499623 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[8\] MA_WB.vhdl(36) " "Inferred latch for \"reg_data1\[8\]\" at MA_WB.vhdl(36)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499623 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[9\] MA_WB.vhdl(36) " "Inferred latch for \"reg_data1\[9\]\" at MA_WB.vhdl(36)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499623 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[10\] MA_WB.vhdl(36) " "Inferred latch for \"reg_data1\[10\]\" at MA_WB.vhdl(36)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499623 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[11\] MA_WB.vhdl(36) " "Inferred latch for \"reg_data1\[11\]\" at MA_WB.vhdl(36)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499625 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[12\] MA_WB.vhdl(36) " "Inferred latch for \"reg_data1\[12\]\" at MA_WB.vhdl(36)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499625 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[13\] MA_WB.vhdl(36) " "Inferred latch for \"reg_data1\[13\]\" at MA_WB.vhdl(36)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499625 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[14\] MA_WB.vhdl(36) " "Inferred latch for \"reg_data1\[14\]\" at MA_WB.vhdl(36)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499625 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data1\[15\] MA_WB.vhdl(36) " "Inferred latch for \"reg_data1\[15\]\" at MA_WB.vhdl(36)" {  } { { "MA_WB.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/MA_WB.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499625 "|DUT|pipeline:add_instance|MA_WB_reg:pipe_reg5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_back pipeline:add_instance\|write_back:stage6 " "Elaborating entity \"write_back\" for hierarchy \"pipeline:add_instance\|write_back:stage6\"" {  } { { "pipeline.vhdl" "stage6" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016499627 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_d stage6.vhdl(32) " "VHDL Process Statement warning at stage6.vhdl(32): inferring latch(es) for signal or variable \"reg_d\", which holds its previous value in one or more paths through the process" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652016499629 "|DUT|pipeline:add_instance|write_back:stage6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d\[0\] stage6.vhdl(32) " "Inferred latch for \"reg_d\[0\]\" at stage6.vhdl(32)" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499629 "|DUT|pipeline:add_instance|write_back:stage6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d\[1\] stage6.vhdl(32) " "Inferred latch for \"reg_d\[1\]\" at stage6.vhdl(32)" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499629 "|DUT|pipeline:add_instance|write_back:stage6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d\[2\] stage6.vhdl(32) " "Inferred latch for \"reg_d\[2\]\" at stage6.vhdl(32)" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499629 "|DUT|pipeline:add_instance|write_back:stage6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d\[3\] stage6.vhdl(32) " "Inferred latch for \"reg_d\[3\]\" at stage6.vhdl(32)" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499629 "|DUT|pipeline:add_instance|write_back:stage6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d\[4\] stage6.vhdl(32) " "Inferred latch for \"reg_d\[4\]\" at stage6.vhdl(32)" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499629 "|DUT|pipeline:add_instance|write_back:stage6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d\[5\] stage6.vhdl(32) " "Inferred latch for \"reg_d\[5\]\" at stage6.vhdl(32)" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499629 "|DUT|pipeline:add_instance|write_back:stage6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d\[6\] stage6.vhdl(32) " "Inferred latch for \"reg_d\[6\]\" at stage6.vhdl(32)" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499630 "|DUT|pipeline:add_instance|write_back:stage6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d\[7\] stage6.vhdl(32) " "Inferred latch for \"reg_d\[7\]\" at stage6.vhdl(32)" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499630 "|DUT|pipeline:add_instance|write_back:stage6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d\[8\] stage6.vhdl(32) " "Inferred latch for \"reg_d\[8\]\" at stage6.vhdl(32)" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499630 "|DUT|pipeline:add_instance|write_back:stage6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d\[9\] stage6.vhdl(32) " "Inferred latch for \"reg_d\[9\]\" at stage6.vhdl(32)" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499630 "|DUT|pipeline:add_instance|write_back:stage6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d\[10\] stage6.vhdl(32) " "Inferred latch for \"reg_d\[10\]\" at stage6.vhdl(32)" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499630 "|DUT|pipeline:add_instance|write_back:stage6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d\[11\] stage6.vhdl(32) " "Inferred latch for \"reg_d\[11\]\" at stage6.vhdl(32)" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499630 "|DUT|pipeline:add_instance|write_back:stage6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d\[12\] stage6.vhdl(32) " "Inferred latch for \"reg_d\[12\]\" at stage6.vhdl(32)" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499630 "|DUT|pipeline:add_instance|write_back:stage6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d\[13\] stage6.vhdl(32) " "Inferred latch for \"reg_d\[13\]\" at stage6.vhdl(32)" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499630 "|DUT|pipeline:add_instance|write_back:stage6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d\[14\] stage6.vhdl(32) " "Inferred latch for \"reg_d\[14\]\" at stage6.vhdl(32)" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499630 "|DUT|pipeline:add_instance|write_back:stage6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d\[15\] stage6.vhdl(32) " "Inferred latch for \"reg_d\[15\]\" at stage6.vhdl(32)" {  } { { "stage6.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/stage6.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499630 "|DUT|pipeline:add_instance|write_back:stage6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit pipeline:add_instance\|forwarding_unit:forwarder1 " "Elaborating entity \"forwarding_unit\" for hierarchy \"pipeline:add_instance\|forwarding_unit:forwarder1\"" {  } { { "pipeline.vhdl" "forwarder1" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/pipeline.vhdl" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652016499632 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ma_outcond forwarding_unit.vhdl(45) " "VHDL Process Statement warning at forwarding_unit.vhdl(45): signal \"ma_outcond\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499635 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ma_outc forwarding_unit.vhdl(45) " "VHDL Process Statement warning at forwarding_unit.vhdl(45): signal \"ma_outc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499635 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ma_outcond forwarding_unit.vhdl(48) " "VHDL Process Statement warning at forwarding_unit.vhdl(48): signal \"ma_outcond\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499635 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ma_outz forwarding_unit.vhdl(48) " "VHDL Process Statement warning at forwarding_unit.vhdl(48): signal \"ma_outz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499635 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ma_outcond forwarding_unit.vhdl(51) " "VHDL Process Statement warning at forwarding_unit.vhdl(51): signal \"ma_outcond\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652016499635 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_data forwarding_unit.vhdl(28) " "VHDL Process Statement warning at forwarding_unit.vhdl(28): inferring latch(es) for signal or variable \"reg_data\", which holds its previous value in one or more paths through the process" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652016499635 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[0\] forwarding_unit.vhdl(28) " "Inferred latch for \"reg_data\[0\]\" at forwarding_unit.vhdl(28)" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499635 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[1\] forwarding_unit.vhdl(28) " "Inferred latch for \"reg_data\[1\]\" at forwarding_unit.vhdl(28)" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499635 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[2\] forwarding_unit.vhdl(28) " "Inferred latch for \"reg_data\[2\]\" at forwarding_unit.vhdl(28)" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499635 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[3\] forwarding_unit.vhdl(28) " "Inferred latch for \"reg_data\[3\]\" at forwarding_unit.vhdl(28)" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499635 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[4\] forwarding_unit.vhdl(28) " "Inferred latch for \"reg_data\[4\]\" at forwarding_unit.vhdl(28)" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499635 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[5\] forwarding_unit.vhdl(28) " "Inferred latch for \"reg_data\[5\]\" at forwarding_unit.vhdl(28)" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499635 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[6\] forwarding_unit.vhdl(28) " "Inferred latch for \"reg_data\[6\]\" at forwarding_unit.vhdl(28)" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499635 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[7\] forwarding_unit.vhdl(28) " "Inferred latch for \"reg_data\[7\]\" at forwarding_unit.vhdl(28)" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499635 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[8\] forwarding_unit.vhdl(28) " "Inferred latch for \"reg_data\[8\]\" at forwarding_unit.vhdl(28)" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499635 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[9\] forwarding_unit.vhdl(28) " "Inferred latch for \"reg_data\[9\]\" at forwarding_unit.vhdl(28)" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499635 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[10\] forwarding_unit.vhdl(28) " "Inferred latch for \"reg_data\[10\]\" at forwarding_unit.vhdl(28)" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499635 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[11\] forwarding_unit.vhdl(28) " "Inferred latch for \"reg_data\[11\]\" at forwarding_unit.vhdl(28)" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499635 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[12\] forwarding_unit.vhdl(28) " "Inferred latch for \"reg_data\[12\]\" at forwarding_unit.vhdl(28)" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499635 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[13\] forwarding_unit.vhdl(28) " "Inferred latch for \"reg_data\[13\]\" at forwarding_unit.vhdl(28)" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499636 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[14\] forwarding_unit.vhdl(28) " "Inferred latch for \"reg_data\[14\]\" at forwarding_unit.vhdl(28)" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499636 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[15\] forwarding_unit.vhdl(28) " "Inferred latch for \"reg_data\[15\]\" at forwarding_unit.vhdl(28)" {  } { { "forwarding_unit.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/forwarding_unit.vhdl" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016499636 "|DUT|pipeline:add_instance|forwarding_unit:forwarder1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] VCC " "Pin \"output_vector\[0\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/DUT.vhdl" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652016500013 "|DUT|output_vector[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652016500013 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/DUT.vhdl" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652016500027 "|DUT|input_vector[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[1\] " "No output dependent on input pin \"input_vector\[1\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/DUT.vhdl" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652016500027 "|DUT|input_vector[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652016500027 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652016500028 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652016500028 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652016500028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652016500134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 18:58:20 2022 " "Processing ended: Sun May 08 18:58:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652016500134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652016500134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652016500134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652016500134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652016502035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652016502037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 18:58:21 2022 " "Processing started: Sun May 08 18:58:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652016502037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652016502037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IITB-RISC_Pipeline -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IITB-RISC_Pipeline -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652016502037 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652016502258 ""}
{ "Info" "0" "" "Project  = IITB-RISC_Pipeline" {  } {  } 0 0 "Project  = IITB-RISC_Pipeline" 0 0 "Fitter" 0 0 1652016502259 ""}
{ "Info" "0" "" "Revision = DUT" {  } {  } 0 0 "Revision = DUT" 0 0 "Fitter" 0 0 1652016502259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652016502320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652016502320 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652016502324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652016502391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652016502391 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652016502448 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652016502457 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652016502620 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652016502620 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652016502620 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652016502620 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652016502620 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652016502620 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1652016502637 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652016502673 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652016502687 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1652016502687 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1652016502688 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1652016502689 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1652016502689 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1652016502689 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1652016502689 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652016502690 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652016502690 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1652016502699 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1652016502701 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1652016502701 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1652016502708 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1652016502718 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1652016502719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1652016502719 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652016502719 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1652016502720 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1652016502720 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1652016502720 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652016502721 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652016502721 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652016502721 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652016502721 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1652016502721 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1652016502721 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652016502728 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1652016502736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652016502900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652016502915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652016502918 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652016502966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652016502967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652016502977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652016503046 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652016503046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652016503054 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1652016503054 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652016503054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652016503055 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652016503058 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652016503071 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1652016503089 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/output_files/DUT.fit.smsg " "Generated suppressed messages file C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/output_files/DUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652016503123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5313 " "Peak virtual memory: 5313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652016503156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 18:58:23 2022 " "Processing ended: Sun May 08 18:58:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652016503156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652016503156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652016503156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652016503156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652016504766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652016504767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 18:58:24 2022 " "Processing started: Sun May 08 18:58:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652016504767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652016504767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB-RISC_Pipeline -c DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB-RISC_Pipeline -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652016504767 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652016505220 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1652016505305 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652016505312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652016505490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 18:58:25 2022 " "Processing ended: Sun May 08 18:58:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652016505490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652016505490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652016505490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652016505490 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652016506177 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652016507246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652016507248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 18:58:26 2022 " "Processing started: Sun May 08 18:58:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652016507248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652016507248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IITB-RISC_Pipeline -c DUT " "Command: quartus_sta IITB-RISC_Pipeline -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652016507248 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652016507464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652016507684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652016507684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652016507768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652016507768 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652016507835 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652016507851 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652016507902 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652016507902 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1652016507902 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1652016507902 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652016507903 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1652016507911 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652016507918 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1652016507921 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652016507925 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652016507928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652016507933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652016507937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652016507940 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1652016507941 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652016507951 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652016507952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652016507984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 18:58:27 2022 " "Processing ended: Sun May 08 18:58:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652016507984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652016507984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652016507984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652016507984 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1652016509339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652016509340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 18:58:29 2022 " "Processing started: Sun May 08 18:58:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652016509340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652016509340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IITB-RISC_Pipeline -c DUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IITB-RISC_Pipeline -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652016509340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1652016509974 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "DUT.vho DUT_vhd.sdo C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/simulation/modelsim/ simulation " "Generated files \"DUT.vho\" and \"DUT_vhd.sdo\" in directory \"C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC-Pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652016510056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652016510075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 18:58:30 2022 " "Processing ended: Sun May 08 18:58:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652016510075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652016510075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652016510075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652016510075 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus Prime Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652016510739 ""}
