{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661607394567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661607394567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 27 20:36:34 2022 " "Processing started: Sat Aug 27 20:36:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661607394567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1661607394567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Main_UART -c Main_UART --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Main_UART -c Main_UART --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1661607394569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1661607394761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1661607394761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main_UART-main " "Found design unit 1: Main_UART-main" {  } { { "Main_UART.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/UART_code/Main_UART.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661607401724 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main_UART " "Found entity 1: Main_UART" {  } { { "Main_UART.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/UART_code/Main_UART.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661607401724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1661607401724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TX-main " "Found design unit 1: TX-main" {  } { { "TX.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/UART_code/TX.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661607401724 ""} { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "TX.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/UART_code/TX.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661607401724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1661607401724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX-main " "Found design unit 1: RX-main" {  } { { "RX.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/UART_code/RX.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661607401732 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "RX.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/UART_code/RX.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661607401732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1661607401732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main_UART " "Elaborating entity \"Main_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1661607401770 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_TX Main_UART.vhd(8) " "VHDL Signal Declaration warning at Main_UART.vhd(8): used implicit default value for signal \"o_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main_UART.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/UART_code/Main_UART.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1661607401776 "|Main_UART"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "enable_TX Main_UART.vhd(12) " "VHDL Signal Declaration warning at Main_UART.vhd(12): used explicit default value for signal \"enable_TX\" because signal was never assigned a value" {  } { { "Main_UART.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/UART_code/Main_UART.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1661607401777 "|Main_UART"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUSY_TX Main_UART.vhd(13) " "Verilog HDL or VHDL warning at Main_UART.vhd(13): object \"BUSY_TX\" assigned a value but never read" {  } { { "Main_UART.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/UART_code/Main_UART.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1661607401777 "|Main_UART"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Data_TX Main_UART.vhd(14) " "VHDL Signal Declaration warning at Main_UART.vhd(14): used explicit default value for signal \"Data_TX\" because signal was never assigned a value" {  } { { "Main_UART.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/UART_code/Main_UART.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1661607401777 "|Main_UART"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comple Main_UART.vhd(15) " "Verilog HDL or VHDL warning at Main_UART.vhd(15): object \"comple\" assigned a value but never read" {  } { { "Main_UART.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/UART_code/Main_UART.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1661607401777 "|Main_UART"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_RX Main_UART.vhd(17) " "Verilog HDL or VHDL warning at Main_UART.vhd(17): object \"Data_RX\" assigned a value but never read" {  } { { "Main_UART.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/UART_code/Main_UART.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1661607401777 "|Main_UART"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUSY_RX Main_UART.vhd(18) " "Verilog HDL or VHDL warning at Main_UART.vhd(18): object \"BUSY_RX\" assigned a value but never read" {  } { { "Main_UART.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/UART_code/Main_UART.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1661607401777 "|Main_UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX TX:U1 " "Elaborating entity \"TX\" for hierarchy \"TX:U1\"" {  } { { "Main_UART.vhd" "U1" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/UART_code/Main_UART.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1661607401794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX RX:U2 " "Elaborating entity \"RX\" for hierarchy \"RX:U2\"" {  } { { "Main_UART.vhd" "U2" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/UART_code/Main_UART.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1661607401805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661607401889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 27 20:36:41 2022 " "Processing ended: Sat Aug 27 20:36:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661607401889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661607401889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661607401889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1661607401889 ""}
