0.6
2017.3
Oct  4 2017
20:11:37
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/cache.v,1515317258,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ctrl.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,cache,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ctrl.v,1515317258,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ex.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,ctrl,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,1515320428,verilog,,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/opcode.vh,,,,,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/ex.v,1515317258,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,ex,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/id.v,1513603597,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,id,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/mem.v,1513516320,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/midbuf.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,mem,,,../../../../risc-v.srcs/sources_1/new,,,,,
,,,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/pc_reg.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,ex_mem;id_ex;if_id;mem_wb,,,,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/opcode.vh,1515317258,verilog,,,,,,,,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/pc_reg.v,1513517334,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/regfile.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,pc_reg,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/regfile.v,1513605365,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/risc32i.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,regfile,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/risc32i.v,1513604333,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,risc32i,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc.v,1513520640,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc_tb.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,sopc,,,../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sopc_tb.v,1513605450,verilog,,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,sopc_tb,,,../../../../risc-v.srcs/sources_1/new,,,,,
