{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",{
          "out":["Array",16,"Bit"],
          "in":["Array",1,["Array",16,"BitIn"]]
        }],
        "instances":{
          "Const_U10":{
            "genref":"cgralib.Const",
            "genargs":{"width":16},
            "configargs":{"value":5}
          },
          "Const_U12":{
            "genref":"cgralib.Const",
            "genargs":{"width":16},
            "configargs":{"value":0}
          },
          "Const_U14":{
            "genref":"cgralib.Const",
            "genargs":{"width":16},
            "configargs":{"value":5}
          },
          "PE_U2":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"add"}
          },
          "PE_U4":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"add"}
          },
          "PE_U6":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"mul"}
          },
          "PE_U8":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"mul"}
          },
          "io16_U1":{
            "genref":"cgralib.IO",
            "genargs":{"width":16},
            "configargs":{"mode":"o"}
          },
          "io16in_U0":{
            "genref":"cgralib.IO",
            "genargs":{"width":16},
            "configargs":{"mode":"i"}
          },
          "lb_p4_clamped_stencil_update_stream$reg_0_1":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          }
        },
        "connections":[
          ["PE_U8.data.in.1","Const_U10.out"],
          ["PE_U8.data.in.0","io16in_U0.out"],
          ["PE_U6.data.in.1","Const_U14.out"],
          ["PE_U6.data.in.0","lb_p4_clamped_stencil_update_stream$reg_0_1.out"],
          ["PE_U4.data.in.1","PE_U8.data.out"],
          ["PE_U4.data.in.0","PE_U2.data.out"],
          ["PE_U2.data.in.1","PE_U6.data.out"],
          ["PE_U2.data.in.0","Const_U12.out"],
          ["PE_U4.data.out","io16_U1.in"],
          ["lb_p4_clamped_stencil_update_stream$reg_0_1.in","io16in_U0.out"]
        ]
      },
      "Linebuffer_U0":{
        "type":["Record",{
          "out":["Array",1,["Array",2,["Array",16,"Bit"]]],
          "in":["Array",16,"BitIn"]
        }],
        "instances":{
          "reg_0_1":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          }
        },
        "connections":[
          ["self.out.0.1","self.in"],
          ["self.out.0.0","reg_0_1.out"],
          ["self.in","reg_0_1.in"]
        ]
      }
    }
  }
}
}