// Seed: 596970795
module module_0;
  localparam id_1 = 1;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    input tri1 id_1,
    output wire id_2,
    input wand id_3,
    input supply1 id_4,
    output wand id_5,
    input supply0 id_6
);
  assign id_5 = -1;
  id_8(
      id_3, -1
  );
  and primCall (id_2, id_3, id_4, id_6, id_8, id_9);
  parameter id_9 = 1;
  assign id_8 = id_3;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_3 = 32'd35
) (
    id_1,
    id_2
);
  input logic [7:0] id_2;
  output wire id_1;
  wire _id_3;
  module_0 modCall_1 ();
  assign id_3 = id_2[id_3];
  wire id_4 = -1'b0 != (-1 <-> id_3);
endmodule
