- ğŸ‘‹ Hi, Iâ€™m Paras Bhanwal
- ğŸ‘€ Iâ€™m interested in VLSI chip designing
- ğŸŒ± Iâ€™m currently learning SystemVerilog
- ğŸ’ï¸ Iâ€™m currently working on 5-stage RISC-V based processor designing
- ğŸ“« Reach me by email paras123bhanwal@gmail.com
                  

<!---
parasbhanwal/parasbhanwal is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
