# 📅 Week 0 — Setup & Tools

## 📌 Task 1: Create GitHub Repo & Document Summary
- Repository created: **RISC-V_SOC_Tapeout**
- Purpose: To track and document my progress in the **RISC-V SoC Tapeout Program (VSD)**.
- This repo will have **week-wise folders** (Week0, Week1, …) with tasks, notes, and proofs.
- Week 0 focuses on **environment setup and EDA tool installation**.

## 📌 Task 2: Install Tools in Ubuntu VM
According to the program guidelines, I prepared the following setup:

### 🖥️ System Setup
- Virtual Machine: Oracle VirtualBox  
- OS: Ubuntu 20.04 LTS (Desktop, 64-bit)  
- Configuration:  
  - **RAM:** 6 GB  
  - **Disk:** 50 GB  
  - **CPU:** 4 vCPUs  

### 🛠️ Tools to Install
- **Yosys** → RTL Synthesis & Logic Optimization  
- **Icarus Verilog (iverilog)** → Verilog Simulation  
- **GTKWave** → Waveform Viewer  
- **Ngspice** → Circuit Simulation  
- **Magic** → Layout Design & DRC  
- **OpenLane** → End-to-End Physical Design Flow  

---

## 📸 Installation Snapshots (to be added)
Below are placeholders for tool installation verification.  
(Screenshots will be added after running each tool inside Ubuntu VM.)

- Yosys → ![Yosys Installed](images/yosys.png)  
- Icarus Verilog → ![Iverilog Installed](images/iverilog.png)  
- GTKWave → ![GTKWave Installed](images/gtkwave.png)  
- Ngspice → ![Ngspice Installed](images/ngspice.png)  
- Magic → ![Magic Installed](images/magic.png)  
- OpenLane → ![OpenLane Installed](images/openlane.png)  

---

## ✅ Status
- Repo created: ✔️  
- VM setup in progress: ⏳  
- Tool installation: Pending (will update with screenshots).  

---

## 🙏 Acknowledgment
Thanks to **VSD (VLSI System Design)** for organizing the RISC-V SoC Tapeout Program and providing open-source learning opportunities.

