

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Nov 14 17:15:04 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.116 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      117|      117| 0.599 us | 0.599 us |  117|  117|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                                  |                                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196  |multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s  |      116|      116| 0.593 us | 0.593 us |   41|   41| dataflow |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call fastcc void @"multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>"(i1280* %input_1_V, i1280* %input_2_V, i33* %layer3_out_0_V, i33* %layer3_out_1_V, i33* %layer3_out_2_V, i33* %layer3_out_3_V, i33* %layer3_out_4_V, i33* %layer3_out_5_V, i33* %layer3_out_6_V, i33* %layer3_out_7_V, i33* %layer3_out_8_V, i33* %layer3_out_9_V, i33* %layer3_out_10_V, i33* %layer3_out_11_V, i33* %layer3_out_12_V, i33* %layer3_out_13_V, i33* %layer3_out_14_V, i33* %layer3_out_15_V, i33* %layer3_out_16_V, i33* %layer3_out_17_V, i33* %layer3_out_18_V, i33* %layer3_out_19_V, i33* %layer3_out_20_V, i33* %layer3_out_21_V, i33* %layer3_out_22_V, i33* %layer3_out_23_V, i33* %layer3_out_24_V, i33* %layer3_out_25_V, i33* %layer3_out_26_V, i33* %layer3_out_27_V, i33* %layer3_out_28_V, i33* %layer3_out_29_V, i33* %layer3_out_30_V, i33* %layer3_out_31_V, i33* %layer3_out_32_V, i33* %layer3_out_33_V, i33* %layer3_out_34_V, i33* %layer3_out_35_V, i33* %layer3_out_36_V, i33* %layer3_out_37_V, i33* %layer3_out_38_V, i33* %layer3_out_39_V, i33* %layer3_out_40_V, i33* %layer3_out_41_V, i33* %layer3_out_42_V, i33* %layer3_out_43_V, i33* %layer3_out_44_V, i33* %layer3_out_45_V, i33* %layer3_out_46_V, i33* %layer3_out_47_V, i33* %layer3_out_48_V, i33* %layer3_out_49_V, i33* %layer3_out_50_V, i33* %layer3_out_51_V, i33* %layer3_out_52_V, i33* %layer3_out_53_V, i33* %layer3_out_54_V, i33* %layer3_out_55_V, i33* %layer3_out_56_V, i33* %layer3_out_57_V, i33* %layer3_out_58_V, i33* %layer3_out_59_V, i33* %layer3_out_60_V, i33* %layer3_out_61_V, i33* %layer3_out_62_V, i33* %layer3_out_63_V, i33* %layer3_out_64_V, i33* %layer3_out_65_V, i33* %layer3_out_66_V, i33* %layer3_out_67_V, i33* %layer3_out_68_V, i33* %layer3_out_69_V, i33* %layer3_out_70_V, i33* %layer3_out_71_V, i33* %layer3_out_72_V, i33* %layer3_out_73_V, i33* %layer3_out_74_V, i33* %layer3_out_75_V, i33* %layer3_out_76_V, i33* %layer3_out_77_V, i33* %layer3_out_78_V, i33* %layer3_out_79_V)"   --->   Operation 3 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_79_V), !map !184"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_78_V), !map !190"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_77_V), !map !196"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_76_V), !map !202"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_75_V), !map !208"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_74_V), !map !214"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_73_V), !map !220"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_72_V), !map !226"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_71_V), !map !232"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_70_V), !map !238"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_69_V), !map !244"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_68_V), !map !250"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_67_V), !map !256"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_66_V), !map !262"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_65_V), !map !268"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_64_V), !map !274"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_63_V), !map !280"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_62_V), !map !286"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_61_V), !map !292"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_60_V), !map !298"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_59_V), !map !304"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_58_V), !map !310"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_57_V), !map !316"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_56_V), !map !322"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_55_V), !map !328"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_54_V), !map !334"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_53_V), !map !340"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_52_V), !map !346"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_51_V), !map !352"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_50_V), !map !358"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_49_V), !map !364"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_48_V), !map !370"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_47_V), !map !376"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_46_V), !map !382"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_45_V), !map !388"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_44_V), !map !394"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_43_V), !map !400"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_42_V), !map !406"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_41_V), !map !412"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_40_V), !map !418"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_39_V), !map !424"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_38_V), !map !430"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_37_V), !map !436"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_36_V), !map !442"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_35_V), !map !448"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_34_V), !map !454"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_33_V), !map !460"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_32_V), !map !466"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_31_V), !map !472"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_30_V), !map !478"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_29_V), !map !484"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_28_V), !map !490"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_27_V), !map !496"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_26_V), !map !502"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_25_V), !map !508"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_24_V), !map !514"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_23_V), !map !520"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_22_V), !map !526"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_21_V), !map !532"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_20_V), !map !538"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_19_V), !map !544"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_18_V), !map !550"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_17_V), !map !556"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_16_V), !map !562"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_15_V), !map !568"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_14_V), !map !574"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_13_V), !map !580"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_12_V), !map !586"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_11_V), !map !592"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_10_V), !map !598"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_9_V), !map !604"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_8_V), !map !610"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_7_V), !map !616"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_6_V), !map !622"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_5_V), !map !628"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_4_V), !map !634"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_3_V), !map !640"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_2_V), !map !646"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_1_V), !map !652"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_0_V), !map !658"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1280* %input_2_V), !map !664"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1280* %input_1_V), !map !905"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 86 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1280* %input_1_V, [7 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1280* %input_2_V, [7 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i33* %layer3_out_0_V, i33* %layer3_out_1_V, i33* %layer3_out_2_V, i33* %layer3_out_3_V, i33* %layer3_out_4_V, i33* %layer3_out_5_V, i33* %layer3_out_6_V, i33* %layer3_out_7_V, i33* %layer3_out_8_V, i33* %layer3_out_9_V, i33* %layer3_out_10_V, i33* %layer3_out_11_V, i33* %layer3_out_12_V, i33* %layer3_out_13_V, i33* %layer3_out_14_V, i33* %layer3_out_15_V, i33* %layer3_out_16_V, i33* %layer3_out_17_V, i33* %layer3_out_18_V, i33* %layer3_out_19_V, i33* %layer3_out_20_V, i33* %layer3_out_21_V, i33* %layer3_out_22_V, i33* %layer3_out_23_V, i33* %layer3_out_24_V, i33* %layer3_out_25_V, i33* %layer3_out_26_V, i33* %layer3_out_27_V, i33* %layer3_out_28_V, i33* %layer3_out_29_V, i33* %layer3_out_30_V, i33* %layer3_out_31_V, i33* %layer3_out_32_V, i33* %layer3_out_33_V, i33* %layer3_out_34_V, i33* %layer3_out_35_V, i33* %layer3_out_36_V, i33* %layer3_out_37_V, i33* %layer3_out_38_V, i33* %layer3_out_39_V, i33* %layer3_out_40_V, i33* %layer3_out_41_V, i33* %layer3_out_42_V, i33* %layer3_out_43_V, i33* %layer3_out_44_V, i33* %layer3_out_45_V, i33* %layer3_out_46_V, i33* %layer3_out_47_V, i33* %layer3_out_48_V, i33* %layer3_out_49_V, i33* %layer3_out_50_V, i33* %layer3_out_51_V, i33* %layer3_out_52_V, i33* %layer3_out_53_V, i33* %layer3_out_54_V, i33* %layer3_out_55_V, i33* %layer3_out_56_V, i33* %layer3_out_57_V, i33* %layer3_out_58_V, i33* %layer3_out_59_V, i33* %layer3_out_60_V, i33* %layer3_out_61_V, i33* %layer3_out_62_V, i33* %layer3_out_63_V, i33* %layer3_out_64_V, i33* %layer3_out_65_V, i33* %layer3_out_66_V, i33* %layer3_out_67_V, i33* %layer3_out_68_V, i33* %layer3_out_69_V, i33* %layer3_out_70_V, i33* %layer3_out_71_V, i33* %layer3_out_72_V, i33* %layer3_out_73_V, i33* %layer3_out_74_V, i33* %layer3_out_75_V, i33* %layer3_out_76_V, i33* %layer3_out_77_V, i33* %layer3_out_78_V, i33* %layer3_out_79_V, [7 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind" [firmware/myproject.cpp:16]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/2] (0.00ns)   --->   "call fastcc void @"multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>"(i1280* %input_1_V, i1280* %input_2_V, i33* %layer3_out_0_V, i33* %layer3_out_1_V, i33* %layer3_out_2_V, i33* %layer3_out_3_V, i33* %layer3_out_4_V, i33* %layer3_out_5_V, i33* %layer3_out_6_V, i33* %layer3_out_7_V, i33* %layer3_out_8_V, i33* %layer3_out_9_V, i33* %layer3_out_10_V, i33* %layer3_out_11_V, i33* %layer3_out_12_V, i33* %layer3_out_13_V, i33* %layer3_out_14_V, i33* %layer3_out_15_V, i33* %layer3_out_16_V, i33* %layer3_out_17_V, i33* %layer3_out_18_V, i33* %layer3_out_19_V, i33* %layer3_out_20_V, i33* %layer3_out_21_V, i33* %layer3_out_22_V, i33* %layer3_out_23_V, i33* %layer3_out_24_V, i33* %layer3_out_25_V, i33* %layer3_out_26_V, i33* %layer3_out_27_V, i33* %layer3_out_28_V, i33* %layer3_out_29_V, i33* %layer3_out_30_V, i33* %layer3_out_31_V, i33* %layer3_out_32_V, i33* %layer3_out_33_V, i33* %layer3_out_34_V, i33* %layer3_out_35_V, i33* %layer3_out_36_V, i33* %layer3_out_37_V, i33* %layer3_out_38_V, i33* %layer3_out_39_V, i33* %layer3_out_40_V, i33* %layer3_out_41_V, i33* %layer3_out_42_V, i33* %layer3_out_43_V, i33* %layer3_out_44_V, i33* %layer3_out_45_V, i33* %layer3_out_46_V, i33* %layer3_out_47_V, i33* %layer3_out_48_V, i33* %layer3_out_49_V, i33* %layer3_out_50_V, i33* %layer3_out_51_V, i33* %layer3_out_52_V, i33* %layer3_out_53_V, i33* %layer3_out_54_V, i33* %layer3_out_55_V, i33* %layer3_out_56_V, i33* %layer3_out_57_V, i33* %layer3_out_58_V, i33* %layer3_out_59_V, i33* %layer3_out_60_V, i33* %layer3_out_61_V, i33* %layer3_out_62_V, i33* %layer3_out_63_V, i33* %layer3_out_64_V, i33* %layer3_out_65_V, i33* %layer3_out_66_V, i33* %layer3_out_67_V, i33* %layer3_out_68_V, i33* %layer3_out_69_V, i33* %layer3_out_70_V, i33* %layer3_out_71_V, i33* %layer3_out_72_V, i33* %layer3_out_73_V, i33* %layer3_out_74_V, i33* %layer3_out_75_V, i33* %layer3_out_76_V, i33* %layer3_out_77_V, i33* %layer3_out_78_V, i33* %layer3_out_79_V)"   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:42]   --->   Operation 91 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ input_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_8_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_9_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_10_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_11_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_12_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_13_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_14_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_15_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_16_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_17_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_18_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_19_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_20_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_21_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_22_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_23_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_24_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_25_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_26_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_27_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_28_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_29_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_30_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_31_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_32_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_33_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_34_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_35_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_36_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_37_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_38_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_39_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_40_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_41_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_42_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_43_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_44_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_45_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_46_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_47_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_48_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_49_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_50_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_51_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_52_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_53_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_54_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_55_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_56_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_57_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_58_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_59_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_60_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_61_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_62_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_63_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_64_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_65_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_66_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_67_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_68_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_69_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_70_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_71_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_72_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_73_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_74_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_75_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_76_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_77_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_78_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_79_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ key_weight3_V311]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ query_weight3_V321]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ value_weight3_V331]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ key_weight3_V312]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ query_weight3_V322]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ value_weight3_V332]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ exp_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11111111111111111111]; IO mode=ap_memory:ce=0
Port [ invert_table2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
spectopmodule_ln0  (spectopmodule) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln16 (specinterface) [ 000]
call_ln0           (call         ) [ 000]
ret_ln42           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer3_out_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer3_out_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer3_out_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer3_out_3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_3_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer3_out_4_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_4_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer3_out_5_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_5_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer3_out_6_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_6_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer3_out_7_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_7_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer3_out_8_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_8_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer3_out_9_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_9_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer3_out_10_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_10_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer3_out_11_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_11_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer3_out_12_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_12_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer3_out_13_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_13_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer3_out_14_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_14_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer3_out_15_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_15_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer3_out_16_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_16_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer3_out_17_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_17_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="layer3_out_18_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_18_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="layer3_out_19_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_19_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="layer3_out_20_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_20_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer3_out_21_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_21_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="layer3_out_22_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_22_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="layer3_out_23_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_23_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="layer3_out_24_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_24_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="layer3_out_25_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_25_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="layer3_out_26_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_26_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="layer3_out_27_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_27_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="layer3_out_28_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_28_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="layer3_out_29_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_29_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="layer3_out_30_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_30_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="layer3_out_31_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_31_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="layer3_out_32_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_32_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="layer3_out_33_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_33_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="layer3_out_34_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_34_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="layer3_out_35_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_35_V"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="layer3_out_36_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_36_V"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="layer3_out_37_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_37_V"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="layer3_out_38_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_38_V"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="layer3_out_39_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_39_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="layer3_out_40_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_40_V"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="layer3_out_41_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_41_V"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="layer3_out_42_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_42_V"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="layer3_out_43_V">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_43_V"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="layer3_out_44_V">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_44_V"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="layer3_out_45_V">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_45_V"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="layer3_out_46_V">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_46_V"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="layer3_out_47_V">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_47_V"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="layer3_out_48_V">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_48_V"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="layer3_out_49_V">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_49_V"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="layer3_out_50_V">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_50_V"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="layer3_out_51_V">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_51_V"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="layer3_out_52_V">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_52_V"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="layer3_out_53_V">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_53_V"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="layer3_out_54_V">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_54_V"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="layer3_out_55_V">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_55_V"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="layer3_out_56_V">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_56_V"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="layer3_out_57_V">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_57_V"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="layer3_out_58_V">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_58_V"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="layer3_out_59_V">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_59_V"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="layer3_out_60_V">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_60_V"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="layer3_out_61_V">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_61_V"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="layer3_out_62_V">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_62_V"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="layer3_out_63_V">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_63_V"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="layer3_out_64_V">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_64_V"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="layer3_out_65_V">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_65_V"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="layer3_out_66_V">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_66_V"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="layer3_out_67_V">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_67_V"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="layer3_out_68_V">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_68_V"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="layer3_out_69_V">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_69_V"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="layer3_out_70_V">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_70_V"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="layer3_out_71_V">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_71_V"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="layer3_out_72_V">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_72_V"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="layer3_out_73_V">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_73_V"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="layer3_out_74_V">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_74_V"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="layer3_out_75_V">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_75_V"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="layer3_out_76_V">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_76_V"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="layer3_out_77_V">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_77_V"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="layer3_out_78_V">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_78_V"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="layer3_out_79_V">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_79_V"/></StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="key_weight3_V311">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_weight3_V311"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="query_weight3_V321">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="query_weight3_V321"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="value_weight3_V331">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_weight3_V331"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="key_weight3_V312">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_weight3_V312"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="query_weight3_V322">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="query_weight3_V322"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="value_weight3_V332">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_weight3_V332"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="exp_table1">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table1"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="invert_table2">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="196" class="1004" name="grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="1280" slack="0"/>
<pin id="199" dir="0" index="2" bw="1280" slack="0"/>
<pin id="200" dir="0" index="3" bw="33" slack="0"/>
<pin id="201" dir="0" index="4" bw="33" slack="0"/>
<pin id="202" dir="0" index="5" bw="33" slack="0"/>
<pin id="203" dir="0" index="6" bw="33" slack="0"/>
<pin id="204" dir="0" index="7" bw="33" slack="0"/>
<pin id="205" dir="0" index="8" bw="33" slack="0"/>
<pin id="206" dir="0" index="9" bw="33" slack="0"/>
<pin id="207" dir="0" index="10" bw="33" slack="0"/>
<pin id="208" dir="0" index="11" bw="33" slack="0"/>
<pin id="209" dir="0" index="12" bw="33" slack="0"/>
<pin id="210" dir="0" index="13" bw="33" slack="0"/>
<pin id="211" dir="0" index="14" bw="33" slack="0"/>
<pin id="212" dir="0" index="15" bw="33" slack="0"/>
<pin id="213" dir="0" index="16" bw="33" slack="0"/>
<pin id="214" dir="0" index="17" bw="33" slack="0"/>
<pin id="215" dir="0" index="18" bw="33" slack="0"/>
<pin id="216" dir="0" index="19" bw="33" slack="0"/>
<pin id="217" dir="0" index="20" bw="33" slack="0"/>
<pin id="218" dir="0" index="21" bw="33" slack="0"/>
<pin id="219" dir="0" index="22" bw="33" slack="0"/>
<pin id="220" dir="0" index="23" bw="33" slack="0"/>
<pin id="221" dir="0" index="24" bw="33" slack="0"/>
<pin id="222" dir="0" index="25" bw="33" slack="0"/>
<pin id="223" dir="0" index="26" bw="33" slack="0"/>
<pin id="224" dir="0" index="27" bw="33" slack="0"/>
<pin id="225" dir="0" index="28" bw="33" slack="0"/>
<pin id="226" dir="0" index="29" bw="33" slack="0"/>
<pin id="227" dir="0" index="30" bw="33" slack="0"/>
<pin id="228" dir="0" index="31" bw="33" slack="0"/>
<pin id="229" dir="0" index="32" bw="33" slack="0"/>
<pin id="230" dir="0" index="33" bw="33" slack="0"/>
<pin id="231" dir="0" index="34" bw="33" slack="0"/>
<pin id="232" dir="0" index="35" bw="33" slack="0"/>
<pin id="233" dir="0" index="36" bw="33" slack="0"/>
<pin id="234" dir="0" index="37" bw="33" slack="0"/>
<pin id="235" dir="0" index="38" bw="33" slack="0"/>
<pin id="236" dir="0" index="39" bw="33" slack="0"/>
<pin id="237" dir="0" index="40" bw="33" slack="0"/>
<pin id="238" dir="0" index="41" bw="33" slack="0"/>
<pin id="239" dir="0" index="42" bw="33" slack="0"/>
<pin id="240" dir="0" index="43" bw="33" slack="0"/>
<pin id="241" dir="0" index="44" bw="33" slack="0"/>
<pin id="242" dir="0" index="45" bw="33" slack="0"/>
<pin id="243" dir="0" index="46" bw="33" slack="0"/>
<pin id="244" dir="0" index="47" bw="33" slack="0"/>
<pin id="245" dir="0" index="48" bw="33" slack="0"/>
<pin id="246" dir="0" index="49" bw="33" slack="0"/>
<pin id="247" dir="0" index="50" bw="33" slack="0"/>
<pin id="248" dir="0" index="51" bw="33" slack="0"/>
<pin id="249" dir="0" index="52" bw="33" slack="0"/>
<pin id="250" dir="0" index="53" bw="33" slack="0"/>
<pin id="251" dir="0" index="54" bw="33" slack="0"/>
<pin id="252" dir="0" index="55" bw="33" slack="0"/>
<pin id="253" dir="0" index="56" bw="33" slack="0"/>
<pin id="254" dir="0" index="57" bw="33" slack="0"/>
<pin id="255" dir="0" index="58" bw="33" slack="0"/>
<pin id="256" dir="0" index="59" bw="33" slack="0"/>
<pin id="257" dir="0" index="60" bw="33" slack="0"/>
<pin id="258" dir="0" index="61" bw="33" slack="0"/>
<pin id="259" dir="0" index="62" bw="33" slack="0"/>
<pin id="260" dir="0" index="63" bw="33" slack="0"/>
<pin id="261" dir="0" index="64" bw="33" slack="0"/>
<pin id="262" dir="0" index="65" bw="33" slack="0"/>
<pin id="263" dir="0" index="66" bw="33" slack="0"/>
<pin id="264" dir="0" index="67" bw="33" slack="0"/>
<pin id="265" dir="0" index="68" bw="33" slack="0"/>
<pin id="266" dir="0" index="69" bw="33" slack="0"/>
<pin id="267" dir="0" index="70" bw="33" slack="0"/>
<pin id="268" dir="0" index="71" bw="33" slack="0"/>
<pin id="269" dir="0" index="72" bw="33" slack="0"/>
<pin id="270" dir="0" index="73" bw="33" slack="0"/>
<pin id="271" dir="0" index="74" bw="33" slack="0"/>
<pin id="272" dir="0" index="75" bw="33" slack="0"/>
<pin id="273" dir="0" index="76" bw="33" slack="0"/>
<pin id="274" dir="0" index="77" bw="33" slack="0"/>
<pin id="275" dir="0" index="78" bw="33" slack="0"/>
<pin id="276" dir="0" index="79" bw="33" slack="0"/>
<pin id="277" dir="0" index="80" bw="33" slack="0"/>
<pin id="278" dir="0" index="81" bw="33" slack="0"/>
<pin id="279" dir="0" index="82" bw="33" slack="0"/>
<pin id="280" dir="0" index="83" bw="16" slack="0"/>
<pin id="281" dir="0" index="84" bw="16" slack="0"/>
<pin id="282" dir="0" index="85" bw="16" slack="0"/>
<pin id="283" dir="0" index="86" bw="16" slack="0"/>
<pin id="284" dir="0" index="87" bw="16" slack="0"/>
<pin id="285" dir="0" index="88" bw="16" slack="0"/>
<pin id="286" dir="0" index="89" bw="24" slack="0"/>
<pin id="287" dir="0" index="90" bw="21" slack="0"/>
<pin id="288" dir="1" index="91" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="289"><net_src comp="180" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="290"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="291"><net_src comp="2" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="292"><net_src comp="4" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="293"><net_src comp="6" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="294"><net_src comp="8" pin="0"/><net_sink comp="196" pin=5"/></net>

<net id="295"><net_src comp="10" pin="0"/><net_sink comp="196" pin=6"/></net>

<net id="296"><net_src comp="12" pin="0"/><net_sink comp="196" pin=7"/></net>

<net id="297"><net_src comp="14" pin="0"/><net_sink comp="196" pin=8"/></net>

<net id="298"><net_src comp="16" pin="0"/><net_sink comp="196" pin=9"/></net>

<net id="299"><net_src comp="18" pin="0"/><net_sink comp="196" pin=10"/></net>

<net id="300"><net_src comp="20" pin="0"/><net_sink comp="196" pin=11"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="196" pin=12"/></net>

<net id="302"><net_src comp="24" pin="0"/><net_sink comp="196" pin=13"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="196" pin=14"/></net>

<net id="304"><net_src comp="28" pin="0"/><net_sink comp="196" pin=15"/></net>

<net id="305"><net_src comp="30" pin="0"/><net_sink comp="196" pin=16"/></net>

<net id="306"><net_src comp="32" pin="0"/><net_sink comp="196" pin=17"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="196" pin=18"/></net>

<net id="308"><net_src comp="36" pin="0"/><net_sink comp="196" pin=19"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="196" pin=20"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="196" pin=21"/></net>

<net id="311"><net_src comp="42" pin="0"/><net_sink comp="196" pin=22"/></net>

<net id="312"><net_src comp="44" pin="0"/><net_sink comp="196" pin=23"/></net>

<net id="313"><net_src comp="46" pin="0"/><net_sink comp="196" pin=24"/></net>

<net id="314"><net_src comp="48" pin="0"/><net_sink comp="196" pin=25"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="196" pin=26"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="196" pin=27"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="196" pin=28"/></net>

<net id="318"><net_src comp="56" pin="0"/><net_sink comp="196" pin=29"/></net>

<net id="319"><net_src comp="58" pin="0"/><net_sink comp="196" pin=30"/></net>

<net id="320"><net_src comp="60" pin="0"/><net_sink comp="196" pin=31"/></net>

<net id="321"><net_src comp="62" pin="0"/><net_sink comp="196" pin=32"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="196" pin=33"/></net>

<net id="323"><net_src comp="66" pin="0"/><net_sink comp="196" pin=34"/></net>

<net id="324"><net_src comp="68" pin="0"/><net_sink comp="196" pin=35"/></net>

<net id="325"><net_src comp="70" pin="0"/><net_sink comp="196" pin=36"/></net>

<net id="326"><net_src comp="72" pin="0"/><net_sink comp="196" pin=37"/></net>

<net id="327"><net_src comp="74" pin="0"/><net_sink comp="196" pin=38"/></net>

<net id="328"><net_src comp="76" pin="0"/><net_sink comp="196" pin=39"/></net>

<net id="329"><net_src comp="78" pin="0"/><net_sink comp="196" pin=40"/></net>

<net id="330"><net_src comp="80" pin="0"/><net_sink comp="196" pin=41"/></net>

<net id="331"><net_src comp="82" pin="0"/><net_sink comp="196" pin=42"/></net>

<net id="332"><net_src comp="84" pin="0"/><net_sink comp="196" pin=43"/></net>

<net id="333"><net_src comp="86" pin="0"/><net_sink comp="196" pin=44"/></net>

<net id="334"><net_src comp="88" pin="0"/><net_sink comp="196" pin=45"/></net>

<net id="335"><net_src comp="90" pin="0"/><net_sink comp="196" pin=46"/></net>

<net id="336"><net_src comp="92" pin="0"/><net_sink comp="196" pin=47"/></net>

<net id="337"><net_src comp="94" pin="0"/><net_sink comp="196" pin=48"/></net>

<net id="338"><net_src comp="96" pin="0"/><net_sink comp="196" pin=49"/></net>

<net id="339"><net_src comp="98" pin="0"/><net_sink comp="196" pin=50"/></net>

<net id="340"><net_src comp="100" pin="0"/><net_sink comp="196" pin=51"/></net>

<net id="341"><net_src comp="102" pin="0"/><net_sink comp="196" pin=52"/></net>

<net id="342"><net_src comp="104" pin="0"/><net_sink comp="196" pin=53"/></net>

<net id="343"><net_src comp="106" pin="0"/><net_sink comp="196" pin=54"/></net>

<net id="344"><net_src comp="108" pin="0"/><net_sink comp="196" pin=55"/></net>

<net id="345"><net_src comp="110" pin="0"/><net_sink comp="196" pin=56"/></net>

<net id="346"><net_src comp="112" pin="0"/><net_sink comp="196" pin=57"/></net>

<net id="347"><net_src comp="114" pin="0"/><net_sink comp="196" pin=58"/></net>

<net id="348"><net_src comp="116" pin="0"/><net_sink comp="196" pin=59"/></net>

<net id="349"><net_src comp="118" pin="0"/><net_sink comp="196" pin=60"/></net>

<net id="350"><net_src comp="120" pin="0"/><net_sink comp="196" pin=61"/></net>

<net id="351"><net_src comp="122" pin="0"/><net_sink comp="196" pin=62"/></net>

<net id="352"><net_src comp="124" pin="0"/><net_sink comp="196" pin=63"/></net>

<net id="353"><net_src comp="126" pin="0"/><net_sink comp="196" pin=64"/></net>

<net id="354"><net_src comp="128" pin="0"/><net_sink comp="196" pin=65"/></net>

<net id="355"><net_src comp="130" pin="0"/><net_sink comp="196" pin=66"/></net>

<net id="356"><net_src comp="132" pin="0"/><net_sink comp="196" pin=67"/></net>

<net id="357"><net_src comp="134" pin="0"/><net_sink comp="196" pin=68"/></net>

<net id="358"><net_src comp="136" pin="0"/><net_sink comp="196" pin=69"/></net>

<net id="359"><net_src comp="138" pin="0"/><net_sink comp="196" pin=70"/></net>

<net id="360"><net_src comp="140" pin="0"/><net_sink comp="196" pin=71"/></net>

<net id="361"><net_src comp="142" pin="0"/><net_sink comp="196" pin=72"/></net>

<net id="362"><net_src comp="144" pin="0"/><net_sink comp="196" pin=73"/></net>

<net id="363"><net_src comp="146" pin="0"/><net_sink comp="196" pin=74"/></net>

<net id="364"><net_src comp="148" pin="0"/><net_sink comp="196" pin=75"/></net>

<net id="365"><net_src comp="150" pin="0"/><net_sink comp="196" pin=76"/></net>

<net id="366"><net_src comp="152" pin="0"/><net_sink comp="196" pin=77"/></net>

<net id="367"><net_src comp="154" pin="0"/><net_sink comp="196" pin=78"/></net>

<net id="368"><net_src comp="156" pin="0"/><net_sink comp="196" pin=79"/></net>

<net id="369"><net_src comp="158" pin="0"/><net_sink comp="196" pin=80"/></net>

<net id="370"><net_src comp="160" pin="0"/><net_sink comp="196" pin=81"/></net>

<net id="371"><net_src comp="162" pin="0"/><net_sink comp="196" pin=82"/></net>

<net id="372"><net_src comp="164" pin="0"/><net_sink comp="196" pin=83"/></net>

<net id="373"><net_src comp="166" pin="0"/><net_sink comp="196" pin=84"/></net>

<net id="374"><net_src comp="168" pin="0"/><net_sink comp="196" pin=85"/></net>

<net id="375"><net_src comp="170" pin="0"/><net_sink comp="196" pin=86"/></net>

<net id="376"><net_src comp="172" pin="0"/><net_sink comp="196" pin=87"/></net>

<net id="377"><net_src comp="174" pin="0"/><net_sink comp="196" pin=88"/></net>

<net id="378"><net_src comp="176" pin="0"/><net_sink comp="196" pin=89"/></net>

<net id="379"><net_src comp="178" pin="0"/><net_sink comp="196" pin=90"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer3_out_0_V | {1 2 }
	Port: layer3_out_1_V | {1 2 }
	Port: layer3_out_2_V | {1 2 }
	Port: layer3_out_3_V | {1 2 }
	Port: layer3_out_4_V | {1 2 }
	Port: layer3_out_5_V | {1 2 }
	Port: layer3_out_6_V | {1 2 }
	Port: layer3_out_7_V | {1 2 }
	Port: layer3_out_8_V | {1 2 }
	Port: layer3_out_9_V | {1 2 }
	Port: layer3_out_10_V | {1 2 }
	Port: layer3_out_11_V | {1 2 }
	Port: layer3_out_12_V | {1 2 }
	Port: layer3_out_13_V | {1 2 }
	Port: layer3_out_14_V | {1 2 }
	Port: layer3_out_15_V | {1 2 }
	Port: layer3_out_16_V | {1 2 }
	Port: layer3_out_17_V | {1 2 }
	Port: layer3_out_18_V | {1 2 }
	Port: layer3_out_19_V | {1 2 }
	Port: layer3_out_20_V | {1 2 }
	Port: layer3_out_21_V | {1 2 }
	Port: layer3_out_22_V | {1 2 }
	Port: layer3_out_23_V | {1 2 }
	Port: layer3_out_24_V | {1 2 }
	Port: layer3_out_25_V | {1 2 }
	Port: layer3_out_26_V | {1 2 }
	Port: layer3_out_27_V | {1 2 }
	Port: layer3_out_28_V | {1 2 }
	Port: layer3_out_29_V | {1 2 }
	Port: layer3_out_30_V | {1 2 }
	Port: layer3_out_31_V | {1 2 }
	Port: layer3_out_32_V | {1 2 }
	Port: layer3_out_33_V | {1 2 }
	Port: layer3_out_34_V | {1 2 }
	Port: layer3_out_35_V | {1 2 }
	Port: layer3_out_36_V | {1 2 }
	Port: layer3_out_37_V | {1 2 }
	Port: layer3_out_38_V | {1 2 }
	Port: layer3_out_39_V | {1 2 }
	Port: layer3_out_40_V | {1 2 }
	Port: layer3_out_41_V | {1 2 }
	Port: layer3_out_42_V | {1 2 }
	Port: layer3_out_43_V | {1 2 }
	Port: layer3_out_44_V | {1 2 }
	Port: layer3_out_45_V | {1 2 }
	Port: layer3_out_46_V | {1 2 }
	Port: layer3_out_47_V | {1 2 }
	Port: layer3_out_48_V | {1 2 }
	Port: layer3_out_49_V | {1 2 }
	Port: layer3_out_50_V | {1 2 }
	Port: layer3_out_51_V | {1 2 }
	Port: layer3_out_52_V | {1 2 }
	Port: layer3_out_53_V | {1 2 }
	Port: layer3_out_54_V | {1 2 }
	Port: layer3_out_55_V | {1 2 }
	Port: layer3_out_56_V | {1 2 }
	Port: layer3_out_57_V | {1 2 }
	Port: layer3_out_58_V | {1 2 }
	Port: layer3_out_59_V | {1 2 }
	Port: layer3_out_60_V | {1 2 }
	Port: layer3_out_61_V | {1 2 }
	Port: layer3_out_62_V | {1 2 }
	Port: layer3_out_63_V | {1 2 }
	Port: layer3_out_64_V | {1 2 }
	Port: layer3_out_65_V | {1 2 }
	Port: layer3_out_66_V | {1 2 }
	Port: layer3_out_67_V | {1 2 }
	Port: layer3_out_68_V | {1 2 }
	Port: layer3_out_69_V | {1 2 }
	Port: layer3_out_70_V | {1 2 }
	Port: layer3_out_71_V | {1 2 }
	Port: layer3_out_72_V | {1 2 }
	Port: layer3_out_73_V | {1 2 }
	Port: layer3_out_74_V | {1 2 }
	Port: layer3_out_75_V | {1 2 }
	Port: layer3_out_76_V | {1 2 }
	Port: layer3_out_77_V | {1 2 }
	Port: layer3_out_78_V | {1 2 }
	Port: layer3_out_79_V | {1 2 }
 - Input state : 
	Port: myproject : input_1_V | {1 2 }
	Port: myproject : input_2_V | {1 2 }
	Port: myproject : key_weight3_V311 | {1 2 }
	Port: myproject : query_weight3_V321 | {1 2 }
	Port: myproject : value_weight3_V331 | {1 2 }
	Port: myproject : key_weight3_V312 | {1 2 }
	Port: myproject : query_weight3_V322 | {1 2 }
	Port: myproject : value_weight3_V332 | {1 2 }
	Port: myproject : exp_table1 | {1 2 }
	Port: myproject : invert_table2 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196 |  15276  | 556.164 |  157094 |  328060 |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                  |  15276  | 556.164 |  157094 |  328060 |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|    exp_table1    |   30   |    0   |    0   |    -   |
|   invert_table2  |    3   |    0   |    0   |    -   |
| key_weight3_V311 |    0   |   32   |    4   |    0   |
| key_weight3_V312 |    0   |   32   |    4   |    0   |
|query_weight3_V321|    0   |   32   |    4   |    0   |
|query_weight3_V322|    0   |   32   |    4   |    0   |
|value_weight3_V331|    0   |   32   |    4   |    0   |
|value_weight3_V332|    0   |   32   |    4   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |   33   |   192  |   24   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |  15276 |   556  | 157094 | 328060 |    -   |
|   Memory  |   33   |    -   |    -   |   192  |   24   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   33   |  15276 |   556  | 157286 | 328084 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
