TRACE::2024-10-06.20:06:36::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:36::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:36::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:38::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:38::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-06.20:06:39::SCWPlatform::Opened new HwDB with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:39::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-10-06.20:06:39::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper"
		}]
}
TRACE::2024-10-06.20:06:39::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-10-06.20:06:39::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-06.20:06:39::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-06.20:06:39::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-06.20:06:39::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:39::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:39::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:39::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:39::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:39::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:39::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:39::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:39::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:39::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:39::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:39::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:39::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:39::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:39::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:39::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:39::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:39::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:39::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:39::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:39::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:39::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2024-10-06.20:06:39::SCWPlatform::Generating the sources  .
TRACE::2024-10-06.20:06:39::SCWBDomain::Generating boot domain sources.
TRACE::2024-10-06.20:06:39::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2024-10-06.20:06:39::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:39::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:39::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:39::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:39::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:39::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:39::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:39::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.20:06:39::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:39::SCWMssOS::mss does not exists at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:39::SCWMssOS::Creating sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:39::SCWMssOS::Adding the swdes entry, created swdb /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:39::SCWMssOS::updating the scw layer changes to swdes at   /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:39::SCWMssOS::Writing mss at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:39::SCWMssOS::Completed writing the mss file at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-06.20:06:39::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-10-06.20:06:39::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-10-06.20:06:39::SCWBDomain::Completed writing the mss file at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-06.20:06:43::SCWPlatform::Generating sources Done.
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2024-10-06.20:06:43::SCWMssOS::Could not open the swdb for /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2024-10-06.20:06:43::SCWMssOS::Could not open the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2024-10-06.20:06:43::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-06.20:06:43::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:06:43::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:06:43::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:06:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:06:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-06.20:06:43::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:06:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:06:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-06.20:06:43::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-06.20:06:43::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-06.20:06:43::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::mss does not exists at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Creating sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Adding the swdes entry, created swdb /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::updating the scw layer changes to swdes at   /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Writing mss at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Completed writing the mss file at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-06.20:06:43::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-10-06.20:06:43::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-10-06.20:06:43::SCWMssOS::Completed writing the mss file at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-06.20:06:43::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-10-06.20:06:43::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:06:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:06:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:06:43::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:06:43::SCWMssOS::Running validate of swdbs.
KEYINFO::2024-10-06.20:06:43::SCWMssOS::Could not open the swdb for /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
KEYINFO::2024-10-06.20:06:43::SCWMssOS::Could not open the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss is not found

TRACE::2024-10-06.20:06:43::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-06.20:06:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-06.20:06:43::SCWMssOS::Writing the mss file completed /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97dfbfea3066299b86b44fa45ef7b1fc",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-06.20:06:43::SCWPlatform::Started generating the artifacts platform UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:06:43::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-06.20:06:43::SCWPlatform::Started generating the artifacts for system configuration UART_BRAM_Interfacing_wrapper
LOG::2024-10-06.20:06:43::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-06.20:06:43::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-06.20:06:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-06.20:06:43::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-06.20:06:43::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-06.20:06:43::SCWSystem::Not a boot domain 
LOG::2024-10-06.20:06:43::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-06.20:06:43::SCWDomain::Generating domain artifcats
TRACE::2024-10-06.20:06:43::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-06.20:06:43::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/export/UART_BRAM_Interfacing_wrapper/sw/UART_BRAM_Interfacing_wrapper/qemu/
TRACE::2024-10-06.20:06:43::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/export/UART_BRAM_Interfacing_wrapper/sw/UART_BRAM_Interfacing_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-06.20:06:43::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Completed writing the mss file at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-06.20:06:43::SCWMssOS::Mss edits present, copying mssfile into export location /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-06.20:06:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-06.20:06:43::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-06.20:06:43::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-06.20:06:43::SCWMssOS::Copying to export directory.
TRACE::2024-10-06.20:06:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-06.20:06:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-10-06.20:06:43::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-10-06.20:06:43::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-06.20:06:43::SCWSystem::Completed Processing the sysconfig UART_BRAM_Interfacing_wrapper
LOG::2024-10-06.20:06:43::SCWPlatform::Completed generating the artifacts for system configuration UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:06:43::SCWPlatform::Started preparing the platform 
TRACE::2024-10-06.20:06:43::SCWSystem::Writing the bif file for system config UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:06:43::SCWSystem::dir created 
TRACE::2024-10-06.20:06:43::SCWSystem::Writing the bif 
TRACE::2024-10-06.20:06:43::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-06.20:06:43::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-06.20:06:43::SCWPlatform::Completed generating the platform
TRACE::2024-10-06.20:06:43::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:06:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:06:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:06:43::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:06:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:06:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97dfbfea3066299b86b44fa45ef7b1fc",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-06.20:06:43::SCWPlatform::updated the xpfm file.
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:06:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:06:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:06:43::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:06:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:06:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97dfbfea3066299b86b44fa45ef7b1fc",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:06:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:06:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:06:43::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:06:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:06:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97dfbfea3066299b86b44fa45ef7b1fc",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-06.20:06:43::SCWPlatform::Started generating the artifacts platform UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:06:43::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-06.20:06:43::SCWPlatform::Started generating the artifacts for system configuration UART_BRAM_Interfacing_wrapper
LOG::2024-10-06.20:06:43::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-06.20:06:43::SCWDomain::Generating domain artifcats
TRACE::2024-10-06.20:06:43::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-06.20:06:43::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/export/UART_BRAM_Interfacing_wrapper/sw/UART_BRAM_Interfacing_wrapper/qemu/
TRACE::2024-10-06.20:06:43::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/export/UART_BRAM_Interfacing_wrapper/sw/UART_BRAM_Interfacing_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-06.20:06:43::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Completed writing the mss file at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-06.20:06:43::SCWMssOS::Mss edits present, copying mssfile into export location /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-06.20:06:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-06.20:06:43::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-10-06.20:06:43::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-06.20:06:43::SCWMssOS::Copying to export directory.
TRACE::2024-10-06.20:06:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-06.20:06:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-10-06.20:06:43::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-10-06.20:06:43::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-06.20:06:43::SCWSystem::Completed Processing the sysconfig UART_BRAM_Interfacing_wrapper
LOG::2024-10-06.20:06:43::SCWPlatform::Completed generating the artifacts for system configuration UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:06:43::SCWPlatform::Started preparing the platform 
TRACE::2024-10-06.20:06:43::SCWSystem::Writing the bif file for system config UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:06:43::SCWSystem::dir created 
TRACE::2024-10-06.20:06:43::SCWSystem::Writing the bif 
TRACE::2024-10-06.20:06:43::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-06.20:06:43::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-06.20:06:43::SCWPlatform::Completed generating the platform
TRACE::2024-10-06.20:06:43::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:06:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:06:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:06:43::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:06:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:06:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:06:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:06:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:06:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:06:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:06:43::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:06:43::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97dfbfea3066299b86b44fa45ef7b1fc",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-06.20:06:43::SCWPlatform::updated the xpfm file.
TRACE::2024-10-06.20:08:45::SCWPlatform::Clearing the existing platform
TRACE::2024-10-06.20:08:45::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-06.20:08:45::SCWBDomain::clearing the fsbl build
TRACE::2024-10-06.20:08:45::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:45::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:08:45::SCWSystem::Clearing the domains completed.
TRACE::2024-10-06.20:08:45::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-06.20:08:45::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:45::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:45::SCWPlatform:: Platform location is /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:08:45::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:08:45::SCWPlatform::Removing the HwDB with name /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:45::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:45::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:45::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:45::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:08:45::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:08:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-06.20:08:46::SCWPlatform::Opened new HwDB with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWReader::Active system found as  UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:08:46::SCWReader::Handling sysconfig UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:08:46::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-06.20:08:46::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-06.20:08:46::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:08:46::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:08:46::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:08:46::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:08:46::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:08:46::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:08:46::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.20:08:46::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:08:46::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:08:46::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:08:46::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:08:46::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:08:46::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:08:46::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:08:46::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:08:46::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-06.20:08:46::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:08:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:08:46::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:08:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-06.20:08:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:08:46::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:08:46::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:08:46::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWReader::No isolation master present  
TRACE::2024-10-06.20:08:46::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-06.20:08:46::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-06.20:08:46::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:08:46::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:08:46::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:08:46::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:08:46::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:08:46::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-06.20:08:46::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:08:46::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:08:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:08:46::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:08:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-06.20:08:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:08:46::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:08:46::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:08:46::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:08:46::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:08:46::SCWReader::No isolation master present  
TRACE::2024-10-06.20:08:47::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:47::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:47::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:47::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:08:47::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:08:47::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:47::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:08:47::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:47::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:08:47::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:48::SCWMssOS::In reload Mss file.
TRACE::2024-10-06.20:08:48::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:48::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:48::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:48::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:08:48::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:08:48::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:48::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:08:48::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:48::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-10-06.20:08:48::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-10-06.20:08:48::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-10-06.20:08:48::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-06.20:08:48::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:48::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:48::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:48::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:08:48::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:08:48::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:48::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:48::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:48::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:48::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:08:48::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:08:48::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:48::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:08:48::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:48::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:08:48::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:48::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-06.20:08:48::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:48::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:48::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:48::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:08:48::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:08:48::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:48::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:08:48::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:48::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:08:48::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:48::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-06.20:08:48::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:08:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:08:48::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:08:48::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:48::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:48::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:48::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:08:48::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:08:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:08:48::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:48::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:08:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:08:48::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:48::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:08:48::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:08:48::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:00::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:00::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:00::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:00::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:00::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:00::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:00::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:00::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:00::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-10-06.20:09:00::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:00::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:00::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:00::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:09:00::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:09:00::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:05::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:05::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:05::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:05::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:09:05::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:05::SCWMssOS::Adding Library:  openamp:1.6
TRACE::2024-10-06.20:09:05::SCWMssOS::Added Library:  openamp
TRACE::2024-10-06.20:09:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:05::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:05::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:05::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:05::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:09:05::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:19::SCWMssOS::In reload Mss file.
TRACE::2024-10-06.20:09:19::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:19::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:19::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:19::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:19::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:19::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:19::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:19::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:19::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-10-06.20:09:19::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-10-06.20:09:19::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-10-06.20:09:19::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-06.20:09:19::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:19::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:19::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:19::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:09:19::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:09:19::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:19::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:19::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:19::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:19::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:19::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:19::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:19::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:19::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:19::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:09:19::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:19::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-06.20:09:19::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:19::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:19::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:19::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:19::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:19::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:19::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:19::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:19::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:09:19::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:19::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-06.20:09:19::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:09:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:09:19::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:09:19::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:19::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:19::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:19::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:19::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:19::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:19::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:19::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:19::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:09:19::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:19::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:23::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:23::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:23::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:23::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:23::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:23::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:23::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:23::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:23::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-10-06.20:09:23::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:24::SCWMssOS::In reload Mss file.
TRACE::2024-10-06.20:09:24::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:24::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:24::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:24::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:24::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:24::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:24::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:24::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:24::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

KEYINFO::2024-10-06.20:09:24::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-10-06.20:09:24::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-10-06.20:09:24::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-06.20:09:24::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:24::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:24::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:24::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-10-06.20:09:24::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:09:24::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:24::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:09:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:09:24::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:09:24::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:24::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:24::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:24::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:24::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:24::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:24::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:24::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:24::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2024-10-06.20:09:24::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:24::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:27::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:27::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:27::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:27::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:27::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:27::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:27::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:27::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.20:09:27::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:27::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:27::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:27::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-10-06.20:09:27::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:09:27::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:37::SCWMssOS::In reload Mss file.
TRACE::2024-10-06.20:09:37::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:37::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:37::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:37::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:37::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:37::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:37::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:37::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:37::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

KEYINFO::2024-10-06.20:09:37::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-10-06.20:09:37::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-10-06.20:09:37::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-06.20:09:37::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:37::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:37::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:37::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-10-06.20:09:37::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:09:37::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:37::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:09:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:09:37::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:09:37::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:37::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:37::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:37::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:37::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:37::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:37::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:37::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:37::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2024-10-06.20:09:37::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:37::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:39::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:39::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:39::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:39::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:39::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:39::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:39::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:39::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.20:09:39::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:39::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:39::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:39::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:09:39::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:09:39::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:43::SCWMssOS::In reload Mss file.
TRACE::2024-10-06.20:09:43::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:43::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:43::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:43::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:43::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:43::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:43::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:43::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:43::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-10-06.20:09:43::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-10-06.20:09:43::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-10-06.20:09:43::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-06.20:09:43::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:43::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:43::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:43::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:09:43::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:09:44::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:44::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:44::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:44::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:44::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:44::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:44::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:44::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:44::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:44::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:09:44::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:44::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-06.20:09:44::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:44::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:44::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:44::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:44::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:44::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:44::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:44::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:44::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:09:44::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:44::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-06.20:09:44::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:09:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:09:44::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:09:44::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:44::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:44::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:44::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:44::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:44::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:44::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:44::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:44::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:09:44::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:44::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:45::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:45::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:45::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:45::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:45::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:45::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:45::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:45::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.20:09:45::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:45::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:45::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:45::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-10-06.20:09:45::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:09:45::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:49::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:49::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:49::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:49::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:49::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:49::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:49::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:49::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:49::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2024-10-06.20:09:49::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:49::SCWMssOS::Adding Library:  xilffs:4.4
TRACE::2024-10-06.20:09:49::SCWMssOS::Added Library:  xilffs
TRACE::2024-10-06.20:09:49::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:49::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:49::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:49::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:49::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:49::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:49::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:49::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:49::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2024-10-06.20:09:49::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:50::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:50::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:50::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:50::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:50::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:50::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:50::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:50::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:50::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2024-10-06.20:09:50::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:50::SCWMssOS::Adding Library:  xilrsa:1.6
TRACE::2024-10-06.20:09:50::SCWMssOS::Added Library:  xilrsa
TRACE::2024-10-06.20:09:50::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:50::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:50::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:50::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:50::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:50::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:50::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:50::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:50::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2024-10-06.20:09:50::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2024-10-06.20:09:51::SCWMssOS::Writing the mss file completed /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:09:51::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:09:51::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:09:51::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:09:51::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:51::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:51::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:51::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:51::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-10-06.20:09:51::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:51::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:51::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:51::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:51::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-10-06.20:09:51::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97dfbfea3066299b86b44fa45ef7b1fc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-06.20:09:51::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:09:51::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:09:51::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:09:51::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:51::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:51::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:51::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:51::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-10-06.20:09:51::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::In reload Mss file.
TRACE::2024-10-06.20:09:51::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:51::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:51::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:51::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:51::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-10-06.20:09:51::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-10-06.20:09:51::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:09:51::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:51::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:51::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:51::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:51::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-10-06.20:09:51::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-06.20:09:51::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:51::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:51::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:51::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:51::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-10-06.20:09:51::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-06.20:09:51::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:09:51::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:09:51::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:09:51::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:51::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:51::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:51::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:51::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-10-06.20:09:51::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:51::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:51::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:51::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_2
TRACE::2024-10-06.20:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:51::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-10-06.20:09:51::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-10-06.20:09:51::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:09:51::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:51::SCWMssOS::Completed writing the mss file at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-06.20:09:51::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-10-06.20:09:57::SCWPlatform::Clearing the existing platform
TRACE::2024-10-06.20:09:57::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-06.20:09:57::SCWBDomain::clearing the fsbl build
TRACE::2024-10-06.20:09:57::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:57::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:57::SCWSystem::Clearing the domains completed.
TRACE::2024-10-06.20:09:57::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-06.20:09:57::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:57::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:57::SCWPlatform:: Platform location is /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:57::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:57::SCWPlatform::Removing the HwDB with name /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:57::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:57::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:57::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:57::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:57::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-06.20:09:58::SCWPlatform::Opened new HwDB with name UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWReader::Active system found as  UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:09:58::SCWReader::Handling sysconfig UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:09:58::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-06.20:09:58::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-06.20:09:58::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:58::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:58::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:58::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:58::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:58::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:58::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.20:09:58::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:09:58::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:09:58::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:58::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:58::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:09:58::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:58::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:58::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:09:58::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-06.20:09:58::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:09:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:09:58::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:09:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-06.20:09:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:58::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:58::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:09:58::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWReader::No isolation master present  
TRACE::2024-10-06.20:09:58::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-06.20:09:58::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-06.20:09:58::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:58::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:58::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:58::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:58::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:09:58::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-06.20:09:58::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:09:58::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:58::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:58::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:09:58::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:58::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:58::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:09:58::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-06.20:09:58::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:09:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:09:58::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:09:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-06.20:09:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:09:58::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:09:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:09:58::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:09:58::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:09:58::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:09:58::SCWReader::No isolation master present  
TRACE::2024-10-06.20:10:04::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:04::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:04::SCWPlatform:: Platform location is /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa
TRACE::2024-10-06.20:10:04::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:10:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:10:05::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-06.20:10:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:10:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:10:05::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:10:05::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:10:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:10:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:10:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:10:05::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:10:05::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:10:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:10:05::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:10:05::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:10:05::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:10:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa
TRACE::2024-10-06.20:10:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:10:05::SCWPlatform::update - Opened existing hwdb UART_BRAM_Interfacing_wrapper_4
TRACE::2024-10-06.20:10:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:10:05::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-06.20:10:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:10:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:10:05::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:10:05::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:10:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:10:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:10:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:10:05::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:10:05::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_3
TRACE::2024-10-06.20:10:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:10:05::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:10:05::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:10:05::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:10:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa
TRACE::2024-10-06.20:10:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:10:05::SCWPlatform::update - Opened existing hwdb UART_BRAM_Interfacing_wrapper_4
TRACE::2024-10-06.20:10:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:10:05::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:10:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:10:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:10:05::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:10:05::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-06.20:10:05::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:10:05::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:10:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:10:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:10:05::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:10:05::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-06.20:10:05::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:10:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:10:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:10:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-06.20:10:05::SCWPlatform::Opened new HwDB with name UART_BRAM_Interfacing_wrapper_5
TRACE::2024-10-06.20:10:05::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:10:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:10:05::SCWMssOS::Writing the mss file completed /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:10:05::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:10:05::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:10:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-06.20:10:05::SCWMssOS::Writing the mss file completed /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:10:05::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:10:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:10:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:10:05::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_5
TRACE::2024-10-06.20:10:05::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_5
TRACE::2024-10-06.20:10:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:10:05::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:10:05::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:10:05::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:10:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:10:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:10:05::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_5
TRACE::2024-10-06.20:10:05::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_5
TRACE::2024-10-06.20:10:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:10:05::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:10:05::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:10:05::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:10:05::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97dfbfea3066299b86b44fa45ef7b1fc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-06.20:10:15::SCWPlatform::Started generating the artifacts platform UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:10:15::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-06.20:10:15::SCWPlatform::Started generating the artifacts for system configuration UART_BRAM_Interfacing_wrapper
LOG::2024-10-06.20:10:15::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-06.20:10:15::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-06.20:10:15::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-06.20:10:15::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-10-06.20:10:15::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:15::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:15::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:15::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:10:15::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:10:15::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_5
TRACE::2024-10-06.20:10:15::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_5
TRACE::2024-10-06.20:10:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:10:15::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:10:15::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:10:15::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:10:15::SCWBDomain::Completed writing the mss file at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-06.20:10:15::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-06.20:10:15::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-06.20:10:15::SCWBDomain::System Command Ran  cd  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl ; bash -c " make -C zynq_fsbl_bsp ; make  " 
TRACE::2024-10-06.20:10:15::SCWBDomain::make: Entering directory '/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-10-06.20:10:15::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:15::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:15::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:15::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:15::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2024-10-06.20:10:15::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2024-10-06.20:10:15::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:10:15::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:10:15::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:10:15::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:10:15::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2024-10-06.20:10:15::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2024-10-06.20:10:15::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:15::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:15::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:15::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:15::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:15::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:15::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-06.20:10:15::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-06.20:10:15::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:15::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:15::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2024-10-06.20:10:15::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2024-10-06.20:10:15::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:10:15::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:10:15::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:10:15::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:10:15::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:10:15::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:10:15::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:15::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:15::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:15::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:15::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:10:15::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:10:15::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:10:15::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:10:15::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Finished building libraries sequentially.

TRACE::2024-10-06.20:10:15::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:15::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:15::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:15::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:15::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2024-10-06.20:10:15::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2024-10-06.20:10:15::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:10:15::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:10:15::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:10:15::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:10:15::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2024-10-06.20:10:15::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2024-10-06.20:10:15::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:15::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:15::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:15::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:15::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:15::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:15::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-06.20:10:15::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-06.20:10:15::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:15::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:15::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2024-10-06.20:10:15::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2024-10-06.20:10:15::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:10:15::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:10:15::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:10:15::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:10:15::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:10:15::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:10:15::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:15::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:15::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:15::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:15::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:10:15::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:10:15::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:10:15::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:10:15::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:10:15::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:10:15::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:10:15::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:10:15::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-06.20:10:15::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-06.20:10:15::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-06.20:10:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-06.20:10:15::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2024-10-06.20:10:15::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2024-10-06.20:10:15::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:10:15::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:10:15::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:10:15::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:10:15::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:10:15::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:10:15::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2024-10-06.20:10:15::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2024-10-06.20:10:15::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:10:15::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:10:15::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-06.20:10:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-06.20:10:15::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-06.20:10:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-06.20:10:15::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-06.20:10:15::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-06.20:10:15::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:10:15::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:10:15::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:10:15::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:10:15::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src

TRACE::2024-10-06.20:10:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-06.20:10:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-06.20:10:15::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:16::SCWBDomain::Finished building libraries parallelly.

TRACE::2024-10-06.20:10:16::SCWBDomain::make --no-print-directory archive

TRACE::2024-10-06.20:10:16::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_
TRACE::2024-10-06.20:10:16::SCWBDomain::0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/li
TRACE::2024-10-06.20:10:16::SCWBDomain::b/xil_printf.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/
TRACE::2024-10-06.20:10:16::SCWBDomain::lib/xemacps_hw.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/l
TRACE::2024-10-06.20:10:16::SCWBDomain::ib/xdevcfg_g.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib
TRACE::2024-10-06.20:10:16::SCWBDomain::/xadcps_sinit.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/x
TRACE::2024-10-06.20:10:16::SCWBDomain::il_sleepcommon.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/
TRACE::2024-10-06.20:10:16::SCWBDomain::lib/cpu_init.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib
TRACE::2024-10-06.20:10:16::SCWBDomain::/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_
TRACE::2024-10-06.20:10:16::SCWBDomain::0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/li
TRACE::2024-10-06.20:10:16::SCWBDomain::b/xusbps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9
TRACE::2024-10-06.20:10:16::SCWBDomain::_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xuartps_g.o ps7_corte
TRACE::2024-10-06.20:10:16::SCWBDomain::xa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xemacps_bdr
TRACE::2024-10-06.20:10:16::SCWBDomain::ing.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/
TRACE::2024-10-06.20:10:16::SCWBDomain::xdevcfg_hw.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xsdps_hos
TRACE::2024-10-06.20:10:16::SCWBDomain::t.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xplatform_info.o
TRACE::2024-10-06.20:10:16::SCWBDomain:: ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xil_mmu.
TRACE::2024-10-06.20:10:16::SCWBDomain::o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xadcps_
TRACE::2024-10-06.20:10:16::SCWBDomain::g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xusbps_sinit.o 
TRACE::2024-10-06.20:10:16::SCWBDomain::ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib
TRACE::2024-10-06.20:10:16::SCWBDomain::/xemacps_intr.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/pu
TRACE::2024-10-06.20:10:16::SCWBDomain::tnum.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/
TRACE::2024-10-06.20:10:16::SCWBDomain::xusbps.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xil_exception.
TRACE::2024-10-06.20:10:16::SCWBDomain::o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xuartps_opti
TRACE::2024-10-06.20:10:16::SCWBDomain::ons.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/errno.o 
TRACE::2024-10-06.20:10:16::SCWBDomain::ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xqspips_g.
TRACE::2024-10-06.20:10:16::SCWBDomain::o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xgpiops.o 
TRACE::2024-10-06.20:10:16::SCWBDomain::ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xil_mem.o ps
TRACE::2024-10-06.20:10:16::SCWBDomain::7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/translation_tabl
TRACE::2024-10-06.20:10:16::SCWBDomain::e.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xuartps.o

TRACE::2024-10-06.20:10:16::SCWBDomain::Finished building libraries

TRACE::2024-10-06.20:10:16::SCWBDomain::make: Leaving directory '/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-10-06.20:10:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-10-06.20:10:16::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-10-06.20:10:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-10-06.20:10:16::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-10-06.20:10:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-10-06.20:10:16::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-10-06.20:10:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-10-06.20:10:16::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-10-06.20:10:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-10-06.20:10:16::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-10-06.20:10:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-10-06.20:10:16::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-10-06.20:10:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-10-06.20:10:16::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-10-06.20:10:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-10-06.20:10:16::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-10-06.20:10:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-10-06.20:10:16::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-10-06.20:10:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-10-06.20:10:16::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-10-06.20:10:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-10-06.20:10:16::SCWBDomain::exa9_0/include -I.

TRACE::2024-10-06.20:10:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-10-06.20:10:16::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-10-06.20:10:16::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  nand.o  pcap.o  ps7_init.o  qspi.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  nor.o  sd
TRACE::2024-10-06.20:10:16::SCWBDomain::.o  fsbl_handoff.o  -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:10:16::SCWBDomain::-Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lg
TRACE::2024-10-06.20:10:16::SCWBDomain::cc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections -Lzy
TRACE::2024-10-06.20:10:16::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-10-06.20:10:16::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-06.20:10:16::SCWSystem::Not a boot domain 
LOG::2024-10-06.20:10:16::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-06.20:10:16::SCWDomain::Generating domain artifcats
TRACE::2024-10-06.20:10:16::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-06.20:10:16::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/export/UART_BRAM_Interfacing_wrapper/sw/UART_BRAM_Interfacing_wrapper/qemu/
TRACE::2024-10-06.20:10:16::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/export/UART_BRAM_Interfacing_wrapper/sw/UART_BRAM_Interfacing_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-06.20:10:16::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-06.20:10:16::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:16::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:16::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:16::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:10:16::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:10:16::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_5
TRACE::2024-10-06.20:10:16::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_5
TRACE::2024-10-06.20:10:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:10:16::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:10:16::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:10:16::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:10:16::SCWMssOS::Completed writing the mss file at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-06.20:10:16::SCWMssOS::Mss edits present, copying mssfile into export location /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:10:16::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-10-06.20:10:16::SCWMssOS::doing bsp build ... 
TRACE::2024-10-06.20:10:16::SCWMssOS::System Command Ran  cd  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp ; bash -c "make  " 
TRACE::2024-10-06.20:10:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-10-06.20:10:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src

TRACE::2024-10-06.20:10:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:16::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:16::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src

TRACE::2024-10-06.20:10:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:16::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:16::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src

TRACE::2024-10-06.20:10:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2024-10-06.20:10:16::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2024-10-06.20:10:16::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src

TRACE::2024-10-06.20:10:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:10:16::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:10:16::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src

TRACE::2024-10-06.20:10:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:10:16::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:10:16::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src

TRACE::2024-10-06.20:10:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2024-10-06.20:10:16::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2024-10-06.20:10:16::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2024-10-06.20:10:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:16::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:16::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src

TRACE::2024-10-06.20:10:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:16::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:16::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2024-10-06.20:10:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:16::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:16::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2024-10-06.20:10:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-06.20:10:16::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-06.20:10:16::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src

TRACE::2024-10-06.20:10:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:16::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:16::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-10-06.20:10:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2024-10-06.20:10:16::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2024-10-06.20:10:16::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:16::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src

TRACE::2024-10-06.20:10:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:10:16::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:10:16::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:10:17::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:10:17::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:10:17::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:10:17::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:17::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:17::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:10:17::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:10:17::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:10:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:10:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Finished building libraries sequentially.

TRACE::2024-10-06.20:10:17::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:17::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:17::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2024-10-06.20:10:17::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2024-10-06.20:10:17::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:10:17::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:10:17::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:10:17::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:10:17::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2024-10-06.20:10:17::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2024-10-06.20:10:17::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:17::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:17::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:17::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-06.20:10:17::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-06.20:10:17::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:17::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2024-10-06.20:10:17::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2024-10-06.20:10:17::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:10:17::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:10:17::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:10:17::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:10:17::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:10:17::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:10:17::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:17::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:10:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:10:17::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:10:17::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:10:17::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:10:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:10:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:10:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:10:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:10:17::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:10:17::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-06.20:10:17::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-06.20:10:17::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-06.20:10:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-06.20:10:17::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2024-10-06.20:10:17::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2024-10-06.20:10:17::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:10:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:10:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:10:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:10:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:10:17::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:10:17::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:10:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:10:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2024-10-06.20:10:17::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2024-10-06.20:10:17::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-06.20:10:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-06.20:10:17::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-06.20:10:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-06.20:10:17::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-06.20:10:17::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-06.20:10:17::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:10:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:10:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:10:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:10:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src

TRACE::2024-10-06.20:10:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-06.20:10:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-06.20:10:17::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:10:17::SCWMssOS::Finished building libraries parallelly.

TRACE::2024-10-06.20:10:17::SCWMssOS::make --no-print-directory archive

TRACE::2024-10-06.20:10:17::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_
TRACE::2024-10-06.20:10:17::SCWMssOS::0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/li
TRACE::2024-10-06.20:10:17::SCWMssOS::b/xil_printf.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/
TRACE::2024-10-06.20:10:17::SCWMssOS::lib/xemacps_hw.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/l
TRACE::2024-10-06.20:10:17::SCWMssOS::ib/xdevcfg_g.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib
TRACE::2024-10-06.20:10:17::SCWMssOS::/xadcps_sinit.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/x
TRACE::2024-10-06.20:10:17::SCWMssOS::il_sleepcommon.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/
TRACE::2024-10-06.20:10:17::SCWMssOS::lib/cpu_init.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib
TRACE::2024-10-06.20:10:17::SCWMssOS::/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_
TRACE::2024-10-06.20:10:17::SCWMssOS::0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/li
TRACE::2024-10-06.20:10:17::SCWMssOS::b/xusbps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9
TRACE::2024-10-06.20:10:17::SCWMssOS::_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xuartps_g.o ps7_corte
TRACE::2024-10-06.20:10:17::SCWMssOS::xa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xemacps_bdr
TRACE::2024-10-06.20:10:17::SCWMssOS::ing.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/
TRACE::2024-10-06.20:10:17::SCWMssOS::xdevcfg_hw.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xsdps_hos
TRACE::2024-10-06.20:10:17::SCWMssOS::t.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xplatform_info.o
TRACE::2024-10-06.20:10:17::SCWMssOS:: ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xil_mmu.
TRACE::2024-10-06.20:10:17::SCWMssOS::o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xadcps_
TRACE::2024-10-06.20:10:17::SCWMssOS::g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xusbps_sinit.o 
TRACE::2024-10-06.20:10:17::SCWMssOS::ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib
TRACE::2024-10-06.20:10:17::SCWMssOS::/xemacps_intr.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/pu
TRACE::2024-10-06.20:10:17::SCWMssOS::tnum.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/
TRACE::2024-10-06.20:10:17::SCWMssOS::xusbps.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xil_exception.
TRACE::2024-10-06.20:10:17::SCWMssOS::o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xuartps_opti
TRACE::2024-10-06.20:10:17::SCWMssOS::ons.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/errno.o 
TRACE::2024-10-06.20:10:17::SCWMssOS::ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xqspips_g.
TRACE::2024-10-06.20:10:17::SCWMssOS::o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xgpiops.o 
TRACE::2024-10-06.20:10:17::SCWMssOS::ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xil_mem.o ps
TRACE::2024-10-06.20:10:17::SCWMssOS::7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/translation_tabl
TRACE::2024-10-06.20:10:17::SCWMssOS::e.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xuartps.o

TRACE::2024-10-06.20:10:17::SCWMssOS::Finished building libraries

TRACE::2024-10-06.20:10:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-06.20:10:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-06.20:10:17::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-06.20:10:17::SCWSystem::Completed Processing the sysconfig UART_BRAM_Interfacing_wrapper
LOG::2024-10-06.20:10:17::SCWPlatform::Completed generating the artifacts for system configuration UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:10:17::SCWPlatform::Started preparing the platform 
TRACE::2024-10-06.20:10:17::SCWSystem::Writing the bif file for system config UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:10:17::SCWSystem::dir created 
TRACE::2024-10-06.20:10:17::SCWSystem::Writing the bif 
TRACE::2024-10-06.20:10:17::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-06.20:10:17::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-06.20:10:17::SCWPlatform::Completed generating the platform
TRACE::2024-10-06.20:10:17::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:10:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:10:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:10:17::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:10:17::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:10:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:10:17::SCWMssOS::Running validate of swdbs.
KEYINFO::2024-10-06.20:10:17::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-10-06.20:10:17::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-10-06.20:10:17::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-06.20:10:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-06.20:10:17::SCWMssOS::Writing the mss file completed /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:10:17::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:10:17::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:17::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:17::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:17::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:10:17::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:10:17::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_5
TRACE::2024-10-06.20:10:17::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_5
TRACE::2024-10-06.20:10:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:10:17::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:10:17::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:10:17::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:10:17::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:17::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:17::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:17::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:10:17::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:10:17::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_5
TRACE::2024-10-06.20:10:17::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_5
TRACE::2024-10-06.20:10:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:10:17::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:10:17::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:10:17::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:10:17::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-06.20:10:17::SCWPlatform::updated the xpfm file.
TRACE::2024-10-06.20:10:17::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:17::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:17::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:17::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:10:17::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:10:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:10:17::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_5
TRACE::2024-10-06.20:10:17::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_5
TRACE::2024-10-06.20:10:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:10:17::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:10:17::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:10:17::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:29::SCWPlatform::Clearing the existing platform
TRACE::2024-10-06.20:11:29::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-06.20:11:29::SCWBDomain::clearing the fsbl build
TRACE::2024-10-06.20:11:29::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:29::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:29::SCWSystem::Clearing the domains completed.
TRACE::2024-10-06.20:11:29::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-06.20:11:29::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:29::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:29::SCWPlatform:: Platform location is /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:29::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:29::SCWPlatform::Removing the HwDB with name /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:29::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:29::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:29::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:29::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:29::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-06.20:11:30::SCWPlatform::Opened new HwDB with name UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWReader::Active system found as  UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:11:30::SCWReader::Handling sysconfig UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:11:30::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-06.20:11:30::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-06.20:11:30::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:30::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:30::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:30::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:30::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:30::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:30::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.20:11:30::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:11:30::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:11:30::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:30::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:30::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:30::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:30::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:30::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:30::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-06.20:11:30::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:11:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:11:30::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:11:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-06.20:11:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:30::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:30::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:30::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWReader::No isolation master present  
TRACE::2024-10-06.20:11:30::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-06.20:11:30::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-06.20:11:30::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:30::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:30::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:30::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:30::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:30::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-06.20:11:30::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:11:30::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:30::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:30::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:30::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:30::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:30::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:30::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-06.20:11:30::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:11:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:11:30::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:11:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-06.20:11:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:30::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:30::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:30::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:30::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:30::SCWReader::No isolation master present  
TRACE::2024-10-06.20:11:31::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:31::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:31::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:31::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:31::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:31::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_7
TRACE::2024-10-06.20:11:31::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2024-10-06.20:11:31::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2024-10-06.20:11:32::SCWPlatform::Opened new HwDB with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:32::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:32::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:32::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:32::SCWMssOS::In reload Mss file.
TRACE::2024-10-06.20:11:32::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:32::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:32::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:32::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:32::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:32::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:32::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:32::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:32::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-10-06.20:11:32::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-10-06.20:11:32::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-10-06.20:11:32::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-06.20:11:32::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:32::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:32::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:32::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-06.20:11:32::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:11:32::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:32::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:32::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:32::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:32::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:32::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:32::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:32::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:32::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:32::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:32::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:32::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-06.20:11:32::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:32::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:32::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:32::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:32::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:32::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:32::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:32::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:32::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:32::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:32::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-06.20:11:32::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:11:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:11:32::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:11:32::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:32::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:32::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:32::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:32::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:32::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:32::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:32::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:32::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:32::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:32::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:34::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:34::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:34::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:34::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:34::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:34::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:34::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:34::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:34::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:34::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:34::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:34::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:34::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-06.20:11:34::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:11:34::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:38::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:38::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:38::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:38::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:38::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:38::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:38::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:38::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:38::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:38::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:38::SCWMssOS::Adding Library:  xilskey:7.0
TRACE::2024-10-06.20:11:38::SCWMssOS::Added Library:  xilskey
TRACE::2024-10-06.20:11:38::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:38::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:38::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:38::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:38::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:38::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:38::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:38::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:38::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:38::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:39::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:39::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:39::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:39::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:39::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:39::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:39::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:39::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:39::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:39::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:39::SCWMssOS::Adding Library:  xilpm:3.2
TRACE::2024-10-06.20:11:39::SCWMssOS::Added Library:  xilpm
TRACE::2024-10-06.20:11:39::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:39::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:39::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:39::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:39::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:39::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:39::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:39::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:39::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:39::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:39::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:39::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:39::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:39::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:39::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:39::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:39::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:39::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:39::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:39::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:39::SCWMssOS::Adding Library:  xilflash:4.8
TRACE::2024-10-06.20:11:39::SCWMssOS::Added Library:  xilflash
TRACE::2024-10-06.20:11:39::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:39::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:39::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:39::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:39::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:39::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:39::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:39::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:39::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:39::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:40::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:40::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:40::SCWMssOS::Adding Library:  lwip211:1.3
TRACE::2024-10-06.20:11:40::SCWMssOS::Added Library:  lwip211
TRACE::2024-10-06.20:11:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:40::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:40::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:40::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:40::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:40::SCWMssOS::Adding Library:  libmetal:2.1
TRACE::2024-10-06.20:11:40::SCWMssOS::Added Library:  libmetal
TRACE::2024-10-06.20:11:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:40::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:40::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:41::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:41::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:41::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:41::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:41::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:41::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:41::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:41::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:41::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:41::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:41::SCWMssOS::Adding Library:  openamp:1.6
TRACE::2024-10-06.20:11:41::SCWMssOS::Added Library:  openamp
TRACE::2024-10-06.20:11:41::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:41::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:41::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:41::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:41::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:41::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:41::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:41::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:41::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:41::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:11:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:11:44::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:11:44::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:11:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:11:44::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:44::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:44::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:44::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:44::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:44::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:44::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6", "xilskey:7.0", "xilpm:3.2", "xilflash:4.8", "lwip211:1.3", "libmetal:2.1", "openamp:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-06.20:11:44::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:11:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:11:44::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:44::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:44::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:44::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::In reload Mss file.
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:44::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:44::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:44::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-06.20:11:44::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:11:44::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:44::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:44::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:44::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:44::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:44::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:44::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:44::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:44::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:44::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:44::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:44::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:44::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:44::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:44::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:44::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS:: library already available in sw design:  xilflash:4.8
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:44::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:44::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:44::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:44::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:44::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:44::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:44::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:44::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:44::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS:: library already available in sw design:  openamp:1.6
TRACE::2024-10-06.20:11:44::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:11:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:11:44::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:44::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:44::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:44::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:44::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:44::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:44::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:44::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-06.20:11:44::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:11:44::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:44::SCWMssOS::Completed writing the mss file at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-06.20:11:44::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2024-10-06.20:11:44::SCWMssOS::Removing file /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system_0.mss
ERROR::2024-10-06.20:11:44::SCWMssOS::Failed to generate the bsp sources for domain.standalone_ps7_cortexa9_0

Details: WARNING: [Hsi 55-2033] Core openamp_v1_6 depends on libmetal_v1_4 which is an old version. Latest version libmetal_v2_1 exists and will be copied

Error: Processor type ps7_cortexa9 is not supported

ERROR: [Hsi 55-1545] Problem running tcl command ::sw_xilpm_v3_2::generate : Error: Processor type ps7_cortexa9 is not supported

    while executing
"error "Error: Processor type $proctype is not supported\n""
    (procedure "::sw_xilpm_v3_2::generate" line 40)
    invoked from within
"::sw_xilpm_v3_2::generate xilpm"

ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

TRACE::2024-10-06.20:11:48::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:48::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:48::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:48::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:48::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:48::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:48::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:48::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:48::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-10-06.20:11:48::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-10-06.20:11:48::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-10-06.20:11:48::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-06.20:11:48::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:48::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:48::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:48::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-06.20:11:48::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:11:48::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:51::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:11:51::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:11:51::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:11:51::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:11:51::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:11:51::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:11:51::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:51::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:51::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:51::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:51::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:51::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:51::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:51::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:51::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:51::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:51::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:51::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:51::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:51::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:51::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:51::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:51::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:51::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:51::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:51::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:51::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6", "xilskey:7.0", "xilpm:3.2", "xilflash:4.8", "lwip211:1.3", "libmetal:2.1", "openamp:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-06.20:11:51::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:11:51::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:11:51::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:11:51::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:51::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:51::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:51::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:51::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:51::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:51::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:51::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:51::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:51::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:51::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:11:57::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:57::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:57::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:57::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:57::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:57::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:57::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:57::SCWMssOS::In reload Mss file.
TRACE::2024-10-06.20:11:57::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:57::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:57::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:57::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:57::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:57::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-10-06.20:11:57::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-10-06.20:11:57::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-10-06.20:11:57::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-06.20:11:57::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:57::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:57::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:57::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:11:57::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:11:57::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:57::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:57::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:57::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:57::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:57::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:57::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:57::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:57::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-06.20:11:57::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:57::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:57::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:57::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:57::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:57::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:57::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:57::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-06.20:11:57::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:11:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:11:57::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:11:57::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:57::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:57::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:57::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:57::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:57::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:11:57::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:57::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:58::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:58::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:58::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:58::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:11:58::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:11:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:11:58::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:58::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:11:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:11:58::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.20:11:58::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:58::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:58::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:11:58::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:11:58::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:11:58::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:01::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:01::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:01::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:01::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:01::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:01::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:01::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:01::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:01::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:01::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:01::SCWMssOS::Adding Library:  xilpm:3.2
TRACE::2024-10-06.20:12:01::SCWMssOS::Added Library:  xilpm
TRACE::2024-10-06.20:12:01::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:01::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:01::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:01::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:01::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:01::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:01::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:01::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:01::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:01::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:01::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:01::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:01::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:01::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:01::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:01::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:01::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:01::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:01::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:01::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:01::SCWMssOS::Adding Library:  xilskey:7.0
TRACE::2024-10-06.20:12:01::SCWMssOS::Added Library:  xilskey
TRACE::2024-10-06.20:12:01::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:01::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:01::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:01::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:01::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:01::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:01::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:01::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:01::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:01::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:02::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:02::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:02::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:02::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:02::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:02::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:02::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:02::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:02::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:02::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:02::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:02::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:02::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:02::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:02::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:02::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:02::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:02::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:02::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:02::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:02::SCWMssOS::Adding Library:  xilskey:7.0
TRACE::2024-10-06.20:12:02::SCWMssOS::Added Library:  xilskey
TRACE::2024-10-06.20:12:02::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:02::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:02::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:02::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:02::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:02::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:02::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:02::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:02::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:02::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:03::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:03::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:03::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:03::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:03::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:03::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:03::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:03::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:03::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:03::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:03::SCWMssOS::Adding Library:  xilflash:4.8
TRACE::2024-10-06.20:12:03::SCWMssOS::Added Library:  xilflash
TRACE::2024-10-06.20:12:03::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:03::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:03::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:03::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:03::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:03::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:03::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:03::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:03::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:03::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:04::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:04::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:04::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:04::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:04::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:04::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:04::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:04::SCWMssOS::Adding Library:  openamp:1.6
TRACE::2024-10-06.20:12:04::SCWMssOS::Added Library:  openamp
TRACE::2024-10-06.20:12:04::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:04::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:04::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:04::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:04::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:04::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:04::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:04::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:04::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:04::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:04::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:04::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:04::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:04::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:04::SCWMssOS::Adding Library:  lwip211:1.3
TRACE::2024-10-06.20:12:04::SCWMssOS::Added Library:  lwip211
TRACE::2024-10-06.20:12:04::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:04::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:04::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:04::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:04::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:04::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:04::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:04::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:04::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:04::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:04::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:04::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:04::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:04::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:04::SCWMssOS::Adding Library:  libmetal:2.1
TRACE::2024-10-06.20:12:04::SCWMssOS::Added Library:  libmetal
TRACE::2024-10-06.20:12:04::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:04::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:04::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:04::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:04::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:04::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:04::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:12:07::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:12:07::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:12:07::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-06.20:12:07::SCWMssOS::Writing the mss file completed /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:07::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:07::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:07::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:07::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:07::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:07::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6", "xilpm:3.2", "xilskey:7.0", "xilflash:4.8", "openamp:1.6", "lwip211:1.3", "libmetal:2.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6", "xilskey:7.0", "xilpm:3.2", "xilflash:4.8", "lwip211:1.3", "libmetal:2.1", "openamp:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-06.20:12:07::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:12:07::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:12:07::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:07::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:07::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:07::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::In reload Mss file.
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:07::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:07::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-10-06.20:12:07::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:12:07::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:12:07::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:07::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:07::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:07::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:07::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:07::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:07::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:07::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:07::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:07::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:07::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:07::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:07::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:07::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:07::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:07::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS:: library already available in sw design:  xilflash:4.8
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:07::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:07::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:07::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS:: library already available in sw design:  openamp:1.6
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:07::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:07::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:07::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:07::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:07::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:07::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2024-10-06.20:12:07::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:12:07::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:12:07::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:07::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:07::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:07::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:07::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:07::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:07::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-10-06.20:12:07::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:12:07::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:12:07::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:07::SCWBDomain::Completed writing the mss file at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-06.20:12:07::SCWBDomain::Forcing BSP Sources regeneration.
ERROR::2024-10-06.20:12:07::SCWBDomain::Failed to generate the bsp sources for domain.zynq_fsbl

Details: WARNING: [Hsi 55-2033] Core openamp_v1_6 depends on libmetal_v1_4 which is an old version. Latest version libmetal_v2_1 exists and will be copied

Error: Processor type ps7_cortexa9 is not supported

ERROR: [Hsi 55-1545] Problem running tcl command ::sw_xilpm_v3_2::generate : Error: Processor type ps7_cortexa9 is not supported

    while executing
"error "Error: Processor type $proctype is not supported\n""
    (procedure "::sw_xilpm_v3_2::generate" line 40)
    invoked from within
"::sw_xilpm_v3_2::generate xilpm"

ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

TRACE::2024-10-06.20:12:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-10-06.20:12:14::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-10-06.20:12:14::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-10-06.20:12:14::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-06.20:12:14::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:14::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:14::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:14::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:12:14::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:12:14::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:14::SCWBDomain::Completed writing the mss file at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-06.20:12:14::SCWBDomain::Forcing BSP Sources regeneration.
ERROR::2024-10-06.20:12:14::SCWBDomain::Failed to generate the bsp sources for domain.zynq_fsbl

Details: WARNING: [Hsi 55-2033] Core openamp_v1_6 depends on libmetal_v1_4 which is an old version. Latest version libmetal_v2_1 exists and will be copied

Error: Processor type ps7_cortexa9 is not supported

ERROR: [Hsi 55-1545] Problem running tcl command ::sw_xilpm_v3_2::generate : Error: Processor type ps7_cortexa9 is not supported

    while executing
"error "Error: Processor type $proctype is not supported\n""
    (procedure "::sw_xilpm_v3_2::generate" line 40)
    invoked from within
"::sw_xilpm_v3_2::generate xilpm"

ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

TRACE::2024-10-06.20:12:33::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:33::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:33::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:33::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:33::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:33::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:33::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:33::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:33::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-10-06.20:12:33::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-10-06.20:12:33::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-10-06.20:12:33::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-06.20:12:33::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:33::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:33::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:33::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:12:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:12:33::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:35::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:35::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:35::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:35::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:35::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:35::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:35::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:35::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:35::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:35::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:12:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:12:37::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:12:37::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:12:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:12:37::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:37::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:37::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:37::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:37::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:37::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:37::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6", "xilpm:3.2", "xilskey:7.0", "xilflash:4.8", "lwip211:1.3", "libmetal:2.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6", "xilskey:7.0", "xilpm:3.2", "xilflash:4.8", "lwip211:1.3", "libmetal:2.1", "openamp:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-06.20:12:37::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:12:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:12:37::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:37::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:37::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:37::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::In reload Mss file.
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:37::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:37::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-10-06.20:12:37::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:12:37::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:12:37::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:37::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:37::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:37::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:37::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:37::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:37::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:37::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:37::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:37::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:37::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:37::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:37::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:37::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:37::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:37::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS:: library already available in sw design:  xilflash:4.8
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:37::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:37::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:37::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:37::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:37::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:37::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2024-10-06.20:12:37::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:12:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:12:37::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:37::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:37::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:12:37::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:12:37::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:12:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:12:37::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:12:37::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-10-06.20:12:37::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:12:37::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:12:37::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:12:37::SCWBDomain::Completed writing the mss file at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-06.20:12:37::SCWBDomain::Forcing BSP Sources regeneration.
ERROR::2024-10-06.20:12:37::SCWBDomain::Failed to generate the bsp sources for domain.zynq_fsbl

Details: Error: Processor type ps7_cortexa9 is not supported

ERROR: [Hsi 55-1545] Problem running tcl command ::sw_xilpm_v3_2::generate : Error: Processor type ps7_cortexa9 is not supported

    while executing
"error "Error: Processor type $proctype is not supported\n""
    (procedure "::sw_xilpm_v3_2::generate" line 40)
    invoked from within
"::sw_xilpm_v3_2::generate xilpm"

ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

TRACE::2024-10-06.20:13:00::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:00::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:00::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:00::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:00::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:00::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:00::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:00::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:00::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-10-06.20:13:00::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-10-06.20:13:00::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-10-06.20:13:00::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-06.20:13:00::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:00::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:00::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:00::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:13:00::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:13:00::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:03::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:03::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:03::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:03::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:03::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:03::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:03::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:03::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:03::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:03::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:04::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:13:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:13:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:13:04::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:13:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:13:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:13:04::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:04::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:04::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:04::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:04::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:04::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:04::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:04::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:04::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:04::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:04::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:04::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:04::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:04::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:04::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:04::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:04::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:04::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:04::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:04::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:04::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6", "xilskey:7.0", "xilflash:4.8", "lwip211:1.3", "libmetal:2.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6", "xilskey:7.0", "xilpm:3.2", "xilflash:4.8", "lwip211:1.3", "libmetal:2.1", "openamp:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-06.20:13:04::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:13:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:13:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:13:04::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:04::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:04::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:04::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:04::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:04::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:04::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:04::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:04::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:04::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:04::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::In reload Mss file.
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:05::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-10-06.20:13:05::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:13:05::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:13:05::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:05::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:05::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:05::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:05::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:05::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:05::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:05::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:05::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS:: library already available in sw design:  xilflash:4.8
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:05::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:05::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:05::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:05::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2024-10-06.20:13:05::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:13:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:13:05::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:05::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:05::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:05::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-10-06.20:13:05::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:13:05::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:13:05::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWBDomain::Completed writing the mss file at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-06.20:13:05::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2024-10-06.20:13:05::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:05::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:05::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:05::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-10-06.20:13:05::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-10-06.20:13:05::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-10-06.20:13:05::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-06.20:13:05::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:05::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:13:05::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:13:05::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:08::SCWBDomain::removing the temporary location in _platform.
TRACE::2024-10-06.20:13:08::SCWBDomain::Makefile is Updated.
TRACE::2024-10-06.20:13:08::SCWBDomain::doing clean.
TRACE::2024-10-06.20:13:08::SCWBDomain::System Command Ran  cd  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl ; bash -c "make  clean" 
TRACE::2024-10-06.20:13:08::SCWBDomain::rm -rf  nand.o  pcap.o  ps7_init.o  qspi.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  nor.o  sd.o  fsbl_handoff.o  zyn
TRACE::2024-10-06.20:13:08::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2024-10-06.20:13:09::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:09::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:09::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:09::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:09::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:09::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:09::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:09::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:09::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:09::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:11::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:11::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:11::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:11::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:11::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:11::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:11::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:11::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:11::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:11::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:12::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:12::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:12::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:12::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:12::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:12::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:12::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:12::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:12::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:12::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:13::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:13:13::SCWMssOS::Running validate of swdbs.
KEYINFO::2024-10-06.20:13:13::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-10-06.20:13:13::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-10-06.20:13:13::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-06.20:13:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:13:13::SCWMssOS::Writing the mss file completed /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:13::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:13:13::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:13:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:13:13::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:13:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:13::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a6727e1adc512ee45e191791cbda69f3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6", "xilskey:7.0", "xilflash:4.8", "lwip211:1.3", "libmetal:2.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6", "xilskey:7.0", "xilflash:4.8", "lwip211:1.3", "libmetal:2.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-06.20:13:13::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:13:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:13:13::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:13:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:13::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS::In reload Mss file.
TRACE::2024-10-06.20:13:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:14::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-06.20:13:14::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:13:14::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-06.20:13:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-06.20:13:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2024-10-06.20:13:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS:: library already available in sw design:  xilflash:4.8
TRACE::2024-10-06.20:13:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2024-10-06.20:13:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2024-10-06.20:13:14::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:13:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:13:14::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:13:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_8
TRACE::2024-10-06.20:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:14::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-06.20:13:14::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:13:14::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:14::SCWMssOS::Completed writing the mss file at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-06.20:13:14::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2024-10-06.20:13:14::SCWMssOS::Removing file /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system_0.mss
TRACE::2024-10-06.20:13:38::SCWPlatform::Clearing the existing platform
TRACE::2024-10-06.20:13:38::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-06.20:13:38::SCWBDomain::clearing the fsbl build
TRACE::2024-10-06.20:13:38::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:38::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:38::SCWSystem::Clearing the domains completed.
TRACE::2024-10-06.20:13:38::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-06.20:13:38::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:38::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:38::SCWPlatform:: Platform location is /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:38::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:38::SCWPlatform::Removing the HwDB with name /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:38::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:38::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:38::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:38::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:38::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened new HwDB with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWReader::Active system found as  UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:13:40::SCWReader::Handling sysconfig UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:13:40::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-06.20:13:40::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-06.20:13:40::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.20:13:40::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:13:40::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:13:40::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:40::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:40::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:40::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:40::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS:: library already available in sw design:  xilflash:4.8
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:40::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:40::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2024-10-06.20:13:40::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:13:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:13:40::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:13:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-06.20:13:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:40::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWReader::No isolation master present  
TRACE::2024-10-06.20:13:40::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-06.20:13:40::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-06.20:13:40::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:40::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-06.20:13:40::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:13:40::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:40::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:40::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:40::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:40::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS:: library already available in sw design:  xilflash:4.8
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:40::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:40::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2024-10-06.20:13:40::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:13:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:13:40::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:13:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-06.20:13:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:40::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:40::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:40::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:40::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:40::SCWReader::No isolation master present  
TRACE::2024-10-06.20:13:48::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:48::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:48::SCWPlatform:: Platform location is /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa
TRACE::2024-10-06.20:13:48::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:49::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-06.20:13:49::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:49::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:49::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:49::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:49::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:49::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:49::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:49::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:49::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:49::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:49::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:49::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa
TRACE::2024-10-06.20:13:49::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:49::SCWPlatform::update - Opened existing hwdb UART_BRAM_Interfacing_wrapper_10
TRACE::2024-10-06.20:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:49::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-06.20:13:49::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:49::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:49::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:49::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:49::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:49::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:49::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:49::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_9
TRACE::2024-10-06.20:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:49::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:49::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:49::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:49::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa
TRACE::2024-10-06.20:13:49::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/tempdsa/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:49::SCWPlatform::update - Opened existing hwdb UART_BRAM_Interfacing_wrapper_10
TRACE::2024-10-06.20:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:49::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:13:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:13:49::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:13:49::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-06.20:13:49::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:49::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:13:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:13:49::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:13:49::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-10-06.20:13:49::SCWMssOS::Removing the swdes entry for  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:49::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:49::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-06.20:13:50::SCWPlatform::Opened new HwDB with name UART_BRAM_Interfacing_wrapper_11
TRACE::2024-10-06.20:13:50::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:13:50::SCWMssOS::Writing the mss file completed /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:50::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:13:50::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-06.20:13:50::SCWMssOS::Writing the mss file completed /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:50::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:13:50::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:50::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:50::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:50::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:50::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:50::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_11
TRACE::2024-10-06.20:13:50::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_11
TRACE::2024-10-06.20:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:50::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:50::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:50::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:13:50::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:50::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:50::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:50::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:13:50::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:13:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:13:50::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_11
TRACE::2024-10-06.20:13:50::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_11
TRACE::2024-10-06.20:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:13:50::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:50::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:13:50::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:13:50::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a6727e1adc512ee45e191791cbda69f3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6", "xilskey:7.0", "xilflash:4.8", "lwip211:1.3", "libmetal:2.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6", "xilskey:7.0", "xilflash:4.8", "lwip211:1.3", "libmetal:2.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-06.20:14:12::SCWBDomain::System Command Ran  cd  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl ; bash -c "make  clean" 
TRACE::2024-10-06.20:14:12::SCWBDomain::rm -rf  nand.o  pcap.o  ps7_init.o  qspi.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  nor.o  sd.o  fsbl_handoff.o  zyn
TRACE::2024-10-06.20:14:12::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2024-10-06.20:14:12::SCWBDomain::System Command Ran  cd  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp ; bash -c "make  clean" 
TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/libmetal_v2_1/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/lwip211_v1_3/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilflash_v4_8/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilskey_v7_0/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s clean 

TRACE::2024-10-06.20:14:12::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2024-10-06.20:14:12::SCWMssOS::cleaning the bsp 
TRACE::2024-10-06.20:14:12::SCWMssOS::System Command Ran  cd  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp ; bash -c "make  clean " 
TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/libmetal_v2_1/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_3/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilflash_v4_8/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilskey_v7_0/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s clean 

TRACE::2024-10-06.20:14:12::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2024-10-06.20:14:17::SCWPlatform::Started generating the artifacts platform UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:14:17::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-06.20:14:17::SCWPlatform::Started generating the artifacts for system configuration UART_BRAM_Interfacing_wrapper
LOG::2024-10-06.20:14:17::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-06.20:14:17::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-06.20:14:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-06.20:14:17::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-10-06.20:14:17::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:17::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:17::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:17::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:14:17::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:14:17::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_11
TRACE::2024-10-06.20:14:17::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_11
TRACE::2024-10-06.20:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:14:17::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:14:17::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:14:17::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:14:17::SCWBDomain::Completed writing the mss file at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-06.20:14:17::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-06.20:14:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-06.20:14:17::SCWBDomain::System Command Ran  cd  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl ; bash -c " make -C zynq_fsbl_bsp ; make  " 
TRACE::2024-10-06.20:14:17::SCWBDomain::make: Entering directory '/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-10-06.20:14:17::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:17::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:17::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:17::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:17::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2024-10-06.20:14:17::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2024-10-06.20:14:17::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:14:17::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:14:17::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:17::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:17::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2024-10-06.20:14:17::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2024-10-06.20:14:17::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/libmetal_v2_1/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/libmetal_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-06.20:14:17::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-06.20:14:17::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:17::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:17::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:17::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:17::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:17::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:17::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_3/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/lwip211_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:14:17::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:14:17::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-06.20:14:17::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-06.20:14:17::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilflash_v4_8/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilflash_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-06.20:14:17::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-06.20:14:17::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:17::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:17::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2024-10-06.20:14:17::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2024-10-06.20:14:17::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:17::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:17::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:17::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:17::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:14:17::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:14:17::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilskey_v7_0/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:14:17::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:14:17::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:17::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:17::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:17::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:17::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:17::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:17::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilskey_v7_0/src

TRACE::2024-10-06.20:14:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilskey_v7_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-06.20:14:17::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-06.20:14:17::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:17::SCWBDomain::Compiling Xilskey Library

TRACE::2024-10-06.20:14:18::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_3/src

TRACE::2024-10-06.20:14:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/lwip211_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-06.20:14:18::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-06.20:14:18::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:18::SCWBDomain::Compiling lwip src and adapter files

TRACE::2024-10-06.20:14:21::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilflash_v4_8/src

TRACE::2024-10-06.20:14:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilflash_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:21::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:21::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:21::SCWBDomain::Compiling XilFlash Library

TRACE::2024-10-06.20:14:21::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2024-10-06.20:14:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:14:21::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:14:21::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:21::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/libmetal_v2_1/src

TRACE::2024-10-06.20:14:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:21::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:21::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:21::SCWBDomain::Scanning dependencies of target metal-static

TRACE::2024-10-06.20:14:21::SCWBDomain::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2024-10-06.20:14:21::SCWBDomain::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2024-10-06.20:14:21::SCWBDomain::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2024-10-06.20:14:22::SCWBDomain::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2024-10-06.20:14:22::SCWBDomain::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2024-10-06.20:14:22::SCWBDomain::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2024-10-06.20:14:22::SCWBDomain::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2024-10-06.20:14:22::SCWBDomain::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2024-10-06.20:14:22::SCWBDomain::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2024-10-06.20:14:22::SCWBDomain::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2024-10-06.20:14:22::SCWBDomain::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2024-10-06.20:14:22::SCWBDomain::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2024-10-06.20:14:22::SCWBDomain::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2024-10-06.20:14:22::SCWBDomain::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2024-10-06.20:14:22::SCWBDomain::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2024-10-06.20:14:22::SCWBDomain::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2024-10-06.20:14:22::SCWBDomain::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/zynq7/sys.c.obj

TRACE::2024-10-06.20:14:22::SCWBDomain::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2024-10-06.20:14:22::SCWBDomain::[100%] Linking C static library libmetal.a

TRACE::2024-10-06.20:14:22::SCWBDomain::/tools/Xilinx/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin/arm-none-eabi-ar cq libmetal.a  CMakeFiles/metal-static.dir/dm
TRACE::2024-10-06.20:14:22::SCWBDomain::a.c.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CM
TRACE::2024-10-06.20:14:22::SCWBDomain::akeFiles/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/me
TRACE::2024-10-06.20:14:22::SCWBDomain::tal-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFi
TRACE::2024-10-06.20:14:22::SCWBDomain::les/metal-static.dir/system/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-st
TRACE::2024-10-06.20:14:22::SCWBDomain::atic.dir/system/generic/init.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/gener
TRACE::2024-10-06.20:14:22::SCWBDomain::ic/irq.c.obj CMakeFiles/metal-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/zynq7/sys.c.obj C
TRACE::2024-10-06.20:14:22::SCWBDomain::MakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2024-10-06.20:14:22::SCWBDomain::/tools/Xilinx/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin/arm-none-eabi-ranlib libmetal.a

TRACE::2024-10-06.20:14:22::SCWBDomain::[100%] Built target metal-static

TRACE::2024-10-06.20:14:22::SCWBDomain::Install the project...

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Install configuration: "Debug"

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/system/generic/zynq7/sys.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2024-10-06.20:14:22::SCWBDomain::-- Installing: ../../../lib/libmetal.a

TRACE::2024-10-06.20:14:22::SCWBDomain::Finished building libraries sequentially.

TRACE::2024-10-06.20:14:22::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:22::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:22::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:22::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:22::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2024-10-06.20:14:22::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2024-10-06.20:14:22::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:14:22::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:14:22::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:22::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:22::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2024-10-06.20:14:22::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2024-10-06.20:14:22::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/libmetal_v2_1/src

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/libmetal_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-06.20:14:22::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-06.20:14:22::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:22::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:22::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:22::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:22::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:22::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:22::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_3/src

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/lwip211_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:14:22::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:14:22::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilflash_v4_8/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-06.20:14:22::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-06.20:14:22::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilflash_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-06.20:14:22::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-06.20:14:22::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:22::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:22::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2024-10-06.20:14:22::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2024-10-06.20:14:22::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:22::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:22::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilskey_v7_0/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:22::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:22::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:14:22::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:14:22::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:14:22::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:14:22::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:22::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:22::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:22::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:22::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:22::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:22::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:14:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:14:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:14:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:14:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:14:22::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:14:22::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-06.20:14:22::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-06.20:14:22::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-06.20:14:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-06.20:14:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2024-10-06.20:14:22::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2024-10-06.20:14:22::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:14:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:14:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:14:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:14:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:22::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:22::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:14:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:14:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2024-10-06.20:14:22::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2024-10-06.20:14:22::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-06.20:14:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-06.20:14:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-06.20:14:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-06.20:14:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-06.20:14:22::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-06.20:14:22::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:14:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:14:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:14:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:14:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src

TRACE::2024-10-06.20:14:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-06.20:14:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-06.20:14:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:23::SCWBDomain::Finished building libraries parallelly.

TRACE::2024-10-06.20:14:23::SCWBDomain::make --no-print-directory archive

TRACE::2024-10-06.20:14:23::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xsc
TRACE::2024-10-06.20:14:23::SCWBDomain::ugic_hw.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/
TRACE::2024-10-06.20:14:23::SCWBDomain::lib/xil_assert.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0
TRACE::2024-10-06.20:14:23::SCWBDomain::/lib/xil_exception.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xsdps_sinit.o 
TRACE::2024-10-06.20:14:23::SCWBDomain::ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xemacps_sin
TRACE::2024-10-06.20:14:23::SCWBDomain::it.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xscut
TRACE::2024-10-06.20:14:23::SCWBDomain::imer.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vect
TRACE::2024-10-06.20:14:23::SCWBDomain::ors.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/outbyte.
TRACE::2024-10-06.20:14:23::SCWBDomain::o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuart
TRACE::2024-10-06.20:14:23::SCWBDomain::ps_g.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops_self
TRACE::2024-10-06.20:14:23::SCWBDomain::test.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xsdps.o 
TRACE::2024-10-06.20:14:23::SCWBDomain::ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xscutimer_selftes
TRACE::2024-10-06.20:14:23::SCWBDomain::t.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0
TRACE::2024-10-06.20:14:23::SCWBDomain::/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xscutimer_g
TRACE::2024-10-06.20:14:23::SCWBDomain::.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xil_sleept
TRACE::2024-10-06.20:14:23::SCWBDomain::imer.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/_exit.o
TRACE::2024-10-06.20:14:23::SCWBDomain:: ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xil_m
TRACE::2024-10-06.20:14:23::SCWBDomain::mu.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xad
TRACE::2024-10-06.20:14:23::SCWBDomain::cps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscuwdt_s
TRACE::2024-10-06.20:14:23::SCWBDomain::elftest.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib
TRACE::2024-10-06.20:14:23::SCWBDomain::/xuartps_options.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/
TRACE::2024-10-06.20:14:23::SCWBDomain::lib/fstat.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xscuwdt_si
TRACE::2024-10-06.20:14:23::SCWBDomain::nit.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xuartps_int
TRACE::2024-10-06.20:14:23::SCWBDomain::r.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xtime_l.
TRACE::2024-10-06.20:14:23::SCWBDomain::o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xgpiops_intr.o
TRACE::2024-10-06.20:14:23::SCWBDomain:: ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o p
TRACE::2024-10-06.20:14:23::SCWBDomain::s7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/write.o ps7_corte
TRACE::2024-10-06.20:14:23::SCWBDomain::xa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_
TRACE::2024-10-06.20:14:23::SCWBDomain::0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/
TRACE::2024-10-06.20:14:23::SCWBDomain::kill.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/cpputest_time.o

TRACE::2024-10-06.20:14:23::SCWBDomain::Finished building libraries

TRACE::2024-10-06.20:14:23::SCWBDomain::make: Leaving directory '/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-10-06.20:14:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-10-06.20:14:23::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-10-06.20:14:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-10-06.20:14:23::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-10-06.20:14:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-10-06.20:14:23::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-10-06.20:14:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-10-06.20:14:23::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-10-06.20:14:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-10-06.20:14:23::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-10-06.20:14:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-10-06.20:14:23::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-10-06.20:14:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-10-06.20:14:23::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-10-06.20:14:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-10-06.20:14:23::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-10-06.20:14:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-10-06.20:14:24::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-10-06.20:14:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-10-06.20:14:24::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-10-06.20:14:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-10-06.20:14:24::SCWBDomain::exa9_0/include -I.

TRACE::2024-10-06.20:14:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-10-06.20:14:24::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-10-06.20:14:24::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  nand.o  pcap.o  ps7_init.o  qspi.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  nor.o  sd
TRACE::2024-10-06.20:14:24::SCWBDomain::.o  fsbl_handoff.o  -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:14:24::SCWBDomain::-Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lg
TRACE::2024-10-06.20:14:24::SCWBDomain::cc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group 
TRACE::2024-10-06.20:14:24::SCWBDomain::-lxilflash -Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group -Wl,--start-group,-lxil,-lmetal,-lgcc,-lc,--end-group         
TRACE::2024-10-06.20:14:24::SCWBDomain::                          -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-10-06.20:14:24::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-06.20:14:24::SCWSystem::Not a boot domain 
LOG::2024-10-06.20:14:24::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-06.20:14:24::SCWDomain::Generating domain artifcats
TRACE::2024-10-06.20:14:24::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-06.20:14:24::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/export/UART_BRAM_Interfacing_wrapper/sw/UART_BRAM_Interfacing_wrapper/qemu/
TRACE::2024-10-06.20:14:24::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/export/UART_BRAM_Interfacing_wrapper/sw/UART_BRAM_Interfacing_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-06.20:14:24::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-06.20:14:24::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:24::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:24::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:24::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:14:24::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:14:24::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_11
TRACE::2024-10-06.20:14:24::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_11
TRACE::2024-10-06.20:14:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:14:24::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:14:24::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:14:24::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:14:24::SCWMssOS::Completed writing the mss file at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-06.20:14:24::SCWMssOS::Mss edits present, copying mssfile into export location /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:14:24::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-10-06.20:14:24::SCWMssOS::doing bsp build ... 
TRACE::2024-10-06.20:14:24::SCWMssOS::System Command Ran  cd  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp ; bash -c "make  " 
TRACE::2024-10-06.20:14:24::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2024-10-06.20:14:24::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2024-10-06.20:14:24::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:14:24::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:14:24::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:24::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:24::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2024-10-06.20:14:24::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2024-10-06.20:14:24::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/libmetal_v2_1/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/libmetal_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-06.20:14:24::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-06.20:14:24::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_3/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:14:24::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:14:24::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-06.20:14:24::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-06.20:14:24::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilflash_v4_8/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilflash_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-06.20:14:24::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-06.20:14:24::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2024-10-06.20:14:24::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2024-10-06.20:14:24::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:24::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:24::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:24::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:24::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:14:24::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:14:24::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilskey_v7_0/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:14:24::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:14:24::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:24::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:24::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xilskey_v7_0/src

TRACE::2024-10-06.20:14:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilskey_v7_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-06.20:14:24::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-06.20:14:24::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:24::SCWMssOS::Compiling Xilskey Library

TRACE::2024-10-06.20:14:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_3/src

TRACE::2024-10-06.20:14:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-06.20:14:25::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-06.20:14:25::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:25::SCWMssOS::Compiling lwip src and adapter files

TRACE::2024-10-06.20:14:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xilflash_v4_8/src

TRACE::2024-10-06.20:14:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilflash_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:28::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:28::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:28::SCWMssOS::Compiling XilFlash Library

TRACE::2024-10-06.20:14:29::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2024-10-06.20:14:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:14:29::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:14:29::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:29::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/libmetal_v2_1/src

TRACE::2024-10-06.20:14:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:29::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:29::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:29::SCWMssOS::Scanning dependencies of target metal-static

TRACE::2024-10-06.20:14:29::SCWMssOS::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2024-10-06.20:14:29::SCWMssOS::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2024-10-06.20:14:29::SCWMssOS::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2024-10-06.20:14:29::SCWMssOS::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2024-10-06.20:14:29::SCWMssOS::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2024-10-06.20:14:29::SCWMssOS::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2024-10-06.20:14:29::SCWMssOS::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2024-10-06.20:14:29::SCWMssOS::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2024-10-06.20:14:29::SCWMssOS::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2024-10-06.20:14:29::SCWMssOS::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2024-10-06.20:14:29::SCWMssOS::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2024-10-06.20:14:29::SCWMssOS::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2024-10-06.20:14:29::SCWMssOS::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2024-10-06.20:14:29::SCWMssOS::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2024-10-06.20:14:29::SCWMssOS::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2024-10-06.20:14:29::SCWMssOS::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2024-10-06.20:14:29::SCWMssOS::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/zynq7/sys.c.obj

TRACE::2024-10-06.20:14:29::SCWMssOS::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2024-10-06.20:14:30::SCWMssOS::[100%] Linking C static library libmetal.a

TRACE::2024-10-06.20:14:30::SCWMssOS::/tools/Xilinx/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin/arm-none-eabi-ar cq libmetal.a  CMakeFiles/metal-static.dir/dm
TRACE::2024-10-06.20:14:30::SCWMssOS::a.c.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CM
TRACE::2024-10-06.20:14:30::SCWMssOS::akeFiles/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/me
TRACE::2024-10-06.20:14:30::SCWMssOS::tal-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFi
TRACE::2024-10-06.20:14:30::SCWMssOS::les/metal-static.dir/system/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-st
TRACE::2024-10-06.20:14:30::SCWMssOS::atic.dir/system/generic/init.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/gener
TRACE::2024-10-06.20:14:30::SCWMssOS::ic/irq.c.obj CMakeFiles/metal-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/zynq7/sys.c.obj C
TRACE::2024-10-06.20:14:30::SCWMssOS::MakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2024-10-06.20:14:30::SCWMssOS::/tools/Xilinx/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin/arm-none-eabi-ranlib libmetal.a

TRACE::2024-10-06.20:14:30::SCWMssOS::[100%] Built target metal-static

TRACE::2024-10-06.20:14:30::SCWMssOS::Install the project...

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Install configuration: "Debug"

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/alloc.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/assert.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/atomic.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/cache.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/compiler.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/condition.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/config.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/cpu.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/device.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/dma.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/io.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/irq.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/irq_controller.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/list.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/log.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/mutex.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/scatterlist.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/shmem.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/shmem-provider.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/sleep.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/softirq.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/spinlock.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/sys.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/time.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/utilities.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/version.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/compiler/iar/compiler.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/processor/arm/atomic.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/processor/arm/cpu.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/system/generic/alloc.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/system/generic/assert.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/system/generic/cache.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/system/generic/condition.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/system/generic/io.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/system/generic/irq.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/system/generic/log.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/system/generic/mutex.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/system/generic/sleep.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/system/generic/sys.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/system/generic/zynq7/sys.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Up-to-date: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2024-10-06.20:14:30::SCWMssOS::-- Installing: ../../../lib/libmetal.a

TRACE::2024-10-06.20:14:30::SCWMssOS::Finished building libraries sequentially.

TRACE::2024-10-06.20:14:30::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:30::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:30::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2024-10-06.20:14:30::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2024-10-06.20:14:30::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:14:30::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:14:30::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:30::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:30::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2024-10-06.20:14:30::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2024-10-06.20:14:30::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/libmetal_v2_1/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/libmetal_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-06.20:14:30::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-06.20:14:30::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:30::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:30::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_3/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:30::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:14:30::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:14:30::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilflash_v4_8/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-06.20:14:30::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-06.20:14:30::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilflash_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-06.20:14:30::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-06.20:14:30::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:30::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2024-10-06.20:14:30::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2024-10-06.20:14:30::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:30::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:30::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:30::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:30::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilskey_v7_0/src

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:14:30::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:14:30::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:14:30::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:14:30::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:30::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:30::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:30::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-06.20:14:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-06.20:14:30::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:14:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:14:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:14:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:14:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-10-06.20:14:30::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-10-06.20:14:30::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-06.20:14:30::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-06.20:14:30::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-06.20:14:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-06.20:14:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2024-10-06.20:14:30::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2024-10-06.20:14:30::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:14:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:14:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:14:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:14:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-06.20:14:30::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-06.20:14:30::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:14:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:14:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-06.20:14:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-06.20:14:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-06.20:14:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-06.20:14:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2024-10-06.20:14:30::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2024-10-06.20:14:30::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-06.20:14:30::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-06.20:14:30::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:14:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:14:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-06.20:14:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-06.20:14:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src

TRACE::2024-10-06.20:14:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-06.20:14:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-06.20:14:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-06.20:14:30::SCWMssOS::Finished building libraries parallelly.

TRACE::2024-10-06.20:14:30::SCWMssOS::make --no-print-directory archive

TRACE::2024-10-06.20:14:30::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xsc
TRACE::2024-10-06.20:14:30::SCWMssOS::ugic_hw.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/
TRACE::2024-10-06.20:14:30::SCWMssOS::lib/xil_assert.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0
TRACE::2024-10-06.20:14:30::SCWMssOS::/lib/xil_exception.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xsdps_sinit.o 
TRACE::2024-10-06.20:14:30::SCWMssOS::ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xemacps_sin
TRACE::2024-10-06.20:14:30::SCWMssOS::it.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xscut
TRACE::2024-10-06.20:14:30::SCWMssOS::imer.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vect
TRACE::2024-10-06.20:14:30::SCWMssOS::ors.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/outbyte.
TRACE::2024-10-06.20:14:30::SCWMssOS::o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuart
TRACE::2024-10-06.20:14:30::SCWMssOS::ps_g.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops_self
TRACE::2024-10-06.20:14:30::SCWMssOS::test.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xsdps.o 
TRACE::2024-10-06.20:14:30::SCWMssOS::ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xscutimer_selftes
TRACE::2024-10-06.20:14:30::SCWMssOS::t.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0
TRACE::2024-10-06.20:14:30::SCWMssOS::/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xscutimer_g
TRACE::2024-10-06.20:14:30::SCWMssOS::.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xil_sleept
TRACE::2024-10-06.20:14:30::SCWMssOS::imer.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/_exit.o
TRACE::2024-10-06.20:14:30::SCWMssOS:: ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xil_m
TRACE::2024-10-06.20:14:30::SCWMssOS::mu.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xad
TRACE::2024-10-06.20:14:30::SCWMssOS::cps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscuwdt_s
TRACE::2024-10-06.20:14:30::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib
TRACE::2024-10-06.20:14:30::SCWMssOS::/xuartps_options.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/
TRACE::2024-10-06.20:14:30::SCWMssOS::lib/fstat.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xscuwdt_si
TRACE::2024-10-06.20:14:30::SCWMssOS::nit.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xuartps_int
TRACE::2024-10-06.20:14:30::SCWMssOS::r.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xtime_l.
TRACE::2024-10-06.20:14:30::SCWMssOS::o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xgpiops_intr.o
TRACE::2024-10-06.20:14:30::SCWMssOS:: ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o p
TRACE::2024-10-06.20:14:30::SCWMssOS::s7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/write.o ps7_corte
TRACE::2024-10-06.20:14:30::SCWMssOS::xa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_
TRACE::2024-10-06.20:14:30::SCWMssOS::0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/
TRACE::2024-10-06.20:14:30::SCWMssOS::kill.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/cpputest_time.o

TRACE::2024-10-06.20:14:30::SCWMssOS::Finished building libraries

TRACE::2024-10-06.20:14:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-06.20:14:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-06.20:14:30::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-06.20:14:30::SCWSystem::Completed Processing the sysconfig UART_BRAM_Interfacing_wrapper
LOG::2024-10-06.20:14:30::SCWPlatform::Completed generating the artifacts for system configuration UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:14:30::SCWPlatform::Started preparing the platform 
TRACE::2024-10-06.20:14:30::SCWSystem::Writing the bif file for system config UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:14:30::SCWSystem::dir created 
TRACE::2024-10-06.20:14:30::SCWSystem::Writing the bif 
TRACE::2024-10-06.20:14:30::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-06.20:14:30::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-06.20:14:30::SCWPlatform::Completed generating the platform
TRACE::2024-10-06.20:14:30::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:14:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:14:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:14:30::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:14:30::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:14:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:14:30::SCWMssOS::Running validate of swdbs.
KEYINFO::2024-10-06.20:14:30::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-10-06.20:14:30::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-10-06.20:14:30::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-06.20:14:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-06.20:14:30::SCWMssOS::Writing the mss file completed /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:14:30::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:14:30::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:30::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:30::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:30::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:14:30::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:14:30::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_11
TRACE::2024-10-06.20:14:30::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_11
TRACE::2024-10-06.20:14:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:14:30::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:14:30::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:14:30::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:14:30::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:30::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:30::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:30::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:14:30::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:14:30::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_11
TRACE::2024-10-06.20:14:30::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_11
TRACE::2024-10-06.20:14:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:14:30::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:14:30::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:14:30::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:14:30::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a6727e1adc512ee45e191791cbda69f3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6", "xilskey:7.0", "xilflash:4.8", "lwip211:1.3", "libmetal:2.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a6727e1adc512ee45e191791cbda69f3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6", "xilskey:7.0", "xilflash:4.8", "lwip211:1.3", "libmetal:2.1"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-06.20:14:30::SCWPlatform::updated the xpfm file.
TRACE::2024-10-06.20:14:30::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:30::SCWPlatform::DSA given /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:30::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:30::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:14:30::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:14:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:14:30::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_11
TRACE::2024-10-06.20:14:30::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_11
TRACE::2024-10-06.20:14:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:14:30::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:14:30::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:14:30::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
