

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Tue Nov 11 00:46:06 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  2.433 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    216|    -|
|Register         |        -|   -|      3|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|      3|    218|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ZplateHorContDelta_val31_c_blk_n  |   9|          2|    1|          2|
    |ZplateHorContStart_val30_c_blk_n  |   9|          2|    1|          2|
    |ZplateVerContDelta_val33_c_blk_n  |   9|          2|    1|          2|
    |ZplateVerContStart_val32_c_blk_n  |   9|          2|    1|          2|
    |ap_done                           |   9|          2|    1|          2|
    |bckgndId_val19_c_blk_n            |   9|          2|    1|          2|
    |boxColorB_val37_c_blk_n           |   9|          2|    1|          2|
    |boxColorG_val36_c_blk_n           |   9|          2|    1|          2|
    |boxColorR_val35_c_blk_n           |   9|          2|    1|          2|
    |boxSize_val34_c_blk_n             |   9|          2|    1|          2|
    |crossHairX_val28_c_blk_n          |   9|          2|    1|          2|
    |crossHairY_val29_c_blk_n          |   9|          2|    1|          2|
    |dpDynamicRange_val38_c_blk_n      |   9|          2|    1|          2|
    |dpYUVCoef_val39_c_blk_n           |   9|          2|    1|          2|
    |fid_in_val12_c_blk_n              |   9|          2|    1|          2|
    |field_id_val11_c_blk_n            |   9|          2|    1|          2|
    |maskId_val21_c_blk_n              |   9|          2|    1|          2|
    |motionSpeed_val23_c7_blk_n        |   9|          2|    1|          2|
    |ovrlayId_val20_c_blk_n            |   9|          2|    1|          2|
    |passthruEndX_val15_c_blk_n        |   9|          2|    1|          2|
    |passthruEndY_val16_c_blk_n        |   9|          2|    1|          2|
    |passthruStartX_val13_c_blk_n      |   9|          2|    1|          2|
    |passthruStartY_val14_c_blk_n      |   9|          2|    1|          2|
    |real_start                        |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 216|         48|   24|         48|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|start_full_n                               |   in|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|ap_continue                                |   in|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|start_out                                  |  out|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|start_write                                |  out|    1|  ap_ctrl_hs|                  entry_proc|  return value|
|field_id_val11                             |   in|   16|     ap_none|              field_id_val11|        scalar|
|field_id_val11_c_din                       |  out|   16|     ap_fifo|            field_id_val11_c|       pointer|
|field_id_val11_c_full_n                    |   in|    1|     ap_fifo|            field_id_val11_c|       pointer|
|field_id_val11_c_write                     |  out|    1|     ap_fifo|            field_id_val11_c|       pointer|
|field_id_val11_c_num_data_valid            |   in|    4|     ap_fifo|            field_id_val11_c|       pointer|
|field_id_val11_c_fifo_cap                  |   in|    4|     ap_fifo|            field_id_val11_c|       pointer|
|fid_in_val12                               |   in|    1|   ap_stable|                fid_in_val12|        scalar|
|fid_in_val12_c_din                         |  out|    1|     ap_fifo|              fid_in_val12_c|       pointer|
|fid_in_val12_c_full_n                      |   in|    1|     ap_fifo|              fid_in_val12_c|       pointer|
|fid_in_val12_c_write                       |  out|    1|     ap_fifo|              fid_in_val12_c|       pointer|
|fid_in_val12_c_num_data_valid              |   in|    4|     ap_fifo|              fid_in_val12_c|       pointer|
|fid_in_val12_c_fifo_cap                    |   in|    4|     ap_fifo|              fid_in_val12_c|       pointer|
|passthruStartX_val13                       |   in|   16|     ap_none|        passthruStartX_val13|        scalar|
|passthruStartX_val13_c_din                 |  out|   16|     ap_fifo|      passthruStartX_val13_c|       pointer|
|passthruStartX_val13_c_full_n              |   in|    1|     ap_fifo|      passthruStartX_val13_c|       pointer|
|passthruStartX_val13_c_write               |  out|    1|     ap_fifo|      passthruStartX_val13_c|       pointer|
|passthruStartX_val13_c_num_data_valid      |   in|    3|     ap_fifo|      passthruStartX_val13_c|       pointer|
|passthruStartX_val13_c_fifo_cap            |   in|    3|     ap_fifo|      passthruStartX_val13_c|       pointer|
|passthruStartY_val14                       |   in|   16|     ap_none|        passthruStartY_val14|        scalar|
|passthruStartY_val14_c_din                 |  out|   16|     ap_fifo|      passthruStartY_val14_c|       pointer|
|passthruStartY_val14_c_full_n              |   in|    1|     ap_fifo|      passthruStartY_val14_c|       pointer|
|passthruStartY_val14_c_write               |  out|    1|     ap_fifo|      passthruStartY_val14_c|       pointer|
|passthruStartY_val14_c_num_data_valid      |   in|    3|     ap_fifo|      passthruStartY_val14_c|       pointer|
|passthruStartY_val14_c_fifo_cap            |   in|    3|     ap_fifo|      passthruStartY_val14_c|       pointer|
|passthruEndX_val15                         |   in|   16|     ap_none|          passthruEndX_val15|        scalar|
|passthruEndX_val15_c_din                   |  out|   16|     ap_fifo|        passthruEndX_val15_c|       pointer|
|passthruEndX_val15_c_full_n                |   in|    1|     ap_fifo|        passthruEndX_val15_c|       pointer|
|passthruEndX_val15_c_write                 |  out|    1|     ap_fifo|        passthruEndX_val15_c|       pointer|
|passthruEndX_val15_c_num_data_valid        |   in|    3|     ap_fifo|        passthruEndX_val15_c|       pointer|
|passthruEndX_val15_c_fifo_cap              |   in|    3|     ap_fifo|        passthruEndX_val15_c|       pointer|
|passthruEndY_val16                         |   in|   16|     ap_none|          passthruEndY_val16|        scalar|
|passthruEndY_val16_c_din                   |  out|   16|     ap_fifo|        passthruEndY_val16_c|       pointer|
|passthruEndY_val16_c_full_n                |   in|    1|     ap_fifo|        passthruEndY_val16_c|       pointer|
|passthruEndY_val16_c_write                 |  out|    1|     ap_fifo|        passthruEndY_val16_c|       pointer|
|passthruEndY_val16_c_num_data_valid        |   in|    3|     ap_fifo|        passthruEndY_val16_c|       pointer|
|passthruEndY_val16_c_fifo_cap              |   in|    3|     ap_fifo|        passthruEndY_val16_c|       pointer|
|bckgndId_val19                             |   in|    8|     ap_none|              bckgndId_val19|        scalar|
|bckgndId_val19_c_din                       |  out|    8|     ap_fifo|            bckgndId_val19_c|       pointer|
|bckgndId_val19_c_full_n                    |   in|    1|     ap_fifo|            bckgndId_val19_c|       pointer|
|bckgndId_val19_c_write                     |  out|    1|     ap_fifo|            bckgndId_val19_c|       pointer|
|bckgndId_val19_c_num_data_valid            |   in|    3|     ap_fifo|            bckgndId_val19_c|       pointer|
|bckgndId_val19_c_fifo_cap                  |   in|    3|     ap_fifo|            bckgndId_val19_c|       pointer|
|ovrlayId_val20                             |   in|    8|     ap_none|              ovrlayId_val20|        scalar|
|ovrlayId_val20_c_din                       |  out|    8|     ap_fifo|            ovrlayId_val20_c|       pointer|
|ovrlayId_val20_c_full_n                    |   in|    1|     ap_fifo|            ovrlayId_val20_c|       pointer|
|ovrlayId_val20_c_write                     |  out|    1|     ap_fifo|            ovrlayId_val20_c|       pointer|
|ovrlayId_val20_c_num_data_valid            |   in|    3|     ap_fifo|            ovrlayId_val20_c|       pointer|
|ovrlayId_val20_c_fifo_cap                  |   in|    3|     ap_fifo|            ovrlayId_val20_c|       pointer|
|maskId_val21                               |   in|    8|     ap_none|                maskId_val21|        scalar|
|maskId_val21_c_din                         |  out|    8|     ap_fifo|              maskId_val21_c|       pointer|
|maskId_val21_c_full_n                      |   in|    1|     ap_fifo|              maskId_val21_c|       pointer|
|maskId_val21_c_write                       |  out|    1|     ap_fifo|              maskId_val21_c|       pointer|
|maskId_val21_c_num_data_valid              |   in|    3|     ap_fifo|              maskId_val21_c|       pointer|
|maskId_val21_c_fifo_cap                    |   in|    3|     ap_fifo|              maskId_val21_c|       pointer|
|motionSpeed_val23                          |   in|    8|     ap_none|           motionSpeed_val23|        scalar|
|motionSpeed_val23_c7_din                   |  out|    8|     ap_fifo|        motionSpeed_val23_c7|       pointer|
|motionSpeed_val23_c7_full_n                |   in|    1|     ap_fifo|        motionSpeed_val23_c7|       pointer|
|motionSpeed_val23_c7_write                 |  out|    1|     ap_fifo|        motionSpeed_val23_c7|       pointer|
|motionSpeed_val23_c7_num_data_valid        |   in|    3|     ap_fifo|        motionSpeed_val23_c7|       pointer|
|motionSpeed_val23_c7_fifo_cap              |   in|    3|     ap_fifo|        motionSpeed_val23_c7|       pointer|
|crossHairX_val28                           |   in|   16|     ap_none|            crossHairX_val28|        scalar|
|crossHairX_val28_c_din                     |  out|   16|     ap_fifo|          crossHairX_val28_c|       pointer|
|crossHairX_val28_c_full_n                  |   in|    1|     ap_fifo|          crossHairX_val28_c|       pointer|
|crossHairX_val28_c_write                   |  out|    1|     ap_fifo|          crossHairX_val28_c|       pointer|
|crossHairX_val28_c_num_data_valid          |   in|    3|     ap_fifo|          crossHairX_val28_c|       pointer|
|crossHairX_val28_c_fifo_cap                |   in|    3|     ap_fifo|          crossHairX_val28_c|       pointer|
|crossHairY_val29                           |   in|   16|     ap_none|            crossHairY_val29|        scalar|
|crossHairY_val29_c_din                     |  out|   16|     ap_fifo|          crossHairY_val29_c|       pointer|
|crossHairY_val29_c_full_n                  |   in|    1|     ap_fifo|          crossHairY_val29_c|       pointer|
|crossHairY_val29_c_write                   |  out|    1|     ap_fifo|          crossHairY_val29_c|       pointer|
|crossHairY_val29_c_num_data_valid          |   in|    3|     ap_fifo|          crossHairY_val29_c|       pointer|
|crossHairY_val29_c_fifo_cap                |   in|    3|     ap_fifo|          crossHairY_val29_c|       pointer|
|ZplateHorContStart_val30                   |   in|   16|     ap_none|    ZplateHorContStart_val30|        scalar|
|ZplateHorContStart_val30_c_din             |  out|   16|     ap_fifo|  ZplateHorContStart_val30_c|       pointer|
|ZplateHorContStart_val30_c_full_n          |   in|    1|     ap_fifo|  ZplateHorContStart_val30_c|       pointer|
|ZplateHorContStart_val30_c_write           |  out|    1|     ap_fifo|  ZplateHorContStart_val30_c|       pointer|
|ZplateHorContStart_val30_c_num_data_valid  |   in|    3|     ap_fifo|  ZplateHorContStart_val30_c|       pointer|
|ZplateHorContStart_val30_c_fifo_cap        |   in|    3|     ap_fifo|  ZplateHorContStart_val30_c|       pointer|
|ZplateHorContDelta_val31                   |   in|   16|     ap_none|    ZplateHorContDelta_val31|        scalar|
|ZplateHorContDelta_val31_c_din             |  out|   16|     ap_fifo|  ZplateHorContDelta_val31_c|       pointer|
|ZplateHorContDelta_val31_c_full_n          |   in|    1|     ap_fifo|  ZplateHorContDelta_val31_c|       pointer|
|ZplateHorContDelta_val31_c_write           |  out|    1|     ap_fifo|  ZplateHorContDelta_val31_c|       pointer|
|ZplateHorContDelta_val31_c_num_data_valid  |   in|    3|     ap_fifo|  ZplateHorContDelta_val31_c|       pointer|
|ZplateHorContDelta_val31_c_fifo_cap        |   in|    3|     ap_fifo|  ZplateHorContDelta_val31_c|       pointer|
|ZplateVerContStart_val32                   |   in|   16|     ap_none|    ZplateVerContStart_val32|        scalar|
|ZplateVerContStart_val32_c_din             |  out|   16|     ap_fifo|  ZplateVerContStart_val32_c|       pointer|
|ZplateVerContStart_val32_c_full_n          |   in|    1|     ap_fifo|  ZplateVerContStart_val32_c|       pointer|
|ZplateVerContStart_val32_c_write           |  out|    1|     ap_fifo|  ZplateVerContStart_val32_c|       pointer|
|ZplateVerContStart_val32_c_num_data_valid  |   in|    3|     ap_fifo|  ZplateVerContStart_val32_c|       pointer|
|ZplateVerContStart_val32_c_fifo_cap        |   in|    3|     ap_fifo|  ZplateVerContStart_val32_c|       pointer|
|ZplateVerContDelta_val33                   |   in|   16|     ap_none|    ZplateVerContDelta_val33|        scalar|
|ZplateVerContDelta_val33_c_din             |  out|   16|     ap_fifo|  ZplateVerContDelta_val33_c|       pointer|
|ZplateVerContDelta_val33_c_full_n          |   in|    1|     ap_fifo|  ZplateVerContDelta_val33_c|       pointer|
|ZplateVerContDelta_val33_c_write           |  out|    1|     ap_fifo|  ZplateVerContDelta_val33_c|       pointer|
|ZplateVerContDelta_val33_c_num_data_valid  |   in|    3|     ap_fifo|  ZplateVerContDelta_val33_c|       pointer|
|ZplateVerContDelta_val33_c_fifo_cap        |   in|    3|     ap_fifo|  ZplateVerContDelta_val33_c|       pointer|
|boxSize_val34                              |   in|   16|     ap_none|               boxSize_val34|        scalar|
|boxSize_val34_c_din                        |  out|   16|     ap_fifo|             boxSize_val34_c|       pointer|
|boxSize_val34_c_full_n                     |   in|    1|     ap_fifo|             boxSize_val34_c|       pointer|
|boxSize_val34_c_write                      |  out|    1|     ap_fifo|             boxSize_val34_c|       pointer|
|boxSize_val34_c_num_data_valid             |   in|    3|     ap_fifo|             boxSize_val34_c|       pointer|
|boxSize_val34_c_fifo_cap                   |   in|    3|     ap_fifo|             boxSize_val34_c|       pointer|
|boxColorR_val35                            |   in|   10|     ap_none|             boxColorR_val35|        scalar|
|boxColorR_val35_c_din                      |  out|   10|     ap_fifo|           boxColorR_val35_c|       pointer|
|boxColorR_val35_c_full_n                   |   in|    1|     ap_fifo|           boxColorR_val35_c|       pointer|
|boxColorR_val35_c_write                    |  out|    1|     ap_fifo|           boxColorR_val35_c|       pointer|
|boxColorR_val35_c_num_data_valid           |   in|    3|     ap_fifo|           boxColorR_val35_c|       pointer|
|boxColorR_val35_c_fifo_cap                 |   in|    3|     ap_fifo|           boxColorR_val35_c|       pointer|
|boxColorG_val36                            |   in|   10|     ap_none|             boxColorG_val36|        scalar|
|boxColorG_val36_c_din                      |  out|   10|     ap_fifo|           boxColorG_val36_c|       pointer|
|boxColorG_val36_c_full_n                   |   in|    1|     ap_fifo|           boxColorG_val36_c|       pointer|
|boxColorG_val36_c_write                    |  out|    1|     ap_fifo|           boxColorG_val36_c|       pointer|
|boxColorG_val36_c_num_data_valid           |   in|    3|     ap_fifo|           boxColorG_val36_c|       pointer|
|boxColorG_val36_c_fifo_cap                 |   in|    3|     ap_fifo|           boxColorG_val36_c|       pointer|
|boxColorB_val37                            |   in|   10|     ap_none|             boxColorB_val37|        scalar|
|boxColorB_val37_c_din                      |  out|   10|     ap_fifo|           boxColorB_val37_c|       pointer|
|boxColorB_val37_c_full_n                   |   in|    1|     ap_fifo|           boxColorB_val37_c|       pointer|
|boxColorB_val37_c_write                    |  out|    1|     ap_fifo|           boxColorB_val37_c|       pointer|
|boxColorB_val37_c_num_data_valid           |   in|    3|     ap_fifo|           boxColorB_val37_c|       pointer|
|boxColorB_val37_c_fifo_cap                 |   in|    3|     ap_fifo|           boxColorB_val37_c|       pointer|
|dpDynamicRange_val38                       |   in|    8|     ap_none|        dpDynamicRange_val38|        scalar|
|dpDynamicRange_val38_c_din                 |  out|    8|     ap_fifo|      dpDynamicRange_val38_c|       pointer|
|dpDynamicRange_val38_c_full_n              |   in|    1|     ap_fifo|      dpDynamicRange_val38_c|       pointer|
|dpDynamicRange_val38_c_write               |  out|    1|     ap_fifo|      dpDynamicRange_val38_c|       pointer|
|dpDynamicRange_val38_c_num_data_valid      |   in|    3|     ap_fifo|      dpDynamicRange_val38_c|       pointer|
|dpDynamicRange_val38_c_fifo_cap            |   in|    3|     ap_fifo|      dpDynamicRange_val38_c|       pointer|
|dpYUVCoef_val39                            |   in|    8|     ap_none|             dpYUVCoef_val39|        scalar|
|dpYUVCoef_val39_c_din                      |  out|    8|     ap_fifo|           dpYUVCoef_val39_c|       pointer|
|dpYUVCoef_val39_c_full_n                   |   in|    1|     ap_fifo|           dpYUVCoef_val39_c|       pointer|
|dpYUVCoef_val39_c_write                    |  out|    1|     ap_fifo|           dpYUVCoef_val39_c|       pointer|
|dpYUVCoef_val39_c_num_data_valid           |   in|    3|     ap_fifo|           dpYUVCoef_val39_c|       pointer|
|dpYUVCoef_val39_c_fifo_cap                 |   in|    3|     ap_fifo|           dpYUVCoef_val39_c|       pointer|
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dpYUVCoef_val39_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%dpYUVCoef_val39_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dpYUVCoef_val39"   --->   Operation 3 'read' 'dpYUVCoef_val39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%dpDynamicRange_val38_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dpDynamicRange_val38"   --->   Operation 4 'read' 'dpDynamicRange_val38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%boxColorB_val37_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %boxColorB_val37"   --->   Operation 5 'read' 'boxColorB_val37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%boxColorG_val36_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %boxColorG_val36"   --->   Operation 6 'read' 'boxColorG_val36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%boxColorR_val35_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %boxColorR_val35"   --->   Operation 7 'read' 'boxColorR_val35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%boxSize_val34_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxSize_val34"   --->   Operation 8 'read' 'boxSize_val34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ZplateVerContDelta_val33_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateVerContDelta_val33"   --->   Operation 9 'read' 'ZplateVerContDelta_val33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ZplateVerContStart_val32_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateVerContStart_val32"   --->   Operation 10 'read' 'ZplateVerContStart_val32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ZplateHorContDelta_val31_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateHorContDelta_val31"   --->   Operation 11 'read' 'ZplateHorContDelta_val31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ZplateHorContStart_val30_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateHorContStart_val30"   --->   Operation 12 'read' 'ZplateHorContStart_val30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%crossHairY_val29_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %crossHairY_val29"   --->   Operation 13 'read' 'crossHairY_val29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%crossHairX_val28_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %crossHairX_val28"   --->   Operation 14 'read' 'crossHairX_val28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%motionSpeed_val23_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %motionSpeed_val23"   --->   Operation 15 'read' 'motionSpeed_val23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%maskId_val21_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %maskId_val21"   --->   Operation 16 'read' 'maskId_val21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ovrlayId_val20_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ovrlayId_val20"   --->   Operation 17 'read' 'ovrlayId_val20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bckgndId_val19_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bckgndId_val19"   --->   Operation 18 'read' 'bckgndId_val19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%passthruEndY_val16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %passthruEndY_val16"   --->   Operation 19 'read' 'passthruEndY_val16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%passthruEndX_val15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %passthruEndX_val15"   --->   Operation 20 'read' 'passthruEndX_val15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%passthruStartY_val14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %passthruStartY_val14"   --->   Operation 21 'read' 'passthruStartY_val14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%passthruStartX_val13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %passthruStartX_val13"   --->   Operation 22 'read' 'passthruStartX_val13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%fid_in_val12_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %fid_in_val12"   --->   Operation 23 'read' 'fid_in_val12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%field_id_val11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %field_id_val11"   --->   Operation 24 'read' 'field_id_val11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %dpYUVCoef_val39_c, i8 %dpYUVCoef_val39_read"   --->   Operation 25 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dpDynamicRange_val38_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %dpDynamicRange_val38_c, i8 %dpDynamicRange_val38_read"   --->   Operation 27 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %boxColorB_val37_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i10P0A, i10 %boxColorB_val37_c, i10 %boxColorB_val37_read"   --->   Operation 29 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 4> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %boxColorG_val36_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i10P0A, i10 %boxColorG_val36_c, i10 %boxColorG_val36_read"   --->   Operation 31 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 4> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %boxColorR_val35_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i10P0A, i10 %boxColorR_val35_c, i10 %boxColorR_val35_read"   --->   Operation 33 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 4> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %boxSize_val34_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %boxSize_val34_c, i16 %boxSize_val34_read"   --->   Operation 35 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateVerContDelta_val33_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %ZplateVerContDelta_val33_c, i16 %ZplateVerContDelta_val33_read"   --->   Operation 37 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateVerContStart_val32_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %ZplateVerContStart_val32_c, i16 %ZplateVerContStart_val32_read"   --->   Operation 39 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateHorContDelta_val31_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %ZplateHorContDelta_val31_c, i16 %ZplateHorContDelta_val31_read"   --->   Operation 41 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateHorContStart_val30_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %ZplateHorContStart_val30_c, i16 %ZplateHorContStart_val30_read"   --->   Operation 43 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %crossHairY_val29_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %crossHairY_val29_c, i16 %crossHairY_val29_read"   --->   Operation 45 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %crossHairX_val28_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %crossHairX_val28_c, i16 %crossHairX_val28_read"   --->   Operation 47 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %motionSpeed_val23_c7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %motionSpeed_val23_c7, i8 %motionSpeed_val23_read"   --->   Operation 49 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %maskId_val21_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %maskId_val21_c, i8 %maskId_val21_read"   --->   Operation 51 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ovrlayId_val20_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %ovrlayId_val20_c, i8 %ovrlayId_val20_read"   --->   Operation 53 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %bckgndId_val19_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %bckgndId_val19_c, i8 %bckgndId_val19_read"   --->   Operation 55 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruEndY_val16_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %passthruEndY_val16_c, i16 %passthruEndY_val16_read"   --->   Operation 57 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruEndX_val15_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %passthruEndX_val15_c, i16 %passthruEndX_val15_read"   --->   Operation 59 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruStartY_val14_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %passthruStartY_val14_c, i16 %passthruStartY_val14_read"   --->   Operation 61 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruStartX_val13_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %passthruStartX_val13_c, i16 %passthruStartX_val13_read"   --->   Operation 63 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fid_in_val12_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %fid_in_val12_c, i1 %fid_in_val12_read"   --->   Operation 65 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 5> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %field_id_val11_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %field_id_val11_c, i16 %field_id_val11_read"   --->   Operation 67 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ field_id_val11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ field_id_val11_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fid_in_val12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ fid_in_val12_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruStartX_val13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ passthruStartX_val13_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruStartY_val14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ passthruStartY_val14_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruEndX_val15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ passthruEndX_val15_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruEndY_val16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ passthruEndY_val16_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bckgndId_val19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bckgndId_val19_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ovrlayId_val20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ovrlayId_val20_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ maskId_val21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ maskId_val21_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ motionSpeed_val23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ motionSpeed_val23_c7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ crossHairX_val28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crossHairX_val28_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ crossHairY_val29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crossHairY_val29_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ZplateHorContStart_val30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ZplateHorContStart_val30_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ZplateHorContDelta_val31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ZplateHorContDelta_val31_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ZplateVerContStart_val32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ZplateVerContStart_val32_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ZplateVerContDelta_val33]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ZplateVerContDelta_val33_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxSize_val34]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxSize_val34_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxColorR_val35]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorR_val35_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxColorG_val36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorG_val36_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxColorB_val37]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorB_val37_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dpDynamicRange_val38]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dpDynamicRange_val38_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dpYUVCoef_val39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dpYUVCoef_val39_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0             (specinterface) [ 00]
dpYUVCoef_val39_read          (read         ) [ 00]
dpDynamicRange_val38_read     (read         ) [ 00]
boxColorB_val37_read          (read         ) [ 00]
boxColorG_val36_read          (read         ) [ 00]
boxColorR_val35_read          (read         ) [ 00]
boxSize_val34_read            (read         ) [ 00]
ZplateVerContDelta_val33_read (read         ) [ 00]
ZplateVerContStart_val32_read (read         ) [ 00]
ZplateHorContDelta_val31_read (read         ) [ 00]
ZplateHorContStart_val30_read (read         ) [ 00]
crossHairY_val29_read         (read         ) [ 00]
crossHairX_val28_read         (read         ) [ 00]
motionSpeed_val23_read        (read         ) [ 00]
maskId_val21_read             (read         ) [ 00]
ovrlayId_val20_read           (read         ) [ 00]
bckgndId_val19_read           (read         ) [ 00]
passthruEndY_val16_read       (read         ) [ 00]
passthruEndX_val15_read       (read         ) [ 00]
passthruStartY_val14_read     (read         ) [ 00]
passthruStartX_val13_read     (read         ) [ 00]
fid_in_val12_read             (read         ) [ 00]
field_id_val11_read           (read         ) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
specinterface_ln0             (specinterface) [ 00]
write_ln0                     (write        ) [ 00]
ret_ln0                       (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="field_id_val11">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="field_id_val11"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="field_id_val11_c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="field_id_val11_c"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fid_in_val12">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fid_in_val12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fid_in_val12_c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fid_in_val12_c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="passthruStartX_val13">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruStartX_val13"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="passthruStartX_val13_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruStartX_val13_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="passthruStartY_val14">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruStartY_val14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="passthruStartY_val14_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruStartY_val14_c"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="passthruEndX_val15">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruEndX_val15"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="passthruEndX_val15_c">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruEndX_val15_c"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="passthruEndY_val16">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruEndY_val16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="passthruEndY_val16_c">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruEndY_val16_c"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="bckgndId_val19">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bckgndId_val19"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="bckgndId_val19_c">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bckgndId_val19_c"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ovrlayId_val20">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayId_val20"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ovrlayId_val20_c">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayId_val20_c"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="maskId_val21">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maskId_val21"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="maskId_val21_c">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maskId_val21_c"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="motionSpeed_val23">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="motionSpeed_val23"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="motionSpeed_val23_c7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="motionSpeed_val23_c7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="crossHairX_val28">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairX_val28"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="crossHairX_val28_c">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairX_val28_c"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="crossHairY_val29">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairY_val29"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="crossHairY_val29_c">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairY_val29_c"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="ZplateHorContStart_val30">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContStart_val30"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="ZplateHorContStart_val30_c">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContStart_val30_c"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="ZplateHorContDelta_val31">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContDelta_val31"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="ZplateHorContDelta_val31_c">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContDelta_val31_c"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="ZplateVerContStart_val32">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContStart_val32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="ZplateVerContStart_val32_c">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContStart_val32_c"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="ZplateVerContDelta_val33">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContDelta_val33"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="ZplateVerContDelta_val33_c">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContDelta_val33_c"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="boxSize_val34">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxSize_val34"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="boxSize_val34_c">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxSize_val34_c"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="boxColorR_val35">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorR_val35"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="boxColorR_val35_c">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorR_val35_c"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="boxColorG_val36">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorG_val36"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="boxColorG_val36_c">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorG_val36_c"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="boxColorB_val37">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorB_val37"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="boxColorB_val37_c">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorB_val37_c"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="dpDynamicRange_val38">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpDynamicRange_val38"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="dpDynamicRange_val38_c">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpDynamicRange_val38_c"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="dpYUVCoef_val39">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpYUVCoef_val39"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="dpYUVCoef_val39_c">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpYUVCoef_val39_c"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="dpYUVCoef_val39_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dpYUVCoef_val39_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="dpDynamicRange_val38_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dpDynamicRange_val38_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="boxColorB_val37_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="10" slack="0"/>
<pin id="135" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorB_val37_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="boxColorG_val36_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="0" index="1" bw="10" slack="0"/>
<pin id="141" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorG_val36_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="boxColorR_val35_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="0" index="1" bw="10" slack="0"/>
<pin id="147" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorR_val35_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="boxSize_val34_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxSize_val34_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="ZplateVerContDelta_val33_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateVerContDelta_val33_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="ZplateVerContStart_val32_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateVerContStart_val32_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="ZplateHorContDelta_val31_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateHorContDelta_val31_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="ZplateHorContStart_val30_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateHorContStart_val30_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="crossHairY_val29_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crossHairY_val29_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="crossHairX_val28_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crossHairX_val28_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="motionSpeed_val23_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="motionSpeed_val23_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="maskId_val21_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="maskId_val21_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="ovrlayId_val20_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ovrlayId_val20_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="bckgndId_val19_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bckgndId_val19_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="passthruEndY_val16_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruEndY_val16_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="passthruEndX_val15_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruEndX_val15_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="passthruStartY_val14_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruStartY_val14_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="passthruStartX_val13_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruStartX_val13_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="fid_in_val12_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fid_in_val12_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="field_id_val11_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="field_id_val11_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="write_ln0_write_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="0" index="2" bw="8" slack="0"/>
<pin id="256" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="write_ln0_write_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="write_ln0_write_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="10" slack="0"/>
<pin id="271" dir="0" index="2" bw="10" slack="0"/>
<pin id="272" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="write_ln0_write_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="10" slack="0"/>
<pin id="279" dir="0" index="2" bw="10" slack="0"/>
<pin id="280" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="write_ln0_write_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="10" slack="0"/>
<pin id="287" dir="0" index="2" bw="10" slack="0"/>
<pin id="288" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="write_ln0_write_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="0"/>
<pin id="295" dir="0" index="2" bw="16" slack="0"/>
<pin id="296" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="write_ln0_write_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="0" index="2" bw="16" slack="0"/>
<pin id="304" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="write_ln0_write_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="0" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="0" index="2" bw="16" slack="0"/>
<pin id="312" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="write_ln0_write_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="0" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="0" index="2" bw="16" slack="0"/>
<pin id="320" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="write_ln0_write_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="0" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="0" index="2" bw="16" slack="0"/>
<pin id="328" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="write_ln0_write_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="0" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="0" index="2" bw="16" slack="0"/>
<pin id="336" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="write_ln0_write_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="0" slack="0"/>
<pin id="342" dir="0" index="1" bw="16" slack="0"/>
<pin id="343" dir="0" index="2" bw="16" slack="0"/>
<pin id="344" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="write_ln0_write_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="0" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="0" index="2" bw="8" slack="0"/>
<pin id="352" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="write_ln0_write_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="0" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="0" index="2" bw="8" slack="0"/>
<pin id="360" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="write_ln0_write_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="0" slack="0"/>
<pin id="366" dir="0" index="1" bw="8" slack="0"/>
<pin id="367" dir="0" index="2" bw="8" slack="0"/>
<pin id="368" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="write_ln0_write_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="0" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="0"/>
<pin id="375" dir="0" index="2" bw="8" slack="0"/>
<pin id="376" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="write_ln0_write_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="0" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="0"/>
<pin id="383" dir="0" index="2" bw="16" slack="0"/>
<pin id="384" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="write_ln0_write_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="0" slack="0"/>
<pin id="390" dir="0" index="1" bw="16" slack="0"/>
<pin id="391" dir="0" index="2" bw="16" slack="0"/>
<pin id="392" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="write_ln0_write_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="0" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="0" index="2" bw="16" slack="0"/>
<pin id="400" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="write_ln0_write_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="0" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="0"/>
<pin id="407" dir="0" index="2" bw="16" slack="0"/>
<pin id="408" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="write_ln0_write_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="0" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="write_ln0_write_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="0" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="0" index="2" bw="16" slack="0"/>
<pin id="424" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="124"><net_src comp="104" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="84" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="104" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="80" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="106" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="76" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="106" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="72" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="106" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="68" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="108" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="64" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="108" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="60" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="108" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="56" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="108" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="108" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="108" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="108" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="104" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="104" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="32" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="104" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="104" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="108" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="108" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="108" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="108" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="110" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="4" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="108" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="0" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="112" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="86" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="120" pin="2"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="112" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="82" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="126" pin="2"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="114" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="78" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="132" pin="2"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="114" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="74" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="138" pin="2"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="114" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="70" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="144" pin="2"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="116" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="66" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="150" pin="2"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="116" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="156" pin="2"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="116" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="58" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="162" pin="2"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="116" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="54" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="168" pin="2"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="116" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="50" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="174" pin="2"/><net_sink comp="324" pin=2"/></net>

<net id="337"><net_src comp="116" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="46" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="180" pin="2"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="116" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="42" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="186" pin="2"/><net_sink comp="340" pin=2"/></net>

<net id="353"><net_src comp="112" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="38" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="192" pin="2"/><net_sink comp="348" pin=2"/></net>

<net id="361"><net_src comp="112" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="34" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="198" pin="2"/><net_sink comp="356" pin=2"/></net>

<net id="369"><net_src comp="112" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="30" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="204" pin="2"/><net_sink comp="364" pin=2"/></net>

<net id="377"><net_src comp="112" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="26" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="210" pin="2"/><net_sink comp="372" pin=2"/></net>

<net id="385"><net_src comp="116" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="22" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="216" pin="2"/><net_sink comp="380" pin=2"/></net>

<net id="393"><net_src comp="116" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="18" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="222" pin="2"/><net_sink comp="388" pin=2"/></net>

<net id="401"><net_src comp="116" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="14" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="228" pin="2"/><net_sink comp="396" pin=2"/></net>

<net id="409"><net_src comp="116" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="10" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="234" pin="2"/><net_sink comp="404" pin=2"/></net>

<net id="417"><net_src comp="118" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="6" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="240" pin="2"/><net_sink comp="412" pin=2"/></net>

<net id="425"><net_src comp="116" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="2" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="246" pin="2"/><net_sink comp="420" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: field_id_val11_c | {1 }
	Port: fid_in_val12_c | {1 }
	Port: passthruStartX_val13_c | {1 }
	Port: passthruStartY_val14_c | {1 }
	Port: passthruEndX_val15_c | {1 }
	Port: passthruEndY_val16_c | {1 }
	Port: bckgndId_val19_c | {1 }
	Port: ovrlayId_val20_c | {1 }
	Port: maskId_val21_c | {1 }
	Port: motionSpeed_val23_c7 | {1 }
	Port: crossHairX_val28_c | {1 }
	Port: crossHairY_val29_c | {1 }
	Port: ZplateHorContStart_val30_c | {1 }
	Port: ZplateHorContDelta_val31_c | {1 }
	Port: ZplateVerContStart_val32_c | {1 }
	Port: ZplateVerContDelta_val33_c | {1 }
	Port: boxSize_val34_c | {1 }
	Port: boxColorR_val35_c | {1 }
	Port: boxColorG_val36_c | {1 }
	Port: boxColorB_val37_c | {1 }
	Port: dpDynamicRange_val38_c | {1 }
	Port: dpYUVCoef_val39_c | {1 }
 - Input state : 
	Port: entry_proc : field_id_val11 | {1 }
	Port: entry_proc : field_id_val11_c | {}
	Port: entry_proc : fid_in_val12 | {1 }
	Port: entry_proc : fid_in_val12_c | {}
	Port: entry_proc : passthruStartX_val13 | {1 }
	Port: entry_proc : passthruStartX_val13_c | {}
	Port: entry_proc : passthruStartY_val14 | {1 }
	Port: entry_proc : passthruStartY_val14_c | {}
	Port: entry_proc : passthruEndX_val15 | {1 }
	Port: entry_proc : passthruEndX_val15_c | {}
	Port: entry_proc : passthruEndY_val16 | {1 }
	Port: entry_proc : passthruEndY_val16_c | {}
	Port: entry_proc : bckgndId_val19 | {1 }
	Port: entry_proc : bckgndId_val19_c | {}
	Port: entry_proc : ovrlayId_val20 | {1 }
	Port: entry_proc : ovrlayId_val20_c | {}
	Port: entry_proc : maskId_val21 | {1 }
	Port: entry_proc : maskId_val21_c | {}
	Port: entry_proc : motionSpeed_val23 | {1 }
	Port: entry_proc : motionSpeed_val23_c7 | {}
	Port: entry_proc : crossHairX_val28 | {1 }
	Port: entry_proc : crossHairX_val28_c | {}
	Port: entry_proc : crossHairY_val29 | {1 }
	Port: entry_proc : crossHairY_val29_c | {}
	Port: entry_proc : ZplateHorContStart_val30 | {1 }
	Port: entry_proc : ZplateHorContStart_val30_c | {}
	Port: entry_proc : ZplateHorContDelta_val31 | {1 }
	Port: entry_proc : ZplateHorContDelta_val31_c | {}
	Port: entry_proc : ZplateVerContStart_val32 | {1 }
	Port: entry_proc : ZplateVerContStart_val32_c | {}
	Port: entry_proc : ZplateVerContDelta_val33 | {1 }
	Port: entry_proc : ZplateVerContDelta_val33_c | {}
	Port: entry_proc : boxSize_val34 | {1 }
	Port: entry_proc : boxSize_val34_c | {}
	Port: entry_proc : boxColorR_val35 | {1 }
	Port: entry_proc : boxColorR_val35_c | {}
	Port: entry_proc : boxColorG_val36 | {1 }
	Port: entry_proc : boxColorG_val36_c | {}
	Port: entry_proc : boxColorB_val37 | {1 }
	Port: entry_proc : boxColorB_val37_c | {}
	Port: entry_proc : dpDynamicRange_val38 | {1 }
	Port: entry_proc : dpDynamicRange_val38_c | {}
	Port: entry_proc : dpYUVCoef_val39 | {1 }
	Port: entry_proc : dpYUVCoef_val39_c | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|
| Operation|              Functional Unit              |
|----------|-------------------------------------------|
|          |      dpYUVCoef_val39_read_read_fu_120     |
|          |   dpDynamicRange_val38_read_read_fu_126   |
|          |      boxColorB_val37_read_read_fu_132     |
|          |      boxColorG_val36_read_read_fu_138     |
|          |      boxColorR_val35_read_read_fu_144     |
|          |       boxSize_val34_read_read_fu_150      |
|          | ZplateVerContDelta_val33_read_read_fu_156 |
|          | ZplateVerContStart_val32_read_read_fu_162 |
|          | ZplateHorContDelta_val31_read_read_fu_168 |
|          | ZplateHorContStart_val30_read_read_fu_174 |
|   read   |     crossHairY_val29_read_read_fu_180     |
|          |     crossHairX_val28_read_read_fu_186     |
|          |     motionSpeed_val23_read_read_fu_192    |
|          |       maskId_val21_read_read_fu_198       |
|          |      ovrlayId_val20_read_read_fu_204      |
|          |      bckgndId_val19_read_read_fu_210      |
|          |    passthruEndY_val16_read_read_fu_216    |
|          |    passthruEndX_val15_read_read_fu_222    |
|          |   passthruStartY_val14_read_read_fu_228   |
|          |   passthruStartX_val13_read_read_fu_234   |
|          |       fid_in_val12_read_read_fu_240       |
|          |      field_id_val11_read_read_fu_246      |
|----------|-------------------------------------------|
|          |           write_ln0_write_fu_252          |
|          |           write_ln0_write_fu_260          |
|          |           write_ln0_write_fu_268          |
|          |           write_ln0_write_fu_276          |
|          |           write_ln0_write_fu_284          |
|          |           write_ln0_write_fu_292          |
|          |           write_ln0_write_fu_300          |
|          |           write_ln0_write_fu_308          |
|          |           write_ln0_write_fu_316          |
|          |           write_ln0_write_fu_324          |
|   write  |           write_ln0_write_fu_332          |
|          |           write_ln0_write_fu_340          |
|          |           write_ln0_write_fu_348          |
|          |           write_ln0_write_fu_356          |
|          |           write_ln0_write_fu_364          |
|          |           write_ln0_write_fu_372          |
|          |           write_ln0_write_fu_380          |
|          |           write_ln0_write_fu_388          |
|          |           write_ln0_write_fu_396          |
|          |           write_ln0_write_fu_404          |
|          |           write_ln0_write_fu_412          |
|          |           write_ln0_write_fu_420          |
|----------|-------------------------------------------|
|   Total  |                                           |
|----------|-------------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
