do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:05:25 on May 19,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 10:05:25 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:05:25 on May 19,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Error: tb_reg3232.vhd(94): (vcom-1136) Unknown identifier "w_address_integer".
# ** Error: tb_reg3232.vhd(94): (vcom-1136) Unknown identifier "r_address_integer".
# ** Error: tb_reg3232.vhd(94): Type error resolving infix expression "&" as type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: tb_reg3232.vhd(138): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(138): (vcom-1136) Unknown identifier "reg3232_data_integer".
# ** Error: tb_reg3232.vhd(147): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(147): (vcom-1136) Unknown identifier "reg3232_q_integer".
# ** Error: tb_reg3232.vhd(140): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error: tb_reg3232.vhd(143): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error: tb_reg3232.vhd(162): VHDL Compiler exiting
# End time: 10:05:25 on May 19,2019, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:05:54 on May 19,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 10:05:54 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:05:54 on May 19,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Error: tb_reg3232.vhd(138): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(138): (vcom-1136) Unknown identifier "reg3232_data_integer".
# ** Error: tb_reg3232.vhd(147): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(147): (vcom-1136) Unknown identifier "reg3232_q_integer".
# ** Error: tb_reg3232.vhd(140): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error: tb_reg3232.vhd(143): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error: tb_reg3232.vhd(162): VHDL Compiler exiting
# End time: 10:05:54 on May 19,2019, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:08:37 on May 19,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 10:08:38 on May 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:08:38 on May 19,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Error: tb_reg3232.vhd(138): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(138): (vcom-1136) Unknown identifier "reg3232_data_integer".
# ** Error: tb_reg3232.vhd(147): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(147): (vcom-1136) Unknown identifier "reg3232_q_integer".
# ** Error: tb_reg3232.vhd(140): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error: tb_reg3232.vhd(143): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error: tb_reg3232.vhd(162): VHDL Compiler exiting
# End time: 10:08:38 on May 19,2019, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:08:46 on May 19,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 10:08:46 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:08:46 on May 19,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Error: tb_reg3232.vhd(142): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error: tb_reg3232.vhd(145): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error: tb_reg3232.vhd(164): VHDL Compiler exiting
# End time: 10:08:46 on May 19,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:12:24 on May 19,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 10:12:24 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:12:24 on May 19,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 10:12:24 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 10:12:24 on May 19,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -1 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2 is out of NATURAL range 0 to 2147483647.
#    Time: 66 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -3 is out of NATURAL range 0 to 2147483647.
#    Time: 132 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -4 is out of NATURAL range 0 to 2147483647.
#    Time: 198 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -5 is out of NATURAL range 0 to 2147483647.
#    Time: 264 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -6 is out of NATURAL range 0 to 2147483647.
#    Time: 330 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -7 is out of NATURAL range 0 to 2147483647.
#    Time: 396 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -8 is out of NATURAL range 0 to 2147483647.
#    Time: 462 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -9 is out of NATURAL range 0 to 2147483647.
#    Time: 528 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -10 is out of NATURAL range 0 to 2147483647.
#    Time: 594 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -11 is out of NATURAL range 0 to 2147483647.
#    Time: 660 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -12 is out of NATURAL range 0 to 2147483647.
#    Time: 726 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -13 is out of NATURAL range 0 to 2147483647.
#    Time: 792 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -14 is out of NATURAL range 0 to 2147483647.
#    Time: 858 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -15 is out of NATURAL range 0 to 2147483647.
#    Time: 924 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -16 is out of NATURAL range 0 to 2147483647.
#    Time: 990 ns  Iteration: 1  Instance: /tb_reg3232
# 0 ns
# 1050 ns
# printing wave to file wave.ps
# End time: 10:13:16 on May 19,2019, Elapsed time: 0:00:52
# Errors: 16, Warnings: 4
