git clone --depth 1 --no-tags https://github.com/htlabnet/FPGA_DRSSTC_Interrupter_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60604085
git clone --depth 1 --no-tags https://github.com/andrewjeminchoi/Crunch-A-Verilog-Game-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62598525
git clone --depth 1 --no-tags https://github.com/g1ndac/RAM_ROM-BlackTeam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62805126
git clone --depth 1 --no-tags https://github.com/Aaron-Zhao123/online_ver_two_newton.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58287107
git clone --depth 1 --no-tags https://github.com/julioamerico/openSPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57401553
git clone --depth 1 --no-tags https://github.com/FPGAppyBird/fpgappy-bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57367107
git clone --depth 1 --no-tags https://github.com/MackenzieLeung/CPEN311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58659508
git clone --depth 1 --no-tags https://github.com/marcegl91/sase_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60291757
git clone --depth 1 --no-tags https://github.com/JaapioNL/FPGAAmbilight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60113258
git clone --depth 1 --no-tags https://github.com/billma12/eec181-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60136925
git clone --depth 1 --no-tags https://github.com/difrojasro/mercado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60282323
git clone --depth 1 --no-tags https://github.com/guusleijsten/vlsidesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59988792
git clone --depth 1 --no-tags https://github.com/nemethnoel/ALU_HF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59370548
git clone --depth 1 --no-tags https://github.com/vysarge/pixel-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59490444
git clone --depth 1 --no-tags https://github.com/SS4G/THU_synthesize_4x4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67123681
git clone --depth 1 --no-tags https://github.com/SS4G/THU_synthesize_multi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67322456
git clone --depth 1 --no-tags https://github.com/AlejandraArtal/Proy_2_grupo_10_sem_1_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58009477
git clone --depth 1 --no-tags https://github.com/yonn28/ProyectoDIgitalII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58281065
git clone --depth 1 --no-tags https://github.com/Adriana23/Proyecto-1-II-Semestre-2016-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66057977
git clone --depth 1 --no-tags https://github.com/tfors/cookiecutter-fpga-verilog-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66208080
git clone --depth 1 --no-tags https://github.com/bbushnell95/ECE474A_Assignment1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67573645
git clone --depth 1 --no-tags https://github.com/xshangyong/img_proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63008476
git clone --depth 1 --no-tags https://github.com/NadithM/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61484139
git clone --depth 1 --no-tags https://github.com/seswaroju/AWGN-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62751021
git clone --depth 1 --no-tags https://github.com/maupaz92/ArquitecturaFiltros.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62969697
git clone --depth 1 --no-tags https://github.com/BHZ-BER/32bit_MipsCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63052220
git clone --depth 1 --no-tags https://github.com/camrevalo/Sobel-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62757366
git clone --depth 1 --no-tags https://github.com/Yitaek/FPGA-Frogger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64434911
git clone --depth 1 --no-tags https://github.com/zerkxj/o_d_s_m_r.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64501078
git clone --depth 1 --no-tags https://github.com/walei163/itr-201c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64720738
git clone --depth 1 --no-tags https://github.com/NeedsMorePie/FPGA-Bat-Shooter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64572258
git clone --depth 1 --no-tags https://github.com/lichin-lin/CO-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57537987
git clone --depth 1 --no-tags https://github.com/arkakub/Verilog-Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58032756
git clone --depth 1 --no-tags https://github.com/FatallEggor/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59362886
git clone --depth 1 --no-tags https://github.com/agerardocarmona94/proy_3_grupo_1_sem_1_2016_ALLAN_CARMONA_DAYHANA_SANCHEZ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59234982
git clone --depth 1 --no-tags https://github.com/Yilinwang/DSD-HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57037305
git clone --depth 1 --no-tags https://github.com/Tj2807/codingground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59467286
git clone --depth 1 --no-tags https://github.com/Aaron-Zhao123/online_add_ver_two.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57291976
git clone --depth 1 --no-tags https://github.com/git6d2/instrumento_lm32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58386034
git clone --depth 1 --no-tags https://github.com/santa233/Class-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59992271
git clone --depth 1 --no-tags https://github.com/Alberto-Castro/proy_3_grupo_8_sem_1_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59875024
git clone --depth 1 --no-tags https://github.com/yanni4night/verilog-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59803874
git clone --depth 1 --no-tags https://github.com/handresmar/GitTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60887812
git clone --depth 1 --no-tags https://github.com/Whiskey-Golf-Lima/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59783978
git clone --depth 1 --no-tags https://github.com/ukorat/Fixed-Point-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65405521
git clone --depth 1 --no-tags https://github.com/pichu0528/RLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65780759
git clone --depth 1 --no-tags https://github.com/pooruse/my_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66909444
git clone --depth 1 --no-tags https://github.com/Cfpintog/-Controlador-MIDI-movimiento-dedos-2016-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66806494
git clone --depth 1 --no-tags https://github.com/bartosz0403/inz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58239808
git clone --depth 1 --no-tags https://github.com/adrianradulescu/myRepository.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62507171
git clone --depth 1 --no-tags https://github.com/yasaswi93/ece4750_project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62998355
git clone --depth 1 --no-tags https://github.com/Inud/Position-Detector-HCSR04-Verilog-DE1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63533641
git clone --depth 1 --no-tags https://github.com/naveenvignesh/scrambler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63562173
git clone --depth 1 --no-tags https://github.com/ChrisXu1006/Full-system-timing-channel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61843200
git clone --depth 1 --no-tags https://github.com/willywsm1013/3NP-problem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58467513
git clone --depth 1 --no-tags https://github.com/wmarshall/JPropSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59115236
git clone --depth 1 --no-tags https://github.com/arkakub/Verilog-VGA-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58032364
git clone --depth 1 --no-tags https://github.com/xanatower/inferred_TRANS_RECEI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60150074
git clone --depth 1 --no-tags https://github.com/estejairo/gatitos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59956435
git clone --depth 1 --no-tags https://github.com/yfancc20/NCTU_courses.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60069310
git clone --depth 1 --no-tags https://github.com/sernc11/repos_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60325283
git clone --depth 1 --no-tags https://github.com/akhiljain0777/Computer-Organisation-and-Architecture-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65759313
git clone --depth 1 --no-tags https://github.com/IsmMadCam/Laboratorio-de-Sistemas-Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65945313
git clone --depth 1 --no-tags https://github.com/santa233/AWGN-_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66269392
git clone --depth 1 --no-tags https://github.com/vegasluis/Multi-Cycle-Micro-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66667524
git clone --depth 1 --no-tags https://github.com/sundw2014/carADS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66361134
git clone --depth 1 --no-tags https://github.com/GSejas/Karatsuba_FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66875060
git clone --depth 1 --no-tags https://github.com/jxjjhkls/nios_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67427009
git clone --depth 1 --no-tags https://github.com/vadixidav/vga_ascii_terminal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67548088
git clone --depth 1 --no-tags https://github.com/juliacshi/multicycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67550276
git clone --depth 1 --no-tags https://github.com/kanpapa/max10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57351339
git clone --depth 1 --no-tags https://github.com/ZHOUJiemin/TxRx-Wavedrom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58162626
git clone --depth 1 --no-tags https://github.com/sameeriitkgp/4-bit-cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58130779
git clone --depth 1 --no-tags https://github.com/Aaron-Zhao123/online_ver_two_total.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58407738
git clone --depth 1 --no-tags https://github.com/yammouch/digitalhwhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58428983
git clone --depth 1 --no-tags https://github.com/z-rui/ds1302.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59920656
git clone --depth 1 --no-tags https://github.com/dhruvangdarji/FIFO-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60485653
git clone --depth 1 --no-tags https://github.com/nahallacman/CST466GroupVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57262934
git clone --depth 1 --no-tags https://github.com/bkold/RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57281865
git clone --depth 1 --no-tags https://github.com/Nalaka1693/ALU_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61153637
git clone --depth 1 --no-tags https://github.com/Chuvi-w/TubeTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67261637
git clone --depth 1 --no-tags https://github.com/sukruthivempati/Directform-and-Treeform-FIR-filter-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65339189
git clone --depth 1 --no-tags https://github.com/Jeffffffff81/L2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59447054
git clone --depth 1 --no-tags https://github.com/elicassion/DE-II-Singal-CPU-I-O.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58382223
git clone --depth 1 --no-tags https://github.com/vishvanand/clocksimulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58615108
git clone --depth 1 --no-tags https://github.com/pichu0528/Fibonacci-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65780617
git clone --depth 1 --no-tags https://github.com/JSun12/Project-Samples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67780729
git clone --depth 1 --no-tags https://github.com/xuliexuan/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66608347
git clone --depth 1 --no-tags https://github.com/amrrkf/mipsmicroprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66602298
git clone --depth 1 --no-tags https://github.com/shiniaas/tablet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67289863
git clone --depth 1 --no-tags https://github.com/vadixidav/ps2_ascii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67509227
git clone --depth 1 --no-tags https://github.com/nananosirova/wall_beater.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67251185
git clone --depth 1 --no-tags https://github.com/Gregf36665/ECE491.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67639839
git clone --depth 1 --no-tags https://github.com/josh-minch/pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67104597
git clone --depth 1 --no-tags https://github.com/LouiseSiah/PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60595522
git clone --depth 1 --no-tags https://github.com/haleychow12/FPGA_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60307049
git clone --depth 1 --no-tags https://github.com/AleDelgado94/QuartusIIContadorAudio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61879249
git clone --depth 1 --no-tags https://github.com/cr1901/gp4-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65849450
git clone --depth 1 --no-tags https://github.com/thata/td4_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63628727
git clone --depth 1 --no-tags https://github.com/markstar14/Verilog-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59377913
