

================================================================
== Vitis HLS Report for 'Block_entry24_proc'
================================================================
* Date:           Sun Jul 20 01:29:11 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_dummy_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.429 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|       42|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       42|       56|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_done       |   9|          2|    1|          2|
    |layer2_out_0  |   9|          2|    8|         16|
    |layer2_out_1  |   9|          2|    8|         16|
    |layer2_out_2  |   9|          2|    8|         16|
    |layer2_out_3  |   9|          2|    8|         16|
    |layer2_out_4  |   9|          2|    8|         16|
    +--------------+----+-----------+-----+-----------+
    |Total         |  54|         12|   41|         82|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  1|   0|    1|          0|
    |ap_done_reg        |  1|   0|    1|          0|
    |layer2_out_0_preg  |  8|   0|    8|          0|
    |layer2_out_1_preg  |  8|   0|    8|          0|
    |layer2_out_2_preg  |  8|   0|    8|          0|
    |layer2_out_3_preg  |  8|   0|    8|          0|
    |layer2_out_4_preg  |  8|   0|    8|          0|
    +-------------------+---+----+-----+-----------+
    |Total              | 42|   0|   42|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Block_entry24_proc|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Block_entry24_proc|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Block_entry24_proc|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Block_entry24_proc|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  Block_entry24_proc|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Block_entry24_proc|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Block_entry24_proc|  return value|
|p_read               |   in|    8|     ap_none|              p_read|        scalar|
|p_read1              |   in|    8|     ap_none|             p_read1|        scalar|
|p_read2              |   in|    8|     ap_none|             p_read2|        scalar|
|p_read3              |   in|    8|     ap_none|             p_read3|        scalar|
|p_read4              |   in|    8|     ap_none|             p_read4|        scalar|
|layer2_out_0         |  out|    8|      ap_vld|        layer2_out_0|       pointer|
|layer2_out_0_ap_vld  |  out|    1|      ap_vld|        layer2_out_0|       pointer|
|layer2_out_1         |  out|    8|      ap_vld|        layer2_out_1|       pointer|
|layer2_out_1_ap_vld  |  out|    1|      ap_vld|        layer2_out_1|       pointer|
|layer2_out_2         |  out|    8|      ap_vld|        layer2_out_2|       pointer|
|layer2_out_2_ap_vld  |  out|    1|      ap_vld|        layer2_out_2|       pointer|
|layer2_out_3         |  out|    8|      ap_vld|        layer2_out_3|       pointer|
|layer2_out_3_ap_vld  |  out|    1|      ap_vld|        layer2_out_3|       pointer|
|layer2_out_4         |  out|    8|      ap_vld|        layer2_out_4|       pointer|
|layer2_out_4_ap_vld  |  out|    1|      ap_vld|        layer2_out_4|       pointer|
+---------------------+-----+-----+------------+--------------------+--------------+

