
RtosC++.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005cc4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08005e74  08005e74  00015e74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fe4  08005fe4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08005fe4  08005fe4  00015fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005fec  08005fec  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005fec  08005fec  00015fec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005ff0  08005ff0  00015ff0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005ff4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00004148  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200041bc  200041bc  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001641b  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003193  00000000  00000000  000364bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001398  00000000  00000000  00039658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001260  00000000  00000000  0003a9f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00005f2c  00000000  00000000  0003bc50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014efc  00000000  00000000  00041b7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e7680  00000000  00000000  00056a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013e0f8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000059c8  00000000  00000000  0013e148  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08005e5c 	.word	0x08005e5c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	08005e5c 	.word	0x08005e5c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000594:	b480      	push	{r7}
 8000596:	b085      	sub	sp, #20
 8000598:	af00      	add	r7, sp, #0
 800059a:	60f8      	str	r0, [r7, #12]
 800059c:	60b9      	str	r1, [r7, #8]
 800059e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	4a07      	ldr	r2, [pc, #28]	; (80005c0 <vApplicationGetIdleTaskMemory+0x2c>)
 80005a4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005a6:	68bb      	ldr	r3, [r7, #8]
 80005a8:	4a06      	ldr	r2, [pc, #24]	; (80005c4 <vApplicationGetIdleTaskMemory+0x30>)
 80005aa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	2280      	movs	r2, #128	; 0x80
 80005b0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005b2:	bf00      	nop
 80005b4:	3714      	adds	r7, #20
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	20000090 	.word	0x20000090
 80005c4:	200000e4 	.word	0x200000e4

080005c8 <_Z6Task_1Pv>:
	 return len;
}


void Task_1( void* taskParmPtr )
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b082      	sub	sp, #8
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
	    while( 1 )
    {
	    	for(a=49;a<58;a++)
 80005d0:	4b23      	ldr	r3, [pc, #140]	; (8000660 <_Z6Task_1Pv+0x98>)
 80005d2:	2231      	movs	r2, #49	; 0x31
 80005d4:	601a      	str	r2, [r3, #0]
 80005d6:	4b22      	ldr	r3, [pc, #136]	; (8000660 <_Z6Task_1Pv+0x98>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	2b39      	cmp	r3, #57	; 0x39
 80005dc:	dcf8      	bgt.n	80005d0 <_Z6Task_1Pv+0x8>
	    		    		  {  TxData[0] = a;
 80005de:	4b20      	ldr	r3, [pc, #128]	; (8000660 <_Z6Task_1Pv+0x98>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	b2da      	uxtb	r2, r3
 80005e4:	4b1f      	ldr	r3, [pc, #124]	; (8000664 <_Z6Task_1Pv+0x9c>)
 80005e6:	701a      	strb	r2, [r3, #0]

	    		    				if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 80005e8:	4b1f      	ldr	r3, [pc, #124]	; (8000668 <_Z6Task_1Pv+0xa0>)
 80005ea:	4a1e      	ldr	r2, [pc, #120]	; (8000664 <_Z6Task_1Pv+0x9c>)
 80005ec:	491f      	ldr	r1, [pc, #124]	; (800066c <_Z6Task_1Pv+0xa4>)
 80005ee:	4820      	ldr	r0, [pc, #128]	; (8000670 <_Z6Task_1Pv+0xa8>)
 80005f0:	f001 f808 	bl	8001604 <HAL_CAN_AddTxMessage>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	bf14      	ite	ne
 80005fa:	2301      	movne	r3, #1
 80005fc:	2300      	moveq	r3, #0
 80005fe:	b2db      	uxtb	r3, r3
 8000600:	2b00      	cmp	r3, #0
 8000602:	d005      	beq.n	8000610 <_Z6Task_1Pv+0x48>
	    		    		  		 	{
	    		    					   HAL_GPIO_TogglePin(Amarillo_GPIO_Port, Amarillo_Pin);
 8000604:	2101      	movs	r1, #1
 8000606:	481b      	ldr	r0, [pc, #108]	; (8000674 <_Z6Task_1Pv+0xac>)
 8000608:	f001 fee5 	bl	80023d6 <HAL_GPIO_TogglePin>
	    		    		  		 	   Error_Handler ();
 800060c:	f000 fb16 	bl	8000c3c <Error_Handler>
	    		    		  		 	}
	    		    				printf("\nCAN2 RX:- CANID: %d, LEN: %d  RxData:%s\n\r",(char *)RxHeader2.StdId,( char *)RxHeader2.DLC,(uint8_t *)TxData);
 8000610:	4b19      	ldr	r3, [pc, #100]	; (8000678 <_Z6Task_1Pv+0xb0>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4619      	mov	r1, r3
 8000616:	4b18      	ldr	r3, [pc, #96]	; (8000678 <_Z6Task_1Pv+0xb0>)
 8000618:	691b      	ldr	r3, [r3, #16]
 800061a:	461a      	mov	r2, r3
 800061c:	4b11      	ldr	r3, [pc, #68]	; (8000664 <_Z6Task_1Pv+0x9c>)
 800061e:	4817      	ldr	r0, [pc, #92]	; (800067c <_Z6Task_1Pv+0xb4>)
 8000620:	f004 fc8e 	bl	8004f40 <iprintf>
	    		    				HAL_GPIO_TogglePin(Azul_GPIO_Port, Azul_Pin);
 8000624:	2180      	movs	r1, #128	; 0x80
 8000626:	4813      	ldr	r0, [pc, #76]	; (8000674 <_Z6Task_1Pv+0xac>)
 8000628:	f001 fed5 	bl	80023d6 <HAL_GPIO_TogglePin>
	    		    				osDelay(500);
 800062c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000630:	f003 f951 	bl	80038d6 <osDelay>


	    		    		  if (datacheck)
 8000634:	4b12      	ldr	r3, [pc, #72]	; (8000680 <_Z6Task_1Pv+0xb8>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d00b      	beq.n	8000654 <_Z6Task_1Pv+0x8c>
	    		    		  {
	    		    			  HAL_GPIO_TogglePin(Rojo_GPIO_Port, Rojo_Pin);
 800063c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000640:	480c      	ldr	r0, [pc, #48]	; (8000674 <_Z6Task_1Pv+0xac>)
 8000642:	f001 fec8 	bl	80023d6 <HAL_GPIO_TogglePin>
	    		    			  osDelay(500);
 8000646:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800064a:	f003 f944 	bl	80038d6 <osDelay>

	    		    			  datacheck = 0;
 800064e:	4b0c      	ldr	r3, [pc, #48]	; (8000680 <_Z6Task_1Pv+0xb8>)
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
	    	for(a=49;a<58;a++)
 8000654:	4b02      	ldr	r3, [pc, #8]	; (8000660 <_Z6Task_1Pv+0x98>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	3301      	adds	r3, #1
 800065a:	4a01      	ldr	r2, [pc, #4]	; (8000660 <_Z6Task_1Pv+0x98>)
 800065c:	6013      	str	r3, [r2, #0]
 800065e:	e7ba      	b.n	80005d6 <_Z6Task_1Pv+0xe>
 8000660:	20000400 	.word	0x20000400
 8000664:	200003f4 	.word	0x200003f4
 8000668:	200003f0 	.word	0x200003f0
 800066c:	20000388 	.word	0x20000388
 8000670:	200002e8 	.word	0x200002e8
 8000674:	40020400 	.word	0x40020400
 8000678:	200003d4 	.word	0x200003d4
 800067c:	08005e80 	.word	0x08005e80
 8000680:	200003fc 	.word	0x200003fc

08000684 <_Z6Task_2Pv>:


}

void Task_2( void* taskParmPtr )
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
	    while( 1 )
    {
       HAL_GPIO_TogglePin(Azul_GPIO_Port, Azul_Pin);
 800068c:	2180      	movs	r1, #128	; 0x80
 800068e:	4803      	ldr	r0, [pc, #12]	; (800069c <_Z6Task_2Pv+0x18>)
 8000690:	f001 fea1 	bl	80023d6 <HAL_GPIO_TogglePin>
       osDelay(50);
 8000694:	2032      	movs	r0, #50	; 0x32
 8000696:	f003 f91e 	bl	80038d6 <osDelay>
       HAL_GPIO_TogglePin(Azul_GPIO_Port, Azul_Pin);
 800069a:	e7f7      	b.n	800068c <_Z6Task_2Pv+0x8>
 800069c:	40020400 	.word	0x40020400

080006a0 <HAL_CAN_RxFifo0MsgPendingCallback>:
    }
}


void  HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan2)
  {
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(Amarillo_GPIO_Port, Amarillo_Pin);
 80006a8:	2101      	movs	r1, #1
 80006aa:	480f      	ldr	r0, [pc, #60]	; (80006e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80006ac:	f001 fe93 	bl	80023d6 <HAL_GPIO_TogglePin>

	if (HAL_CAN_GetRxMessage(hcan2, CAN_RX_FIFO0, &RxHeader2, RxData) != HAL_OK)
 80006b0:	4b0e      	ldr	r3, [pc, #56]	; (80006ec <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 80006b2:	4a0f      	ldr	r2, [pc, #60]	; (80006f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 80006b4:	2100      	movs	r1, #0
 80006b6:	6878      	ldr	r0, [r7, #4]
 80006b8:	f001 f87f 	bl	80017ba <HAL_CAN_GetRxMessage>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	bf14      	ite	ne
 80006c2:	2301      	movne	r3, #1
 80006c4:	2300      	moveq	r3, #0
 80006c6:	b2db      	uxtb	r3, r3
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d001      	beq.n	80006d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>
	  {
	    Error_Handler();
 80006cc:	f000 fab6 	bl	8000c3c <Error_Handler>
	  }

	  if ((RxHeader2.StdId == 146))
 80006d0:	4b07      	ldr	r3, [pc, #28]	; (80006f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	2b92      	cmp	r3, #146	; 0x92
 80006d6:	d102      	bne.n	80006de <HAL_CAN_RxFifo0MsgPendingCallback+0x3e>
	  {
		  datacheck = 1;
 80006d8:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 80006da:	2201      	movs	r2, #1
 80006dc:	601a      	str	r2, [r3, #0]
	  }
  }
 80006de:	bf00      	nop
 80006e0:	3708      	adds	r7, #8
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	40020400 	.word	0x40020400
 80006ec:	200003f8 	.word	0x200003f8
 80006f0:	200003d4 	.word	0x200003d4
 80006f4:	200003fc 	.word	0x200003fc

080006f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006f8:	b5b0      	push	{r4, r5, r7, lr}
 80006fa:	b08e      	sub	sp, #56	; 0x38
 80006fc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006fe:	f000 fd1f 	bl	8001140 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000702:	f000 f8b3 	bl	800086c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000706:	f000 fa2d 	bl	8000b64 <_ZL12MX_GPIO_Initv>
  MX_CAN1_Init();
 800070a:	f000 f919 	bl	8000940 <_ZL12MX_CAN1_Initv>
  MX_CAN2_Init();
 800070e:	f000 f989 	bl	8000a24 <_ZL12MX_CAN2_Initv>
  MX_USART3_UART_Init();
 8000712:	f000 f9f9 	bl	8000b08 <_ZL19MX_USART3_UART_Initv>
  /* USER CODE BEGIN 2 */


printf("Protocolo de Comuncacion CAN activo:\n\rCAN 1: PB8=Rx PB9=Tx\n\rCAN 2: PB5=Rx PB6=Tx \n\r");
 8000716:	4847      	ldr	r0, [pc, #284]	; (8000834 <main+0x13c>)
 8000718:	f004 fc12 	bl	8004f40 <iprintf>
TxHeader.StdId = 146;
 800071c:	4b46      	ldr	r3, [pc, #280]	; (8000838 <main+0x140>)
 800071e:	2292      	movs	r2, #146	; 0x92
 8000720:	601a      	str	r2, [r3, #0]
  TxHeader.RTR = CAN_RTR_DATA;
 8000722:	4b45      	ldr	r3, [pc, #276]	; (8000838 <main+0x140>)
 8000724:	2200      	movs	r2, #0
 8000726:	60da      	str	r2, [r3, #12]
  TxHeader.DLC = 1;
 8000728:	4b43      	ldr	r3, [pc, #268]	; (8000838 <main+0x140>)
 800072a:	2201      	movs	r2, #1
 800072c:	611a      	str	r2, [r3, #16]
  TxHeader.TransmitGlobalTime = DISABLE;
 800072e:	4b42      	ldr	r3, [pc, #264]	; (8000838 <main+0x140>)
 8000730:	2200      	movs	r2, #0
 8000732:	751a      	strb	r2, [r3, #20]

  RxHeader.IDE = CAN_ID_STD;
 8000734:	4b41      	ldr	r3, [pc, #260]	; (800083c <main+0x144>)
 8000736:	2200      	movs	r2, #0
 8000738:	609a      	str	r2, [r3, #8]
  RxHeader.StdId = 146;
 800073a:	4b40      	ldr	r3, [pc, #256]	; (800083c <main+0x144>)
 800073c:	2292      	movs	r2, #146	; 0x92
 800073e:	601a      	str	r2, [r3, #0]
  RxHeader.RTR = CAN_RTR_DATA;
 8000740:	4b3e      	ldr	r3, [pc, #248]	; (800083c <main+0x144>)
 8000742:	2200      	movs	r2, #0
 8000744:	60da      	str	r2, [r3, #12]
  RxHeader.DLC = 1;
 8000746:	4b3d      	ldr	r3, [pc, #244]	; (800083c <main+0x144>)
 8000748:	2201      	movs	r2, #1
 800074a:	611a      	str	r2, [r3, #16]

  TxHeader2.IDE = CAN_ID_STD;
 800074c:	4b3c      	ldr	r3, [pc, #240]	; (8000840 <main+0x148>)
 800074e:	2200      	movs	r2, #0
 8000750:	609a      	str	r2, [r3, #8]
  TxHeader2.StdId = 20;
 8000752:	4b3b      	ldr	r3, [pc, #236]	; (8000840 <main+0x148>)
 8000754:	2214      	movs	r2, #20
 8000756:	601a      	str	r2, [r3, #0]
  TxHeader2.RTR = CAN_RTR_DATA;
 8000758:	4b39      	ldr	r3, [pc, #228]	; (8000840 <main+0x148>)
 800075a:	2200      	movs	r2, #0
 800075c:	60da      	str	r2, [r3, #12]
  TxHeader2.DLC = 1;
 800075e:	4b38      	ldr	r3, [pc, #224]	; (8000840 <main+0x148>)
 8000760:	2201      	movs	r2, #1
 8000762:	611a      	str	r2, [r3, #16]
  TxHeader2.TransmitGlobalTime = DISABLE;
 8000764:	4b36      	ldr	r3, [pc, #216]	; (8000840 <main+0x148>)
 8000766:	2200      	movs	r2, #0
 8000768:	751a      	strb	r2, [r3, #20]

  RxHeader2.IDE = CAN_ID_STD;
 800076a:	4b36      	ldr	r3, [pc, #216]	; (8000844 <main+0x14c>)
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  RxHeader2.StdId = 20;
 8000770:	4b34      	ldr	r3, [pc, #208]	; (8000844 <main+0x14c>)
 8000772:	2214      	movs	r2, #20
 8000774:	601a      	str	r2, [r3, #0]
  RxHeader2.RTR = CAN_RTR_DATA;
 8000776:	4b33      	ldr	r3, [pc, #204]	; (8000844 <main+0x14c>)
 8000778:	2200      	movs	r2, #0
 800077a:	60da      	str	r2, [r3, #12]
  RxHeader2.DLC = 1;
 800077c:	4b31      	ldr	r3, [pc, #196]	; (8000844 <main+0x14c>)
 800077e:	2201      	movs	r2, #1
 8000780:	611a      	str	r2, [r3, #16]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000782:	4b31      	ldr	r3, [pc, #196]	; (8000848 <main+0x150>)
 8000784:	1d3c      	adds	r4, r7, #4
 8000786:	461d      	mov	r5, r3
 8000788:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800078a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800078c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000790:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 // osThreadDef(secondTaskName, Task1::task1Run, osPriorityNormal, 0, CPPTASK1_TASK_STACKSIZE);
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000794:	1d3b      	adds	r3, r7, #4
 8000796:	2100      	movs	r1, #0
 8000798:	4618      	mov	r0, r3
 800079a:	f003 f850 	bl	800383e <osThreadCreate>
 800079e:	4603      	mov	r3, r0
 80007a0:	4a2a      	ldr	r2, [pc, #168]	; (800084c <main+0x154>)
 80007a2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
//  xTaskCreate(&tskWrp, (signed char*)name, 1000, this, 1, NULL);
  BaseType_t res1 =
       xTaskCreate(
 80007a4:	4b2a      	ldr	r3, [pc, #168]	; (8000850 <main+0x158>)
 80007a6:	9301      	str	r3, [sp, #4]
 80007a8:	2301      	movs	r3, #1
 80007aa:	9300      	str	r3, [sp, #0]
 80007ac:	2300      	movs	r3, #0
 80007ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80007b2:	4928      	ldr	r1, [pc, #160]	; (8000854 <main+0x15c>)
 80007b4:	4828      	ldr	r0, [pc, #160]	; (8000858 <main+0x160>)
 80007b6:	f003 fa75 	bl	8003ca4 <xTaskCreate>
 80007ba:	62f8      	str	r0, [r7, #44]	; 0x2c
           tskIDLE_PRIORITY+1,         // Prioridad de la tarea
	   &task_handle_task_1             // Puntero a la tarea creada en el sistema
       );

  BaseType_t res2 =
       xTaskCreate(
 80007bc:	4b27      	ldr	r3, [pc, #156]	; (800085c <main+0x164>)
 80007be:	9301      	str	r3, [sp, #4]
 80007c0:	2301      	movs	r3, #1
 80007c2:	9300      	str	r3, [sp, #0]
 80007c4:	2300      	movs	r3, #0
 80007c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80007ca:	4925      	ldr	r1, [pc, #148]	; (8000860 <main+0x168>)
 80007cc:	4825      	ldr	r0, [pc, #148]	; (8000864 <main+0x16c>)
 80007ce:	f003 fa69 	bl	8003ca4 <xTaskCreate>
 80007d2:	62b8      	str	r0, [r7, #40]	; 0x28
           tskIDLE_PRIORITY+1,         // Prioridad de la tarea
	   &task_handle_task_2             // Puntero a la tarea creada en el sistema
       );


  configASSERT( res1 == pdPASS && res2 == pdPASS);
 80007d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007d6:	2b01      	cmp	r3, #1
 80007d8:	d104      	bne.n	80007e4 <main+0xec>
 80007da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007dc:	2b01      	cmp	r3, #1
 80007de:	d101      	bne.n	80007e4 <main+0xec>
 80007e0:	2301      	movs	r3, #1
 80007e2:	e000      	b.n	80007e6 <main+0xee>
 80007e4:	2300      	movs	r3, #0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d10a      	bne.n	8000800 <main+0x108>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80007ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007ee:	f383 8811 	msr	BASEPRI, r3
 80007f2:	f3bf 8f6f 	isb	sy
 80007f6:	f3bf 8f4f 	dsb	sy
 80007fa:	627b      	str	r3, [r7, #36]	; 0x24
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80007fc:	bf00      	nop
 80007fe:	e7fe      	b.n	80007fe <main+0x106>

  COLA_1 = xQueueCreate( 1, sizeof(int  ));
 8000800:	2200      	movs	r2, #0
 8000802:	2104      	movs	r1, #4
 8000804:	2001      	movs	r0, #1
 8000806:	f003 f997 	bl	8003b38 <xQueueGenericCreate>
 800080a:	4603      	mov	r3, r0
 800080c:	4a16      	ldr	r2, [pc, #88]	; (8000868 <main+0x170>)
 800080e:	6013      	str	r3, [r2, #0]
     configASSERT( COLA_1 != NULL );
 8000810:	4b15      	ldr	r3, [pc, #84]	; (8000868 <main+0x170>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d10a      	bne.n	800082e <main+0x136>
	__asm volatile
 8000818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800081c:	f383 8811 	msr	BASEPRI, r3
 8000820:	f3bf 8f6f 	isb	sy
 8000824:	f3bf 8f4f 	dsb	sy
 8000828:	623b      	str	r3, [r7, #32]
}
 800082a:	bf00      	nop
 800082c:	e7fe      	b.n	800082c <main+0x134>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800082e:	f002 ffff 	bl	8003830 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000832:	e7fe      	b.n	8000832 <main+0x13a>
 8000834:	08005eac 	.word	0x08005eac
 8000838:	20000388 	.word	0x20000388
 800083c:	200003b8 	.word	0x200003b8
 8000840:	200003a0 	.word	0x200003a0
 8000844:	200003d4 	.word	0x200003d4
 8000848:	08005f10 	.word	0x08005f10
 800084c:	2000037c 	.word	0x2000037c
 8000850:	20000380 	.word	0x20000380
 8000854:	08005f00 	.word	0x08005f00
 8000858:	080005c9 	.word	0x080005c9
 800085c:	20000384 	.word	0x20000384
 8000860:	08005f08 	.word	0x08005f08
 8000864:	08000685 	.word	0x08000685
 8000868:	200002e4 	.word	0x200002e4

0800086c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b094      	sub	sp, #80	; 0x50
 8000870:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000872:	f107 0320 	add.w	r3, r7, #32
 8000876:	2230      	movs	r2, #48	; 0x30
 8000878:	2100      	movs	r1, #0
 800087a:	4618      	mov	r0, r3
 800087c:	f004 fb58 	bl	8004f30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000880:	f107 030c 	add.w	r3, r7, #12
 8000884:	2200      	movs	r2, #0
 8000886:	601a      	str	r2, [r3, #0]
 8000888:	605a      	str	r2, [r3, #4]
 800088a:	609a      	str	r2, [r3, #8]
 800088c:	60da      	str	r2, [r3, #12]
 800088e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000890:	2300      	movs	r3, #0
 8000892:	60bb      	str	r3, [r7, #8]
 8000894:	4b28      	ldr	r3, [pc, #160]	; (8000938 <_Z18SystemClock_Configv+0xcc>)
 8000896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000898:	4a27      	ldr	r2, [pc, #156]	; (8000938 <_Z18SystemClock_Configv+0xcc>)
 800089a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800089e:	6413      	str	r3, [r2, #64]	; 0x40
 80008a0:	4b25      	ldr	r3, [pc, #148]	; (8000938 <_Z18SystemClock_Configv+0xcc>)
 80008a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008a8:	60bb      	str	r3, [r7, #8]
 80008aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008ac:	2300      	movs	r3, #0
 80008ae:	607b      	str	r3, [r7, #4]
 80008b0:	4b22      	ldr	r3, [pc, #136]	; (800093c <_Z18SystemClock_Configv+0xd0>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80008b8:	4a20      	ldr	r2, [pc, #128]	; (800093c <_Z18SystemClock_Configv+0xd0>)
 80008ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008be:	6013      	str	r3, [r2, #0]
 80008c0:	4b1e      	ldr	r3, [pc, #120]	; (800093c <_Z18SystemClock_Configv+0xd0>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80008c8:	607b      	str	r3, [r7, #4]
 80008ca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008cc:	2302      	movs	r3, #2
 80008ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008d0:	2301      	movs	r3, #1
 80008d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008d4:	2310      	movs	r3, #16
 80008d6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008d8:	2300      	movs	r3, #0
 80008da:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008dc:	f107 0320 	add.w	r3, r7, #32
 80008e0:	4618      	mov	r0, r3
 80008e2:	f001 fd93 	bl	800240c <HAL_RCC_OscConfig>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	bf14      	ite	ne
 80008ec:	2301      	movne	r3, #1
 80008ee:	2300      	moveq	r3, #0
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <_Z18SystemClock_Configv+0x8e>
  {
    Error_Handler();
 80008f6:	f000 f9a1 	bl	8000c3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008fa:	230f      	movs	r3, #15
 80008fc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008fe:	2300      	movs	r3, #0
 8000900:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000902:	2300      	movs	r3, #0
 8000904:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000906:	2300      	movs	r3, #0
 8000908:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800090a:	2300      	movs	r3, #0
 800090c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800090e:	f107 030c 	add.w	r3, r7, #12
 8000912:	2100      	movs	r1, #0
 8000914:	4618      	mov	r0, r3
 8000916:	f001 fff1 	bl	80028fc <HAL_RCC_ClockConfig>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	bf14      	ite	ne
 8000920:	2301      	movne	r3, #1
 8000922:	2300      	moveq	r3, #0
 8000924:	b2db      	uxtb	r3, r3
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <_Z18SystemClock_Configv+0xc2>
  {
    Error_Handler();
 800092a:	f000 f987 	bl	8000c3c <Error_Handler>
  }
}
 800092e:	bf00      	nop
 8000930:	3750      	adds	r7, #80	; 0x50
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	40023800 	.word	0x40023800
 800093c:	40007000 	.word	0x40007000

08000940 <_ZL12MX_CAN1_Initv>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b08a      	sub	sp, #40	; 0x28
 8000944:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000946:	4b35      	ldr	r3, [pc, #212]	; (8000a1c <_ZL12MX_CAN1_Initv+0xdc>)
 8000948:	4a35      	ldr	r2, [pc, #212]	; (8000a20 <_ZL12MX_CAN1_Initv+0xe0>)
 800094a:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800094c:	4b33      	ldr	r3, [pc, #204]	; (8000a1c <_ZL12MX_CAN1_Initv+0xdc>)
 800094e:	2210      	movs	r2, #16
 8000950:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000952:	4b32      	ldr	r3, [pc, #200]	; (8000a1c <_ZL12MX_CAN1_Initv+0xdc>)
 8000954:	2200      	movs	r2, #0
 8000956:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000958:	4b30      	ldr	r3, [pc, #192]	; (8000a1c <_ZL12MX_CAN1_Initv+0xdc>)
 800095a:	2200      	movs	r2, #0
 800095c:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 800095e:	4b2f      	ldr	r3, [pc, #188]	; (8000a1c <_ZL12MX_CAN1_Initv+0xdc>)
 8000960:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8000964:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000966:	4b2d      	ldr	r3, [pc, #180]	; (8000a1c <_ZL12MX_CAN1_Initv+0xdc>)
 8000968:	2200      	movs	r2, #0
 800096a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800096c:	4b2b      	ldr	r3, [pc, #172]	; (8000a1c <_ZL12MX_CAN1_Initv+0xdc>)
 800096e:	2200      	movs	r2, #0
 8000970:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000972:	4b2a      	ldr	r3, [pc, #168]	; (8000a1c <_ZL12MX_CAN1_Initv+0xdc>)
 8000974:	2200      	movs	r2, #0
 8000976:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000978:	4b28      	ldr	r3, [pc, #160]	; (8000a1c <_ZL12MX_CAN1_Initv+0xdc>)
 800097a:	2200      	movs	r2, #0
 800097c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800097e:	4b27      	ldr	r3, [pc, #156]	; (8000a1c <_ZL12MX_CAN1_Initv+0xdc>)
 8000980:	2200      	movs	r2, #0
 8000982:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000984:	4b25      	ldr	r3, [pc, #148]	; (8000a1c <_ZL12MX_CAN1_Initv+0xdc>)
 8000986:	2200      	movs	r2, #0
 8000988:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800098a:	4b24      	ldr	r3, [pc, #144]	; (8000a1c <_ZL12MX_CAN1_Initv+0xdc>)
 800098c:	2200      	movs	r2, #0
 800098e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000990:	4822      	ldr	r0, [pc, #136]	; (8000a1c <_ZL12MX_CAN1_Initv+0xdc>)
 8000992:	f000 fc17 	bl	80011c4 <HAL_CAN_Init>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	bf14      	ite	ne
 800099c:	2301      	movne	r3, #1
 800099e:	2300      	moveq	r3, #0
 80009a0:	b2db      	uxtb	r3, r3
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <_ZL12MX_CAN1_Initv+0x6a>
  {
    Error_Handler();
 80009a6:	f000 f949 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  sFilterConfig.FilterBank = 0;
 80009aa:	2300      	movs	r3, #0
 80009ac:	617b      	str	r3, [r7, #20]
	  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80009ae:	2300      	movs	r3, #0
 80009b0:	61bb      	str	r3, [r7, #24]
	  sFilterConfig.FilterFIFOAssignment=CAN_RX_FIFO0;
 80009b2:	2300      	movs	r3, #0
 80009b4:	613b      	str	r3, [r7, #16]
	  sFilterConfig.FilterIdHigh=0;
 80009b6:	2300      	movs	r3, #0
 80009b8:	603b      	str	r3, [r7, #0]
	  sFilterConfig.FilterIdLow=0;
 80009ba:	2300      	movs	r3, #0
 80009bc:	607b      	str	r3, [r7, #4]
	  sFilterConfig.FilterMaskIdHigh=0;
 80009be:	2300      	movs	r3, #0
 80009c0:	60bb      	str	r3, [r7, #8]
	  sFilterConfig.FilterMaskIdLow=0;
 80009c2:	2300      	movs	r3, #0
 80009c4:	60fb      	str	r3, [r7, #12]
	  sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT;
 80009c6:	2301      	movs	r3, #1
 80009c8:	61fb      	str	r3, [r7, #28]
	  sFilterConfig.FilterActivation=ENABLE;
 80009ca:	2301      	movs	r3, #1
 80009cc:	623b      	str	r3, [r7, #32]
      sFilterConfig.SlaveStartFilterBank = 14;
 80009ce:	230e      	movs	r3, #14
 80009d0:	627b      	str	r3, [r7, #36]	; 0x24

      if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 80009d2:	463b      	mov	r3, r7
 80009d4:	4619      	mov	r1, r3
 80009d6:	4811      	ldr	r0, [pc, #68]	; (8000a1c <_ZL12MX_CAN1_Initv+0xdc>)
 80009d8:	f000 fcf0 	bl	80013bc <HAL_CAN_ConfigFilter>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	bf14      	ite	ne
 80009e2:	2301      	movne	r3, #1
 80009e4:	2300      	moveq	r3, #0
 80009e6:	b2db      	uxtb	r3, r3
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <_ZL12MX_CAN1_Initv+0xb0>
        {
          /* Filter configuration Error */
          Error_Handler();
 80009ec:	f000 f926 	bl	8000c3c <Error_Handler>
        }

      HAL_CAN_Start(&hcan1);
 80009f0:	480a      	ldr	r0, [pc, #40]	; (8000a1c <_ZL12MX_CAN1_Initv+0xdc>)
 80009f2:	f000 fdc3 	bl	800157c <HAL_CAN_Start>

        /*##-4- Activate CAN RX notification #######################################*/
        if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80009f6:	2102      	movs	r1, #2
 80009f8:	4808      	ldr	r0, [pc, #32]	; (8000a1c <_ZL12MX_CAN1_Initv+0xdc>)
 80009fa:	f000 fff0 	bl	80019de <HAL_CAN_ActivateNotification>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	bf14      	ite	ne
 8000a04:	2301      	movne	r3, #1
 8000a06:	2300      	moveq	r3, #0
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <_ZL12MX_CAN1_Initv+0xd2>
        {
          /* Notification Error */
          Error_Handler();
 8000a0e:	f000 f915 	bl	8000c3c <Error_Handler>
        }
  /* USER CODE END CAN1_Init 2 */

}
 8000a12:	bf00      	nop
 8000a14:	3728      	adds	r7, #40	; 0x28
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	200002e8 	.word	0x200002e8
 8000a20:	40006400 	.word	0x40006400

08000a24 <_ZL12MX_CAN2_Initv>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b08a      	sub	sp, #40	; 0x28
 8000a28:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000a2a:	4b35      	ldr	r3, [pc, #212]	; (8000b00 <_ZL12MX_CAN2_Initv+0xdc>)
 8000a2c:	4a35      	ldr	r2, [pc, #212]	; (8000b04 <_ZL12MX_CAN2_Initv+0xe0>)
 8000a2e:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8000a30:	4b33      	ldr	r3, [pc, #204]	; (8000b00 <_ZL12MX_CAN2_Initv+0xdc>)
 8000a32:	2210      	movs	r2, #16
 8000a34:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000a36:	4b32      	ldr	r3, [pc, #200]	; (8000b00 <_ZL12MX_CAN2_Initv+0xdc>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000a3c:	4b30      	ldr	r3, [pc, #192]	; (8000b00 <_ZL12MX_CAN2_Initv+0xdc>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000a42:	4b2f      	ldr	r3, [pc, #188]	; (8000b00 <_ZL12MX_CAN2_Initv+0xdc>)
 8000a44:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8000a48:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000a4a:	4b2d      	ldr	r3, [pc, #180]	; (8000b00 <_ZL12MX_CAN2_Initv+0xdc>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000a50:	4b2b      	ldr	r3, [pc, #172]	; (8000b00 <_ZL12MX_CAN2_Initv+0xdc>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8000a56:	4b2a      	ldr	r3, [pc, #168]	; (8000b00 <_ZL12MX_CAN2_Initv+0xdc>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000a5c:	4b28      	ldr	r3, [pc, #160]	; (8000b00 <_ZL12MX_CAN2_Initv+0xdc>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000a62:	4b27      	ldr	r3, [pc, #156]	; (8000b00 <_ZL12MX_CAN2_Initv+0xdc>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000a68:	4b25      	ldr	r3, [pc, #148]	; (8000b00 <_ZL12MX_CAN2_Initv+0xdc>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000a6e:	4b24      	ldr	r3, [pc, #144]	; (8000b00 <_ZL12MX_CAN2_Initv+0xdc>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000a74:	4822      	ldr	r0, [pc, #136]	; (8000b00 <_ZL12MX_CAN2_Initv+0xdc>)
 8000a76:	f000 fba5 	bl	80011c4 <HAL_CAN_Init>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	bf14      	ite	ne
 8000a80:	2301      	movne	r3, #1
 8000a82:	2300      	moveq	r3, #0
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <_ZL12MX_CAN2_Initv+0x6a>
  {
    Error_Handler();
 8000a8a:	f000 f8d7 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */
  sFilterConfig.FilterBank = 14;
 8000a8e:	230e      	movs	r3, #14
 8000a90:	617b      	str	r3, [r7, #20]
		  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000a92:	2300      	movs	r3, #0
 8000a94:	61bb      	str	r3, [r7, #24]
		  sFilterConfig.FilterFIFOAssignment=CAN_RX_FIFO0;
 8000a96:	2300      	movs	r3, #0
 8000a98:	613b      	str	r3, [r7, #16]
		  sFilterConfig.FilterIdHigh=0;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	603b      	str	r3, [r7, #0]
		  sFilterConfig.FilterIdLow=0;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	607b      	str	r3, [r7, #4]
		  sFilterConfig.FilterMaskIdHigh=0;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	60bb      	str	r3, [r7, #8]
		  sFilterConfig.FilterMaskIdLow=0;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	60fb      	str	r3, [r7, #12]
		  sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	61fb      	str	r3, [r7, #28]
		  sFilterConfig.FilterActivation=ENABLE;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	623b      	str	r3, [r7, #32]
	      sFilterConfig.SlaveStartFilterBank = 14;
 8000ab2:	230e      	movs	r3, #14
 8000ab4:	627b      	str	r3, [r7, #36]	; 0x24

	      if (HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig) != HAL_OK)
 8000ab6:	463b      	mov	r3, r7
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4811      	ldr	r0, [pc, #68]	; (8000b00 <_ZL12MX_CAN2_Initv+0xdc>)
 8000abc:	f000 fc7e 	bl	80013bc <HAL_CAN_ConfigFilter>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	bf14      	ite	ne
 8000ac6:	2301      	movne	r3, #1
 8000ac8:	2300      	moveq	r3, #0
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <_ZL12MX_CAN2_Initv+0xb0>
	        {
	          /* Filter configuration Error */
	          Error_Handler();
 8000ad0:	f000 f8b4 	bl	8000c3c <Error_Handler>
	        }

	      HAL_CAN_Start(&hcan2);
 8000ad4:	480a      	ldr	r0, [pc, #40]	; (8000b00 <_ZL12MX_CAN2_Initv+0xdc>)
 8000ad6:	f000 fd51 	bl	800157c <HAL_CAN_Start>

	        /*##-4- Activate CAN RX notification #######################################*/
	        if (HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8000ada:	2102      	movs	r1, #2
 8000adc:	4808      	ldr	r0, [pc, #32]	; (8000b00 <_ZL12MX_CAN2_Initv+0xdc>)
 8000ade:	f000 ff7e 	bl	80019de <HAL_CAN_ActivateNotification>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	bf14      	ite	ne
 8000ae8:	2301      	movne	r3, #1
 8000aea:	2300      	moveq	r3, #0
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <_ZL12MX_CAN2_Initv+0xd2>
	        {
	          /* Notification Error */
	          Error_Handler();
 8000af2:	f000 f8a3 	bl	8000c3c <Error_Handler>
	        }
  /* USER CODE END CAN2_Init 2 */

}
 8000af6:	bf00      	nop
 8000af8:	3728      	adds	r7, #40	; 0x28
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	20000310 	.word	0x20000310
 8000b04:	40006800 	.word	0x40006800

08000b08 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b0c:	4b13      	ldr	r3, [pc, #76]	; (8000b5c <_ZL19MX_USART3_UART_Initv+0x54>)
 8000b0e:	4a14      	ldr	r2, [pc, #80]	; (8000b60 <_ZL19MX_USART3_UART_Initv+0x58>)
 8000b10:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b12:	4b12      	ldr	r3, [pc, #72]	; (8000b5c <_ZL19MX_USART3_UART_Initv+0x54>)
 8000b14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b18:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b1a:	4b10      	ldr	r3, [pc, #64]	; (8000b5c <_ZL19MX_USART3_UART_Initv+0x54>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b20:	4b0e      	ldr	r3, [pc, #56]	; (8000b5c <_ZL19MX_USART3_UART_Initv+0x54>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b26:	4b0d      	ldr	r3, [pc, #52]	; (8000b5c <_ZL19MX_USART3_UART_Initv+0x54>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b2c:	4b0b      	ldr	r3, [pc, #44]	; (8000b5c <_ZL19MX_USART3_UART_Initv+0x54>)
 8000b2e:	220c      	movs	r2, #12
 8000b30:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b32:	4b0a      	ldr	r3, [pc, #40]	; (8000b5c <_ZL19MX_USART3_UART_Initv+0x54>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b38:	4b08      	ldr	r3, [pc, #32]	; (8000b5c <_ZL19MX_USART3_UART_Initv+0x54>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b3e:	4807      	ldr	r0, [pc, #28]	; (8000b5c <_ZL19MX_USART3_UART_Initv+0x54>)
 8000b40:	f002 fb9c 	bl	800327c <HAL_UART_Init>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	bf14      	ite	ne
 8000b4a:	2301      	movne	r3, #1
 8000b4c:	2300      	moveq	r3, #0
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 8000b54:	f000 f872 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b58:	bf00      	nop
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	20000338 	.word	0x20000338
 8000b60:	40004800 	.word	0x40004800

08000b64 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b088      	sub	sp, #32
 8000b68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6a:	f107 030c 	add.w	r3, r7, #12
 8000b6e:	2200      	movs	r2, #0
 8000b70:	601a      	str	r2, [r3, #0]
 8000b72:	605a      	str	r2, [r3, #4]
 8000b74:	609a      	str	r2, [r3, #8]
 8000b76:	60da      	str	r2, [r3, #12]
 8000b78:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	60bb      	str	r3, [r7, #8]
 8000b7e:	4b20      	ldr	r3, [pc, #128]	; (8000c00 <_ZL12MX_GPIO_Initv+0x9c>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b82:	4a1f      	ldr	r2, [pc, #124]	; (8000c00 <_ZL12MX_GPIO_Initv+0x9c>)
 8000b84:	f043 0302 	orr.w	r3, r3, #2
 8000b88:	6313      	str	r3, [r2, #48]	; 0x30
 8000b8a:	4b1d      	ldr	r3, [pc, #116]	; (8000c00 <_ZL12MX_GPIO_Initv+0x9c>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8e:	f003 0302 	and.w	r3, r3, #2
 8000b92:	60bb      	str	r3, [r7, #8]
 8000b94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b96:	2300      	movs	r3, #0
 8000b98:	607b      	str	r3, [r7, #4]
 8000b9a:	4b19      	ldr	r3, [pc, #100]	; (8000c00 <_ZL12MX_GPIO_Initv+0x9c>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9e:	4a18      	ldr	r2, [pc, #96]	; (8000c00 <_ZL12MX_GPIO_Initv+0x9c>)
 8000ba0:	f043 0308 	orr.w	r3, r3, #8
 8000ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ba6:	4b16      	ldr	r3, [pc, #88]	; (8000c00 <_ZL12MX_GPIO_Initv+0x9c>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000baa:	f003 0308 	and.w	r3, r3, #8
 8000bae:	607b      	str	r3, [r7, #4]
 8000bb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	603b      	str	r3, [r7, #0]
 8000bb6:	4b12      	ldr	r3, [pc, #72]	; (8000c00 <_ZL12MX_GPIO_Initv+0x9c>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bba:	4a11      	ldr	r2, [pc, #68]	; (8000c00 <_ZL12MX_GPIO_Initv+0x9c>)
 8000bbc:	f043 0301 	orr.w	r3, r3, #1
 8000bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bc2:	4b0f      	ldr	r3, [pc, #60]	; (8000c00 <_ZL12MX_GPIO_Initv+0x9c>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc6:	f003 0301 	and.w	r3, r3, #1
 8000bca:	603b      	str	r3, [r7, #0]
 8000bcc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Amarillo_Pin|Rojo_Pin|Azul_Pin, GPIO_PIN_RESET);
 8000bce:	2200      	movs	r2, #0
 8000bd0:	f244 0181 	movw	r1, #16513	; 0x4081
 8000bd4:	480b      	ldr	r0, [pc, #44]	; (8000c04 <_ZL12MX_GPIO_Initv+0xa0>)
 8000bd6:	f001 fbe5 	bl	80023a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Amarillo_Pin Rojo_Pin Azul_Pin */
  GPIO_InitStruct.Pin = Amarillo_Pin|Rojo_Pin|Azul_Pin;
 8000bda:	f244 0381 	movw	r3, #16513	; 0x4081
 8000bde:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be0:	2301      	movs	r3, #1
 8000be2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be4:	2300      	movs	r3, #0
 8000be6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be8:	2300      	movs	r3, #0
 8000bea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bec:	f107 030c 	add.w	r3, r7, #12
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4804      	ldr	r0, [pc, #16]	; (8000c04 <_ZL12MX_GPIO_Initv+0xa0>)
 8000bf4:	f001 fa2a 	bl	800204c <HAL_GPIO_Init>

}
 8000bf8:	bf00      	nop
 8000bfa:	3720      	adds	r7, #32
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	40023800 	.word	0x40023800
 8000c04:	40020400 	.word	0x40020400

08000c08 <_Z16StartDefaultTaskPKv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c10:	2001      	movs	r0, #1
 8000c12:	f002 fe60 	bl	80038d6 <osDelay>
 8000c16:	e7fb      	b.n	8000c10 <_Z16StartDefaultTaskPKv+0x8>

08000c18 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a04      	ldr	r2, [pc, #16]	; (8000c38 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d101      	bne.n	8000c2e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c2a:	f000 faab 	bl	8001184 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c2e:	bf00      	nop
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	40001400 	.word	0x40001400

08000c3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c40:	b672      	cpsid	i
}
 8000c42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c44:	e7fe      	b.n	8000c44 <Error_Handler+0x8>
	...

08000c48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c4e:	2300      	movs	r3, #0
 8000c50:	607b      	str	r3, [r7, #4]
 8000c52:	4b12      	ldr	r3, [pc, #72]	; (8000c9c <HAL_MspInit+0x54>)
 8000c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c56:	4a11      	ldr	r2, [pc, #68]	; (8000c9c <HAL_MspInit+0x54>)
 8000c58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c5c:	6453      	str	r3, [r2, #68]	; 0x44
 8000c5e:	4b0f      	ldr	r3, [pc, #60]	; (8000c9c <HAL_MspInit+0x54>)
 8000c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c66:	607b      	str	r3, [r7, #4]
 8000c68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	603b      	str	r3, [r7, #0]
 8000c6e:	4b0b      	ldr	r3, [pc, #44]	; (8000c9c <HAL_MspInit+0x54>)
 8000c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c72:	4a0a      	ldr	r2, [pc, #40]	; (8000c9c <HAL_MspInit+0x54>)
 8000c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c78:	6413      	str	r3, [r2, #64]	; 0x40
 8000c7a:	4b08      	ldr	r3, [pc, #32]	; (8000c9c <HAL_MspInit+0x54>)
 8000c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c82:	603b      	str	r3, [r7, #0]
 8000c84:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c86:	2200      	movs	r2, #0
 8000c88:	210f      	movs	r1, #15
 8000c8a:	f06f 0001 	mvn.w	r0, #1
 8000c8e:	f001 f9b3 	bl	8001ff8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c92:	bf00      	nop
 8000c94:	3708      	adds	r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40023800 	.word	0x40023800

08000ca0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b08c      	sub	sp, #48	; 0x30
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca8:	f107 031c 	add.w	r3, r7, #28
 8000cac:	2200      	movs	r2, #0
 8000cae:	601a      	str	r2, [r3, #0]
 8000cb0:	605a      	str	r2, [r3, #4]
 8000cb2:	609a      	str	r2, [r3, #8]
 8000cb4:	60da      	str	r2, [r3, #12]
 8000cb6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a46      	ldr	r2, [pc, #280]	; (8000dd8 <HAL_CAN_MspInit+0x138>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d136      	bne.n	8000d30 <HAL_CAN_MspInit+0x90>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000cc2:	4b46      	ldr	r3, [pc, #280]	; (8000ddc <HAL_CAN_MspInit+0x13c>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	4a44      	ldr	r2, [pc, #272]	; (8000ddc <HAL_CAN_MspInit+0x13c>)
 8000cca:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000ccc:	4b43      	ldr	r3, [pc, #268]	; (8000ddc <HAL_CAN_MspInit+0x13c>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	2b01      	cmp	r3, #1
 8000cd2:	d10d      	bne.n	8000cf0 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	61bb      	str	r3, [r7, #24]
 8000cd8:	4b41      	ldr	r3, [pc, #260]	; (8000de0 <HAL_CAN_MspInit+0x140>)
 8000cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cdc:	4a40      	ldr	r2, [pc, #256]	; (8000de0 <HAL_CAN_MspInit+0x140>)
 8000cde:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000ce2:	6413      	str	r3, [r2, #64]	; 0x40
 8000ce4:	4b3e      	ldr	r3, [pc, #248]	; (8000de0 <HAL_CAN_MspInit+0x140>)
 8000ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ce8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cec:	61bb      	str	r3, [r7, #24]
 8000cee:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	617b      	str	r3, [r7, #20]
 8000cf4:	4b3a      	ldr	r3, [pc, #232]	; (8000de0 <HAL_CAN_MspInit+0x140>)
 8000cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf8:	4a39      	ldr	r2, [pc, #228]	; (8000de0 <HAL_CAN_MspInit+0x140>)
 8000cfa:	f043 0302 	orr.w	r3, r3, #2
 8000cfe:	6313      	str	r3, [r2, #48]	; 0x30
 8000d00:	4b37      	ldr	r3, [pc, #220]	; (8000de0 <HAL_CAN_MspInit+0x140>)
 8000d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d04:	f003 0302 	and.w	r3, r3, #2
 8000d08:	617b      	str	r3, [r7, #20]
 8000d0a:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d0c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000d10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d12:	2302      	movs	r3, #2
 8000d14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d1a:	2303      	movs	r3, #3
 8000d1c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000d1e:	2309      	movs	r3, #9
 8000d20:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d22:	f107 031c 	add.w	r3, r7, #28
 8000d26:	4619      	mov	r1, r3
 8000d28:	482e      	ldr	r0, [pc, #184]	; (8000de4 <HAL_CAN_MspInit+0x144>)
 8000d2a:	f001 f98f 	bl	800204c <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8000d2e:	e04f      	b.n	8000dd0 <HAL_CAN_MspInit+0x130>
  else if(hcan->Instance==CAN2)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a2c      	ldr	r2, [pc, #176]	; (8000de8 <HAL_CAN_MspInit+0x148>)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d14a      	bne.n	8000dd0 <HAL_CAN_MspInit+0x130>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	613b      	str	r3, [r7, #16]
 8000d3e:	4b28      	ldr	r3, [pc, #160]	; (8000de0 <HAL_CAN_MspInit+0x140>)
 8000d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d42:	4a27      	ldr	r2, [pc, #156]	; (8000de0 <HAL_CAN_MspInit+0x140>)
 8000d44:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000d48:	6413      	str	r3, [r2, #64]	; 0x40
 8000d4a:	4b25      	ldr	r3, [pc, #148]	; (8000de0 <HAL_CAN_MspInit+0x140>)
 8000d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d4e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000d52:	613b      	str	r3, [r7, #16]
 8000d54:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000d56:	4b21      	ldr	r3, [pc, #132]	; (8000ddc <HAL_CAN_MspInit+0x13c>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	4a1f      	ldr	r2, [pc, #124]	; (8000ddc <HAL_CAN_MspInit+0x13c>)
 8000d5e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000d60:	4b1e      	ldr	r3, [pc, #120]	; (8000ddc <HAL_CAN_MspInit+0x13c>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d10d      	bne.n	8000d84 <HAL_CAN_MspInit+0xe4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000d68:	2300      	movs	r3, #0
 8000d6a:	60fb      	str	r3, [r7, #12]
 8000d6c:	4b1c      	ldr	r3, [pc, #112]	; (8000de0 <HAL_CAN_MspInit+0x140>)
 8000d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d70:	4a1b      	ldr	r2, [pc, #108]	; (8000de0 <HAL_CAN_MspInit+0x140>)
 8000d72:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d76:	6413      	str	r3, [r2, #64]	; 0x40
 8000d78:	4b19      	ldr	r3, [pc, #100]	; (8000de0 <HAL_CAN_MspInit+0x140>)
 8000d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d80:	60fb      	str	r3, [r7, #12]
 8000d82:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d84:	2300      	movs	r3, #0
 8000d86:	60bb      	str	r3, [r7, #8]
 8000d88:	4b15      	ldr	r3, [pc, #84]	; (8000de0 <HAL_CAN_MspInit+0x140>)
 8000d8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8c:	4a14      	ldr	r2, [pc, #80]	; (8000de0 <HAL_CAN_MspInit+0x140>)
 8000d8e:	f043 0302 	orr.w	r3, r3, #2
 8000d92:	6313      	str	r3, [r2, #48]	; 0x30
 8000d94:	4b12      	ldr	r3, [pc, #72]	; (8000de0 <HAL_CAN_MspInit+0x140>)
 8000d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d98:	f003 0302 	and.w	r3, r3, #2
 8000d9c:	60bb      	str	r3, [r7, #8]
 8000d9e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000da0:	2360      	movs	r3, #96	; 0x60
 8000da2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da4:	2302      	movs	r3, #2
 8000da6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da8:	2300      	movs	r3, #0
 8000daa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dac:	2303      	movs	r3, #3
 8000dae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8000db0:	2309      	movs	r3, #9
 8000db2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db4:	f107 031c 	add.w	r3, r7, #28
 8000db8:	4619      	mov	r1, r3
 8000dba:	480a      	ldr	r0, [pc, #40]	; (8000de4 <HAL_CAN_MspInit+0x144>)
 8000dbc:	f001 f946 	bl	800204c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	2105      	movs	r1, #5
 8000dc4:	2040      	movs	r0, #64	; 0x40
 8000dc6:	f001 f917 	bl	8001ff8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8000dca:	2040      	movs	r0, #64	; 0x40
 8000dcc:	f001 f930 	bl	8002030 <HAL_NVIC_EnableIRQ>
}
 8000dd0:	bf00      	nop
 8000dd2:	3730      	adds	r7, #48	; 0x30
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	40006400 	.word	0x40006400
 8000ddc:	20000404 	.word	0x20000404
 8000de0:	40023800 	.word	0x40023800
 8000de4:	40020400 	.word	0x40020400
 8000de8:	40006800 	.word	0x40006800

08000dec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b08a      	sub	sp, #40	; 0x28
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df4:	f107 0314 	add.w	r3, r7, #20
 8000df8:	2200      	movs	r2, #0
 8000dfa:	601a      	str	r2, [r3, #0]
 8000dfc:	605a      	str	r2, [r3, #4]
 8000dfe:	609a      	str	r2, [r3, #8]
 8000e00:	60da      	str	r2, [r3, #12]
 8000e02:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a19      	ldr	r2, [pc, #100]	; (8000e70 <HAL_UART_MspInit+0x84>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d12c      	bne.n	8000e68 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e0e:	2300      	movs	r3, #0
 8000e10:	613b      	str	r3, [r7, #16]
 8000e12:	4b18      	ldr	r3, [pc, #96]	; (8000e74 <HAL_UART_MspInit+0x88>)
 8000e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e16:	4a17      	ldr	r2, [pc, #92]	; (8000e74 <HAL_UART_MspInit+0x88>)
 8000e18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e1c:	6413      	str	r3, [r2, #64]	; 0x40
 8000e1e:	4b15      	ldr	r3, [pc, #84]	; (8000e74 <HAL_UART_MspInit+0x88>)
 8000e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e26:	613b      	str	r3, [r7, #16]
 8000e28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	60fb      	str	r3, [r7, #12]
 8000e2e:	4b11      	ldr	r3, [pc, #68]	; (8000e74 <HAL_UART_MspInit+0x88>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e32:	4a10      	ldr	r2, [pc, #64]	; (8000e74 <HAL_UART_MspInit+0x88>)
 8000e34:	f043 0308 	orr.w	r3, r3, #8
 8000e38:	6313      	str	r3, [r2, #48]	; 0x30
 8000e3a:	4b0e      	ldr	r3, [pc, #56]	; (8000e74 <HAL_UART_MspInit+0x88>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e3e:	f003 0308 	and.w	r3, r3, #8
 8000e42:	60fb      	str	r3, [r7, #12]
 8000e44:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e46:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e50:	2300      	movs	r3, #0
 8000e52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e54:	2303      	movs	r3, #3
 8000e56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e58:	2307      	movs	r3, #7
 8000e5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e5c:	f107 0314 	add.w	r3, r7, #20
 8000e60:	4619      	mov	r1, r3
 8000e62:	4805      	ldr	r0, [pc, #20]	; (8000e78 <HAL_UART_MspInit+0x8c>)
 8000e64:	f001 f8f2 	bl	800204c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000e68:	bf00      	nop
 8000e6a:	3728      	adds	r7, #40	; 0x28
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40004800 	.word	0x40004800
 8000e74:	40023800 	.word	0x40023800
 8000e78:	40020c00 	.word	0x40020c00

08000e7c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b08c      	sub	sp, #48	; 0x30
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000e84:	2300      	movs	r3, #0
 8000e86:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	6879      	ldr	r1, [r7, #4]
 8000e90:	2037      	movs	r0, #55	; 0x37
 8000e92:	f001 f8b1 	bl	8001ff8 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000e96:	2037      	movs	r0, #55	; 0x37
 8000e98:	f001 f8ca 	bl	8002030 <HAL_NVIC_EnableIRQ>

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	60fb      	str	r3, [r7, #12]
 8000ea0:	4b1e      	ldr	r3, [pc, #120]	; (8000f1c <HAL_InitTick+0xa0>)
 8000ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea4:	4a1d      	ldr	r2, [pc, #116]	; (8000f1c <HAL_InitTick+0xa0>)
 8000ea6:	f043 0320 	orr.w	r3, r3, #32
 8000eaa:	6413      	str	r3, [r2, #64]	; 0x40
 8000eac:	4b1b      	ldr	r3, [pc, #108]	; (8000f1c <HAL_InitTick+0xa0>)
 8000eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb0:	f003 0320 	and.w	r3, r3, #32
 8000eb4:	60fb      	str	r3, [r7, #12]
 8000eb6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000eb8:	f107 0210 	add.w	r2, r7, #16
 8000ebc:	f107 0314 	add.w	r3, r7, #20
 8000ec0:	4611      	mov	r1, r2
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f001 fefa 	bl	8002cbc <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000ec8:	f001 fed0 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
 8000ecc:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ed0:	4a13      	ldr	r2, [pc, #76]	; (8000f20 <HAL_InitTick+0xa4>)
 8000ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ed6:	0c9b      	lsrs	r3, r3, #18
 8000ed8:	3b01      	subs	r3, #1
 8000eda:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8000edc:	4b11      	ldr	r3, [pc, #68]	; (8000f24 <HAL_InitTick+0xa8>)
 8000ede:	4a12      	ldr	r2, [pc, #72]	; (8000f28 <HAL_InitTick+0xac>)
 8000ee0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8000ee2:	4b10      	ldr	r3, [pc, #64]	; (8000f24 <HAL_InitTick+0xa8>)
 8000ee4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ee8:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8000eea:	4a0e      	ldr	r2, [pc, #56]	; (8000f24 <HAL_InitTick+0xa8>)
 8000eec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eee:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8000ef0:	4b0c      	ldr	r3, [pc, #48]	; (8000f24 <HAL_InitTick+0xa8>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ef6:	4b0b      	ldr	r3, [pc, #44]	; (8000f24 <HAL_InitTick+0xa8>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8000efc:	4809      	ldr	r0, [pc, #36]	; (8000f24 <HAL_InitTick+0xa8>)
 8000efe:	f001 ff0f 	bl	8002d20 <HAL_TIM_Base_Init>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d104      	bne.n	8000f12 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8000f08:	4806      	ldr	r0, [pc, #24]	; (8000f24 <HAL_InitTick+0xa8>)
 8000f0a:	f001 ff63 	bl	8002dd4 <HAL_TIM_Base_Start_IT>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	e000      	b.n	8000f14 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000f12:	2301      	movs	r3, #1
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	3730      	adds	r7, #48	; 0x30
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40023800 	.word	0x40023800
 8000f20:	431bde83 	.word	0x431bde83
 8000f24:	20000408 	.word	0x20000408
 8000f28:	40001400 	.word	0x40001400

08000f2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f30:	e7fe      	b.n	8000f30 <NMI_Handler+0x4>

08000f32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f32:	b480      	push	{r7}
 8000f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f36:	e7fe      	b.n	8000f36 <HardFault_Handler+0x4>

08000f38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f3c:	e7fe      	b.n	8000f3c <MemManage_Handler+0x4>

08000f3e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f42:	e7fe      	b.n	8000f42 <BusFault_Handler+0x4>

08000f44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f48:	e7fe      	b.n	8000f48 <UsageFault_Handler+0x4>

08000f4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f4e:	bf00      	nop
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr

08000f58 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000f5c:	4802      	ldr	r0, [pc, #8]	; (8000f68 <TIM7_IRQHandler+0x10>)
 8000f5e:	f001 ffa9 	bl	8002eb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000f62:	bf00      	nop
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	20000408 	.word	0x20000408

08000f6c <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8000f70:	4802      	ldr	r0, [pc, #8]	; (8000f7c <CAN2_RX0_IRQHandler+0x10>)
 8000f72:	f000 fd5a 	bl	8001a2a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	20000310 	.word	0x20000310

08000f80 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b086      	sub	sp, #24
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	60b9      	str	r1, [r7, #8]
 8000f8a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	617b      	str	r3, [r7, #20]
 8000f90:	e00a      	b.n	8000fa8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f92:	f3af 8000 	nop.w
 8000f96:	4601      	mov	r1, r0
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	1c5a      	adds	r2, r3, #1
 8000f9c:	60ba      	str	r2, [r7, #8]
 8000f9e:	b2ca      	uxtb	r2, r1
 8000fa0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	617b      	str	r3, [r7, #20]
 8000fa8:	697a      	ldr	r2, [r7, #20]
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	429a      	cmp	r2, r3
 8000fae:	dbf0      	blt.n	8000f92 <_read+0x12>
	}

return len;
 8000fb0:	687b      	ldr	r3, [r7, #4]
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3718      	adds	r7, #24
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}

08000fba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	b086      	sub	sp, #24
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	60f8      	str	r0, [r7, #12]
 8000fc2:	60b9      	str	r1, [r7, #8]
 8000fc4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	617b      	str	r3, [r7, #20]
 8000fca:	e009      	b.n	8000fe0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	1c5a      	adds	r2, r3, #1
 8000fd0:	60ba      	str	r2, [r7, #8]
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	617b      	str	r3, [r7, #20]
 8000fe0:	697a      	ldr	r2, [r7, #20]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	429a      	cmp	r2, r3
 8000fe6:	dbf1      	blt.n	8000fcc <_write+0x12>
	}
	return len;
 8000fe8:	687b      	ldr	r3, [r7, #4]
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3718      	adds	r7, #24
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <_close>:

int _close(int file)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	b083      	sub	sp, #12
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	6078      	str	r0, [r7, #4]
	return -1;
 8000ffa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	370c      	adds	r7, #12
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr

0800100a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800100a:	b480      	push	{r7}
 800100c:	b083      	sub	sp, #12
 800100e:	af00      	add	r7, sp, #0
 8001010:	6078      	str	r0, [r7, #4]
 8001012:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800101a:	605a      	str	r2, [r3, #4]
	return 0;
 800101c:	2300      	movs	r3, #0
}
 800101e:	4618      	mov	r0, r3
 8001020:	370c      	adds	r7, #12
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr

0800102a <_isatty>:

int _isatty(int file)
{
 800102a:	b480      	push	{r7}
 800102c:	b083      	sub	sp, #12
 800102e:	af00      	add	r7, sp, #0
 8001030:	6078      	str	r0, [r7, #4]
	return 1;
 8001032:	2301      	movs	r3, #1
}
 8001034:	4618      	mov	r0, r3
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr

08001040 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001040:	b480      	push	{r7}
 8001042:	b085      	sub	sp, #20
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
	return 0;
 800104c:	2300      	movs	r3, #0
}
 800104e:	4618      	mov	r0, r3
 8001050:	3714      	adds	r7, #20
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
	...

0800105c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b086      	sub	sp, #24
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001064:	4a14      	ldr	r2, [pc, #80]	; (80010b8 <_sbrk+0x5c>)
 8001066:	4b15      	ldr	r3, [pc, #84]	; (80010bc <_sbrk+0x60>)
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001070:	4b13      	ldr	r3, [pc, #76]	; (80010c0 <_sbrk+0x64>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d102      	bne.n	800107e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001078:	4b11      	ldr	r3, [pc, #68]	; (80010c0 <_sbrk+0x64>)
 800107a:	4a12      	ldr	r2, [pc, #72]	; (80010c4 <_sbrk+0x68>)
 800107c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800107e:	4b10      	ldr	r3, [pc, #64]	; (80010c0 <_sbrk+0x64>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4413      	add	r3, r2
 8001086:	693a      	ldr	r2, [r7, #16]
 8001088:	429a      	cmp	r2, r3
 800108a:	d207      	bcs.n	800109c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800108c:	f003 ff26 	bl	8004edc <__errno>
 8001090:	4603      	mov	r3, r0
 8001092:	220c      	movs	r2, #12
 8001094:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001096:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800109a:	e009      	b.n	80010b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800109c:	4b08      	ldr	r3, [pc, #32]	; (80010c0 <_sbrk+0x64>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010a2:	4b07      	ldr	r3, [pc, #28]	; (80010c0 <_sbrk+0x64>)
 80010a4:	681a      	ldr	r2, [r3, #0]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4413      	add	r3, r2
 80010aa:	4a05      	ldr	r2, [pc, #20]	; (80010c0 <_sbrk+0x64>)
 80010ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010ae:	68fb      	ldr	r3, [r7, #12]
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3718      	adds	r7, #24
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	20030000 	.word	0x20030000
 80010bc:	00000400 	.word	0x00000400
 80010c0:	20000450 	.word	0x20000450
 80010c4:	200041c0 	.word	0x200041c0

080010c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010cc:	4b06      	ldr	r3, [pc, #24]	; (80010e8 <SystemInit+0x20>)
 80010ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010d2:	4a05      	ldr	r2, [pc, #20]	; (80010e8 <SystemInit+0x20>)
 80010d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010dc:	bf00      	nop
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	e000ed00 	.word	0xe000ed00

080010ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80010ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001124 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010f0:	480d      	ldr	r0, [pc, #52]	; (8001128 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80010f2:	490e      	ldr	r1, [pc, #56]	; (800112c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80010f4:	4a0e      	ldr	r2, [pc, #56]	; (8001130 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80010f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010f8:	e002      	b.n	8001100 <LoopCopyDataInit>

080010fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010fe:	3304      	adds	r3, #4

08001100 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001100:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001102:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001104:	d3f9      	bcc.n	80010fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001106:	4a0b      	ldr	r2, [pc, #44]	; (8001134 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001108:	4c0b      	ldr	r4, [pc, #44]	; (8001138 <LoopFillZerobss+0x26>)
  movs r3, #0
 800110a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800110c:	e001      	b.n	8001112 <LoopFillZerobss>

0800110e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800110e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001110:	3204      	adds	r2, #4

08001112 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001112:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001114:	d3fb      	bcc.n	800110e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001116:	f7ff ffd7 	bl	80010c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800111a:	f003 fee5 	bl	8004ee8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800111e:	f7ff faeb 	bl	80006f8 <main>
  bx  lr    
 8001122:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001124:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001128:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800112c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001130:	08005ff4 	.word	0x08005ff4
  ldr r2, =_sbss
 8001134:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001138:	200041bc 	.word	0x200041bc

0800113c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800113c:	e7fe      	b.n	800113c <ADC_IRQHandler>
	...

08001140 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001144:	4b0e      	ldr	r3, [pc, #56]	; (8001180 <HAL_Init+0x40>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a0d      	ldr	r2, [pc, #52]	; (8001180 <HAL_Init+0x40>)
 800114a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800114e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001150:	4b0b      	ldr	r3, [pc, #44]	; (8001180 <HAL_Init+0x40>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a0a      	ldr	r2, [pc, #40]	; (8001180 <HAL_Init+0x40>)
 8001156:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800115a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800115c:	4b08      	ldr	r3, [pc, #32]	; (8001180 <HAL_Init+0x40>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a07      	ldr	r2, [pc, #28]	; (8001180 <HAL_Init+0x40>)
 8001162:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001166:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001168:	2003      	movs	r0, #3
 800116a:	f000 ff3a 	bl	8001fe2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800116e:	200f      	movs	r0, #15
 8001170:	f7ff fe84 	bl	8000e7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001174:	f7ff fd68 	bl	8000c48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001178:	2300      	movs	r3, #0
}
 800117a:	4618      	mov	r0, r3
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	40023c00 	.word	0x40023c00

08001184 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001188:	4b06      	ldr	r3, [pc, #24]	; (80011a4 <HAL_IncTick+0x20>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	461a      	mov	r2, r3
 800118e:	4b06      	ldr	r3, [pc, #24]	; (80011a8 <HAL_IncTick+0x24>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4413      	add	r3, r2
 8001194:	4a04      	ldr	r2, [pc, #16]	; (80011a8 <HAL_IncTick+0x24>)
 8001196:	6013      	str	r3, [r2, #0]
}
 8001198:	bf00      	nop
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	20000008 	.word	0x20000008
 80011a8:	20000454 	.word	0x20000454

080011ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  return uwTick;
 80011b0:	4b03      	ldr	r3, [pc, #12]	; (80011c0 <HAL_GetTick+0x14>)
 80011b2:	681b      	ldr	r3, [r3, #0]
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	20000454 	.word	0x20000454

080011c4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d101      	bne.n	80011d6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	e0ed      	b.n	80013b2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d102      	bne.n	80011e8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80011e2:	6878      	ldr	r0, [r7, #4]
 80011e4:	f7ff fd5c 	bl	8000ca0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f042 0201 	orr.w	r2, r2, #1
 80011f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80011f8:	f7ff ffd8 	bl	80011ac <HAL_GetTick>
 80011fc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80011fe:	e012      	b.n	8001226 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001200:	f7ff ffd4 	bl	80011ac <HAL_GetTick>
 8001204:	4602      	mov	r2, r0
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	2b0a      	cmp	r3, #10
 800120c:	d90b      	bls.n	8001226 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001212:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2205      	movs	r2, #5
 800121e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e0c5      	b.n	80013b2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	f003 0301 	and.w	r3, r3, #1
 8001230:	2b00      	cmp	r3, #0
 8001232:	d0e5      	beq.n	8001200 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f022 0202 	bic.w	r2, r2, #2
 8001242:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001244:	f7ff ffb2 	bl	80011ac <HAL_GetTick>
 8001248:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800124a:	e012      	b.n	8001272 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800124c:	f7ff ffae 	bl	80011ac <HAL_GetTick>
 8001250:	4602      	mov	r2, r0
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	2b0a      	cmp	r3, #10
 8001258:	d90b      	bls.n	8001272 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800125e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2205      	movs	r2, #5
 800126a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800126e:	2301      	movs	r3, #1
 8001270:	e09f      	b.n	80013b2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f003 0302 	and.w	r3, r3, #2
 800127c:	2b00      	cmp	r3, #0
 800127e:	d1e5      	bne.n	800124c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	7e1b      	ldrb	r3, [r3, #24]
 8001284:	2b01      	cmp	r3, #1
 8001286:	d108      	bne.n	800129a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	e007      	b.n	80012aa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	681a      	ldr	r2, [r3, #0]
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80012a8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	7e5b      	ldrb	r3, [r3, #25]
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d108      	bne.n	80012c4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	e007      	b.n	80012d4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80012d2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	7e9b      	ldrb	r3, [r3, #26]
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d108      	bne.n	80012ee <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f042 0220 	orr.w	r2, r2, #32
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	e007      	b.n	80012fe <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f022 0220 	bic.w	r2, r2, #32
 80012fc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	7edb      	ldrb	r3, [r3, #27]
 8001302:	2b01      	cmp	r3, #1
 8001304:	d108      	bne.n	8001318 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f022 0210 	bic.w	r2, r2, #16
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	e007      	b.n	8001328 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f042 0210 	orr.w	r2, r2, #16
 8001326:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	7f1b      	ldrb	r3, [r3, #28]
 800132c:	2b01      	cmp	r3, #1
 800132e:	d108      	bne.n	8001342 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f042 0208 	orr.w	r2, r2, #8
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	e007      	b.n	8001352 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f022 0208 	bic.w	r2, r2, #8
 8001350:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	7f5b      	ldrb	r3, [r3, #29]
 8001356:	2b01      	cmp	r3, #1
 8001358:	d108      	bne.n	800136c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f042 0204 	orr.w	r2, r2, #4
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	e007      	b.n	800137c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f022 0204 	bic.w	r2, r2, #4
 800137a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	689a      	ldr	r2, [r3, #8]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	68db      	ldr	r3, [r3, #12]
 8001384:	431a      	orrs	r2, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	691b      	ldr	r3, [r3, #16]
 800138a:	431a      	orrs	r2, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	695b      	ldr	r3, [r3, #20]
 8001390:	ea42 0103 	orr.w	r1, r2, r3
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	1e5a      	subs	r2, r3, #1
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	430a      	orrs	r2, r1
 80013a0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2200      	movs	r2, #0
 80013a6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2201      	movs	r2, #1
 80013ac:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80013b0:	2300      	movs	r3, #0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3710      	adds	r7, #16
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
	...

080013bc <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80013bc:	b480      	push	{r7}
 80013be:	b087      	sub	sp, #28
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013d2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80013d4:	7cfb      	ldrb	r3, [r7, #19]
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d003      	beq.n	80013e2 <HAL_CAN_ConfigFilter+0x26>
 80013da:	7cfb      	ldrb	r3, [r7, #19]
 80013dc:	2b02      	cmp	r3, #2
 80013de:	f040 80be 	bne.w	800155e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80013e2:	4b65      	ldr	r3, [pc, #404]	; (8001578 <HAL_CAN_ConfigFilter+0x1bc>)
 80013e4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80013ec:	f043 0201 	orr.w	r2, r3, #1
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80013fc:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001410:	021b      	lsls	r3, r3, #8
 8001412:	431a      	orrs	r2, r3
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	695b      	ldr	r3, [r3, #20]
 800141e:	f003 031f 	and.w	r3, r3, #31
 8001422:	2201      	movs	r2, #1
 8001424:	fa02 f303 	lsl.w	r3, r2, r3
 8001428:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	43db      	mvns	r3, r3
 8001434:	401a      	ands	r2, r3
 8001436:	697b      	ldr	r3, [r7, #20]
 8001438:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	69db      	ldr	r3, [r3, #28]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d123      	bne.n	800148c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	43db      	mvns	r3, r3
 800144e:	401a      	ands	r2, r3
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	68db      	ldr	r3, [r3, #12]
 800145a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001462:	683a      	ldr	r2, [r7, #0]
 8001464:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001466:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	3248      	adds	r2, #72	; 0x48
 800146c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001480:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001482:	6979      	ldr	r1, [r7, #20]
 8001484:	3348      	adds	r3, #72	; 0x48
 8001486:	00db      	lsls	r3, r3, #3
 8001488:	440b      	add	r3, r1
 800148a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	69db      	ldr	r3, [r3, #28]
 8001490:	2b01      	cmp	r3, #1
 8001492:	d122      	bne.n	80014da <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	431a      	orrs	r2, r3
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80014b0:	683a      	ldr	r2, [r7, #0]
 80014b2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80014b4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80014b6:	697b      	ldr	r3, [r7, #20]
 80014b8:	3248      	adds	r2, #72	; 0x48
 80014ba:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	68db      	ldr	r3, [r3, #12]
 80014c8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80014ce:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80014d0:	6979      	ldr	r1, [r7, #20]
 80014d2:	3348      	adds	r3, #72	; 0x48
 80014d4:	00db      	lsls	r3, r3, #3
 80014d6:	440b      	add	r3, r1
 80014d8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	699b      	ldr	r3, [r3, #24]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d109      	bne.n	80014f6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	43db      	mvns	r3, r3
 80014ec:	401a      	ands	r2, r3
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80014f4:	e007      	b.n	8001506 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	431a      	orrs	r2, r3
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	691b      	ldr	r3, [r3, #16]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d109      	bne.n	8001522 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	43db      	mvns	r3, r3
 8001518:	401a      	ands	r2, r3
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001520:	e007      	b.n	8001532 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	431a      	orrs	r2, r3
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	6a1b      	ldr	r3, [r3, #32]
 8001536:	2b01      	cmp	r3, #1
 8001538:	d107      	bne.n	800154a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	431a      	orrs	r2, r3
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001550:	f023 0201 	bic.w	r2, r3, #1
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800155a:	2300      	movs	r3, #0
 800155c:	e006      	b.n	800156c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001562:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
  }
}
 800156c:	4618      	mov	r0, r3
 800156e:	371c      	adds	r7, #28
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr
 8001578:	40006400 	.word	0x40006400

0800157c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	f893 3020 	ldrb.w	r3, [r3, #32]
 800158a:	b2db      	uxtb	r3, r3
 800158c:	2b01      	cmp	r3, #1
 800158e:	d12e      	bne.n	80015ee <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2202      	movs	r2, #2
 8001594:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f022 0201 	bic.w	r2, r2, #1
 80015a6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80015a8:	f7ff fe00 	bl	80011ac <HAL_GetTick>
 80015ac:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80015ae:	e012      	b.n	80015d6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80015b0:	f7ff fdfc 	bl	80011ac <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	2b0a      	cmp	r3, #10
 80015bc:	d90b      	bls.n	80015d6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015c2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2205      	movs	r2, #5
 80015ce:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
 80015d4:	e012      	b.n	80015fc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f003 0301 	and.w	r3, r3, #1
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d1e5      	bne.n	80015b0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2200      	movs	r2, #0
 80015e8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80015ea:	2300      	movs	r3, #0
 80015ec:	e006      	b.n	80015fc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
  }
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3710      	adds	r7, #16
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001604:	b480      	push	{r7}
 8001606:	b089      	sub	sp, #36	; 0x24
 8001608:	af00      	add	r7, sp, #0
 800160a:	60f8      	str	r0, [r7, #12]
 800160c:	60b9      	str	r1, [r7, #8]
 800160e:	607a      	str	r2, [r7, #4]
 8001610:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001618:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001622:	7ffb      	ldrb	r3, [r7, #31]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d003      	beq.n	8001630 <HAL_CAN_AddTxMessage+0x2c>
 8001628:	7ffb      	ldrb	r3, [r7, #31]
 800162a:	2b02      	cmp	r3, #2
 800162c:	f040 80b8 	bne.w	80017a0 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001630:	69bb      	ldr	r3, [r7, #24]
 8001632:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d10a      	bne.n	8001650 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800163a:	69bb      	ldr	r3, [r7, #24]
 800163c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001640:	2b00      	cmp	r3, #0
 8001642:	d105      	bne.n	8001650 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001644:	69bb      	ldr	r3, [r7, #24]
 8001646:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800164a:	2b00      	cmp	r3, #0
 800164c:	f000 80a0 	beq.w	8001790 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001650:	69bb      	ldr	r3, [r7, #24]
 8001652:	0e1b      	lsrs	r3, r3, #24
 8001654:	f003 0303 	and.w	r3, r3, #3
 8001658:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	2b02      	cmp	r3, #2
 800165e:	d907      	bls.n	8001670 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001664:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e09e      	b.n	80017ae <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001670:	2201      	movs	r2, #1
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	409a      	lsls	r2, r3
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800167a:	68bb      	ldr	r3, [r7, #8]
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d10d      	bne.n	800169e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800168c:	68f9      	ldr	r1, [r7, #12]
 800168e:	6809      	ldr	r1, [r1, #0]
 8001690:	431a      	orrs	r2, r3
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	3318      	adds	r3, #24
 8001696:	011b      	lsls	r3, r3, #4
 8001698:	440b      	add	r3, r1
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	e00f      	b.n	80016be <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800169e:	68bb      	ldr	r3, [r7, #8]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80016a8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80016ae:	68f9      	ldr	r1, [r7, #12]
 80016b0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80016b2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	3318      	adds	r3, #24
 80016b8:	011b      	lsls	r3, r3, #4
 80016ba:	440b      	add	r3, r1
 80016bc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	6819      	ldr	r1, [r3, #0]
 80016c2:	68bb      	ldr	r3, [r7, #8]
 80016c4:	691a      	ldr	r2, [r3, #16]
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	3318      	adds	r3, #24
 80016ca:	011b      	lsls	r3, r3, #4
 80016cc:	440b      	add	r3, r1
 80016ce:	3304      	adds	r3, #4
 80016d0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	7d1b      	ldrb	r3, [r3, #20]
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d111      	bne.n	80016fe <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	3318      	adds	r3, #24
 80016e2:	011b      	lsls	r3, r3, #4
 80016e4:	4413      	add	r3, r2
 80016e6:	3304      	adds	r3, #4
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	68fa      	ldr	r2, [r7, #12]
 80016ec:	6811      	ldr	r1, [r2, #0]
 80016ee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	3318      	adds	r3, #24
 80016f6:	011b      	lsls	r3, r3, #4
 80016f8:	440b      	add	r3, r1
 80016fa:	3304      	adds	r3, #4
 80016fc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	3307      	adds	r3, #7
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	061a      	lsls	r2, r3, #24
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	3306      	adds	r3, #6
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	041b      	lsls	r3, r3, #16
 800170e:	431a      	orrs	r2, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	3305      	adds	r3, #5
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	021b      	lsls	r3, r3, #8
 8001718:	4313      	orrs	r3, r2
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	3204      	adds	r2, #4
 800171e:	7812      	ldrb	r2, [r2, #0]
 8001720:	4610      	mov	r0, r2
 8001722:	68fa      	ldr	r2, [r7, #12]
 8001724:	6811      	ldr	r1, [r2, #0]
 8001726:	ea43 0200 	orr.w	r2, r3, r0
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	011b      	lsls	r3, r3, #4
 800172e:	440b      	add	r3, r1
 8001730:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001734:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	3303      	adds	r3, #3
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	061a      	lsls	r2, r3, #24
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	3302      	adds	r3, #2
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	041b      	lsls	r3, r3, #16
 8001746:	431a      	orrs	r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	3301      	adds	r3, #1
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	021b      	lsls	r3, r3, #8
 8001750:	4313      	orrs	r3, r2
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	7812      	ldrb	r2, [r2, #0]
 8001756:	4610      	mov	r0, r2
 8001758:	68fa      	ldr	r2, [r7, #12]
 800175a:	6811      	ldr	r1, [r2, #0]
 800175c:	ea43 0200 	orr.w	r2, r3, r0
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	011b      	lsls	r3, r3, #4
 8001764:	440b      	add	r3, r1
 8001766:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800176a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	3318      	adds	r3, #24
 8001774:	011b      	lsls	r3, r3, #4
 8001776:	4413      	add	r3, r2
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	68fa      	ldr	r2, [r7, #12]
 800177c:	6811      	ldr	r1, [r2, #0]
 800177e:	f043 0201 	orr.w	r2, r3, #1
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	3318      	adds	r3, #24
 8001786:	011b      	lsls	r3, r3, #4
 8001788:	440b      	add	r3, r1
 800178a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800178c:	2300      	movs	r3, #0
 800178e:	e00e      	b.n	80017ae <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001794:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800179c:	2301      	movs	r3, #1
 800179e:	e006      	b.n	80017ae <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017a4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80017ac:	2301      	movs	r3, #1
  }
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3724      	adds	r7, #36	; 0x24
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80017ba:	b480      	push	{r7}
 80017bc:	b087      	sub	sp, #28
 80017be:	af00      	add	r7, sp, #0
 80017c0:	60f8      	str	r0, [r7, #12]
 80017c2:	60b9      	str	r1, [r7, #8]
 80017c4:	607a      	str	r2, [r7, #4]
 80017c6:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017ce:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80017d0:	7dfb      	ldrb	r3, [r7, #23]
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d003      	beq.n	80017de <HAL_CAN_GetRxMessage+0x24>
 80017d6:	7dfb      	ldrb	r3, [r7, #23]
 80017d8:	2b02      	cmp	r3, #2
 80017da:	f040 80f3 	bne.w	80019c4 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d10e      	bne.n	8001802 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	68db      	ldr	r3, [r3, #12]
 80017ea:	f003 0303 	and.w	r3, r3, #3
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d116      	bne.n	8001820 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e0e7      	b.n	80019d2 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	691b      	ldr	r3, [r3, #16]
 8001808:	f003 0303 	and.w	r3, r3, #3
 800180c:	2b00      	cmp	r3, #0
 800180e:	d107      	bne.n	8001820 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001814:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800181c:	2301      	movs	r3, #1
 800181e:	e0d8      	b.n	80019d2 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	331b      	adds	r3, #27
 8001828:	011b      	lsls	r3, r3, #4
 800182a:	4413      	add	r3, r2
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 0204 	and.w	r2, r3, #4
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d10c      	bne.n	8001858 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	331b      	adds	r3, #27
 8001846:	011b      	lsls	r3, r3, #4
 8001848:	4413      	add	r3, r2
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	0d5b      	lsrs	r3, r3, #21
 800184e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	e00b      	b.n	8001870 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	331b      	adds	r3, #27
 8001860:	011b      	lsls	r3, r3, #4
 8001862:	4413      	add	r3, r2
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	08db      	lsrs	r3, r3, #3
 8001868:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	68bb      	ldr	r3, [r7, #8]
 8001876:	331b      	adds	r3, #27
 8001878:	011b      	lsls	r3, r3, #4
 800187a:	4413      	add	r3, r2
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 0202 	and.w	r2, r3, #2
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	68bb      	ldr	r3, [r7, #8]
 800188c:	331b      	adds	r3, #27
 800188e:	011b      	lsls	r3, r3, #4
 8001890:	4413      	add	r3, r2
 8001892:	3304      	adds	r3, #4
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 020f 	and.w	r2, r3, #15
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	331b      	adds	r3, #27
 80018a6:	011b      	lsls	r3, r3, #4
 80018a8:	4413      	add	r3, r2
 80018aa:	3304      	adds	r3, #4
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	0a1b      	lsrs	r3, r3, #8
 80018b0:	b2da      	uxtb	r2, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	331b      	adds	r3, #27
 80018be:	011b      	lsls	r3, r3, #4
 80018c0:	4413      	add	r3, r2
 80018c2:	3304      	adds	r3, #4
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	0c1b      	lsrs	r3, r3, #16
 80018c8:	b29a      	uxth	r2, r3
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	68bb      	ldr	r3, [r7, #8]
 80018d4:	011b      	lsls	r3, r3, #4
 80018d6:	4413      	add	r3, r2
 80018d8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	b2da      	uxtb	r2, r3
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	011b      	lsls	r3, r3, #4
 80018ec:	4413      	add	r3, r2
 80018ee:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	0a1a      	lsrs	r2, r3, #8
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	3301      	adds	r3, #1
 80018fa:	b2d2      	uxtb	r2, r2
 80018fc:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	011b      	lsls	r3, r3, #4
 8001906:	4413      	add	r3, r2
 8001908:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	0c1a      	lsrs	r2, r3, #16
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	3302      	adds	r3, #2
 8001914:	b2d2      	uxtb	r2, r2
 8001916:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	011b      	lsls	r3, r3, #4
 8001920:	4413      	add	r3, r2
 8001922:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	0e1a      	lsrs	r2, r3, #24
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	3303      	adds	r3, #3
 800192e:	b2d2      	uxtb	r2, r2
 8001930:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	011b      	lsls	r3, r3, #4
 800193a:	4413      	add	r3, r2
 800193c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	3304      	adds	r3, #4
 8001946:	b2d2      	uxtb	r2, r2
 8001948:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	011b      	lsls	r3, r3, #4
 8001952:	4413      	add	r3, r2
 8001954:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	0a1a      	lsrs	r2, r3, #8
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	3305      	adds	r3, #5
 8001960:	b2d2      	uxtb	r2, r2
 8001962:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	011b      	lsls	r3, r3, #4
 800196c:	4413      	add	r3, r2
 800196e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	0c1a      	lsrs	r2, r3, #16
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	3306      	adds	r3, #6
 800197a:	b2d2      	uxtb	r2, r2
 800197c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	011b      	lsls	r3, r3, #4
 8001986:	4413      	add	r3, r2
 8001988:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	0e1a      	lsrs	r2, r3, #24
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	3307      	adds	r3, #7
 8001994:	b2d2      	uxtb	r2, r2
 8001996:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d108      	bne.n	80019b0 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	68da      	ldr	r2, [r3, #12]
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f042 0220 	orr.w	r2, r2, #32
 80019ac:	60da      	str	r2, [r3, #12]
 80019ae:	e007      	b.n	80019c0 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	691a      	ldr	r2, [r3, #16]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f042 0220 	orr.w	r2, r2, #32
 80019be:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80019c0:	2300      	movs	r3, #0
 80019c2:	e006      	b.n	80019d2 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80019d0:	2301      	movs	r3, #1
  }
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	371c      	adds	r7, #28
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr

080019de <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80019de:	b480      	push	{r7}
 80019e0:	b085      	sub	sp, #20
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
 80019e6:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019ee:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80019f0:	7bfb      	ldrb	r3, [r7, #15]
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d002      	beq.n	80019fc <HAL_CAN_ActivateNotification+0x1e>
 80019f6:	7bfb      	ldrb	r3, [r7, #15]
 80019f8:	2b02      	cmp	r3, #2
 80019fa:	d109      	bne.n	8001a10 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	6959      	ldr	r1, [r3, #20]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	683a      	ldr	r2, [r7, #0]
 8001a08:	430a      	orrs	r2, r1
 8001a0a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	e006      	b.n	8001a1e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a14:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
  }
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3714      	adds	r7, #20
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr

08001a2a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b08a      	sub	sp, #40	; 0x28
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001a32:	2300      	movs	r3, #0
 8001a34:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	695b      	ldr	r3, [r3, #20]
 8001a3c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	691b      	ldr	r3, [r3, #16]
 8001a5c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	699b      	ldr	r3, [r3, #24]
 8001a64:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001a66:	6a3b      	ldr	r3, [r7, #32]
 8001a68:	f003 0301 	and.w	r3, r3, #1
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d07c      	beq.n	8001b6a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d023      	beq.n	8001ac2 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	2201      	movs	r2, #1
 8001a80:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001a82:	69bb      	ldr	r3, [r7, #24]
 8001a84:	f003 0302 	and.w	r3, r3, #2
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d003      	beq.n	8001a94 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f000 f983 	bl	8001d98 <HAL_CAN_TxMailbox0CompleteCallback>
 8001a92:	e016      	b.n	8001ac2 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001a94:	69bb      	ldr	r3, [r7, #24]
 8001a96:	f003 0304 	and.w	r3, r3, #4
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d004      	beq.n	8001aa8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001aa4:	627b      	str	r3, [r7, #36]	; 0x24
 8001aa6:	e00c      	b.n	8001ac2 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001aa8:	69bb      	ldr	r3, [r7, #24]
 8001aaa:	f003 0308 	and.w	r3, r3, #8
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d004      	beq.n	8001abc <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ab8:	627b      	str	r3, [r7, #36]	; 0x24
 8001aba:	e002      	b.n	8001ac2 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f000 f989 	bl	8001dd4 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001ac2:	69bb      	ldr	r3, [r7, #24]
 8001ac4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d024      	beq.n	8001b16 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ad4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001ad6:	69bb      	ldr	r3, [r7, #24]
 8001ad8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d003      	beq.n	8001ae8 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001ae0:	6878      	ldr	r0, [r7, #4]
 8001ae2:	f000 f963 	bl	8001dac <HAL_CAN_TxMailbox1CompleteCallback>
 8001ae6:	e016      	b.n	8001b16 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d004      	beq.n	8001afc <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001af8:	627b      	str	r3, [r7, #36]	; 0x24
 8001afa:	e00c      	b.n	8001b16 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001afc:	69bb      	ldr	r3, [r7, #24]
 8001afe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d004      	beq.n	8001b10 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b0c:	627b      	str	r3, [r7, #36]	; 0x24
 8001b0e:	e002      	b.n	8001b16 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	f000 f969 	bl	8001de8 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001b16:	69bb      	ldr	r3, [r7, #24]
 8001b18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d024      	beq.n	8001b6a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001b28:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d003      	beq.n	8001b3c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001b34:	6878      	ldr	r0, [r7, #4]
 8001b36:	f000 f943 	bl	8001dc0 <HAL_CAN_TxMailbox2CompleteCallback>
 8001b3a:	e016      	b.n	8001b6a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001b3c:	69bb      	ldr	r3, [r7, #24]
 8001b3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d004      	beq.n	8001b50 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b4c:	627b      	str	r3, [r7, #36]	; 0x24
 8001b4e:	e00c      	b.n	8001b6a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001b50:	69bb      	ldr	r3, [r7, #24]
 8001b52:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d004      	beq.n	8001b64 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b60:	627b      	str	r3, [r7, #36]	; 0x24
 8001b62:	e002      	b.n	8001b6a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f000 f949 	bl	8001dfc <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001b6a:	6a3b      	ldr	r3, [r7, #32]
 8001b6c:	f003 0308 	and.w	r3, r3, #8
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d00c      	beq.n	8001b8e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	f003 0310 	and.w	r3, r3, #16
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d007      	beq.n	8001b8e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b80:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b84:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	2210      	movs	r2, #16
 8001b8c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001b8e:	6a3b      	ldr	r3, [r7, #32]
 8001b90:	f003 0304 	and.w	r3, r3, #4
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d00b      	beq.n	8001bb0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	f003 0308 	and.w	r3, r3, #8
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d006      	beq.n	8001bb0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	2208      	movs	r2, #8
 8001ba8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f000 f930 	bl	8001e10 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001bb0:	6a3b      	ldr	r3, [r7, #32]
 8001bb2:	f003 0302 	and.w	r3, r3, #2
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d009      	beq.n	8001bce <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	f003 0303 	and.w	r3, r3, #3
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d002      	beq.n	8001bce <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	f7fe fd69 	bl	80006a0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001bce:	6a3b      	ldr	r3, [r7, #32]
 8001bd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d00c      	beq.n	8001bf2 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	f003 0310 	and.w	r3, r3, #16
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d007      	beq.n	8001bf2 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001be8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2210      	movs	r2, #16
 8001bf0:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001bf2:	6a3b      	ldr	r3, [r7, #32]
 8001bf4:	f003 0320 	and.w	r3, r3, #32
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d00b      	beq.n	8001c14 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	f003 0308 	and.w	r3, r3, #8
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d006      	beq.n	8001c14 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2208      	movs	r2, #8
 8001c0c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f000 f912 	bl	8001e38 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001c14:	6a3b      	ldr	r3, [r7, #32]
 8001c16:	f003 0310 	and.w	r3, r3, #16
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d009      	beq.n	8001c32 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	691b      	ldr	r3, [r3, #16]
 8001c24:	f003 0303 	and.w	r3, r3, #3
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d002      	beq.n	8001c32 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001c2c:	6878      	ldr	r0, [r7, #4]
 8001c2e:	f000 f8f9 	bl	8001e24 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001c32:	6a3b      	ldr	r3, [r7, #32]
 8001c34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d00b      	beq.n	8001c54 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001c3c:	69fb      	ldr	r3, [r7, #28]
 8001c3e:	f003 0310 	and.w	r3, r3, #16
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d006      	beq.n	8001c54 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2210      	movs	r2, #16
 8001c4c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f000 f8fc 	bl	8001e4c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001c54:	6a3b      	ldr	r3, [r7, #32]
 8001c56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d00b      	beq.n	8001c76 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	f003 0308 	and.w	r3, r3, #8
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d006      	beq.n	8001c76 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2208      	movs	r2, #8
 8001c6e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f000 f8f5 	bl	8001e60 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001c76:	6a3b      	ldr	r3, [r7, #32]
 8001c78:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d07b      	beq.n	8001d78 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	f003 0304 	and.w	r3, r3, #4
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d072      	beq.n	8001d70 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001c8a:	6a3b      	ldr	r3, [r7, #32]
 8001c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d008      	beq.n	8001ca6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d003      	beq.n	8001ca6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001ca6:	6a3b      	ldr	r3, [r7, #32]
 8001ca8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d008      	beq.n	8001cc2 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d003      	beq.n	8001cc2 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cbc:	f043 0302 	orr.w	r3, r3, #2
 8001cc0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001cc2:	6a3b      	ldr	r3, [r7, #32]
 8001cc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d008      	beq.n	8001cde <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d003      	beq.n	8001cde <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd8:	f043 0304 	orr.w	r3, r3, #4
 8001cdc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001cde:	6a3b      	ldr	r3, [r7, #32]
 8001ce0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d043      	beq.n	8001d70 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d03e      	beq.n	8001d70 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001cf8:	2b60      	cmp	r3, #96	; 0x60
 8001cfa:	d02b      	beq.n	8001d54 <HAL_CAN_IRQHandler+0x32a>
 8001cfc:	2b60      	cmp	r3, #96	; 0x60
 8001cfe:	d82e      	bhi.n	8001d5e <HAL_CAN_IRQHandler+0x334>
 8001d00:	2b50      	cmp	r3, #80	; 0x50
 8001d02:	d022      	beq.n	8001d4a <HAL_CAN_IRQHandler+0x320>
 8001d04:	2b50      	cmp	r3, #80	; 0x50
 8001d06:	d82a      	bhi.n	8001d5e <HAL_CAN_IRQHandler+0x334>
 8001d08:	2b40      	cmp	r3, #64	; 0x40
 8001d0a:	d019      	beq.n	8001d40 <HAL_CAN_IRQHandler+0x316>
 8001d0c:	2b40      	cmp	r3, #64	; 0x40
 8001d0e:	d826      	bhi.n	8001d5e <HAL_CAN_IRQHandler+0x334>
 8001d10:	2b30      	cmp	r3, #48	; 0x30
 8001d12:	d010      	beq.n	8001d36 <HAL_CAN_IRQHandler+0x30c>
 8001d14:	2b30      	cmp	r3, #48	; 0x30
 8001d16:	d822      	bhi.n	8001d5e <HAL_CAN_IRQHandler+0x334>
 8001d18:	2b10      	cmp	r3, #16
 8001d1a:	d002      	beq.n	8001d22 <HAL_CAN_IRQHandler+0x2f8>
 8001d1c:	2b20      	cmp	r3, #32
 8001d1e:	d005      	beq.n	8001d2c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001d20:	e01d      	b.n	8001d5e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d24:	f043 0308 	orr.w	r3, r3, #8
 8001d28:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001d2a:	e019      	b.n	8001d60 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d2e:	f043 0310 	orr.w	r3, r3, #16
 8001d32:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001d34:	e014      	b.n	8001d60 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d38:	f043 0320 	orr.w	r3, r3, #32
 8001d3c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001d3e:	e00f      	b.n	8001d60 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d46:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001d48:	e00a      	b.n	8001d60 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d50:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001d52:	e005      	b.n	8001d60 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d5a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001d5c:	e000      	b.n	8001d60 <HAL_CAN_IRQHandler+0x336>
            break;
 8001d5e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	699a      	ldr	r2, [r3, #24]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001d6e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	2204      	movs	r2, #4
 8001d76:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d008      	beq.n	8001d90 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d84:	431a      	orrs	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	f000 f872 	bl	8001e74 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001d90:	bf00      	nop
 8001d92:	3728      	adds	r7, #40	; 0x28
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001da0:	bf00      	nop
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001db4:	bf00      	nop
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001dc8:	bf00      	nop
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001ddc:	bf00      	nop
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr

08001de8 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001df0:	bf00      	nop
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001e04:	bf00      	nop
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr

08001e10 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001e18:	bf00      	nop
 8001e1a:	370c      	adds	r7, #12
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr

08001e24 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001e2c:	bf00      	nop
 8001e2e:	370c      	adds	r7, #12
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr

08001e38 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001e54:	bf00      	nop
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001e68:	bf00      	nop
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001e7c:	bf00      	nop
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b085      	sub	sp, #20
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f003 0307 	and.w	r3, r3, #7
 8001e96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e98:	4b0c      	ldr	r3, [pc, #48]	; (8001ecc <__NVIC_SetPriorityGrouping+0x44>)
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e9e:	68ba      	ldr	r2, [r7, #8]
 8001ea0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001eac:	68bb      	ldr	r3, [r7, #8]
 8001eae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001eb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001eb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001eb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001eba:	4a04      	ldr	r2, [pc, #16]	; (8001ecc <__NVIC_SetPriorityGrouping+0x44>)
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	60d3      	str	r3, [r2, #12]
}
 8001ec0:	bf00      	nop
 8001ec2:	3714      	adds	r7, #20
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	e000ed00 	.word	0xe000ed00

08001ed0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ed4:	4b04      	ldr	r3, [pc, #16]	; (8001ee8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	0a1b      	lsrs	r3, r3, #8
 8001eda:	f003 0307 	and.w	r3, r3, #7
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr
 8001ee8:	e000ed00 	.word	0xe000ed00

08001eec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	db0b      	blt.n	8001f16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	f003 021f 	and.w	r2, r3, #31
 8001f04:	4907      	ldr	r1, [pc, #28]	; (8001f24 <__NVIC_EnableIRQ+0x38>)
 8001f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0a:	095b      	lsrs	r3, r3, #5
 8001f0c:	2001      	movs	r0, #1
 8001f0e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f16:	bf00      	nop
 8001f18:	370c      	adds	r7, #12
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	e000e100 	.word	0xe000e100

08001f28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	4603      	mov	r3, r0
 8001f30:	6039      	str	r1, [r7, #0]
 8001f32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	db0a      	blt.n	8001f52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	b2da      	uxtb	r2, r3
 8001f40:	490c      	ldr	r1, [pc, #48]	; (8001f74 <__NVIC_SetPriority+0x4c>)
 8001f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f46:	0112      	lsls	r2, r2, #4
 8001f48:	b2d2      	uxtb	r2, r2
 8001f4a:	440b      	add	r3, r1
 8001f4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f50:	e00a      	b.n	8001f68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	b2da      	uxtb	r2, r3
 8001f56:	4908      	ldr	r1, [pc, #32]	; (8001f78 <__NVIC_SetPriority+0x50>)
 8001f58:	79fb      	ldrb	r3, [r7, #7]
 8001f5a:	f003 030f 	and.w	r3, r3, #15
 8001f5e:	3b04      	subs	r3, #4
 8001f60:	0112      	lsls	r2, r2, #4
 8001f62:	b2d2      	uxtb	r2, r2
 8001f64:	440b      	add	r3, r1
 8001f66:	761a      	strb	r2, [r3, #24]
}
 8001f68:	bf00      	nop
 8001f6a:	370c      	adds	r7, #12
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr
 8001f74:	e000e100 	.word	0xe000e100
 8001f78:	e000ed00 	.word	0xe000ed00

08001f7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b089      	sub	sp, #36	; 0x24
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	f003 0307 	and.w	r3, r3, #7
 8001f8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	f1c3 0307 	rsb	r3, r3, #7
 8001f96:	2b04      	cmp	r3, #4
 8001f98:	bf28      	it	cs
 8001f9a:	2304      	movcs	r3, #4
 8001f9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	3304      	adds	r3, #4
 8001fa2:	2b06      	cmp	r3, #6
 8001fa4:	d902      	bls.n	8001fac <NVIC_EncodePriority+0x30>
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	3b03      	subs	r3, #3
 8001faa:	e000      	b.n	8001fae <NVIC_EncodePriority+0x32>
 8001fac:	2300      	movs	r3, #0
 8001fae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fb0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001fb4:	69bb      	ldr	r3, [r7, #24]
 8001fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fba:	43da      	mvns	r2, r3
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	401a      	ands	r2, r3
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fc4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	fa01 f303 	lsl.w	r3, r1, r3
 8001fce:	43d9      	mvns	r1, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fd4:	4313      	orrs	r3, r2
         );
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3724      	adds	r7, #36	; 0x24
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	b082      	sub	sp, #8
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fea:	6878      	ldr	r0, [r7, #4]
 8001fec:	f7ff ff4c 	bl	8001e88 <__NVIC_SetPriorityGrouping>
}
 8001ff0:	bf00      	nop
 8001ff2:	3708      	adds	r7, #8
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b086      	sub	sp, #24
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	4603      	mov	r3, r0
 8002000:	60b9      	str	r1, [r7, #8]
 8002002:	607a      	str	r2, [r7, #4]
 8002004:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002006:	2300      	movs	r3, #0
 8002008:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800200a:	f7ff ff61 	bl	8001ed0 <__NVIC_GetPriorityGrouping>
 800200e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	68b9      	ldr	r1, [r7, #8]
 8002014:	6978      	ldr	r0, [r7, #20]
 8002016:	f7ff ffb1 	bl	8001f7c <NVIC_EncodePriority>
 800201a:	4602      	mov	r2, r0
 800201c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002020:	4611      	mov	r1, r2
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff ff80 	bl	8001f28 <__NVIC_SetPriority>
}
 8002028:	bf00      	nop
 800202a:	3718      	adds	r7, #24
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	4603      	mov	r3, r0
 8002038:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800203a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff ff54 	bl	8001eec <__NVIC_EnableIRQ>
}
 8002044:	bf00      	nop
 8002046:	3708      	adds	r7, #8
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}

0800204c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800204c:	b480      	push	{r7}
 800204e:	b089      	sub	sp, #36	; 0x24
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002056:	2300      	movs	r3, #0
 8002058:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800205a:	2300      	movs	r3, #0
 800205c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800205e:	2300      	movs	r3, #0
 8002060:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002062:	2300      	movs	r3, #0
 8002064:	61fb      	str	r3, [r7, #28]
 8002066:	e177      	b.n	8002358 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002068:	2201      	movs	r2, #1
 800206a:	69fb      	ldr	r3, [r7, #28]
 800206c:	fa02 f303 	lsl.w	r3, r2, r3
 8002070:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	697a      	ldr	r2, [r7, #20]
 8002078:	4013      	ands	r3, r2
 800207a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800207c:	693a      	ldr	r2, [r7, #16]
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	429a      	cmp	r2, r3
 8002082:	f040 8166 	bne.w	8002352 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	f003 0303 	and.w	r3, r3, #3
 800208e:	2b01      	cmp	r3, #1
 8002090:	d005      	beq.n	800209e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800209a:	2b02      	cmp	r3, #2
 800209c:	d130      	bne.n	8002100 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	2203      	movs	r2, #3
 80020aa:	fa02 f303 	lsl.w	r3, r2, r3
 80020ae:	43db      	mvns	r3, r3
 80020b0:	69ba      	ldr	r2, [r7, #24]
 80020b2:	4013      	ands	r3, r2
 80020b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	68da      	ldr	r2, [r3, #12]
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	005b      	lsls	r3, r3, #1
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	69ba      	ldr	r2, [r7, #24]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	69ba      	ldr	r2, [r7, #24]
 80020cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020d4:	2201      	movs	r2, #1
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	fa02 f303 	lsl.w	r3, r2, r3
 80020dc:	43db      	mvns	r3, r3
 80020de:	69ba      	ldr	r2, [r7, #24]
 80020e0:	4013      	ands	r3, r2
 80020e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	091b      	lsrs	r3, r3, #4
 80020ea:	f003 0201 	and.w	r2, r3, #1
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	fa02 f303 	lsl.w	r3, r2, r3
 80020f4:	69ba      	ldr	r2, [r7, #24]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	69ba      	ldr	r2, [r7, #24]
 80020fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f003 0303 	and.w	r3, r3, #3
 8002108:	2b03      	cmp	r3, #3
 800210a:	d017      	beq.n	800213c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	005b      	lsls	r3, r3, #1
 8002116:	2203      	movs	r2, #3
 8002118:	fa02 f303 	lsl.w	r3, r2, r3
 800211c:	43db      	mvns	r3, r3
 800211e:	69ba      	ldr	r2, [r7, #24]
 8002120:	4013      	ands	r3, r2
 8002122:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	689a      	ldr	r2, [r3, #8]
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	005b      	lsls	r3, r3, #1
 800212c:	fa02 f303 	lsl.w	r3, r2, r3
 8002130:	69ba      	ldr	r2, [r7, #24]
 8002132:	4313      	orrs	r3, r2
 8002134:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f003 0303 	and.w	r3, r3, #3
 8002144:	2b02      	cmp	r3, #2
 8002146:	d123      	bne.n	8002190 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	08da      	lsrs	r2, r3, #3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	3208      	adds	r2, #8
 8002150:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002154:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	f003 0307 	and.w	r3, r3, #7
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	220f      	movs	r2, #15
 8002160:	fa02 f303 	lsl.w	r3, r2, r3
 8002164:	43db      	mvns	r3, r3
 8002166:	69ba      	ldr	r2, [r7, #24]
 8002168:	4013      	ands	r3, r2
 800216a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	691a      	ldr	r2, [r3, #16]
 8002170:	69fb      	ldr	r3, [r7, #28]
 8002172:	f003 0307 	and.w	r3, r3, #7
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	4313      	orrs	r3, r2
 8002180:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	08da      	lsrs	r2, r3, #3
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	3208      	adds	r2, #8
 800218a:	69b9      	ldr	r1, [r7, #24]
 800218c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	005b      	lsls	r3, r3, #1
 800219a:	2203      	movs	r2, #3
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	43db      	mvns	r3, r3
 80021a2:	69ba      	ldr	r2, [r7, #24]
 80021a4:	4013      	ands	r3, r2
 80021a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f003 0203 	and.w	r2, r3, #3
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	005b      	lsls	r3, r3, #1
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	69ba      	ldr	r2, [r7, #24]
 80021c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	f000 80c0 	beq.w	8002352 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021d2:	2300      	movs	r3, #0
 80021d4:	60fb      	str	r3, [r7, #12]
 80021d6:	4b66      	ldr	r3, [pc, #408]	; (8002370 <HAL_GPIO_Init+0x324>)
 80021d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021da:	4a65      	ldr	r2, [pc, #404]	; (8002370 <HAL_GPIO_Init+0x324>)
 80021dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021e0:	6453      	str	r3, [r2, #68]	; 0x44
 80021e2:	4b63      	ldr	r3, [pc, #396]	; (8002370 <HAL_GPIO_Init+0x324>)
 80021e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021ea:	60fb      	str	r3, [r7, #12]
 80021ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021ee:	4a61      	ldr	r2, [pc, #388]	; (8002374 <HAL_GPIO_Init+0x328>)
 80021f0:	69fb      	ldr	r3, [r7, #28]
 80021f2:	089b      	lsrs	r3, r3, #2
 80021f4:	3302      	adds	r3, #2
 80021f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021fc:	69fb      	ldr	r3, [r7, #28]
 80021fe:	f003 0303 	and.w	r3, r3, #3
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	220f      	movs	r2, #15
 8002206:	fa02 f303 	lsl.w	r3, r2, r3
 800220a:	43db      	mvns	r3, r3
 800220c:	69ba      	ldr	r2, [r7, #24]
 800220e:	4013      	ands	r3, r2
 8002210:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a58      	ldr	r2, [pc, #352]	; (8002378 <HAL_GPIO_Init+0x32c>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d037      	beq.n	800228a <HAL_GPIO_Init+0x23e>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a57      	ldr	r2, [pc, #348]	; (800237c <HAL_GPIO_Init+0x330>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d031      	beq.n	8002286 <HAL_GPIO_Init+0x23a>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a56      	ldr	r2, [pc, #344]	; (8002380 <HAL_GPIO_Init+0x334>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d02b      	beq.n	8002282 <HAL_GPIO_Init+0x236>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a55      	ldr	r2, [pc, #340]	; (8002384 <HAL_GPIO_Init+0x338>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d025      	beq.n	800227e <HAL_GPIO_Init+0x232>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a54      	ldr	r2, [pc, #336]	; (8002388 <HAL_GPIO_Init+0x33c>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d01f      	beq.n	800227a <HAL_GPIO_Init+0x22e>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a53      	ldr	r2, [pc, #332]	; (800238c <HAL_GPIO_Init+0x340>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d019      	beq.n	8002276 <HAL_GPIO_Init+0x22a>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a52      	ldr	r2, [pc, #328]	; (8002390 <HAL_GPIO_Init+0x344>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d013      	beq.n	8002272 <HAL_GPIO_Init+0x226>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a51      	ldr	r2, [pc, #324]	; (8002394 <HAL_GPIO_Init+0x348>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d00d      	beq.n	800226e <HAL_GPIO_Init+0x222>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a50      	ldr	r2, [pc, #320]	; (8002398 <HAL_GPIO_Init+0x34c>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d007      	beq.n	800226a <HAL_GPIO_Init+0x21e>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a4f      	ldr	r2, [pc, #316]	; (800239c <HAL_GPIO_Init+0x350>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d101      	bne.n	8002266 <HAL_GPIO_Init+0x21a>
 8002262:	2309      	movs	r3, #9
 8002264:	e012      	b.n	800228c <HAL_GPIO_Init+0x240>
 8002266:	230a      	movs	r3, #10
 8002268:	e010      	b.n	800228c <HAL_GPIO_Init+0x240>
 800226a:	2308      	movs	r3, #8
 800226c:	e00e      	b.n	800228c <HAL_GPIO_Init+0x240>
 800226e:	2307      	movs	r3, #7
 8002270:	e00c      	b.n	800228c <HAL_GPIO_Init+0x240>
 8002272:	2306      	movs	r3, #6
 8002274:	e00a      	b.n	800228c <HAL_GPIO_Init+0x240>
 8002276:	2305      	movs	r3, #5
 8002278:	e008      	b.n	800228c <HAL_GPIO_Init+0x240>
 800227a:	2304      	movs	r3, #4
 800227c:	e006      	b.n	800228c <HAL_GPIO_Init+0x240>
 800227e:	2303      	movs	r3, #3
 8002280:	e004      	b.n	800228c <HAL_GPIO_Init+0x240>
 8002282:	2302      	movs	r3, #2
 8002284:	e002      	b.n	800228c <HAL_GPIO_Init+0x240>
 8002286:	2301      	movs	r3, #1
 8002288:	e000      	b.n	800228c <HAL_GPIO_Init+0x240>
 800228a:	2300      	movs	r3, #0
 800228c:	69fa      	ldr	r2, [r7, #28]
 800228e:	f002 0203 	and.w	r2, r2, #3
 8002292:	0092      	lsls	r2, r2, #2
 8002294:	4093      	lsls	r3, r2
 8002296:	69ba      	ldr	r2, [r7, #24]
 8002298:	4313      	orrs	r3, r2
 800229a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800229c:	4935      	ldr	r1, [pc, #212]	; (8002374 <HAL_GPIO_Init+0x328>)
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	089b      	lsrs	r3, r3, #2
 80022a2:	3302      	adds	r3, #2
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022aa:	4b3d      	ldr	r3, [pc, #244]	; (80023a0 <HAL_GPIO_Init+0x354>)
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	43db      	mvns	r3, r3
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	4013      	ands	r3, r2
 80022b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d003      	beq.n	80022ce <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80022c6:	69ba      	ldr	r2, [r7, #24]
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022ce:	4a34      	ldr	r2, [pc, #208]	; (80023a0 <HAL_GPIO_Init+0x354>)
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022d4:	4b32      	ldr	r3, [pc, #200]	; (80023a0 <HAL_GPIO_Init+0x354>)
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	43db      	mvns	r3, r3
 80022de:	69ba      	ldr	r2, [r7, #24]
 80022e0:	4013      	ands	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d003      	beq.n	80022f8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80022f0:	69ba      	ldr	r2, [r7, #24]
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022f8:	4a29      	ldr	r2, [pc, #164]	; (80023a0 <HAL_GPIO_Init+0x354>)
 80022fa:	69bb      	ldr	r3, [r7, #24]
 80022fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022fe:	4b28      	ldr	r3, [pc, #160]	; (80023a0 <HAL_GPIO_Init+0x354>)
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	43db      	mvns	r3, r3
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4013      	ands	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d003      	beq.n	8002322 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	4313      	orrs	r3, r2
 8002320:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002322:	4a1f      	ldr	r2, [pc, #124]	; (80023a0 <HAL_GPIO_Init+0x354>)
 8002324:	69bb      	ldr	r3, [r7, #24]
 8002326:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002328:	4b1d      	ldr	r3, [pc, #116]	; (80023a0 <HAL_GPIO_Init+0x354>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	43db      	mvns	r3, r3
 8002332:	69ba      	ldr	r2, [r7, #24]
 8002334:	4013      	ands	r3, r2
 8002336:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d003      	beq.n	800234c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	4313      	orrs	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800234c:	4a14      	ldr	r2, [pc, #80]	; (80023a0 <HAL_GPIO_Init+0x354>)
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	3301      	adds	r3, #1
 8002356:	61fb      	str	r3, [r7, #28]
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	2b0f      	cmp	r3, #15
 800235c:	f67f ae84 	bls.w	8002068 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002360:	bf00      	nop
 8002362:	bf00      	nop
 8002364:	3724      	adds	r7, #36	; 0x24
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	40023800 	.word	0x40023800
 8002374:	40013800 	.word	0x40013800
 8002378:	40020000 	.word	0x40020000
 800237c:	40020400 	.word	0x40020400
 8002380:	40020800 	.word	0x40020800
 8002384:	40020c00 	.word	0x40020c00
 8002388:	40021000 	.word	0x40021000
 800238c:	40021400 	.word	0x40021400
 8002390:	40021800 	.word	0x40021800
 8002394:	40021c00 	.word	0x40021c00
 8002398:	40022000 	.word	0x40022000
 800239c:	40022400 	.word	0x40022400
 80023a0:	40013c00 	.word	0x40013c00

080023a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	460b      	mov	r3, r1
 80023ae:	807b      	strh	r3, [r7, #2]
 80023b0:	4613      	mov	r3, r2
 80023b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023b4:	787b      	ldrb	r3, [r7, #1]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d003      	beq.n	80023c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023ba:	887a      	ldrh	r2, [r7, #2]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80023c0:	e003      	b.n	80023ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80023c2:	887b      	ldrh	r3, [r7, #2]
 80023c4:	041a      	lsls	r2, r3, #16
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	619a      	str	r2, [r3, #24]
}
 80023ca:	bf00      	nop
 80023cc:	370c      	adds	r7, #12
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr

080023d6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80023d6:	b480      	push	{r7}
 80023d8:	b085      	sub	sp, #20
 80023da:	af00      	add	r7, sp, #0
 80023dc:	6078      	str	r0, [r7, #4]
 80023de:	460b      	mov	r3, r1
 80023e0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	695b      	ldr	r3, [r3, #20]
 80023e6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80023e8:	887a      	ldrh	r2, [r7, #2]
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	4013      	ands	r3, r2
 80023ee:	041a      	lsls	r2, r3, #16
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	43d9      	mvns	r1, r3
 80023f4:	887b      	ldrh	r3, [r7, #2]
 80023f6:	400b      	ands	r3, r1
 80023f8:	431a      	orrs	r2, r3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	619a      	str	r2, [r3, #24]
}
 80023fe:	bf00      	nop
 8002400:	3714      	adds	r7, #20
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr
	...

0800240c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b086      	sub	sp, #24
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d101      	bne.n	800241e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e267      	b.n	80028ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0301 	and.w	r3, r3, #1
 8002426:	2b00      	cmp	r3, #0
 8002428:	d075      	beq.n	8002516 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800242a:	4b88      	ldr	r3, [pc, #544]	; (800264c <HAL_RCC_OscConfig+0x240>)
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	f003 030c 	and.w	r3, r3, #12
 8002432:	2b04      	cmp	r3, #4
 8002434:	d00c      	beq.n	8002450 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002436:	4b85      	ldr	r3, [pc, #532]	; (800264c <HAL_RCC_OscConfig+0x240>)
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800243e:	2b08      	cmp	r3, #8
 8002440:	d112      	bne.n	8002468 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002442:	4b82      	ldr	r3, [pc, #520]	; (800264c <HAL_RCC_OscConfig+0x240>)
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800244a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800244e:	d10b      	bne.n	8002468 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002450:	4b7e      	ldr	r3, [pc, #504]	; (800264c <HAL_RCC_OscConfig+0x240>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d05b      	beq.n	8002514 <HAL_RCC_OscConfig+0x108>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d157      	bne.n	8002514 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e242      	b.n	80028ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002470:	d106      	bne.n	8002480 <HAL_RCC_OscConfig+0x74>
 8002472:	4b76      	ldr	r3, [pc, #472]	; (800264c <HAL_RCC_OscConfig+0x240>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a75      	ldr	r2, [pc, #468]	; (800264c <HAL_RCC_OscConfig+0x240>)
 8002478:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800247c:	6013      	str	r3, [r2, #0]
 800247e:	e01d      	b.n	80024bc <HAL_RCC_OscConfig+0xb0>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002488:	d10c      	bne.n	80024a4 <HAL_RCC_OscConfig+0x98>
 800248a:	4b70      	ldr	r3, [pc, #448]	; (800264c <HAL_RCC_OscConfig+0x240>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a6f      	ldr	r2, [pc, #444]	; (800264c <HAL_RCC_OscConfig+0x240>)
 8002490:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002494:	6013      	str	r3, [r2, #0]
 8002496:	4b6d      	ldr	r3, [pc, #436]	; (800264c <HAL_RCC_OscConfig+0x240>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a6c      	ldr	r2, [pc, #432]	; (800264c <HAL_RCC_OscConfig+0x240>)
 800249c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024a0:	6013      	str	r3, [r2, #0]
 80024a2:	e00b      	b.n	80024bc <HAL_RCC_OscConfig+0xb0>
 80024a4:	4b69      	ldr	r3, [pc, #420]	; (800264c <HAL_RCC_OscConfig+0x240>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a68      	ldr	r2, [pc, #416]	; (800264c <HAL_RCC_OscConfig+0x240>)
 80024aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024ae:	6013      	str	r3, [r2, #0]
 80024b0:	4b66      	ldr	r3, [pc, #408]	; (800264c <HAL_RCC_OscConfig+0x240>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a65      	ldr	r2, [pc, #404]	; (800264c <HAL_RCC_OscConfig+0x240>)
 80024b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d013      	beq.n	80024ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024c4:	f7fe fe72 	bl	80011ac <HAL_GetTick>
 80024c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024ca:	e008      	b.n	80024de <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024cc:	f7fe fe6e 	bl	80011ac <HAL_GetTick>
 80024d0:	4602      	mov	r2, r0
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	2b64      	cmp	r3, #100	; 0x64
 80024d8:	d901      	bls.n	80024de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80024da:	2303      	movs	r3, #3
 80024dc:	e207      	b.n	80028ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024de:	4b5b      	ldr	r3, [pc, #364]	; (800264c <HAL_RCC_OscConfig+0x240>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d0f0      	beq.n	80024cc <HAL_RCC_OscConfig+0xc0>
 80024ea:	e014      	b.n	8002516 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ec:	f7fe fe5e 	bl	80011ac <HAL_GetTick>
 80024f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024f2:	e008      	b.n	8002506 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024f4:	f7fe fe5a 	bl	80011ac <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	2b64      	cmp	r3, #100	; 0x64
 8002500:	d901      	bls.n	8002506 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e1f3      	b.n	80028ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002506:	4b51      	ldr	r3, [pc, #324]	; (800264c <HAL_RCC_OscConfig+0x240>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d1f0      	bne.n	80024f4 <HAL_RCC_OscConfig+0xe8>
 8002512:	e000      	b.n	8002516 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002514:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0302 	and.w	r3, r3, #2
 800251e:	2b00      	cmp	r3, #0
 8002520:	d063      	beq.n	80025ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002522:	4b4a      	ldr	r3, [pc, #296]	; (800264c <HAL_RCC_OscConfig+0x240>)
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	f003 030c 	and.w	r3, r3, #12
 800252a:	2b00      	cmp	r3, #0
 800252c:	d00b      	beq.n	8002546 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800252e:	4b47      	ldr	r3, [pc, #284]	; (800264c <HAL_RCC_OscConfig+0x240>)
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002536:	2b08      	cmp	r3, #8
 8002538:	d11c      	bne.n	8002574 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800253a:	4b44      	ldr	r3, [pc, #272]	; (800264c <HAL_RCC_OscConfig+0x240>)
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002542:	2b00      	cmp	r3, #0
 8002544:	d116      	bne.n	8002574 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002546:	4b41      	ldr	r3, [pc, #260]	; (800264c <HAL_RCC_OscConfig+0x240>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	2b00      	cmp	r3, #0
 8002550:	d005      	beq.n	800255e <HAL_RCC_OscConfig+0x152>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d001      	beq.n	800255e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e1c7      	b.n	80028ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800255e:	4b3b      	ldr	r3, [pc, #236]	; (800264c <HAL_RCC_OscConfig+0x240>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	4937      	ldr	r1, [pc, #220]	; (800264c <HAL_RCC_OscConfig+0x240>)
 800256e:	4313      	orrs	r3, r2
 8002570:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002572:	e03a      	b.n	80025ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d020      	beq.n	80025be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800257c:	4b34      	ldr	r3, [pc, #208]	; (8002650 <HAL_RCC_OscConfig+0x244>)
 800257e:	2201      	movs	r2, #1
 8002580:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002582:	f7fe fe13 	bl	80011ac <HAL_GetTick>
 8002586:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002588:	e008      	b.n	800259c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800258a:	f7fe fe0f 	bl	80011ac <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	2b02      	cmp	r3, #2
 8002596:	d901      	bls.n	800259c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002598:	2303      	movs	r3, #3
 800259a:	e1a8      	b.n	80028ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800259c:	4b2b      	ldr	r3, [pc, #172]	; (800264c <HAL_RCC_OscConfig+0x240>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 0302 	and.w	r3, r3, #2
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d0f0      	beq.n	800258a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025a8:	4b28      	ldr	r3, [pc, #160]	; (800264c <HAL_RCC_OscConfig+0x240>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	691b      	ldr	r3, [r3, #16]
 80025b4:	00db      	lsls	r3, r3, #3
 80025b6:	4925      	ldr	r1, [pc, #148]	; (800264c <HAL_RCC_OscConfig+0x240>)
 80025b8:	4313      	orrs	r3, r2
 80025ba:	600b      	str	r3, [r1, #0]
 80025bc:	e015      	b.n	80025ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025be:	4b24      	ldr	r3, [pc, #144]	; (8002650 <HAL_RCC_OscConfig+0x244>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c4:	f7fe fdf2 	bl	80011ac <HAL_GetTick>
 80025c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025ca:	e008      	b.n	80025de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025cc:	f7fe fdee 	bl	80011ac <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	2b02      	cmp	r3, #2
 80025d8:	d901      	bls.n	80025de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80025da:	2303      	movs	r3, #3
 80025dc:	e187      	b.n	80028ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025de:	4b1b      	ldr	r3, [pc, #108]	; (800264c <HAL_RCC_OscConfig+0x240>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d1f0      	bne.n	80025cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0308 	and.w	r3, r3, #8
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d036      	beq.n	8002664 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	695b      	ldr	r3, [r3, #20]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d016      	beq.n	800262c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025fe:	4b15      	ldr	r3, [pc, #84]	; (8002654 <HAL_RCC_OscConfig+0x248>)
 8002600:	2201      	movs	r2, #1
 8002602:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002604:	f7fe fdd2 	bl	80011ac <HAL_GetTick>
 8002608:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800260a:	e008      	b.n	800261e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800260c:	f7fe fdce 	bl	80011ac <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b02      	cmp	r3, #2
 8002618:	d901      	bls.n	800261e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e167      	b.n	80028ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800261e:	4b0b      	ldr	r3, [pc, #44]	; (800264c <HAL_RCC_OscConfig+0x240>)
 8002620:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002622:	f003 0302 	and.w	r3, r3, #2
 8002626:	2b00      	cmp	r3, #0
 8002628:	d0f0      	beq.n	800260c <HAL_RCC_OscConfig+0x200>
 800262a:	e01b      	b.n	8002664 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800262c:	4b09      	ldr	r3, [pc, #36]	; (8002654 <HAL_RCC_OscConfig+0x248>)
 800262e:	2200      	movs	r2, #0
 8002630:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002632:	f7fe fdbb 	bl	80011ac <HAL_GetTick>
 8002636:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002638:	e00e      	b.n	8002658 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800263a:	f7fe fdb7 	bl	80011ac <HAL_GetTick>
 800263e:	4602      	mov	r2, r0
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	2b02      	cmp	r3, #2
 8002646:	d907      	bls.n	8002658 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002648:	2303      	movs	r3, #3
 800264a:	e150      	b.n	80028ee <HAL_RCC_OscConfig+0x4e2>
 800264c:	40023800 	.word	0x40023800
 8002650:	42470000 	.word	0x42470000
 8002654:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002658:	4b88      	ldr	r3, [pc, #544]	; (800287c <HAL_RCC_OscConfig+0x470>)
 800265a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800265c:	f003 0302 	and.w	r3, r3, #2
 8002660:	2b00      	cmp	r3, #0
 8002662:	d1ea      	bne.n	800263a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0304 	and.w	r3, r3, #4
 800266c:	2b00      	cmp	r3, #0
 800266e:	f000 8097 	beq.w	80027a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002672:	2300      	movs	r3, #0
 8002674:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002676:	4b81      	ldr	r3, [pc, #516]	; (800287c <HAL_RCC_OscConfig+0x470>)
 8002678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d10f      	bne.n	80026a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002682:	2300      	movs	r3, #0
 8002684:	60bb      	str	r3, [r7, #8]
 8002686:	4b7d      	ldr	r3, [pc, #500]	; (800287c <HAL_RCC_OscConfig+0x470>)
 8002688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268a:	4a7c      	ldr	r2, [pc, #496]	; (800287c <HAL_RCC_OscConfig+0x470>)
 800268c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002690:	6413      	str	r3, [r2, #64]	; 0x40
 8002692:	4b7a      	ldr	r3, [pc, #488]	; (800287c <HAL_RCC_OscConfig+0x470>)
 8002694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002696:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800269a:	60bb      	str	r3, [r7, #8]
 800269c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800269e:	2301      	movs	r3, #1
 80026a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026a2:	4b77      	ldr	r3, [pc, #476]	; (8002880 <HAL_RCC_OscConfig+0x474>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d118      	bne.n	80026e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026ae:	4b74      	ldr	r3, [pc, #464]	; (8002880 <HAL_RCC_OscConfig+0x474>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a73      	ldr	r2, [pc, #460]	; (8002880 <HAL_RCC_OscConfig+0x474>)
 80026b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026ba:	f7fe fd77 	bl	80011ac <HAL_GetTick>
 80026be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026c0:	e008      	b.n	80026d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026c2:	f7fe fd73 	bl	80011ac <HAL_GetTick>
 80026c6:	4602      	mov	r2, r0
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	1ad3      	subs	r3, r2, r3
 80026cc:	2b02      	cmp	r3, #2
 80026ce:	d901      	bls.n	80026d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e10c      	b.n	80028ee <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026d4:	4b6a      	ldr	r3, [pc, #424]	; (8002880 <HAL_RCC_OscConfig+0x474>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d0f0      	beq.n	80026c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d106      	bne.n	80026f6 <HAL_RCC_OscConfig+0x2ea>
 80026e8:	4b64      	ldr	r3, [pc, #400]	; (800287c <HAL_RCC_OscConfig+0x470>)
 80026ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026ec:	4a63      	ldr	r2, [pc, #396]	; (800287c <HAL_RCC_OscConfig+0x470>)
 80026ee:	f043 0301 	orr.w	r3, r3, #1
 80026f2:	6713      	str	r3, [r2, #112]	; 0x70
 80026f4:	e01c      	b.n	8002730 <HAL_RCC_OscConfig+0x324>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	2b05      	cmp	r3, #5
 80026fc:	d10c      	bne.n	8002718 <HAL_RCC_OscConfig+0x30c>
 80026fe:	4b5f      	ldr	r3, [pc, #380]	; (800287c <HAL_RCC_OscConfig+0x470>)
 8002700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002702:	4a5e      	ldr	r2, [pc, #376]	; (800287c <HAL_RCC_OscConfig+0x470>)
 8002704:	f043 0304 	orr.w	r3, r3, #4
 8002708:	6713      	str	r3, [r2, #112]	; 0x70
 800270a:	4b5c      	ldr	r3, [pc, #368]	; (800287c <HAL_RCC_OscConfig+0x470>)
 800270c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800270e:	4a5b      	ldr	r2, [pc, #364]	; (800287c <HAL_RCC_OscConfig+0x470>)
 8002710:	f043 0301 	orr.w	r3, r3, #1
 8002714:	6713      	str	r3, [r2, #112]	; 0x70
 8002716:	e00b      	b.n	8002730 <HAL_RCC_OscConfig+0x324>
 8002718:	4b58      	ldr	r3, [pc, #352]	; (800287c <HAL_RCC_OscConfig+0x470>)
 800271a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800271c:	4a57      	ldr	r2, [pc, #348]	; (800287c <HAL_RCC_OscConfig+0x470>)
 800271e:	f023 0301 	bic.w	r3, r3, #1
 8002722:	6713      	str	r3, [r2, #112]	; 0x70
 8002724:	4b55      	ldr	r3, [pc, #340]	; (800287c <HAL_RCC_OscConfig+0x470>)
 8002726:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002728:	4a54      	ldr	r2, [pc, #336]	; (800287c <HAL_RCC_OscConfig+0x470>)
 800272a:	f023 0304 	bic.w	r3, r3, #4
 800272e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d015      	beq.n	8002764 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002738:	f7fe fd38 	bl	80011ac <HAL_GetTick>
 800273c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800273e:	e00a      	b.n	8002756 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002740:	f7fe fd34 	bl	80011ac <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	f241 3288 	movw	r2, #5000	; 0x1388
 800274e:	4293      	cmp	r3, r2
 8002750:	d901      	bls.n	8002756 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002752:	2303      	movs	r3, #3
 8002754:	e0cb      	b.n	80028ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002756:	4b49      	ldr	r3, [pc, #292]	; (800287c <HAL_RCC_OscConfig+0x470>)
 8002758:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	2b00      	cmp	r3, #0
 8002760:	d0ee      	beq.n	8002740 <HAL_RCC_OscConfig+0x334>
 8002762:	e014      	b.n	800278e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002764:	f7fe fd22 	bl	80011ac <HAL_GetTick>
 8002768:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800276a:	e00a      	b.n	8002782 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800276c:	f7fe fd1e 	bl	80011ac <HAL_GetTick>
 8002770:	4602      	mov	r2, r0
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	f241 3288 	movw	r2, #5000	; 0x1388
 800277a:	4293      	cmp	r3, r2
 800277c:	d901      	bls.n	8002782 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800277e:	2303      	movs	r3, #3
 8002780:	e0b5      	b.n	80028ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002782:	4b3e      	ldr	r3, [pc, #248]	; (800287c <HAL_RCC_OscConfig+0x470>)
 8002784:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002786:	f003 0302 	and.w	r3, r3, #2
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1ee      	bne.n	800276c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800278e:	7dfb      	ldrb	r3, [r7, #23]
 8002790:	2b01      	cmp	r3, #1
 8002792:	d105      	bne.n	80027a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002794:	4b39      	ldr	r3, [pc, #228]	; (800287c <HAL_RCC_OscConfig+0x470>)
 8002796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002798:	4a38      	ldr	r2, [pc, #224]	; (800287c <HAL_RCC_OscConfig+0x470>)
 800279a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800279e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	699b      	ldr	r3, [r3, #24]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	f000 80a1 	beq.w	80028ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027aa:	4b34      	ldr	r3, [pc, #208]	; (800287c <HAL_RCC_OscConfig+0x470>)
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	f003 030c 	and.w	r3, r3, #12
 80027b2:	2b08      	cmp	r3, #8
 80027b4:	d05c      	beq.n	8002870 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	699b      	ldr	r3, [r3, #24]
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d141      	bne.n	8002842 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027be:	4b31      	ldr	r3, [pc, #196]	; (8002884 <HAL_RCC_OscConfig+0x478>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c4:	f7fe fcf2 	bl	80011ac <HAL_GetTick>
 80027c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027ca:	e008      	b.n	80027de <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027cc:	f7fe fcee 	bl	80011ac <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e087      	b.n	80028ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027de:	4b27      	ldr	r3, [pc, #156]	; (800287c <HAL_RCC_OscConfig+0x470>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1f0      	bne.n	80027cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	69da      	ldr	r2, [r3, #28]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6a1b      	ldr	r3, [r3, #32]
 80027f2:	431a      	orrs	r2, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f8:	019b      	lsls	r3, r3, #6
 80027fa:	431a      	orrs	r2, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002800:	085b      	lsrs	r3, r3, #1
 8002802:	3b01      	subs	r3, #1
 8002804:	041b      	lsls	r3, r3, #16
 8002806:	431a      	orrs	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800280c:	061b      	lsls	r3, r3, #24
 800280e:	491b      	ldr	r1, [pc, #108]	; (800287c <HAL_RCC_OscConfig+0x470>)
 8002810:	4313      	orrs	r3, r2
 8002812:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002814:	4b1b      	ldr	r3, [pc, #108]	; (8002884 <HAL_RCC_OscConfig+0x478>)
 8002816:	2201      	movs	r2, #1
 8002818:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800281a:	f7fe fcc7 	bl	80011ac <HAL_GetTick>
 800281e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002820:	e008      	b.n	8002834 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002822:	f7fe fcc3 	bl	80011ac <HAL_GetTick>
 8002826:	4602      	mov	r2, r0
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	2b02      	cmp	r3, #2
 800282e:	d901      	bls.n	8002834 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e05c      	b.n	80028ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002834:	4b11      	ldr	r3, [pc, #68]	; (800287c <HAL_RCC_OscConfig+0x470>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800283c:	2b00      	cmp	r3, #0
 800283e:	d0f0      	beq.n	8002822 <HAL_RCC_OscConfig+0x416>
 8002840:	e054      	b.n	80028ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002842:	4b10      	ldr	r3, [pc, #64]	; (8002884 <HAL_RCC_OscConfig+0x478>)
 8002844:	2200      	movs	r2, #0
 8002846:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002848:	f7fe fcb0 	bl	80011ac <HAL_GetTick>
 800284c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800284e:	e008      	b.n	8002862 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002850:	f7fe fcac 	bl	80011ac <HAL_GetTick>
 8002854:	4602      	mov	r2, r0
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	2b02      	cmp	r3, #2
 800285c:	d901      	bls.n	8002862 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e045      	b.n	80028ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002862:	4b06      	ldr	r3, [pc, #24]	; (800287c <HAL_RCC_OscConfig+0x470>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800286a:	2b00      	cmp	r3, #0
 800286c:	d1f0      	bne.n	8002850 <HAL_RCC_OscConfig+0x444>
 800286e:	e03d      	b.n	80028ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	699b      	ldr	r3, [r3, #24]
 8002874:	2b01      	cmp	r3, #1
 8002876:	d107      	bne.n	8002888 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e038      	b.n	80028ee <HAL_RCC_OscConfig+0x4e2>
 800287c:	40023800 	.word	0x40023800
 8002880:	40007000 	.word	0x40007000
 8002884:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002888:	4b1b      	ldr	r3, [pc, #108]	; (80028f8 <HAL_RCC_OscConfig+0x4ec>)
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	699b      	ldr	r3, [r3, #24]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d028      	beq.n	80028e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d121      	bne.n	80028e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d11a      	bne.n	80028e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028b2:	68fa      	ldr	r2, [r7, #12]
 80028b4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80028b8:	4013      	ands	r3, r2
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80028be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d111      	bne.n	80028e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ce:	085b      	lsrs	r3, r3, #1
 80028d0:	3b01      	subs	r3, #1
 80028d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d107      	bne.n	80028e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d001      	beq.n	80028ec <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	e000      	b.n	80028ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3718      	adds	r7, #24
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	40023800 	.word	0x40023800

080028fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d101      	bne.n	8002910 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e0cc      	b.n	8002aaa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002910:	4b68      	ldr	r3, [pc, #416]	; (8002ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 030f 	and.w	r3, r3, #15
 8002918:	683a      	ldr	r2, [r7, #0]
 800291a:	429a      	cmp	r2, r3
 800291c:	d90c      	bls.n	8002938 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800291e:	4b65      	ldr	r3, [pc, #404]	; (8002ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8002920:	683a      	ldr	r2, [r7, #0]
 8002922:	b2d2      	uxtb	r2, r2
 8002924:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002926:	4b63      	ldr	r3, [pc, #396]	; (8002ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 030f 	and.w	r3, r3, #15
 800292e:	683a      	ldr	r2, [r7, #0]
 8002930:	429a      	cmp	r2, r3
 8002932:	d001      	beq.n	8002938 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e0b8      	b.n	8002aaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 0302 	and.w	r3, r3, #2
 8002940:	2b00      	cmp	r3, #0
 8002942:	d020      	beq.n	8002986 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0304 	and.w	r3, r3, #4
 800294c:	2b00      	cmp	r3, #0
 800294e:	d005      	beq.n	800295c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002950:	4b59      	ldr	r3, [pc, #356]	; (8002ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	4a58      	ldr	r2, [pc, #352]	; (8002ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8002956:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800295a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 0308 	and.w	r3, r3, #8
 8002964:	2b00      	cmp	r3, #0
 8002966:	d005      	beq.n	8002974 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002968:	4b53      	ldr	r3, [pc, #332]	; (8002ab8 <HAL_RCC_ClockConfig+0x1bc>)
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	4a52      	ldr	r2, [pc, #328]	; (8002ab8 <HAL_RCC_ClockConfig+0x1bc>)
 800296e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002972:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002974:	4b50      	ldr	r3, [pc, #320]	; (8002ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	494d      	ldr	r1, [pc, #308]	; (8002ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8002982:	4313      	orrs	r3, r2
 8002984:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	2b00      	cmp	r3, #0
 8002990:	d044      	beq.n	8002a1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	2b01      	cmp	r3, #1
 8002998:	d107      	bne.n	80029aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800299a:	4b47      	ldr	r3, [pc, #284]	; (8002ab8 <HAL_RCC_ClockConfig+0x1bc>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d119      	bne.n	80029da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e07f      	b.n	8002aaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d003      	beq.n	80029ba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029b6:	2b03      	cmp	r3, #3
 80029b8:	d107      	bne.n	80029ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029ba:	4b3f      	ldr	r3, [pc, #252]	; (8002ab8 <HAL_RCC_ClockConfig+0x1bc>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d109      	bne.n	80029da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e06f      	b.n	8002aaa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029ca:	4b3b      	ldr	r3, [pc, #236]	; (8002ab8 <HAL_RCC_ClockConfig+0x1bc>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0302 	and.w	r3, r3, #2
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d101      	bne.n	80029da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e067      	b.n	8002aaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029da:	4b37      	ldr	r3, [pc, #220]	; (8002ab8 <HAL_RCC_ClockConfig+0x1bc>)
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f023 0203 	bic.w	r2, r3, #3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	4934      	ldr	r1, [pc, #208]	; (8002ab8 <HAL_RCC_ClockConfig+0x1bc>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029ec:	f7fe fbde 	bl	80011ac <HAL_GetTick>
 80029f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029f2:	e00a      	b.n	8002a0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029f4:	f7fe fbda 	bl	80011ac <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e04f      	b.n	8002aaa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a0a:	4b2b      	ldr	r3, [pc, #172]	; (8002ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f003 020c 	and.w	r2, r3, #12
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d1eb      	bne.n	80029f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a1c:	4b25      	ldr	r3, [pc, #148]	; (8002ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 030f 	and.w	r3, r3, #15
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d20c      	bcs.n	8002a44 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a2a:	4b22      	ldr	r3, [pc, #136]	; (8002ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a2c:	683a      	ldr	r2, [r7, #0]
 8002a2e:	b2d2      	uxtb	r2, r2
 8002a30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a32:	4b20      	ldr	r3, [pc, #128]	; (8002ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 030f 	and.w	r3, r3, #15
 8002a3a:	683a      	ldr	r2, [r7, #0]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d001      	beq.n	8002a44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e032      	b.n	8002aaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0304 	and.w	r3, r3, #4
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d008      	beq.n	8002a62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a50:	4b19      	ldr	r3, [pc, #100]	; (8002ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	4916      	ldr	r1, [pc, #88]	; (8002ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0308 	and.w	r3, r3, #8
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d009      	beq.n	8002a82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a6e:	4b12      	ldr	r3, [pc, #72]	; (8002ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	691b      	ldr	r3, [r3, #16]
 8002a7a:	00db      	lsls	r3, r3, #3
 8002a7c:	490e      	ldr	r1, [pc, #56]	; (8002ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002a82:	f000 f821 	bl	8002ac8 <HAL_RCC_GetSysClockFreq>
 8002a86:	4602      	mov	r2, r0
 8002a88:	4b0b      	ldr	r3, [pc, #44]	; (8002ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	091b      	lsrs	r3, r3, #4
 8002a8e:	f003 030f 	and.w	r3, r3, #15
 8002a92:	490a      	ldr	r1, [pc, #40]	; (8002abc <HAL_RCC_ClockConfig+0x1c0>)
 8002a94:	5ccb      	ldrb	r3, [r1, r3]
 8002a96:	fa22 f303 	lsr.w	r3, r2, r3
 8002a9a:	4a09      	ldr	r2, [pc, #36]	; (8002ac0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002a9e:	4b09      	ldr	r3, [pc, #36]	; (8002ac4 <HAL_RCC_ClockConfig+0x1c8>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7fe f9ea 	bl	8000e7c <HAL_InitTick>

  return HAL_OK;
 8002aa8:	2300      	movs	r3, #0
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3710      	adds	r7, #16
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	40023c00 	.word	0x40023c00
 8002ab8:	40023800 	.word	0x40023800
 8002abc:	08005f34 	.word	0x08005f34
 8002ac0:	20000000 	.word	0x20000000
 8002ac4:	20000004 	.word	0x20000004

08002ac8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ac8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002acc:	b090      	sub	sp, #64	; 0x40
 8002ace:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	637b      	str	r3, [r7, #52]	; 0x34
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ad8:	2300      	movs	r3, #0
 8002ada:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002adc:	2300      	movs	r3, #0
 8002ade:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ae0:	4b59      	ldr	r3, [pc, #356]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f003 030c 	and.w	r3, r3, #12
 8002ae8:	2b08      	cmp	r3, #8
 8002aea:	d00d      	beq.n	8002b08 <HAL_RCC_GetSysClockFreq+0x40>
 8002aec:	2b08      	cmp	r3, #8
 8002aee:	f200 80a1 	bhi.w	8002c34 <HAL_RCC_GetSysClockFreq+0x16c>
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d002      	beq.n	8002afc <HAL_RCC_GetSysClockFreq+0x34>
 8002af6:	2b04      	cmp	r3, #4
 8002af8:	d003      	beq.n	8002b02 <HAL_RCC_GetSysClockFreq+0x3a>
 8002afa:	e09b      	b.n	8002c34 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002afc:	4b53      	ldr	r3, [pc, #332]	; (8002c4c <HAL_RCC_GetSysClockFreq+0x184>)
 8002afe:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002b00:	e09b      	b.n	8002c3a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b02:	4b53      	ldr	r3, [pc, #332]	; (8002c50 <HAL_RCC_GetSysClockFreq+0x188>)
 8002b04:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002b06:	e098      	b.n	8002c3a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b08:	4b4f      	ldr	r3, [pc, #316]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b10:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b12:	4b4d      	ldr	r3, [pc, #308]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d028      	beq.n	8002b70 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b1e:	4b4a      	ldr	r3, [pc, #296]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	099b      	lsrs	r3, r3, #6
 8002b24:	2200      	movs	r2, #0
 8002b26:	623b      	str	r3, [r7, #32]
 8002b28:	627a      	str	r2, [r7, #36]	; 0x24
 8002b2a:	6a3b      	ldr	r3, [r7, #32]
 8002b2c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002b30:	2100      	movs	r1, #0
 8002b32:	4b47      	ldr	r3, [pc, #284]	; (8002c50 <HAL_RCC_GetSysClockFreq+0x188>)
 8002b34:	fb03 f201 	mul.w	r2, r3, r1
 8002b38:	2300      	movs	r3, #0
 8002b3a:	fb00 f303 	mul.w	r3, r0, r3
 8002b3e:	4413      	add	r3, r2
 8002b40:	4a43      	ldr	r2, [pc, #268]	; (8002c50 <HAL_RCC_GetSysClockFreq+0x188>)
 8002b42:	fba0 1202 	umull	r1, r2, r0, r2
 8002b46:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002b48:	460a      	mov	r2, r1
 8002b4a:	62ba      	str	r2, [r7, #40]	; 0x28
 8002b4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b4e:	4413      	add	r3, r2
 8002b50:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b54:	2200      	movs	r2, #0
 8002b56:	61bb      	str	r3, [r7, #24]
 8002b58:	61fa      	str	r2, [r7, #28]
 8002b5a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b5e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002b62:	f7fd fb95 	bl	8000290 <__aeabi_uldivmod>
 8002b66:	4602      	mov	r2, r0
 8002b68:	460b      	mov	r3, r1
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b6e:	e053      	b.n	8002c18 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b70:	4b35      	ldr	r3, [pc, #212]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	099b      	lsrs	r3, r3, #6
 8002b76:	2200      	movs	r2, #0
 8002b78:	613b      	str	r3, [r7, #16]
 8002b7a:	617a      	str	r2, [r7, #20]
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002b82:	f04f 0b00 	mov.w	fp, #0
 8002b86:	4652      	mov	r2, sl
 8002b88:	465b      	mov	r3, fp
 8002b8a:	f04f 0000 	mov.w	r0, #0
 8002b8e:	f04f 0100 	mov.w	r1, #0
 8002b92:	0159      	lsls	r1, r3, #5
 8002b94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b98:	0150      	lsls	r0, r2, #5
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	ebb2 080a 	subs.w	r8, r2, sl
 8002ba2:	eb63 090b 	sbc.w	r9, r3, fp
 8002ba6:	f04f 0200 	mov.w	r2, #0
 8002baa:	f04f 0300 	mov.w	r3, #0
 8002bae:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002bb2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002bb6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002bba:	ebb2 0408 	subs.w	r4, r2, r8
 8002bbe:	eb63 0509 	sbc.w	r5, r3, r9
 8002bc2:	f04f 0200 	mov.w	r2, #0
 8002bc6:	f04f 0300 	mov.w	r3, #0
 8002bca:	00eb      	lsls	r3, r5, #3
 8002bcc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002bd0:	00e2      	lsls	r2, r4, #3
 8002bd2:	4614      	mov	r4, r2
 8002bd4:	461d      	mov	r5, r3
 8002bd6:	eb14 030a 	adds.w	r3, r4, sl
 8002bda:	603b      	str	r3, [r7, #0]
 8002bdc:	eb45 030b 	adc.w	r3, r5, fp
 8002be0:	607b      	str	r3, [r7, #4]
 8002be2:	f04f 0200 	mov.w	r2, #0
 8002be6:	f04f 0300 	mov.w	r3, #0
 8002bea:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002bee:	4629      	mov	r1, r5
 8002bf0:	028b      	lsls	r3, r1, #10
 8002bf2:	4621      	mov	r1, r4
 8002bf4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002bf8:	4621      	mov	r1, r4
 8002bfa:	028a      	lsls	r2, r1, #10
 8002bfc:	4610      	mov	r0, r2
 8002bfe:	4619      	mov	r1, r3
 8002c00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c02:	2200      	movs	r2, #0
 8002c04:	60bb      	str	r3, [r7, #8]
 8002c06:	60fa      	str	r2, [r7, #12]
 8002c08:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c0c:	f7fd fb40 	bl	8000290 <__aeabi_uldivmod>
 8002c10:	4602      	mov	r2, r0
 8002c12:	460b      	mov	r3, r1
 8002c14:	4613      	mov	r3, r2
 8002c16:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002c18:	4b0b      	ldr	r3, [pc, #44]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	0c1b      	lsrs	r3, r3, #16
 8002c1e:	f003 0303 	and.w	r3, r3, #3
 8002c22:	3301      	adds	r3, #1
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002c28:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002c2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c30:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002c32:	e002      	b.n	8002c3a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c34:	4b05      	ldr	r3, [pc, #20]	; (8002c4c <HAL_RCC_GetSysClockFreq+0x184>)
 8002c36:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002c38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3740      	adds	r7, #64	; 0x40
 8002c40:	46bd      	mov	sp, r7
 8002c42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c46:	bf00      	nop
 8002c48:	40023800 	.word	0x40023800
 8002c4c:	00f42400 	.word	0x00f42400
 8002c50:	017d7840 	.word	0x017d7840

08002c54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c54:	b480      	push	{r7}
 8002c56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c58:	4b03      	ldr	r3, [pc, #12]	; (8002c68 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr
 8002c66:	bf00      	nop
 8002c68:	20000000 	.word	0x20000000

08002c6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002c70:	f7ff fff0 	bl	8002c54 <HAL_RCC_GetHCLKFreq>
 8002c74:	4602      	mov	r2, r0
 8002c76:	4b05      	ldr	r3, [pc, #20]	; (8002c8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	0a9b      	lsrs	r3, r3, #10
 8002c7c:	f003 0307 	and.w	r3, r3, #7
 8002c80:	4903      	ldr	r1, [pc, #12]	; (8002c90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c82:	5ccb      	ldrb	r3, [r1, r3]
 8002c84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40023800 	.word	0x40023800
 8002c90:	08005f44 	.word	0x08005f44

08002c94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002c98:	f7ff ffdc 	bl	8002c54 <HAL_RCC_GetHCLKFreq>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	4b05      	ldr	r3, [pc, #20]	; (8002cb4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	0b5b      	lsrs	r3, r3, #13
 8002ca4:	f003 0307 	and.w	r3, r3, #7
 8002ca8:	4903      	ldr	r1, [pc, #12]	; (8002cb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002caa:	5ccb      	ldrb	r3, [r1, r3]
 8002cac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	40023800 	.word	0x40023800
 8002cb8:	08005f44 	.word	0x08005f44

08002cbc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	220f      	movs	r2, #15
 8002cca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002ccc:	4b12      	ldr	r3, [pc, #72]	; (8002d18 <HAL_RCC_GetClockConfig+0x5c>)
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f003 0203 	and.w	r2, r3, #3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002cd8:	4b0f      	ldr	r3, [pc, #60]	; (8002d18 <HAL_RCC_GetClockConfig+0x5c>)
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002ce4:	4b0c      	ldr	r3, [pc, #48]	; (8002d18 <HAL_RCC_GetClockConfig+0x5c>)
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002cf0:	4b09      	ldr	r3, [pc, #36]	; (8002d18 <HAL_RCC_GetClockConfig+0x5c>)
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	08db      	lsrs	r3, r3, #3
 8002cf6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002cfe:	4b07      	ldr	r3, [pc, #28]	; (8002d1c <HAL_RCC_GetClockConfig+0x60>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 020f 	and.w	r2, r3, #15
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	601a      	str	r2, [r3, #0]
}
 8002d0a:	bf00      	nop
 8002d0c:	370c      	adds	r7, #12
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	40023800 	.word	0x40023800
 8002d1c:	40023c00 	.word	0x40023c00

08002d20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d101      	bne.n	8002d32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e041      	b.n	8002db6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d106      	bne.n	8002d4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f000 f839 	bl	8002dbe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2202      	movs	r2, #2
 8002d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	3304      	adds	r3, #4
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	4610      	mov	r0, r2
 8002d60:	f000 f9d8 	bl	8003114 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2201      	movs	r2, #1
 8002d78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2201      	movs	r2, #1
 8002da8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002db4:	2300      	movs	r3, #0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3708      	adds	r7, #8
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002dbe:	b480      	push	{r7}
 8002dc0:	b083      	sub	sp, #12
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002dc6:	bf00      	nop
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
	...

08002dd4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b085      	sub	sp, #20
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d001      	beq.n	8002dec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e04e      	b.n	8002e8a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2202      	movs	r2, #2
 8002df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68da      	ldr	r2, [r3, #12]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f042 0201 	orr.w	r2, r2, #1
 8002e02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a23      	ldr	r2, [pc, #140]	; (8002e98 <HAL_TIM_Base_Start_IT+0xc4>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d022      	beq.n	8002e54 <HAL_TIM_Base_Start_IT+0x80>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e16:	d01d      	beq.n	8002e54 <HAL_TIM_Base_Start_IT+0x80>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a1f      	ldr	r2, [pc, #124]	; (8002e9c <HAL_TIM_Base_Start_IT+0xc8>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d018      	beq.n	8002e54 <HAL_TIM_Base_Start_IT+0x80>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a1e      	ldr	r2, [pc, #120]	; (8002ea0 <HAL_TIM_Base_Start_IT+0xcc>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d013      	beq.n	8002e54 <HAL_TIM_Base_Start_IT+0x80>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a1c      	ldr	r2, [pc, #112]	; (8002ea4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d00e      	beq.n	8002e54 <HAL_TIM_Base_Start_IT+0x80>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a1b      	ldr	r2, [pc, #108]	; (8002ea8 <HAL_TIM_Base_Start_IT+0xd4>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d009      	beq.n	8002e54 <HAL_TIM_Base_Start_IT+0x80>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a19      	ldr	r2, [pc, #100]	; (8002eac <HAL_TIM_Base_Start_IT+0xd8>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d004      	beq.n	8002e54 <HAL_TIM_Base_Start_IT+0x80>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a18      	ldr	r2, [pc, #96]	; (8002eb0 <HAL_TIM_Base_Start_IT+0xdc>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d111      	bne.n	8002e78 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	f003 0307 	and.w	r3, r3, #7
 8002e5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2b06      	cmp	r3, #6
 8002e64:	d010      	beq.n	8002e88 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f042 0201 	orr.w	r2, r2, #1
 8002e74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e76:	e007      	b.n	8002e88 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f042 0201 	orr.w	r2, r2, #1
 8002e86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3714      	adds	r7, #20
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	40010000 	.word	0x40010000
 8002e9c:	40000400 	.word	0x40000400
 8002ea0:	40000800 	.word	0x40000800
 8002ea4:	40000c00 	.word	0x40000c00
 8002ea8:	40010400 	.word	0x40010400
 8002eac:	40014000 	.word	0x40014000
 8002eb0:	40001800 	.word	0x40001800

08002eb4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	691b      	ldr	r3, [r3, #16]
 8002ec2:	f003 0302 	and.w	r3, r3, #2
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d122      	bne.n	8002f10 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	f003 0302 	and.w	r3, r3, #2
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d11b      	bne.n	8002f10 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f06f 0202 	mvn.w	r2, #2
 8002ee0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	699b      	ldr	r3, [r3, #24]
 8002eee:	f003 0303 	and.w	r3, r3, #3
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d003      	beq.n	8002efe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f000 f8ee 	bl	80030d8 <HAL_TIM_IC_CaptureCallback>
 8002efc:	e005      	b.n	8002f0a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f000 f8e0 	bl	80030c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f000 f8f1 	bl	80030ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	691b      	ldr	r3, [r3, #16]
 8002f16:	f003 0304 	and.w	r3, r3, #4
 8002f1a:	2b04      	cmp	r3, #4
 8002f1c:	d122      	bne.n	8002f64 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	f003 0304 	and.w	r3, r3, #4
 8002f28:	2b04      	cmp	r3, #4
 8002f2a:	d11b      	bne.n	8002f64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f06f 0204 	mvn.w	r2, #4
 8002f34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2202      	movs	r2, #2
 8002f3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	699b      	ldr	r3, [r3, #24]
 8002f42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d003      	beq.n	8002f52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f000 f8c4 	bl	80030d8 <HAL_TIM_IC_CaptureCallback>
 8002f50:	e005      	b.n	8002f5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f000 f8b6 	bl	80030c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f000 f8c7 	bl	80030ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	f003 0308 	and.w	r3, r3, #8
 8002f6e:	2b08      	cmp	r3, #8
 8002f70:	d122      	bne.n	8002fb8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	f003 0308 	and.w	r3, r3, #8
 8002f7c:	2b08      	cmp	r3, #8
 8002f7e:	d11b      	bne.n	8002fb8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f06f 0208 	mvn.w	r2, #8
 8002f88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2204      	movs	r2, #4
 8002f8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	69db      	ldr	r3, [r3, #28]
 8002f96:	f003 0303 	and.w	r3, r3, #3
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d003      	beq.n	8002fa6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f9e:	6878      	ldr	r0, [r7, #4]
 8002fa0:	f000 f89a 	bl	80030d8 <HAL_TIM_IC_CaptureCallback>
 8002fa4:	e005      	b.n	8002fb2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f000 f88c 	bl	80030c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fac:	6878      	ldr	r0, [r7, #4]
 8002fae:	f000 f89d 	bl	80030ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	691b      	ldr	r3, [r3, #16]
 8002fbe:	f003 0310 	and.w	r3, r3, #16
 8002fc2:	2b10      	cmp	r3, #16
 8002fc4:	d122      	bne.n	800300c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	f003 0310 	and.w	r3, r3, #16
 8002fd0:	2b10      	cmp	r3, #16
 8002fd2:	d11b      	bne.n	800300c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f06f 0210 	mvn.w	r2, #16
 8002fdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2208      	movs	r2, #8
 8002fe2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	69db      	ldr	r3, [r3, #28]
 8002fea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d003      	beq.n	8002ffa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f000 f870 	bl	80030d8 <HAL_TIM_IC_CaptureCallback>
 8002ff8:	e005      	b.n	8003006 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f000 f862 	bl	80030c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	f000 f873 	bl	80030ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	691b      	ldr	r3, [r3, #16]
 8003012:	f003 0301 	and.w	r3, r3, #1
 8003016:	2b01      	cmp	r3, #1
 8003018:	d10e      	bne.n	8003038 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	f003 0301 	and.w	r3, r3, #1
 8003024:	2b01      	cmp	r3, #1
 8003026:	d107      	bne.n	8003038 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f06f 0201 	mvn.w	r2, #1
 8003030:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f7fd fdf0 	bl	8000c18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003042:	2b80      	cmp	r3, #128	; 0x80
 8003044:	d10e      	bne.n	8003064 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003050:	2b80      	cmp	r3, #128	; 0x80
 8003052:	d107      	bne.n	8003064 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800305c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f000 f902 	bl	8003268 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	691b      	ldr	r3, [r3, #16]
 800306a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800306e:	2b40      	cmp	r3, #64	; 0x40
 8003070:	d10e      	bne.n	8003090 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800307c:	2b40      	cmp	r3, #64	; 0x40
 800307e:	d107      	bne.n	8003090 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003088:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f000 f838 	bl	8003100 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	691b      	ldr	r3, [r3, #16]
 8003096:	f003 0320 	and.w	r3, r3, #32
 800309a:	2b20      	cmp	r3, #32
 800309c:	d10e      	bne.n	80030bc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	f003 0320 	and.w	r3, r3, #32
 80030a8:	2b20      	cmp	r3, #32
 80030aa:	d107      	bne.n	80030bc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f06f 0220 	mvn.w	r2, #32
 80030b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f000 f8cc 	bl	8003254 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030bc:	bf00      	nop
 80030be:	3708      	adds	r7, #8
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80030cc:	bf00      	nop
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80030f4:	bf00      	nop
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003108:	bf00      	nop
 800310a:	370c      	adds	r7, #12
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003114:	b480      	push	{r7}
 8003116:	b085      	sub	sp, #20
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	4a40      	ldr	r2, [pc, #256]	; (8003228 <TIM_Base_SetConfig+0x114>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d013      	beq.n	8003154 <TIM_Base_SetConfig+0x40>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003132:	d00f      	beq.n	8003154 <TIM_Base_SetConfig+0x40>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	4a3d      	ldr	r2, [pc, #244]	; (800322c <TIM_Base_SetConfig+0x118>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d00b      	beq.n	8003154 <TIM_Base_SetConfig+0x40>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	4a3c      	ldr	r2, [pc, #240]	; (8003230 <TIM_Base_SetConfig+0x11c>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d007      	beq.n	8003154 <TIM_Base_SetConfig+0x40>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4a3b      	ldr	r2, [pc, #236]	; (8003234 <TIM_Base_SetConfig+0x120>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d003      	beq.n	8003154 <TIM_Base_SetConfig+0x40>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	4a3a      	ldr	r2, [pc, #232]	; (8003238 <TIM_Base_SetConfig+0x124>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d108      	bne.n	8003166 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800315a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	68fa      	ldr	r2, [r7, #12]
 8003162:	4313      	orrs	r3, r2
 8003164:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4a2f      	ldr	r2, [pc, #188]	; (8003228 <TIM_Base_SetConfig+0x114>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d02b      	beq.n	80031c6 <TIM_Base_SetConfig+0xb2>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003174:	d027      	beq.n	80031c6 <TIM_Base_SetConfig+0xb2>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a2c      	ldr	r2, [pc, #176]	; (800322c <TIM_Base_SetConfig+0x118>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d023      	beq.n	80031c6 <TIM_Base_SetConfig+0xb2>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a2b      	ldr	r2, [pc, #172]	; (8003230 <TIM_Base_SetConfig+0x11c>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d01f      	beq.n	80031c6 <TIM_Base_SetConfig+0xb2>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a2a      	ldr	r2, [pc, #168]	; (8003234 <TIM_Base_SetConfig+0x120>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d01b      	beq.n	80031c6 <TIM_Base_SetConfig+0xb2>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a29      	ldr	r2, [pc, #164]	; (8003238 <TIM_Base_SetConfig+0x124>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d017      	beq.n	80031c6 <TIM_Base_SetConfig+0xb2>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a28      	ldr	r2, [pc, #160]	; (800323c <TIM_Base_SetConfig+0x128>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d013      	beq.n	80031c6 <TIM_Base_SetConfig+0xb2>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a27      	ldr	r2, [pc, #156]	; (8003240 <TIM_Base_SetConfig+0x12c>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d00f      	beq.n	80031c6 <TIM_Base_SetConfig+0xb2>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a26      	ldr	r2, [pc, #152]	; (8003244 <TIM_Base_SetConfig+0x130>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d00b      	beq.n	80031c6 <TIM_Base_SetConfig+0xb2>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a25      	ldr	r2, [pc, #148]	; (8003248 <TIM_Base_SetConfig+0x134>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d007      	beq.n	80031c6 <TIM_Base_SetConfig+0xb2>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a24      	ldr	r2, [pc, #144]	; (800324c <TIM_Base_SetConfig+0x138>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d003      	beq.n	80031c6 <TIM_Base_SetConfig+0xb2>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a23      	ldr	r2, [pc, #140]	; (8003250 <TIM_Base_SetConfig+0x13c>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d108      	bne.n	80031d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	68fa      	ldr	r2, [r7, #12]
 80031d4:	4313      	orrs	r3, r2
 80031d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	68fa      	ldr	r2, [r7, #12]
 80031ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	689a      	ldr	r2, [r3, #8]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a0a      	ldr	r2, [pc, #40]	; (8003228 <TIM_Base_SetConfig+0x114>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d003      	beq.n	800320c <TIM_Base_SetConfig+0xf8>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4a0c      	ldr	r2, [pc, #48]	; (8003238 <TIM_Base_SetConfig+0x124>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d103      	bne.n	8003214 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	691a      	ldr	r2, [r3, #16]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	615a      	str	r2, [r3, #20]
}
 800321a:	bf00      	nop
 800321c:	3714      	adds	r7, #20
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	40010000 	.word	0x40010000
 800322c:	40000400 	.word	0x40000400
 8003230:	40000800 	.word	0x40000800
 8003234:	40000c00 	.word	0x40000c00
 8003238:	40010400 	.word	0x40010400
 800323c:	40014000 	.word	0x40014000
 8003240:	40014400 	.word	0x40014400
 8003244:	40014800 	.word	0x40014800
 8003248:	40001800 	.word	0x40001800
 800324c:	40001c00 	.word	0x40001c00
 8003250:	40002000 	.word	0x40002000

08003254 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003254:	b480      	push	{r7}
 8003256:	b083      	sub	sp, #12
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800325c:	bf00      	nop
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003270:	bf00      	nop
 8003272:	370c      	adds	r7, #12
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr

0800327c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d101      	bne.n	800328e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e03f      	b.n	800330e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003294:	b2db      	uxtb	r3, r3
 8003296:	2b00      	cmp	r3, #0
 8003298:	d106      	bne.n	80032a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2200      	movs	r2, #0
 800329e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f7fd fda2 	bl	8000dec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2224      	movs	r2, #36	; 0x24
 80032ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	68da      	ldr	r2, [r3, #12]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80032be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80032c0:	6878      	ldr	r0, [r7, #4]
 80032c2:	f000 f829 	bl	8003318 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	691a      	ldr	r2, [r3, #16]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80032d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	695a      	ldr	r2, [r3, #20]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80032e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	68da      	ldr	r2, [r3, #12]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80032f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2220      	movs	r2, #32
 8003300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2220      	movs	r2, #32
 8003308:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800330c:	2300      	movs	r3, #0
}
 800330e:	4618      	mov	r0, r3
 8003310:	3708      	adds	r7, #8
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
	...

08003318 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003318:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800331c:	b0c0      	sub	sp, #256	; 0x100
 800331e:	af00      	add	r7, sp, #0
 8003320:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	691b      	ldr	r3, [r3, #16]
 800332c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003334:	68d9      	ldr	r1, [r3, #12]
 8003336:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	ea40 0301 	orr.w	r3, r0, r1
 8003340:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003342:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800334c:	691b      	ldr	r3, [r3, #16]
 800334e:	431a      	orrs	r2, r3
 8003350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003354:	695b      	ldr	r3, [r3, #20]
 8003356:	431a      	orrs	r2, r3
 8003358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800335c:	69db      	ldr	r3, [r3, #28]
 800335e:	4313      	orrs	r3, r2
 8003360:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003370:	f021 010c 	bic.w	r1, r1, #12
 8003374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800337e:	430b      	orrs	r3, r1
 8003380:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003382:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	695b      	ldr	r3, [r3, #20]
 800338a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800338e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003392:	6999      	ldr	r1, [r3, #24]
 8003394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	ea40 0301 	orr.w	r3, r0, r1
 800339e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80033a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	4b8f      	ldr	r3, [pc, #572]	; (80035e4 <UART_SetConfig+0x2cc>)
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d005      	beq.n	80033b8 <UART_SetConfig+0xa0>
 80033ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	4b8d      	ldr	r3, [pc, #564]	; (80035e8 <UART_SetConfig+0x2d0>)
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d104      	bne.n	80033c2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80033b8:	f7ff fc6c 	bl	8002c94 <HAL_RCC_GetPCLK2Freq>
 80033bc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80033c0:	e003      	b.n	80033ca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80033c2:	f7ff fc53 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
 80033c6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033ce:	69db      	ldr	r3, [r3, #28]
 80033d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033d4:	f040 810c 	bne.w	80035f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80033d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80033dc:	2200      	movs	r2, #0
 80033de:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80033e2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80033e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80033ea:	4622      	mov	r2, r4
 80033ec:	462b      	mov	r3, r5
 80033ee:	1891      	adds	r1, r2, r2
 80033f0:	65b9      	str	r1, [r7, #88]	; 0x58
 80033f2:	415b      	adcs	r3, r3
 80033f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80033f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80033fa:	4621      	mov	r1, r4
 80033fc:	eb12 0801 	adds.w	r8, r2, r1
 8003400:	4629      	mov	r1, r5
 8003402:	eb43 0901 	adc.w	r9, r3, r1
 8003406:	f04f 0200 	mov.w	r2, #0
 800340a:	f04f 0300 	mov.w	r3, #0
 800340e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003412:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003416:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800341a:	4690      	mov	r8, r2
 800341c:	4699      	mov	r9, r3
 800341e:	4623      	mov	r3, r4
 8003420:	eb18 0303 	adds.w	r3, r8, r3
 8003424:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003428:	462b      	mov	r3, r5
 800342a:	eb49 0303 	adc.w	r3, r9, r3
 800342e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800343e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003442:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003446:	460b      	mov	r3, r1
 8003448:	18db      	adds	r3, r3, r3
 800344a:	653b      	str	r3, [r7, #80]	; 0x50
 800344c:	4613      	mov	r3, r2
 800344e:	eb42 0303 	adc.w	r3, r2, r3
 8003452:	657b      	str	r3, [r7, #84]	; 0x54
 8003454:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003458:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800345c:	f7fc ff18 	bl	8000290 <__aeabi_uldivmod>
 8003460:	4602      	mov	r2, r0
 8003462:	460b      	mov	r3, r1
 8003464:	4b61      	ldr	r3, [pc, #388]	; (80035ec <UART_SetConfig+0x2d4>)
 8003466:	fba3 2302 	umull	r2, r3, r3, r2
 800346a:	095b      	lsrs	r3, r3, #5
 800346c:	011c      	lsls	r4, r3, #4
 800346e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003472:	2200      	movs	r2, #0
 8003474:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003478:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800347c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003480:	4642      	mov	r2, r8
 8003482:	464b      	mov	r3, r9
 8003484:	1891      	adds	r1, r2, r2
 8003486:	64b9      	str	r1, [r7, #72]	; 0x48
 8003488:	415b      	adcs	r3, r3
 800348a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800348c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003490:	4641      	mov	r1, r8
 8003492:	eb12 0a01 	adds.w	sl, r2, r1
 8003496:	4649      	mov	r1, r9
 8003498:	eb43 0b01 	adc.w	fp, r3, r1
 800349c:	f04f 0200 	mov.w	r2, #0
 80034a0:	f04f 0300 	mov.w	r3, #0
 80034a4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80034a8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80034ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80034b0:	4692      	mov	sl, r2
 80034b2:	469b      	mov	fp, r3
 80034b4:	4643      	mov	r3, r8
 80034b6:	eb1a 0303 	adds.w	r3, sl, r3
 80034ba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80034be:	464b      	mov	r3, r9
 80034c0:	eb4b 0303 	adc.w	r3, fp, r3
 80034c4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80034c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80034d4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80034d8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80034dc:	460b      	mov	r3, r1
 80034de:	18db      	adds	r3, r3, r3
 80034e0:	643b      	str	r3, [r7, #64]	; 0x40
 80034e2:	4613      	mov	r3, r2
 80034e4:	eb42 0303 	adc.w	r3, r2, r3
 80034e8:	647b      	str	r3, [r7, #68]	; 0x44
 80034ea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80034ee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80034f2:	f7fc fecd 	bl	8000290 <__aeabi_uldivmod>
 80034f6:	4602      	mov	r2, r0
 80034f8:	460b      	mov	r3, r1
 80034fa:	4611      	mov	r1, r2
 80034fc:	4b3b      	ldr	r3, [pc, #236]	; (80035ec <UART_SetConfig+0x2d4>)
 80034fe:	fba3 2301 	umull	r2, r3, r3, r1
 8003502:	095b      	lsrs	r3, r3, #5
 8003504:	2264      	movs	r2, #100	; 0x64
 8003506:	fb02 f303 	mul.w	r3, r2, r3
 800350a:	1acb      	subs	r3, r1, r3
 800350c:	00db      	lsls	r3, r3, #3
 800350e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003512:	4b36      	ldr	r3, [pc, #216]	; (80035ec <UART_SetConfig+0x2d4>)
 8003514:	fba3 2302 	umull	r2, r3, r3, r2
 8003518:	095b      	lsrs	r3, r3, #5
 800351a:	005b      	lsls	r3, r3, #1
 800351c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003520:	441c      	add	r4, r3
 8003522:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003526:	2200      	movs	r2, #0
 8003528:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800352c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003530:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003534:	4642      	mov	r2, r8
 8003536:	464b      	mov	r3, r9
 8003538:	1891      	adds	r1, r2, r2
 800353a:	63b9      	str	r1, [r7, #56]	; 0x38
 800353c:	415b      	adcs	r3, r3
 800353e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003540:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003544:	4641      	mov	r1, r8
 8003546:	1851      	adds	r1, r2, r1
 8003548:	6339      	str	r1, [r7, #48]	; 0x30
 800354a:	4649      	mov	r1, r9
 800354c:	414b      	adcs	r3, r1
 800354e:	637b      	str	r3, [r7, #52]	; 0x34
 8003550:	f04f 0200 	mov.w	r2, #0
 8003554:	f04f 0300 	mov.w	r3, #0
 8003558:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800355c:	4659      	mov	r1, fp
 800355e:	00cb      	lsls	r3, r1, #3
 8003560:	4651      	mov	r1, sl
 8003562:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003566:	4651      	mov	r1, sl
 8003568:	00ca      	lsls	r2, r1, #3
 800356a:	4610      	mov	r0, r2
 800356c:	4619      	mov	r1, r3
 800356e:	4603      	mov	r3, r0
 8003570:	4642      	mov	r2, r8
 8003572:	189b      	adds	r3, r3, r2
 8003574:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003578:	464b      	mov	r3, r9
 800357a:	460a      	mov	r2, r1
 800357c:	eb42 0303 	adc.w	r3, r2, r3
 8003580:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003590:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003594:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003598:	460b      	mov	r3, r1
 800359a:	18db      	adds	r3, r3, r3
 800359c:	62bb      	str	r3, [r7, #40]	; 0x28
 800359e:	4613      	mov	r3, r2
 80035a0:	eb42 0303 	adc.w	r3, r2, r3
 80035a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80035aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80035ae:	f7fc fe6f 	bl	8000290 <__aeabi_uldivmod>
 80035b2:	4602      	mov	r2, r0
 80035b4:	460b      	mov	r3, r1
 80035b6:	4b0d      	ldr	r3, [pc, #52]	; (80035ec <UART_SetConfig+0x2d4>)
 80035b8:	fba3 1302 	umull	r1, r3, r3, r2
 80035bc:	095b      	lsrs	r3, r3, #5
 80035be:	2164      	movs	r1, #100	; 0x64
 80035c0:	fb01 f303 	mul.w	r3, r1, r3
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	00db      	lsls	r3, r3, #3
 80035c8:	3332      	adds	r3, #50	; 0x32
 80035ca:	4a08      	ldr	r2, [pc, #32]	; (80035ec <UART_SetConfig+0x2d4>)
 80035cc:	fba2 2303 	umull	r2, r3, r2, r3
 80035d0:	095b      	lsrs	r3, r3, #5
 80035d2:	f003 0207 	and.w	r2, r3, #7
 80035d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4422      	add	r2, r4
 80035de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80035e0:	e105      	b.n	80037ee <UART_SetConfig+0x4d6>
 80035e2:	bf00      	nop
 80035e4:	40011000 	.word	0x40011000
 80035e8:	40011400 	.word	0x40011400
 80035ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80035f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80035f4:	2200      	movs	r2, #0
 80035f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80035fa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80035fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003602:	4642      	mov	r2, r8
 8003604:	464b      	mov	r3, r9
 8003606:	1891      	adds	r1, r2, r2
 8003608:	6239      	str	r1, [r7, #32]
 800360a:	415b      	adcs	r3, r3
 800360c:	627b      	str	r3, [r7, #36]	; 0x24
 800360e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003612:	4641      	mov	r1, r8
 8003614:	1854      	adds	r4, r2, r1
 8003616:	4649      	mov	r1, r9
 8003618:	eb43 0501 	adc.w	r5, r3, r1
 800361c:	f04f 0200 	mov.w	r2, #0
 8003620:	f04f 0300 	mov.w	r3, #0
 8003624:	00eb      	lsls	r3, r5, #3
 8003626:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800362a:	00e2      	lsls	r2, r4, #3
 800362c:	4614      	mov	r4, r2
 800362e:	461d      	mov	r5, r3
 8003630:	4643      	mov	r3, r8
 8003632:	18e3      	adds	r3, r4, r3
 8003634:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003638:	464b      	mov	r3, r9
 800363a:	eb45 0303 	adc.w	r3, r5, r3
 800363e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003642:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800364e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003652:	f04f 0200 	mov.w	r2, #0
 8003656:	f04f 0300 	mov.w	r3, #0
 800365a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800365e:	4629      	mov	r1, r5
 8003660:	008b      	lsls	r3, r1, #2
 8003662:	4621      	mov	r1, r4
 8003664:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003668:	4621      	mov	r1, r4
 800366a:	008a      	lsls	r2, r1, #2
 800366c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003670:	f7fc fe0e 	bl	8000290 <__aeabi_uldivmod>
 8003674:	4602      	mov	r2, r0
 8003676:	460b      	mov	r3, r1
 8003678:	4b60      	ldr	r3, [pc, #384]	; (80037fc <UART_SetConfig+0x4e4>)
 800367a:	fba3 2302 	umull	r2, r3, r3, r2
 800367e:	095b      	lsrs	r3, r3, #5
 8003680:	011c      	lsls	r4, r3, #4
 8003682:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003686:	2200      	movs	r2, #0
 8003688:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800368c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003690:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003694:	4642      	mov	r2, r8
 8003696:	464b      	mov	r3, r9
 8003698:	1891      	adds	r1, r2, r2
 800369a:	61b9      	str	r1, [r7, #24]
 800369c:	415b      	adcs	r3, r3
 800369e:	61fb      	str	r3, [r7, #28]
 80036a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036a4:	4641      	mov	r1, r8
 80036a6:	1851      	adds	r1, r2, r1
 80036a8:	6139      	str	r1, [r7, #16]
 80036aa:	4649      	mov	r1, r9
 80036ac:	414b      	adcs	r3, r1
 80036ae:	617b      	str	r3, [r7, #20]
 80036b0:	f04f 0200 	mov.w	r2, #0
 80036b4:	f04f 0300 	mov.w	r3, #0
 80036b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80036bc:	4659      	mov	r1, fp
 80036be:	00cb      	lsls	r3, r1, #3
 80036c0:	4651      	mov	r1, sl
 80036c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80036c6:	4651      	mov	r1, sl
 80036c8:	00ca      	lsls	r2, r1, #3
 80036ca:	4610      	mov	r0, r2
 80036cc:	4619      	mov	r1, r3
 80036ce:	4603      	mov	r3, r0
 80036d0:	4642      	mov	r2, r8
 80036d2:	189b      	adds	r3, r3, r2
 80036d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80036d8:	464b      	mov	r3, r9
 80036da:	460a      	mov	r2, r1
 80036dc:	eb42 0303 	adc.w	r3, r2, r3
 80036e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80036e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	2200      	movs	r2, #0
 80036ec:	67bb      	str	r3, [r7, #120]	; 0x78
 80036ee:	67fa      	str	r2, [r7, #124]	; 0x7c
 80036f0:	f04f 0200 	mov.w	r2, #0
 80036f4:	f04f 0300 	mov.w	r3, #0
 80036f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80036fc:	4649      	mov	r1, r9
 80036fe:	008b      	lsls	r3, r1, #2
 8003700:	4641      	mov	r1, r8
 8003702:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003706:	4641      	mov	r1, r8
 8003708:	008a      	lsls	r2, r1, #2
 800370a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800370e:	f7fc fdbf 	bl	8000290 <__aeabi_uldivmod>
 8003712:	4602      	mov	r2, r0
 8003714:	460b      	mov	r3, r1
 8003716:	4b39      	ldr	r3, [pc, #228]	; (80037fc <UART_SetConfig+0x4e4>)
 8003718:	fba3 1302 	umull	r1, r3, r3, r2
 800371c:	095b      	lsrs	r3, r3, #5
 800371e:	2164      	movs	r1, #100	; 0x64
 8003720:	fb01 f303 	mul.w	r3, r1, r3
 8003724:	1ad3      	subs	r3, r2, r3
 8003726:	011b      	lsls	r3, r3, #4
 8003728:	3332      	adds	r3, #50	; 0x32
 800372a:	4a34      	ldr	r2, [pc, #208]	; (80037fc <UART_SetConfig+0x4e4>)
 800372c:	fba2 2303 	umull	r2, r3, r2, r3
 8003730:	095b      	lsrs	r3, r3, #5
 8003732:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003736:	441c      	add	r4, r3
 8003738:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800373c:	2200      	movs	r2, #0
 800373e:	673b      	str	r3, [r7, #112]	; 0x70
 8003740:	677a      	str	r2, [r7, #116]	; 0x74
 8003742:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003746:	4642      	mov	r2, r8
 8003748:	464b      	mov	r3, r9
 800374a:	1891      	adds	r1, r2, r2
 800374c:	60b9      	str	r1, [r7, #8]
 800374e:	415b      	adcs	r3, r3
 8003750:	60fb      	str	r3, [r7, #12]
 8003752:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003756:	4641      	mov	r1, r8
 8003758:	1851      	adds	r1, r2, r1
 800375a:	6039      	str	r1, [r7, #0]
 800375c:	4649      	mov	r1, r9
 800375e:	414b      	adcs	r3, r1
 8003760:	607b      	str	r3, [r7, #4]
 8003762:	f04f 0200 	mov.w	r2, #0
 8003766:	f04f 0300 	mov.w	r3, #0
 800376a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800376e:	4659      	mov	r1, fp
 8003770:	00cb      	lsls	r3, r1, #3
 8003772:	4651      	mov	r1, sl
 8003774:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003778:	4651      	mov	r1, sl
 800377a:	00ca      	lsls	r2, r1, #3
 800377c:	4610      	mov	r0, r2
 800377e:	4619      	mov	r1, r3
 8003780:	4603      	mov	r3, r0
 8003782:	4642      	mov	r2, r8
 8003784:	189b      	adds	r3, r3, r2
 8003786:	66bb      	str	r3, [r7, #104]	; 0x68
 8003788:	464b      	mov	r3, r9
 800378a:	460a      	mov	r2, r1
 800378c:	eb42 0303 	adc.w	r3, r2, r3
 8003790:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	663b      	str	r3, [r7, #96]	; 0x60
 800379c:	667a      	str	r2, [r7, #100]	; 0x64
 800379e:	f04f 0200 	mov.w	r2, #0
 80037a2:	f04f 0300 	mov.w	r3, #0
 80037a6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80037aa:	4649      	mov	r1, r9
 80037ac:	008b      	lsls	r3, r1, #2
 80037ae:	4641      	mov	r1, r8
 80037b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80037b4:	4641      	mov	r1, r8
 80037b6:	008a      	lsls	r2, r1, #2
 80037b8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80037bc:	f7fc fd68 	bl	8000290 <__aeabi_uldivmod>
 80037c0:	4602      	mov	r2, r0
 80037c2:	460b      	mov	r3, r1
 80037c4:	4b0d      	ldr	r3, [pc, #52]	; (80037fc <UART_SetConfig+0x4e4>)
 80037c6:	fba3 1302 	umull	r1, r3, r3, r2
 80037ca:	095b      	lsrs	r3, r3, #5
 80037cc:	2164      	movs	r1, #100	; 0x64
 80037ce:	fb01 f303 	mul.w	r3, r1, r3
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	011b      	lsls	r3, r3, #4
 80037d6:	3332      	adds	r3, #50	; 0x32
 80037d8:	4a08      	ldr	r2, [pc, #32]	; (80037fc <UART_SetConfig+0x4e4>)
 80037da:	fba2 2303 	umull	r2, r3, r2, r3
 80037de:	095b      	lsrs	r3, r3, #5
 80037e0:	f003 020f 	and.w	r2, r3, #15
 80037e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4422      	add	r2, r4
 80037ec:	609a      	str	r2, [r3, #8]
}
 80037ee:	bf00      	nop
 80037f0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80037f4:	46bd      	mov	sp, r7
 80037f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037fa:	bf00      	nop
 80037fc:	51eb851f 	.word	0x51eb851f

08003800 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003800:	b480      	push	{r7}
 8003802:	b085      	sub	sp, #20
 8003804:	af00      	add	r7, sp, #0
 8003806:	4603      	mov	r3, r0
 8003808:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800380a:	2300      	movs	r3, #0
 800380c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800380e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003812:	2b84      	cmp	r3, #132	; 0x84
 8003814:	d005      	beq.n	8003822 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003816:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	4413      	add	r3, r2
 800381e:	3303      	adds	r3, #3
 8003820:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003822:	68fb      	ldr	r3, [r7, #12]
}
 8003824:	4618      	mov	r0, r3
 8003826:	3714      	adds	r7, #20
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr

08003830 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003834:	f000 fba0 	bl	8003f78 <vTaskStartScheduler>
  
  return osOK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	bd80      	pop	{r7, pc}

0800383e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800383e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003840:	b089      	sub	sp, #36	; 0x24
 8003842:	af04      	add	r7, sp, #16
 8003844:	6078      	str	r0, [r7, #4]
 8003846:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	695b      	ldr	r3, [r3, #20]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d020      	beq.n	8003892 <osThreadCreate+0x54>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	699b      	ldr	r3, [r3, #24]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d01c      	beq.n	8003892 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685c      	ldr	r4, [r3, #4]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681d      	ldr	r5, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	691e      	ldr	r6, [r3, #16]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800386a:	4618      	mov	r0, r3
 800386c:	f7ff ffc8 	bl	8003800 <makeFreeRtosPriority>
 8003870:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	695b      	ldr	r3, [r3, #20]
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800387a:	9202      	str	r2, [sp, #8]
 800387c:	9301      	str	r3, [sp, #4]
 800387e:	9100      	str	r1, [sp, #0]
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	4632      	mov	r2, r6
 8003884:	4629      	mov	r1, r5
 8003886:	4620      	mov	r0, r4
 8003888:	f000 f9af 	bl	8003bea <xTaskCreateStatic>
 800388c:	4603      	mov	r3, r0
 800388e:	60fb      	str	r3, [r7, #12]
 8003890:	e01c      	b.n	80038cc <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	685c      	ldr	r4, [r3, #4]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800389e:	b29e      	uxth	r6, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80038a6:	4618      	mov	r0, r3
 80038a8:	f7ff ffaa 	bl	8003800 <makeFreeRtosPriority>
 80038ac:	4602      	mov	r2, r0
 80038ae:	f107 030c 	add.w	r3, r7, #12
 80038b2:	9301      	str	r3, [sp, #4]
 80038b4:	9200      	str	r2, [sp, #0]
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	4632      	mov	r2, r6
 80038ba:	4629      	mov	r1, r5
 80038bc:	4620      	mov	r0, r4
 80038be:	f000 f9f1 	bl	8003ca4 <xTaskCreate>
 80038c2:	4603      	mov	r3, r0
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d001      	beq.n	80038cc <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80038c8:	2300      	movs	r3, #0
 80038ca:	e000      	b.n	80038ce <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80038cc:	68fb      	ldr	r3, [r7, #12]
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3714      	adds	r7, #20
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080038d6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80038d6:	b580      	push	{r7, lr}
 80038d8:	b084      	sub	sp, #16
 80038da:	af00      	add	r7, sp, #0
 80038dc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d001      	beq.n	80038ec <osDelay+0x16>
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	e000      	b.n	80038ee <osDelay+0x18>
 80038ec:	2301      	movs	r3, #1
 80038ee:	4618      	mov	r0, r3
 80038f0:	f000 fb0e 	bl	8003f10 <vTaskDelay>
  
  return osOK;
 80038f4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80038fe:	b480      	push	{r7}
 8003900:	b083      	sub	sp, #12
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f103 0208 	add.w	r2, r3, #8
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003916:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	f103 0208 	add.w	r2, r3, #8
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	f103 0208 	add.w	r2, r3, #8
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2200      	movs	r2, #0
 8003930:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003932:	bf00      	nop
 8003934:	370c      	adds	r7, #12
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr

0800393e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800393e:	b480      	push	{r7}
 8003940:	b083      	sub	sp, #12
 8003942:	af00      	add	r7, sp, #0
 8003944:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2200      	movs	r2, #0
 800394a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800394c:	bf00      	nop
 800394e:	370c      	adds	r7, #12
 8003950:	46bd      	mov	sp, r7
 8003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003956:	4770      	bx	lr

08003958 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003958:	b480      	push	{r7}
 800395a:	b085      	sub	sp, #20
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	68fa      	ldr	r2, [r7, #12]
 800396c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	689a      	ldr	r2, [r3, #8]
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	683a      	ldr	r2, [r7, #0]
 800397c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	683a      	ldr	r2, [r7, #0]
 8003982:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	1c5a      	adds	r2, r3, #1
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	601a      	str	r2, [r3, #0]
}
 8003994:	bf00      	nop
 8003996:	3714      	adds	r7, #20
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80039a0:	b480      	push	{r7}
 80039a2:	b085      	sub	sp, #20
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039b6:	d103      	bne.n	80039c0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	691b      	ldr	r3, [r3, #16]
 80039bc:	60fb      	str	r3, [r7, #12]
 80039be:	e00c      	b.n	80039da <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	3308      	adds	r3, #8
 80039c4:	60fb      	str	r3, [r7, #12]
 80039c6:	e002      	b.n	80039ce <vListInsert+0x2e>
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	60fb      	str	r3, [r7, #12]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	68ba      	ldr	r2, [r7, #8]
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d2f6      	bcs.n	80039c8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	685a      	ldr	r2, [r3, #4]
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	683a      	ldr	r2, [r7, #0]
 80039e8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	68fa      	ldr	r2, [r7, #12]
 80039ee:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	683a      	ldr	r2, [r7, #0]
 80039f4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	687a      	ldr	r2, [r7, #4]
 80039fa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	1c5a      	adds	r2, r3, #1
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	601a      	str	r2, [r3, #0]
}
 8003a06:	bf00      	nop
 8003a08:	3714      	adds	r7, #20
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr

08003a12 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003a12:	b480      	push	{r7}
 8003a14:	b085      	sub	sp, #20
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	691b      	ldr	r3, [r3, #16]
 8003a1e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	687a      	ldr	r2, [r7, #4]
 8003a26:	6892      	ldr	r2, [r2, #8]
 8003a28:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	6852      	ldr	r2, [r2, #4]
 8003a32:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d103      	bne.n	8003a46 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	689a      	ldr	r2, [r3, #8]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	1e5a      	subs	r2, r3, #1
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3714      	adds	r7, #20
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr
	...

08003a68 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b084      	sub	sp, #16
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d10a      	bne.n	8003a92 <xQueueGenericReset+0x2a>
	__asm volatile
 8003a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a80:	f383 8811 	msr	BASEPRI, r3
 8003a84:	f3bf 8f6f 	isb	sy
 8003a88:	f3bf 8f4f 	dsb	sy
 8003a8c:	60bb      	str	r3, [r7, #8]
}
 8003a8e:	bf00      	nop
 8003a90:	e7fe      	b.n	8003a90 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003a92:	f000 ff57 	bl	8004944 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a9e:	68f9      	ldr	r1, [r7, #12]
 8003aa0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003aa2:	fb01 f303 	mul.w	r3, r1, r3
 8003aa6:	441a      	add	r2, r3
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ac2:	3b01      	subs	r3, #1
 8003ac4:	68f9      	ldr	r1, [r7, #12]
 8003ac6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003ac8:	fb01 f303 	mul.w	r3, r1, r3
 8003acc:	441a      	add	r2, r3
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	22ff      	movs	r2, #255	; 0xff
 8003ad6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	22ff      	movs	r2, #255	; 0xff
 8003ade:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d114      	bne.n	8003b12 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	691b      	ldr	r3, [r3, #16]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d01a      	beq.n	8003b26 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	3310      	adds	r3, #16
 8003af4:	4618      	mov	r0, r3
 8003af6:	f000 fc5d 	bl	80043b4 <xTaskRemoveFromEventList>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d012      	beq.n	8003b26 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003b00:	4b0c      	ldr	r3, [pc, #48]	; (8003b34 <xQueueGenericReset+0xcc>)
 8003b02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b06:	601a      	str	r2, [r3, #0]
 8003b08:	f3bf 8f4f 	dsb	sy
 8003b0c:	f3bf 8f6f 	isb	sy
 8003b10:	e009      	b.n	8003b26 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	3310      	adds	r3, #16
 8003b16:	4618      	mov	r0, r3
 8003b18:	f7ff fef1 	bl	80038fe <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	3324      	adds	r3, #36	; 0x24
 8003b20:	4618      	mov	r0, r3
 8003b22:	f7ff feec 	bl	80038fe <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003b26:	f000 ff3d 	bl	80049a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003b2a:	2301      	movs	r3, #1
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3710      	adds	r7, #16
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	e000ed04 	.word	0xe000ed04

08003b38 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b08a      	sub	sp, #40	; 0x28
 8003b3c:	af02      	add	r7, sp, #8
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	4613      	mov	r3, r2
 8003b44:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d10a      	bne.n	8003b62 <xQueueGenericCreate+0x2a>
	__asm volatile
 8003b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b50:	f383 8811 	msr	BASEPRI, r3
 8003b54:	f3bf 8f6f 	isb	sy
 8003b58:	f3bf 8f4f 	dsb	sy
 8003b5c:	613b      	str	r3, [r7, #16]
}
 8003b5e:	bf00      	nop
 8003b60:	e7fe      	b.n	8003b60 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	68ba      	ldr	r2, [r7, #8]
 8003b66:	fb02 f303 	mul.w	r3, r2, r3
 8003b6a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	3348      	adds	r3, #72	; 0x48
 8003b70:	4618      	mov	r0, r3
 8003b72:	f000 ffc9 	bl	8004b08 <pvPortMalloc>
 8003b76:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003b78:	69bb      	ldr	r3, [r7, #24]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d011      	beq.n	8003ba2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	3348      	adds	r3, #72	; 0x48
 8003b86:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003b88:	69bb      	ldr	r3, [r7, #24]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003b90:	79fa      	ldrb	r2, [r7, #7]
 8003b92:	69bb      	ldr	r3, [r7, #24]
 8003b94:	9300      	str	r3, [sp, #0]
 8003b96:	4613      	mov	r3, r2
 8003b98:	697a      	ldr	r2, [r7, #20]
 8003b9a:	68b9      	ldr	r1, [r7, #8]
 8003b9c:	68f8      	ldr	r0, [r7, #12]
 8003b9e:	f000 f805 	bl	8003bac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003ba2:	69bb      	ldr	r3, [r7, #24]
	}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3720      	adds	r7, #32
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}

08003bac <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	607a      	str	r2, [r7, #4]
 8003bb8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d103      	bne.n	8003bc8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	69ba      	ldr	r2, [r7, #24]
 8003bc4:	601a      	str	r2, [r3, #0]
 8003bc6:	e002      	b.n	8003bce <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003bc8:	69bb      	ldr	r3, [r7, #24]
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003bce:	69bb      	ldr	r3, [r7, #24]
 8003bd0:	68fa      	ldr	r2, [r7, #12]
 8003bd2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	68ba      	ldr	r2, [r7, #8]
 8003bd8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003bda:	2101      	movs	r1, #1
 8003bdc:	69b8      	ldr	r0, [r7, #24]
 8003bde:	f7ff ff43 	bl	8003a68 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003be2:	bf00      	nop
 8003be4:	3710      	adds	r7, #16
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}

08003bea <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003bea:	b580      	push	{r7, lr}
 8003bec:	b08e      	sub	sp, #56	; 0x38
 8003bee:	af04      	add	r7, sp, #16
 8003bf0:	60f8      	str	r0, [r7, #12]
 8003bf2:	60b9      	str	r1, [r7, #8]
 8003bf4:	607a      	str	r2, [r7, #4]
 8003bf6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003bf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d10a      	bne.n	8003c14 <xTaskCreateStatic+0x2a>
	__asm volatile
 8003bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c02:	f383 8811 	msr	BASEPRI, r3
 8003c06:	f3bf 8f6f 	isb	sy
 8003c0a:	f3bf 8f4f 	dsb	sy
 8003c0e:	623b      	str	r3, [r7, #32]
}
 8003c10:	bf00      	nop
 8003c12:	e7fe      	b.n	8003c12 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d10a      	bne.n	8003c30 <xTaskCreateStatic+0x46>
	__asm volatile
 8003c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c1e:	f383 8811 	msr	BASEPRI, r3
 8003c22:	f3bf 8f6f 	isb	sy
 8003c26:	f3bf 8f4f 	dsb	sy
 8003c2a:	61fb      	str	r3, [r7, #28]
}
 8003c2c:	bf00      	nop
 8003c2e:	e7fe      	b.n	8003c2e <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003c30:	2354      	movs	r3, #84	; 0x54
 8003c32:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	2b54      	cmp	r3, #84	; 0x54
 8003c38:	d00a      	beq.n	8003c50 <xTaskCreateStatic+0x66>
	__asm volatile
 8003c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c3e:	f383 8811 	msr	BASEPRI, r3
 8003c42:	f3bf 8f6f 	isb	sy
 8003c46:	f3bf 8f4f 	dsb	sy
 8003c4a:	61bb      	str	r3, [r7, #24]
}
 8003c4c:	bf00      	nop
 8003c4e:	e7fe      	b.n	8003c4e <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003c50:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003c52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d01e      	beq.n	8003c96 <xTaskCreateStatic+0xac>
 8003c58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d01b      	beq.n	8003c96 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c60:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c64:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c66:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003c70:	2300      	movs	r3, #0
 8003c72:	9303      	str	r3, [sp, #12]
 8003c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c76:	9302      	str	r3, [sp, #8]
 8003c78:	f107 0314 	add.w	r3, r7, #20
 8003c7c:	9301      	str	r3, [sp, #4]
 8003c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c80:	9300      	str	r3, [sp, #0]
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	68b9      	ldr	r1, [r7, #8]
 8003c88:	68f8      	ldr	r0, [r7, #12]
 8003c8a:	f000 f850 	bl	8003d2e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003c8e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003c90:	f000 f8d4 	bl	8003e3c <prvAddNewTaskToReadyList>
 8003c94:	e001      	b.n	8003c9a <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003c96:	2300      	movs	r3, #0
 8003c98:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003c9a:	697b      	ldr	r3, [r7, #20]
	}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3728      	adds	r7, #40	; 0x28
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b08c      	sub	sp, #48	; 0x30
 8003ca8:	af04      	add	r7, sp, #16
 8003caa:	60f8      	str	r0, [r7, #12]
 8003cac:	60b9      	str	r1, [r7, #8]
 8003cae:	603b      	str	r3, [r7, #0]
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003cb4:	88fb      	ldrh	r3, [r7, #6]
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f000 ff25 	bl	8004b08 <pvPortMalloc>
 8003cbe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00e      	beq.n	8003ce4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003cc6:	2054      	movs	r0, #84	; 0x54
 8003cc8:	f000 ff1e 	bl	8004b08 <pvPortMalloc>
 8003ccc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003cce:	69fb      	ldr	r3, [r7, #28]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d003      	beq.n	8003cdc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	697a      	ldr	r2, [r7, #20]
 8003cd8:	631a      	str	r2, [r3, #48]	; 0x30
 8003cda:	e005      	b.n	8003ce8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003cdc:	6978      	ldr	r0, [r7, #20]
 8003cde:	f000 ffdf 	bl	8004ca0 <vPortFree>
 8003ce2:	e001      	b.n	8003ce8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d017      	beq.n	8003d1e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003cf6:	88fa      	ldrh	r2, [r7, #6]
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	9303      	str	r3, [sp, #12]
 8003cfc:	69fb      	ldr	r3, [r7, #28]
 8003cfe:	9302      	str	r3, [sp, #8]
 8003d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d02:	9301      	str	r3, [sp, #4]
 8003d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d06:	9300      	str	r3, [sp, #0]
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	68b9      	ldr	r1, [r7, #8]
 8003d0c:	68f8      	ldr	r0, [r7, #12]
 8003d0e:	f000 f80e 	bl	8003d2e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003d12:	69f8      	ldr	r0, [r7, #28]
 8003d14:	f000 f892 	bl	8003e3c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	61bb      	str	r3, [r7, #24]
 8003d1c:	e002      	b.n	8003d24 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003d1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003d22:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003d24:	69bb      	ldr	r3, [r7, #24]
	}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3720      	adds	r7, #32
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}

08003d2e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003d2e:	b580      	push	{r7, lr}
 8003d30:	b088      	sub	sp, #32
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	60f8      	str	r0, [r7, #12]
 8003d36:	60b9      	str	r1, [r7, #8]
 8003d38:	607a      	str	r2, [r7, #4]
 8003d3a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003d46:	3b01      	subs	r3, #1
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	4413      	add	r3, r2
 8003d4c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	f023 0307 	bic.w	r3, r3, #7
 8003d54:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	f003 0307 	and.w	r3, r3, #7
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d00a      	beq.n	8003d76 <prvInitialiseNewTask+0x48>
	__asm volatile
 8003d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d64:	f383 8811 	msr	BASEPRI, r3
 8003d68:	f3bf 8f6f 	isb	sy
 8003d6c:	f3bf 8f4f 	dsb	sy
 8003d70:	617b      	str	r3, [r7, #20]
}
 8003d72:	bf00      	nop
 8003d74:	e7fe      	b.n	8003d74 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d01f      	beq.n	8003dbc <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	61fb      	str	r3, [r7, #28]
 8003d80:	e012      	b.n	8003da8 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003d82:	68ba      	ldr	r2, [r7, #8]
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	4413      	add	r3, r2
 8003d88:	7819      	ldrb	r1, [r3, #0]
 8003d8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d8c:	69fb      	ldr	r3, [r7, #28]
 8003d8e:	4413      	add	r3, r2
 8003d90:	3334      	adds	r3, #52	; 0x34
 8003d92:	460a      	mov	r2, r1
 8003d94:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003d96:	68ba      	ldr	r2, [r7, #8]
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	4413      	add	r3, r2
 8003d9c:	781b      	ldrb	r3, [r3, #0]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d006      	beq.n	8003db0 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	3301      	adds	r3, #1
 8003da6:	61fb      	str	r3, [r7, #28]
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	2b0f      	cmp	r3, #15
 8003dac:	d9e9      	bls.n	8003d82 <prvInitialiseNewTask+0x54>
 8003dae:	e000      	b.n	8003db2 <prvInitialiseNewTask+0x84>
			{
				break;
 8003db0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003db4:	2200      	movs	r2, #0
 8003db6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003dba:	e003      	b.n	8003dc4 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003dbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dc6:	2b06      	cmp	r3, #6
 8003dc8:	d901      	bls.n	8003dce <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003dca:	2306      	movs	r3, #6
 8003dcc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003dd2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003dd8:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ddc:	2200      	movs	r2, #0
 8003dde:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de2:	3304      	adds	r3, #4
 8003de4:	4618      	mov	r0, r3
 8003de6:	f7ff fdaa 	bl	800393e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dec:	3318      	adds	r3, #24
 8003dee:	4618      	mov	r0, r3
 8003df0:	f7ff fda5 	bl	800393e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003df6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003df8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dfc:	f1c3 0207 	rsb	r2, r3, #7
 8003e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e02:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e08:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e12:	2200      	movs	r2, #0
 8003e14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003e18:	683a      	ldr	r2, [r7, #0]
 8003e1a:	68f9      	ldr	r1, [r7, #12]
 8003e1c:	69b8      	ldr	r0, [r7, #24]
 8003e1e:	f000 fc67 	bl	80046f0 <pxPortInitialiseStack>
 8003e22:	4602      	mov	r2, r0
 8003e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e26:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003e28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d002      	beq.n	8003e34 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003e2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e32:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003e34:	bf00      	nop
 8003e36:	3720      	adds	r7, #32
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b082      	sub	sp, #8
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003e44:	f000 fd7e 	bl	8004944 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003e48:	4b2a      	ldr	r3, [pc, #168]	; (8003ef4 <prvAddNewTaskToReadyList+0xb8>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	3301      	adds	r3, #1
 8003e4e:	4a29      	ldr	r2, [pc, #164]	; (8003ef4 <prvAddNewTaskToReadyList+0xb8>)
 8003e50:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003e52:	4b29      	ldr	r3, [pc, #164]	; (8003ef8 <prvAddNewTaskToReadyList+0xbc>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d109      	bne.n	8003e6e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003e5a:	4a27      	ldr	r2, [pc, #156]	; (8003ef8 <prvAddNewTaskToReadyList+0xbc>)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003e60:	4b24      	ldr	r3, [pc, #144]	; (8003ef4 <prvAddNewTaskToReadyList+0xb8>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d110      	bne.n	8003e8a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003e68:	f000 fb1e 	bl	80044a8 <prvInitialiseTaskLists>
 8003e6c:	e00d      	b.n	8003e8a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003e6e:	4b23      	ldr	r3, [pc, #140]	; (8003efc <prvAddNewTaskToReadyList+0xc0>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d109      	bne.n	8003e8a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003e76:	4b20      	ldr	r3, [pc, #128]	; (8003ef8 <prvAddNewTaskToReadyList+0xbc>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d802      	bhi.n	8003e8a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003e84:	4a1c      	ldr	r2, [pc, #112]	; (8003ef8 <prvAddNewTaskToReadyList+0xbc>)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003e8a:	4b1d      	ldr	r3, [pc, #116]	; (8003f00 <prvAddNewTaskToReadyList+0xc4>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	3301      	adds	r3, #1
 8003e90:	4a1b      	ldr	r2, [pc, #108]	; (8003f00 <prvAddNewTaskToReadyList+0xc4>)
 8003e92:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e98:	2201      	movs	r2, #1
 8003e9a:	409a      	lsls	r2, r3
 8003e9c:	4b19      	ldr	r3, [pc, #100]	; (8003f04 <prvAddNewTaskToReadyList+0xc8>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	4a18      	ldr	r2, [pc, #96]	; (8003f04 <prvAddNewTaskToReadyList+0xc8>)
 8003ea4:	6013      	str	r3, [r2, #0]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003eaa:	4613      	mov	r3, r2
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	4413      	add	r3, r2
 8003eb0:	009b      	lsls	r3, r3, #2
 8003eb2:	4a15      	ldr	r2, [pc, #84]	; (8003f08 <prvAddNewTaskToReadyList+0xcc>)
 8003eb4:	441a      	add	r2, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	3304      	adds	r3, #4
 8003eba:	4619      	mov	r1, r3
 8003ebc:	4610      	mov	r0, r2
 8003ebe:	f7ff fd4b 	bl	8003958 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003ec2:	f000 fd6f 	bl	80049a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003ec6:	4b0d      	ldr	r3, [pc, #52]	; (8003efc <prvAddNewTaskToReadyList+0xc0>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00e      	beq.n	8003eec <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003ece:	4b0a      	ldr	r3, [pc, #40]	; (8003ef8 <prvAddNewTaskToReadyList+0xbc>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d207      	bcs.n	8003eec <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003edc:	4b0b      	ldr	r3, [pc, #44]	; (8003f0c <prvAddNewTaskToReadyList+0xd0>)
 8003ede:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ee2:	601a      	str	r2, [r3, #0]
 8003ee4:	f3bf 8f4f 	dsb	sy
 8003ee8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003eec:	bf00      	nop
 8003eee:	3708      	adds	r7, #8
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	20000558 	.word	0x20000558
 8003ef8:	20000458 	.word	0x20000458
 8003efc:	20000564 	.word	0x20000564
 8003f00:	20000574 	.word	0x20000574
 8003f04:	20000560 	.word	0x20000560
 8003f08:	2000045c 	.word	0x2000045c
 8003f0c:	e000ed04 	.word	0xe000ed04

08003f10 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d017      	beq.n	8003f52 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003f22:	4b13      	ldr	r3, [pc, #76]	; (8003f70 <vTaskDelay+0x60>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d00a      	beq.n	8003f40 <vTaskDelay+0x30>
	__asm volatile
 8003f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f2e:	f383 8811 	msr	BASEPRI, r3
 8003f32:	f3bf 8f6f 	isb	sy
 8003f36:	f3bf 8f4f 	dsb	sy
 8003f3a:	60bb      	str	r3, [r7, #8]
}
 8003f3c:	bf00      	nop
 8003f3e:	e7fe      	b.n	8003f3e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003f40:	f000 f87a 	bl	8004038 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003f44:	2100      	movs	r1, #0
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f000 fb6c 	bl	8004624 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003f4c:	f000 f882 	bl	8004054 <xTaskResumeAll>
 8003f50:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d107      	bne.n	8003f68 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003f58:	4b06      	ldr	r3, [pc, #24]	; (8003f74 <vTaskDelay+0x64>)
 8003f5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f5e:	601a      	str	r2, [r3, #0]
 8003f60:	f3bf 8f4f 	dsb	sy
 8003f64:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003f68:	bf00      	nop
 8003f6a:	3710      	adds	r7, #16
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	20000580 	.word	0x20000580
 8003f74:	e000ed04 	.word	0xe000ed04

08003f78 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b08a      	sub	sp, #40	; 0x28
 8003f7c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003f82:	2300      	movs	r3, #0
 8003f84:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003f86:	463a      	mov	r2, r7
 8003f88:	1d39      	adds	r1, r7, #4
 8003f8a:	f107 0308 	add.w	r3, r7, #8
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f7fc fb00 	bl	8000594 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003f94:	6839      	ldr	r1, [r7, #0]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	68ba      	ldr	r2, [r7, #8]
 8003f9a:	9202      	str	r2, [sp, #8]
 8003f9c:	9301      	str	r3, [sp, #4]
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	9300      	str	r3, [sp, #0]
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	460a      	mov	r2, r1
 8003fa6:	491e      	ldr	r1, [pc, #120]	; (8004020 <vTaskStartScheduler+0xa8>)
 8003fa8:	481e      	ldr	r0, [pc, #120]	; (8004024 <vTaskStartScheduler+0xac>)
 8003faa:	f7ff fe1e 	bl	8003bea <xTaskCreateStatic>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	4a1d      	ldr	r2, [pc, #116]	; (8004028 <vTaskStartScheduler+0xb0>)
 8003fb2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003fb4:	4b1c      	ldr	r3, [pc, #112]	; (8004028 <vTaskStartScheduler+0xb0>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d002      	beq.n	8003fc2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	617b      	str	r3, [r7, #20]
 8003fc0:	e001      	b.n	8003fc6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d116      	bne.n	8003ffa <vTaskStartScheduler+0x82>
	__asm volatile
 8003fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fd0:	f383 8811 	msr	BASEPRI, r3
 8003fd4:	f3bf 8f6f 	isb	sy
 8003fd8:	f3bf 8f4f 	dsb	sy
 8003fdc:	613b      	str	r3, [r7, #16]
}
 8003fde:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003fe0:	4b12      	ldr	r3, [pc, #72]	; (800402c <vTaskStartScheduler+0xb4>)
 8003fe2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003fe6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003fe8:	4b11      	ldr	r3, [pc, #68]	; (8004030 <vTaskStartScheduler+0xb8>)
 8003fea:	2201      	movs	r2, #1
 8003fec:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003fee:	4b11      	ldr	r3, [pc, #68]	; (8004034 <vTaskStartScheduler+0xbc>)
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003ff4:	f000 fc04 	bl	8004800 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003ff8:	e00e      	b.n	8004018 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004000:	d10a      	bne.n	8004018 <vTaskStartScheduler+0xa0>
	__asm volatile
 8004002:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004006:	f383 8811 	msr	BASEPRI, r3
 800400a:	f3bf 8f6f 	isb	sy
 800400e:	f3bf 8f4f 	dsb	sy
 8004012:	60fb      	str	r3, [r7, #12]
}
 8004014:	bf00      	nop
 8004016:	e7fe      	b.n	8004016 <vTaskStartScheduler+0x9e>
}
 8004018:	bf00      	nop
 800401a:	3718      	adds	r7, #24
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	08005f2c 	.word	0x08005f2c
 8004024:	08004479 	.word	0x08004479
 8004028:	2000057c 	.word	0x2000057c
 800402c:	20000578 	.word	0x20000578
 8004030:	20000564 	.word	0x20000564
 8004034:	2000055c 	.word	0x2000055c

08004038 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004038:	b480      	push	{r7}
 800403a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800403c:	4b04      	ldr	r3, [pc, #16]	; (8004050 <vTaskSuspendAll+0x18>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	3301      	adds	r3, #1
 8004042:	4a03      	ldr	r2, [pc, #12]	; (8004050 <vTaskSuspendAll+0x18>)
 8004044:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004046:	bf00      	nop
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr
 8004050:	20000580 	.word	0x20000580

08004054 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800405a:	2300      	movs	r3, #0
 800405c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800405e:	2300      	movs	r3, #0
 8004060:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004062:	4b41      	ldr	r3, [pc, #260]	; (8004168 <xTaskResumeAll+0x114>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d10a      	bne.n	8004080 <xTaskResumeAll+0x2c>
	__asm volatile
 800406a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800406e:	f383 8811 	msr	BASEPRI, r3
 8004072:	f3bf 8f6f 	isb	sy
 8004076:	f3bf 8f4f 	dsb	sy
 800407a:	603b      	str	r3, [r7, #0]
}
 800407c:	bf00      	nop
 800407e:	e7fe      	b.n	800407e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004080:	f000 fc60 	bl	8004944 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004084:	4b38      	ldr	r3, [pc, #224]	; (8004168 <xTaskResumeAll+0x114>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	3b01      	subs	r3, #1
 800408a:	4a37      	ldr	r2, [pc, #220]	; (8004168 <xTaskResumeAll+0x114>)
 800408c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800408e:	4b36      	ldr	r3, [pc, #216]	; (8004168 <xTaskResumeAll+0x114>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d161      	bne.n	800415a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004096:	4b35      	ldr	r3, [pc, #212]	; (800416c <xTaskResumeAll+0x118>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d05d      	beq.n	800415a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800409e:	e02e      	b.n	80040fe <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040a0:	4b33      	ldr	r3, [pc, #204]	; (8004170 <xTaskResumeAll+0x11c>)
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	3318      	adds	r3, #24
 80040ac:	4618      	mov	r0, r3
 80040ae:	f7ff fcb0 	bl	8003a12 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	3304      	adds	r3, #4
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7ff fcab 	bl	8003a12 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c0:	2201      	movs	r2, #1
 80040c2:	409a      	lsls	r2, r3
 80040c4:	4b2b      	ldr	r3, [pc, #172]	; (8004174 <xTaskResumeAll+0x120>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	4a2a      	ldr	r2, [pc, #168]	; (8004174 <xTaskResumeAll+0x120>)
 80040cc:	6013      	str	r3, [r2, #0]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040d2:	4613      	mov	r3, r2
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	4413      	add	r3, r2
 80040d8:	009b      	lsls	r3, r3, #2
 80040da:	4a27      	ldr	r2, [pc, #156]	; (8004178 <xTaskResumeAll+0x124>)
 80040dc:	441a      	add	r2, r3
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	3304      	adds	r3, #4
 80040e2:	4619      	mov	r1, r3
 80040e4:	4610      	mov	r0, r2
 80040e6:	f7ff fc37 	bl	8003958 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040ee:	4b23      	ldr	r3, [pc, #140]	; (800417c <xTaskResumeAll+0x128>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d302      	bcc.n	80040fe <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80040f8:	4b21      	ldr	r3, [pc, #132]	; (8004180 <xTaskResumeAll+0x12c>)
 80040fa:	2201      	movs	r2, #1
 80040fc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80040fe:	4b1c      	ldr	r3, [pc, #112]	; (8004170 <xTaskResumeAll+0x11c>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d1cc      	bne.n	80040a0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800410c:	f000 fa6a 	bl	80045e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004110:	4b1c      	ldr	r3, [pc, #112]	; (8004184 <xTaskResumeAll+0x130>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d010      	beq.n	800413e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800411c:	f000 f836 	bl	800418c <xTaskIncrementTick>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d002      	beq.n	800412c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004126:	4b16      	ldr	r3, [pc, #88]	; (8004180 <xTaskResumeAll+0x12c>)
 8004128:	2201      	movs	r2, #1
 800412a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	3b01      	subs	r3, #1
 8004130:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d1f1      	bne.n	800411c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8004138:	4b12      	ldr	r3, [pc, #72]	; (8004184 <xTaskResumeAll+0x130>)
 800413a:	2200      	movs	r2, #0
 800413c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800413e:	4b10      	ldr	r3, [pc, #64]	; (8004180 <xTaskResumeAll+0x12c>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d009      	beq.n	800415a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004146:	2301      	movs	r3, #1
 8004148:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800414a:	4b0f      	ldr	r3, [pc, #60]	; (8004188 <xTaskResumeAll+0x134>)
 800414c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004150:	601a      	str	r2, [r3, #0]
 8004152:	f3bf 8f4f 	dsb	sy
 8004156:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800415a:	f000 fc23 	bl	80049a4 <vPortExitCritical>

	return xAlreadyYielded;
 800415e:	68bb      	ldr	r3, [r7, #8]
}
 8004160:	4618      	mov	r0, r3
 8004162:	3710      	adds	r7, #16
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	20000580 	.word	0x20000580
 800416c:	20000558 	.word	0x20000558
 8004170:	20000518 	.word	0x20000518
 8004174:	20000560 	.word	0x20000560
 8004178:	2000045c 	.word	0x2000045c
 800417c:	20000458 	.word	0x20000458
 8004180:	2000056c 	.word	0x2000056c
 8004184:	20000568 	.word	0x20000568
 8004188:	e000ed04 	.word	0xe000ed04

0800418c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b086      	sub	sp, #24
 8004190:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004192:	2300      	movs	r3, #0
 8004194:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004196:	4b4e      	ldr	r3, [pc, #312]	; (80042d0 <xTaskIncrementTick+0x144>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2b00      	cmp	r3, #0
 800419c:	f040 808e 	bne.w	80042bc <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80041a0:	4b4c      	ldr	r3, [pc, #304]	; (80042d4 <xTaskIncrementTick+0x148>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	3301      	adds	r3, #1
 80041a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80041a8:	4a4a      	ldr	r2, [pc, #296]	; (80042d4 <xTaskIncrementTick+0x148>)
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d120      	bne.n	80041f6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80041b4:	4b48      	ldr	r3, [pc, #288]	; (80042d8 <xTaskIncrementTick+0x14c>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d00a      	beq.n	80041d4 <xTaskIncrementTick+0x48>
	__asm volatile
 80041be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041c2:	f383 8811 	msr	BASEPRI, r3
 80041c6:	f3bf 8f6f 	isb	sy
 80041ca:	f3bf 8f4f 	dsb	sy
 80041ce:	603b      	str	r3, [r7, #0]
}
 80041d0:	bf00      	nop
 80041d2:	e7fe      	b.n	80041d2 <xTaskIncrementTick+0x46>
 80041d4:	4b40      	ldr	r3, [pc, #256]	; (80042d8 <xTaskIncrementTick+0x14c>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	60fb      	str	r3, [r7, #12]
 80041da:	4b40      	ldr	r3, [pc, #256]	; (80042dc <xTaskIncrementTick+0x150>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a3e      	ldr	r2, [pc, #248]	; (80042d8 <xTaskIncrementTick+0x14c>)
 80041e0:	6013      	str	r3, [r2, #0]
 80041e2:	4a3e      	ldr	r2, [pc, #248]	; (80042dc <xTaskIncrementTick+0x150>)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6013      	str	r3, [r2, #0]
 80041e8:	4b3d      	ldr	r3, [pc, #244]	; (80042e0 <xTaskIncrementTick+0x154>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	3301      	adds	r3, #1
 80041ee:	4a3c      	ldr	r2, [pc, #240]	; (80042e0 <xTaskIncrementTick+0x154>)
 80041f0:	6013      	str	r3, [r2, #0]
 80041f2:	f000 f9f7 	bl	80045e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80041f6:	4b3b      	ldr	r3, [pc, #236]	; (80042e4 <xTaskIncrementTick+0x158>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	693a      	ldr	r2, [r7, #16]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d348      	bcc.n	8004292 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004200:	4b35      	ldr	r3, [pc, #212]	; (80042d8 <xTaskIncrementTick+0x14c>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d104      	bne.n	8004214 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800420a:	4b36      	ldr	r3, [pc, #216]	; (80042e4 <xTaskIncrementTick+0x158>)
 800420c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004210:	601a      	str	r2, [r3, #0]
					break;
 8004212:	e03e      	b.n	8004292 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004214:	4b30      	ldr	r3, [pc, #192]	; (80042d8 <xTaskIncrementTick+0x14c>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004224:	693a      	ldr	r2, [r7, #16]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	429a      	cmp	r2, r3
 800422a:	d203      	bcs.n	8004234 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800422c:	4a2d      	ldr	r2, [pc, #180]	; (80042e4 <xTaskIncrementTick+0x158>)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004232:	e02e      	b.n	8004292 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	3304      	adds	r3, #4
 8004238:	4618      	mov	r0, r3
 800423a:	f7ff fbea 	bl	8003a12 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004242:	2b00      	cmp	r3, #0
 8004244:	d004      	beq.n	8004250 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	3318      	adds	r3, #24
 800424a:	4618      	mov	r0, r3
 800424c:	f7ff fbe1 	bl	8003a12 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004254:	2201      	movs	r2, #1
 8004256:	409a      	lsls	r2, r3
 8004258:	4b23      	ldr	r3, [pc, #140]	; (80042e8 <xTaskIncrementTick+0x15c>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4313      	orrs	r3, r2
 800425e:	4a22      	ldr	r2, [pc, #136]	; (80042e8 <xTaskIncrementTick+0x15c>)
 8004260:	6013      	str	r3, [r2, #0]
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004266:	4613      	mov	r3, r2
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	4413      	add	r3, r2
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	4a1f      	ldr	r2, [pc, #124]	; (80042ec <xTaskIncrementTick+0x160>)
 8004270:	441a      	add	r2, r3
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	3304      	adds	r3, #4
 8004276:	4619      	mov	r1, r3
 8004278:	4610      	mov	r0, r2
 800427a:	f7ff fb6d 	bl	8003958 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004282:	4b1b      	ldr	r3, [pc, #108]	; (80042f0 <xTaskIncrementTick+0x164>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004288:	429a      	cmp	r2, r3
 800428a:	d3b9      	bcc.n	8004200 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800428c:	2301      	movs	r3, #1
 800428e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004290:	e7b6      	b.n	8004200 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004292:	4b17      	ldr	r3, [pc, #92]	; (80042f0 <xTaskIncrementTick+0x164>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004298:	4914      	ldr	r1, [pc, #80]	; (80042ec <xTaskIncrementTick+0x160>)
 800429a:	4613      	mov	r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	4413      	add	r3, r2
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	440b      	add	r3, r1
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2b01      	cmp	r3, #1
 80042a8:	d901      	bls.n	80042ae <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80042aa:	2301      	movs	r3, #1
 80042ac:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80042ae:	4b11      	ldr	r3, [pc, #68]	; (80042f4 <xTaskIncrementTick+0x168>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d007      	beq.n	80042c6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80042b6:	2301      	movs	r3, #1
 80042b8:	617b      	str	r3, [r7, #20]
 80042ba:	e004      	b.n	80042c6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80042bc:	4b0e      	ldr	r3, [pc, #56]	; (80042f8 <xTaskIncrementTick+0x16c>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	3301      	adds	r3, #1
 80042c2:	4a0d      	ldr	r2, [pc, #52]	; (80042f8 <xTaskIncrementTick+0x16c>)
 80042c4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80042c6:	697b      	ldr	r3, [r7, #20]
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3718      	adds	r7, #24
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}
 80042d0:	20000580 	.word	0x20000580
 80042d4:	2000055c 	.word	0x2000055c
 80042d8:	20000510 	.word	0x20000510
 80042dc:	20000514 	.word	0x20000514
 80042e0:	20000570 	.word	0x20000570
 80042e4:	20000578 	.word	0x20000578
 80042e8:	20000560 	.word	0x20000560
 80042ec:	2000045c 	.word	0x2000045c
 80042f0:	20000458 	.word	0x20000458
 80042f4:	2000056c 	.word	0x2000056c
 80042f8:	20000568 	.word	0x20000568

080042fc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80042fc:	b480      	push	{r7}
 80042fe:	b087      	sub	sp, #28
 8004300:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004302:	4b27      	ldr	r3, [pc, #156]	; (80043a0 <vTaskSwitchContext+0xa4>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d003      	beq.n	8004312 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800430a:	4b26      	ldr	r3, [pc, #152]	; (80043a4 <vTaskSwitchContext+0xa8>)
 800430c:	2201      	movs	r2, #1
 800430e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004310:	e03f      	b.n	8004392 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8004312:	4b24      	ldr	r3, [pc, #144]	; (80043a4 <vTaskSwitchContext+0xa8>)
 8004314:	2200      	movs	r2, #0
 8004316:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004318:	4b23      	ldr	r3, [pc, #140]	; (80043a8 <vTaskSwitchContext+0xac>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	fab3 f383 	clz	r3, r3
 8004324:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004326:	7afb      	ldrb	r3, [r7, #11]
 8004328:	f1c3 031f 	rsb	r3, r3, #31
 800432c:	617b      	str	r3, [r7, #20]
 800432e:	491f      	ldr	r1, [pc, #124]	; (80043ac <vTaskSwitchContext+0xb0>)
 8004330:	697a      	ldr	r2, [r7, #20]
 8004332:	4613      	mov	r3, r2
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	4413      	add	r3, r2
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	440b      	add	r3, r1
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d10a      	bne.n	8004358 <vTaskSwitchContext+0x5c>
	__asm volatile
 8004342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004346:	f383 8811 	msr	BASEPRI, r3
 800434a:	f3bf 8f6f 	isb	sy
 800434e:	f3bf 8f4f 	dsb	sy
 8004352:	607b      	str	r3, [r7, #4]
}
 8004354:	bf00      	nop
 8004356:	e7fe      	b.n	8004356 <vTaskSwitchContext+0x5a>
 8004358:	697a      	ldr	r2, [r7, #20]
 800435a:	4613      	mov	r3, r2
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	4413      	add	r3, r2
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	4a12      	ldr	r2, [pc, #72]	; (80043ac <vTaskSwitchContext+0xb0>)
 8004364:	4413      	add	r3, r2
 8004366:	613b      	str	r3, [r7, #16]
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	685a      	ldr	r2, [r3, #4]
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	605a      	str	r2, [r3, #4]
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	685a      	ldr	r2, [r3, #4]
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	3308      	adds	r3, #8
 800437a:	429a      	cmp	r2, r3
 800437c:	d104      	bne.n	8004388 <vTaskSwitchContext+0x8c>
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	685a      	ldr	r2, [r3, #4]
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	605a      	str	r2, [r3, #4]
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	4a08      	ldr	r2, [pc, #32]	; (80043b0 <vTaskSwitchContext+0xb4>)
 8004390:	6013      	str	r3, [r2, #0]
}
 8004392:	bf00      	nop
 8004394:	371c      	adds	r7, #28
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr
 800439e:	bf00      	nop
 80043a0:	20000580 	.word	0x20000580
 80043a4:	2000056c 	.word	0x2000056c
 80043a8:	20000560 	.word	0x20000560
 80043ac:	2000045c 	.word	0x2000045c
 80043b0:	20000458 	.word	0x20000458

080043b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b086      	sub	sp, #24
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d10a      	bne.n	80043e0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80043ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ce:	f383 8811 	msr	BASEPRI, r3
 80043d2:	f3bf 8f6f 	isb	sy
 80043d6:	f3bf 8f4f 	dsb	sy
 80043da:	60fb      	str	r3, [r7, #12]
}
 80043dc:	bf00      	nop
 80043de:	e7fe      	b.n	80043de <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	3318      	adds	r3, #24
 80043e4:	4618      	mov	r0, r3
 80043e6:	f7ff fb14 	bl	8003a12 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80043ea:	4b1d      	ldr	r3, [pc, #116]	; (8004460 <xTaskRemoveFromEventList+0xac>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d11c      	bne.n	800442c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	3304      	adds	r3, #4
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7ff fb0b 	bl	8003a12 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004400:	2201      	movs	r2, #1
 8004402:	409a      	lsls	r2, r3
 8004404:	4b17      	ldr	r3, [pc, #92]	; (8004464 <xTaskRemoveFromEventList+0xb0>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4313      	orrs	r3, r2
 800440a:	4a16      	ldr	r2, [pc, #88]	; (8004464 <xTaskRemoveFromEventList+0xb0>)
 800440c:	6013      	str	r3, [r2, #0]
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004412:	4613      	mov	r3, r2
 8004414:	009b      	lsls	r3, r3, #2
 8004416:	4413      	add	r3, r2
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	4a13      	ldr	r2, [pc, #76]	; (8004468 <xTaskRemoveFromEventList+0xb4>)
 800441c:	441a      	add	r2, r3
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	3304      	adds	r3, #4
 8004422:	4619      	mov	r1, r3
 8004424:	4610      	mov	r0, r2
 8004426:	f7ff fa97 	bl	8003958 <vListInsertEnd>
 800442a:	e005      	b.n	8004438 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	3318      	adds	r3, #24
 8004430:	4619      	mov	r1, r3
 8004432:	480e      	ldr	r0, [pc, #56]	; (800446c <xTaskRemoveFromEventList+0xb8>)
 8004434:	f7ff fa90 	bl	8003958 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800443c:	4b0c      	ldr	r3, [pc, #48]	; (8004470 <xTaskRemoveFromEventList+0xbc>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004442:	429a      	cmp	r2, r3
 8004444:	d905      	bls.n	8004452 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004446:	2301      	movs	r3, #1
 8004448:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800444a:	4b0a      	ldr	r3, [pc, #40]	; (8004474 <xTaskRemoveFromEventList+0xc0>)
 800444c:	2201      	movs	r2, #1
 800444e:	601a      	str	r2, [r3, #0]
 8004450:	e001      	b.n	8004456 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8004452:	2300      	movs	r3, #0
 8004454:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004456:	697b      	ldr	r3, [r7, #20]
}
 8004458:	4618      	mov	r0, r3
 800445a:	3718      	adds	r7, #24
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}
 8004460:	20000580 	.word	0x20000580
 8004464:	20000560 	.word	0x20000560
 8004468:	2000045c 	.word	0x2000045c
 800446c:	20000518 	.word	0x20000518
 8004470:	20000458 	.word	0x20000458
 8004474:	2000056c 	.word	0x2000056c

08004478 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b082      	sub	sp, #8
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004480:	f000 f852 	bl	8004528 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004484:	4b06      	ldr	r3, [pc, #24]	; (80044a0 <prvIdleTask+0x28>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2b01      	cmp	r3, #1
 800448a:	d9f9      	bls.n	8004480 <prvIdleTask+0x8>
			{
				taskYIELD();
 800448c:	4b05      	ldr	r3, [pc, #20]	; (80044a4 <prvIdleTask+0x2c>)
 800448e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004492:	601a      	str	r2, [r3, #0]
 8004494:	f3bf 8f4f 	dsb	sy
 8004498:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800449c:	e7f0      	b.n	8004480 <prvIdleTask+0x8>
 800449e:	bf00      	nop
 80044a0:	2000045c 	.word	0x2000045c
 80044a4:	e000ed04 	.word	0xe000ed04

080044a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b082      	sub	sp, #8
 80044ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80044ae:	2300      	movs	r3, #0
 80044b0:	607b      	str	r3, [r7, #4]
 80044b2:	e00c      	b.n	80044ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80044b4:	687a      	ldr	r2, [r7, #4]
 80044b6:	4613      	mov	r3, r2
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	4413      	add	r3, r2
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	4a12      	ldr	r2, [pc, #72]	; (8004508 <prvInitialiseTaskLists+0x60>)
 80044c0:	4413      	add	r3, r2
 80044c2:	4618      	mov	r0, r3
 80044c4:	f7ff fa1b 	bl	80038fe <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	3301      	adds	r3, #1
 80044cc:	607b      	str	r3, [r7, #4]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2b06      	cmp	r3, #6
 80044d2:	d9ef      	bls.n	80044b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80044d4:	480d      	ldr	r0, [pc, #52]	; (800450c <prvInitialiseTaskLists+0x64>)
 80044d6:	f7ff fa12 	bl	80038fe <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80044da:	480d      	ldr	r0, [pc, #52]	; (8004510 <prvInitialiseTaskLists+0x68>)
 80044dc:	f7ff fa0f 	bl	80038fe <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80044e0:	480c      	ldr	r0, [pc, #48]	; (8004514 <prvInitialiseTaskLists+0x6c>)
 80044e2:	f7ff fa0c 	bl	80038fe <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80044e6:	480c      	ldr	r0, [pc, #48]	; (8004518 <prvInitialiseTaskLists+0x70>)
 80044e8:	f7ff fa09 	bl	80038fe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80044ec:	480b      	ldr	r0, [pc, #44]	; (800451c <prvInitialiseTaskLists+0x74>)
 80044ee:	f7ff fa06 	bl	80038fe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80044f2:	4b0b      	ldr	r3, [pc, #44]	; (8004520 <prvInitialiseTaskLists+0x78>)
 80044f4:	4a05      	ldr	r2, [pc, #20]	; (800450c <prvInitialiseTaskLists+0x64>)
 80044f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80044f8:	4b0a      	ldr	r3, [pc, #40]	; (8004524 <prvInitialiseTaskLists+0x7c>)
 80044fa:	4a05      	ldr	r2, [pc, #20]	; (8004510 <prvInitialiseTaskLists+0x68>)
 80044fc:	601a      	str	r2, [r3, #0]
}
 80044fe:	bf00      	nop
 8004500:	3708      	adds	r7, #8
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	2000045c 	.word	0x2000045c
 800450c:	200004e8 	.word	0x200004e8
 8004510:	200004fc 	.word	0x200004fc
 8004514:	20000518 	.word	0x20000518
 8004518:	2000052c 	.word	0x2000052c
 800451c:	20000544 	.word	0x20000544
 8004520:	20000510 	.word	0x20000510
 8004524:	20000514 	.word	0x20000514

08004528 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b082      	sub	sp, #8
 800452c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800452e:	e019      	b.n	8004564 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004530:	f000 fa08 	bl	8004944 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004534:	4b10      	ldr	r3, [pc, #64]	; (8004578 <prvCheckTasksWaitingTermination+0x50>)
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	3304      	adds	r3, #4
 8004540:	4618      	mov	r0, r3
 8004542:	f7ff fa66 	bl	8003a12 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004546:	4b0d      	ldr	r3, [pc, #52]	; (800457c <prvCheckTasksWaitingTermination+0x54>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	3b01      	subs	r3, #1
 800454c:	4a0b      	ldr	r2, [pc, #44]	; (800457c <prvCheckTasksWaitingTermination+0x54>)
 800454e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004550:	4b0b      	ldr	r3, [pc, #44]	; (8004580 <prvCheckTasksWaitingTermination+0x58>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	3b01      	subs	r3, #1
 8004556:	4a0a      	ldr	r2, [pc, #40]	; (8004580 <prvCheckTasksWaitingTermination+0x58>)
 8004558:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800455a:	f000 fa23 	bl	80049a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f000 f810 	bl	8004584 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004564:	4b06      	ldr	r3, [pc, #24]	; (8004580 <prvCheckTasksWaitingTermination+0x58>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d1e1      	bne.n	8004530 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800456c:	bf00      	nop
 800456e:	bf00      	nop
 8004570:	3708      	adds	r7, #8
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop
 8004578:	2000052c 	.word	0x2000052c
 800457c:	20000558 	.word	0x20000558
 8004580:	20000540 	.word	0x20000540

08004584 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004592:	2b00      	cmp	r3, #0
 8004594:	d108      	bne.n	80045a8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800459a:	4618      	mov	r0, r3
 800459c:	f000 fb80 	bl	8004ca0 <vPortFree>
				vPortFree( pxTCB );
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f000 fb7d 	bl	8004ca0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80045a6:	e018      	b.n	80045da <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d103      	bne.n	80045ba <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f000 fb74 	bl	8004ca0 <vPortFree>
	}
 80045b8:	e00f      	b.n	80045da <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045c0:	2b02      	cmp	r3, #2
 80045c2:	d00a      	beq.n	80045da <prvDeleteTCB+0x56>
	__asm volatile
 80045c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045c8:	f383 8811 	msr	BASEPRI, r3
 80045cc:	f3bf 8f6f 	isb	sy
 80045d0:	f3bf 8f4f 	dsb	sy
 80045d4:	60fb      	str	r3, [r7, #12]
}
 80045d6:	bf00      	nop
 80045d8:	e7fe      	b.n	80045d8 <prvDeleteTCB+0x54>
	}
 80045da:	bf00      	nop
 80045dc:	3710      	adds	r7, #16
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
	...

080045e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80045ea:	4b0c      	ldr	r3, [pc, #48]	; (800461c <prvResetNextTaskUnblockTime+0x38>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d104      	bne.n	80045fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80045f4:	4b0a      	ldr	r3, [pc, #40]	; (8004620 <prvResetNextTaskUnblockTime+0x3c>)
 80045f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80045fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80045fc:	e008      	b.n	8004610 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045fe:	4b07      	ldr	r3, [pc, #28]	; (800461c <prvResetNextTaskUnblockTime+0x38>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	4a04      	ldr	r2, [pc, #16]	; (8004620 <prvResetNextTaskUnblockTime+0x3c>)
 800460e:	6013      	str	r3, [r2, #0]
}
 8004610:	bf00      	nop
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr
 800461c:	20000510 	.word	0x20000510
 8004620:	20000578 	.word	0x20000578

08004624 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800462e:	4b29      	ldr	r3, [pc, #164]	; (80046d4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004634:	4b28      	ldr	r3, [pc, #160]	; (80046d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	3304      	adds	r3, #4
 800463a:	4618      	mov	r0, r3
 800463c:	f7ff f9e9 	bl	8003a12 <uxListRemove>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d10b      	bne.n	800465e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004646:	4b24      	ldr	r3, [pc, #144]	; (80046d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800464c:	2201      	movs	r2, #1
 800464e:	fa02 f303 	lsl.w	r3, r2, r3
 8004652:	43da      	mvns	r2, r3
 8004654:	4b21      	ldr	r3, [pc, #132]	; (80046dc <prvAddCurrentTaskToDelayedList+0xb8>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4013      	ands	r3, r2
 800465a:	4a20      	ldr	r2, [pc, #128]	; (80046dc <prvAddCurrentTaskToDelayedList+0xb8>)
 800465c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004664:	d10a      	bne.n	800467c <prvAddCurrentTaskToDelayedList+0x58>
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d007      	beq.n	800467c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800466c:	4b1a      	ldr	r3, [pc, #104]	; (80046d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	3304      	adds	r3, #4
 8004672:	4619      	mov	r1, r3
 8004674:	481a      	ldr	r0, [pc, #104]	; (80046e0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004676:	f7ff f96f 	bl	8003958 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800467a:	e026      	b.n	80046ca <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800467c:	68fa      	ldr	r2, [r7, #12]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4413      	add	r3, r2
 8004682:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004684:	4b14      	ldr	r3, [pc, #80]	; (80046d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	68ba      	ldr	r2, [r7, #8]
 800468a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800468c:	68ba      	ldr	r2, [r7, #8]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	429a      	cmp	r2, r3
 8004692:	d209      	bcs.n	80046a8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004694:	4b13      	ldr	r3, [pc, #76]	; (80046e4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	4b0f      	ldr	r3, [pc, #60]	; (80046d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	3304      	adds	r3, #4
 800469e:	4619      	mov	r1, r3
 80046a0:	4610      	mov	r0, r2
 80046a2:	f7ff f97d 	bl	80039a0 <vListInsert>
}
 80046a6:	e010      	b.n	80046ca <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80046a8:	4b0f      	ldr	r3, [pc, #60]	; (80046e8 <prvAddCurrentTaskToDelayedList+0xc4>)
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	4b0a      	ldr	r3, [pc, #40]	; (80046d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	3304      	adds	r3, #4
 80046b2:	4619      	mov	r1, r3
 80046b4:	4610      	mov	r0, r2
 80046b6:	f7ff f973 	bl	80039a0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80046ba:	4b0c      	ldr	r3, [pc, #48]	; (80046ec <prvAddCurrentTaskToDelayedList+0xc8>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	68ba      	ldr	r2, [r7, #8]
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d202      	bcs.n	80046ca <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80046c4:	4a09      	ldr	r2, [pc, #36]	; (80046ec <prvAddCurrentTaskToDelayedList+0xc8>)
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	6013      	str	r3, [r2, #0]
}
 80046ca:	bf00      	nop
 80046cc:	3710      	adds	r7, #16
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	bf00      	nop
 80046d4:	2000055c 	.word	0x2000055c
 80046d8:	20000458 	.word	0x20000458
 80046dc:	20000560 	.word	0x20000560
 80046e0:	20000544 	.word	0x20000544
 80046e4:	20000514 	.word	0x20000514
 80046e8:	20000510 	.word	0x20000510
 80046ec:	20000578 	.word	0x20000578

080046f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80046f0:	b480      	push	{r7}
 80046f2:	b085      	sub	sp, #20
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	60f8      	str	r0, [r7, #12]
 80046f8:	60b9      	str	r1, [r7, #8]
 80046fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	3b04      	subs	r3, #4
 8004700:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004708:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	3b04      	subs	r3, #4
 800470e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	f023 0201 	bic.w	r2, r3, #1
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	3b04      	subs	r3, #4
 800471e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004720:	4a0c      	ldr	r2, [pc, #48]	; (8004754 <pxPortInitialiseStack+0x64>)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	3b14      	subs	r3, #20
 800472a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	3b04      	subs	r3, #4
 8004736:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f06f 0202 	mvn.w	r2, #2
 800473e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	3b20      	subs	r3, #32
 8004744:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004746:	68fb      	ldr	r3, [r7, #12]
}
 8004748:	4618      	mov	r0, r3
 800474a:	3714      	adds	r7, #20
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr
 8004754:	08004759 	.word	0x08004759

08004758 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004758:	b480      	push	{r7}
 800475a:	b085      	sub	sp, #20
 800475c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800475e:	2300      	movs	r3, #0
 8004760:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004762:	4b12      	ldr	r3, [pc, #72]	; (80047ac <prvTaskExitError+0x54>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800476a:	d00a      	beq.n	8004782 <prvTaskExitError+0x2a>
	__asm volatile
 800476c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004770:	f383 8811 	msr	BASEPRI, r3
 8004774:	f3bf 8f6f 	isb	sy
 8004778:	f3bf 8f4f 	dsb	sy
 800477c:	60fb      	str	r3, [r7, #12]
}
 800477e:	bf00      	nop
 8004780:	e7fe      	b.n	8004780 <prvTaskExitError+0x28>
	__asm volatile
 8004782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004786:	f383 8811 	msr	BASEPRI, r3
 800478a:	f3bf 8f6f 	isb	sy
 800478e:	f3bf 8f4f 	dsb	sy
 8004792:	60bb      	str	r3, [r7, #8]
}
 8004794:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004796:	bf00      	nop
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d0fc      	beq.n	8004798 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800479e:	bf00      	nop
 80047a0:	bf00      	nop
 80047a2:	3714      	adds	r7, #20
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr
 80047ac:	2000000c 	.word	0x2000000c

080047b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80047b0:	4b07      	ldr	r3, [pc, #28]	; (80047d0 <pxCurrentTCBConst2>)
 80047b2:	6819      	ldr	r1, [r3, #0]
 80047b4:	6808      	ldr	r0, [r1, #0]
 80047b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047ba:	f380 8809 	msr	PSP, r0
 80047be:	f3bf 8f6f 	isb	sy
 80047c2:	f04f 0000 	mov.w	r0, #0
 80047c6:	f380 8811 	msr	BASEPRI, r0
 80047ca:	4770      	bx	lr
 80047cc:	f3af 8000 	nop.w

080047d0 <pxCurrentTCBConst2>:
 80047d0:	20000458 	.word	0x20000458
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80047d4:	bf00      	nop
 80047d6:	bf00      	nop

080047d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80047d8:	4808      	ldr	r0, [pc, #32]	; (80047fc <prvPortStartFirstTask+0x24>)
 80047da:	6800      	ldr	r0, [r0, #0]
 80047dc:	6800      	ldr	r0, [r0, #0]
 80047de:	f380 8808 	msr	MSP, r0
 80047e2:	f04f 0000 	mov.w	r0, #0
 80047e6:	f380 8814 	msr	CONTROL, r0
 80047ea:	b662      	cpsie	i
 80047ec:	b661      	cpsie	f
 80047ee:	f3bf 8f4f 	dsb	sy
 80047f2:	f3bf 8f6f 	isb	sy
 80047f6:	df00      	svc	0
 80047f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80047fa:	bf00      	nop
 80047fc:	e000ed08 	.word	0xe000ed08

08004800 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b086      	sub	sp, #24
 8004804:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004806:	4b46      	ldr	r3, [pc, #280]	; (8004920 <xPortStartScheduler+0x120>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a46      	ldr	r2, [pc, #280]	; (8004924 <xPortStartScheduler+0x124>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d10a      	bne.n	8004826 <xPortStartScheduler+0x26>
	__asm volatile
 8004810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004814:	f383 8811 	msr	BASEPRI, r3
 8004818:	f3bf 8f6f 	isb	sy
 800481c:	f3bf 8f4f 	dsb	sy
 8004820:	613b      	str	r3, [r7, #16]
}
 8004822:	bf00      	nop
 8004824:	e7fe      	b.n	8004824 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004826:	4b3e      	ldr	r3, [pc, #248]	; (8004920 <xPortStartScheduler+0x120>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a3f      	ldr	r2, [pc, #252]	; (8004928 <xPortStartScheduler+0x128>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d10a      	bne.n	8004846 <xPortStartScheduler+0x46>
	__asm volatile
 8004830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004834:	f383 8811 	msr	BASEPRI, r3
 8004838:	f3bf 8f6f 	isb	sy
 800483c:	f3bf 8f4f 	dsb	sy
 8004840:	60fb      	str	r3, [r7, #12]
}
 8004842:	bf00      	nop
 8004844:	e7fe      	b.n	8004844 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004846:	4b39      	ldr	r3, [pc, #228]	; (800492c <xPortStartScheduler+0x12c>)
 8004848:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	781b      	ldrb	r3, [r3, #0]
 800484e:	b2db      	uxtb	r3, r3
 8004850:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	22ff      	movs	r2, #255	; 0xff
 8004856:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	781b      	ldrb	r3, [r3, #0]
 800485c:	b2db      	uxtb	r3, r3
 800485e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004860:	78fb      	ldrb	r3, [r7, #3]
 8004862:	b2db      	uxtb	r3, r3
 8004864:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004868:	b2da      	uxtb	r2, r3
 800486a:	4b31      	ldr	r3, [pc, #196]	; (8004930 <xPortStartScheduler+0x130>)
 800486c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800486e:	4b31      	ldr	r3, [pc, #196]	; (8004934 <xPortStartScheduler+0x134>)
 8004870:	2207      	movs	r2, #7
 8004872:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004874:	e009      	b.n	800488a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004876:	4b2f      	ldr	r3, [pc, #188]	; (8004934 <xPortStartScheduler+0x134>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	3b01      	subs	r3, #1
 800487c:	4a2d      	ldr	r2, [pc, #180]	; (8004934 <xPortStartScheduler+0x134>)
 800487e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004880:	78fb      	ldrb	r3, [r7, #3]
 8004882:	b2db      	uxtb	r3, r3
 8004884:	005b      	lsls	r3, r3, #1
 8004886:	b2db      	uxtb	r3, r3
 8004888:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800488a:	78fb      	ldrb	r3, [r7, #3]
 800488c:	b2db      	uxtb	r3, r3
 800488e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004892:	2b80      	cmp	r3, #128	; 0x80
 8004894:	d0ef      	beq.n	8004876 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004896:	4b27      	ldr	r3, [pc, #156]	; (8004934 <xPortStartScheduler+0x134>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f1c3 0307 	rsb	r3, r3, #7
 800489e:	2b04      	cmp	r3, #4
 80048a0:	d00a      	beq.n	80048b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80048a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048a6:	f383 8811 	msr	BASEPRI, r3
 80048aa:	f3bf 8f6f 	isb	sy
 80048ae:	f3bf 8f4f 	dsb	sy
 80048b2:	60bb      	str	r3, [r7, #8]
}
 80048b4:	bf00      	nop
 80048b6:	e7fe      	b.n	80048b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80048b8:	4b1e      	ldr	r3, [pc, #120]	; (8004934 <xPortStartScheduler+0x134>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	021b      	lsls	r3, r3, #8
 80048be:	4a1d      	ldr	r2, [pc, #116]	; (8004934 <xPortStartScheduler+0x134>)
 80048c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80048c2:	4b1c      	ldr	r3, [pc, #112]	; (8004934 <xPortStartScheduler+0x134>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80048ca:	4a1a      	ldr	r2, [pc, #104]	; (8004934 <xPortStartScheduler+0x134>)
 80048cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	b2da      	uxtb	r2, r3
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80048d6:	4b18      	ldr	r3, [pc, #96]	; (8004938 <xPortStartScheduler+0x138>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a17      	ldr	r2, [pc, #92]	; (8004938 <xPortStartScheduler+0x138>)
 80048dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80048e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80048e2:	4b15      	ldr	r3, [pc, #84]	; (8004938 <xPortStartScheduler+0x138>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a14      	ldr	r2, [pc, #80]	; (8004938 <xPortStartScheduler+0x138>)
 80048e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80048ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80048ee:	f000 f8dd 	bl	8004aac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80048f2:	4b12      	ldr	r3, [pc, #72]	; (800493c <xPortStartScheduler+0x13c>)
 80048f4:	2200      	movs	r2, #0
 80048f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80048f8:	f000 f8fc 	bl	8004af4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80048fc:	4b10      	ldr	r3, [pc, #64]	; (8004940 <xPortStartScheduler+0x140>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a0f      	ldr	r2, [pc, #60]	; (8004940 <xPortStartScheduler+0x140>)
 8004902:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004906:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004908:	f7ff ff66 	bl	80047d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800490c:	f7ff fcf6 	bl	80042fc <vTaskSwitchContext>
	prvTaskExitError();
 8004910:	f7ff ff22 	bl	8004758 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004914:	2300      	movs	r3, #0
}
 8004916:	4618      	mov	r0, r3
 8004918:	3718      	adds	r7, #24
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	e000ed00 	.word	0xe000ed00
 8004924:	410fc271 	.word	0x410fc271
 8004928:	410fc270 	.word	0x410fc270
 800492c:	e000e400 	.word	0xe000e400
 8004930:	20000584 	.word	0x20000584
 8004934:	20000588 	.word	0x20000588
 8004938:	e000ed20 	.word	0xe000ed20
 800493c:	2000000c 	.word	0x2000000c
 8004940:	e000ef34 	.word	0xe000ef34

08004944 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004944:	b480      	push	{r7}
 8004946:	b083      	sub	sp, #12
 8004948:	af00      	add	r7, sp, #0
	__asm volatile
 800494a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800494e:	f383 8811 	msr	BASEPRI, r3
 8004952:	f3bf 8f6f 	isb	sy
 8004956:	f3bf 8f4f 	dsb	sy
 800495a:	607b      	str	r3, [r7, #4]
}
 800495c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800495e:	4b0f      	ldr	r3, [pc, #60]	; (800499c <vPortEnterCritical+0x58>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	3301      	adds	r3, #1
 8004964:	4a0d      	ldr	r2, [pc, #52]	; (800499c <vPortEnterCritical+0x58>)
 8004966:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004968:	4b0c      	ldr	r3, [pc, #48]	; (800499c <vPortEnterCritical+0x58>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2b01      	cmp	r3, #1
 800496e:	d10f      	bne.n	8004990 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004970:	4b0b      	ldr	r3, [pc, #44]	; (80049a0 <vPortEnterCritical+0x5c>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	b2db      	uxtb	r3, r3
 8004976:	2b00      	cmp	r3, #0
 8004978:	d00a      	beq.n	8004990 <vPortEnterCritical+0x4c>
	__asm volatile
 800497a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800497e:	f383 8811 	msr	BASEPRI, r3
 8004982:	f3bf 8f6f 	isb	sy
 8004986:	f3bf 8f4f 	dsb	sy
 800498a:	603b      	str	r3, [r7, #0]
}
 800498c:	bf00      	nop
 800498e:	e7fe      	b.n	800498e <vPortEnterCritical+0x4a>
	}
}
 8004990:	bf00      	nop
 8004992:	370c      	adds	r7, #12
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr
 800499c:	2000000c 	.word	0x2000000c
 80049a0:	e000ed04 	.word	0xe000ed04

080049a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80049aa:	4b12      	ldr	r3, [pc, #72]	; (80049f4 <vPortExitCritical+0x50>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d10a      	bne.n	80049c8 <vPortExitCritical+0x24>
	__asm volatile
 80049b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049b6:	f383 8811 	msr	BASEPRI, r3
 80049ba:	f3bf 8f6f 	isb	sy
 80049be:	f3bf 8f4f 	dsb	sy
 80049c2:	607b      	str	r3, [r7, #4]
}
 80049c4:	bf00      	nop
 80049c6:	e7fe      	b.n	80049c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80049c8:	4b0a      	ldr	r3, [pc, #40]	; (80049f4 <vPortExitCritical+0x50>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	3b01      	subs	r3, #1
 80049ce:	4a09      	ldr	r2, [pc, #36]	; (80049f4 <vPortExitCritical+0x50>)
 80049d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80049d2:	4b08      	ldr	r3, [pc, #32]	; (80049f4 <vPortExitCritical+0x50>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d105      	bne.n	80049e6 <vPortExitCritical+0x42>
 80049da:	2300      	movs	r3, #0
 80049dc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80049e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80049e6:	bf00      	nop
 80049e8:	370c      	adds	r7, #12
 80049ea:	46bd      	mov	sp, r7
 80049ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f0:	4770      	bx	lr
 80049f2:	bf00      	nop
 80049f4:	2000000c 	.word	0x2000000c
	...

08004a00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004a00:	f3ef 8009 	mrs	r0, PSP
 8004a04:	f3bf 8f6f 	isb	sy
 8004a08:	4b15      	ldr	r3, [pc, #84]	; (8004a60 <pxCurrentTCBConst>)
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	f01e 0f10 	tst.w	lr, #16
 8004a10:	bf08      	it	eq
 8004a12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004a16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a1a:	6010      	str	r0, [r2, #0]
 8004a1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004a20:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004a24:	f380 8811 	msr	BASEPRI, r0
 8004a28:	f3bf 8f4f 	dsb	sy
 8004a2c:	f3bf 8f6f 	isb	sy
 8004a30:	f7ff fc64 	bl	80042fc <vTaskSwitchContext>
 8004a34:	f04f 0000 	mov.w	r0, #0
 8004a38:	f380 8811 	msr	BASEPRI, r0
 8004a3c:	bc09      	pop	{r0, r3}
 8004a3e:	6819      	ldr	r1, [r3, #0]
 8004a40:	6808      	ldr	r0, [r1, #0]
 8004a42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a46:	f01e 0f10 	tst.w	lr, #16
 8004a4a:	bf08      	it	eq
 8004a4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004a50:	f380 8809 	msr	PSP, r0
 8004a54:	f3bf 8f6f 	isb	sy
 8004a58:	4770      	bx	lr
 8004a5a:	bf00      	nop
 8004a5c:	f3af 8000 	nop.w

08004a60 <pxCurrentTCBConst>:
 8004a60:	20000458 	.word	0x20000458
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004a64:	bf00      	nop
 8004a66:	bf00      	nop

08004a68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b082      	sub	sp, #8
 8004a6c:	af00      	add	r7, sp, #0
	__asm volatile
 8004a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a72:	f383 8811 	msr	BASEPRI, r3
 8004a76:	f3bf 8f6f 	isb	sy
 8004a7a:	f3bf 8f4f 	dsb	sy
 8004a7e:	607b      	str	r3, [r7, #4]
}
 8004a80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004a82:	f7ff fb83 	bl	800418c <xTaskIncrementTick>
 8004a86:	4603      	mov	r3, r0
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d003      	beq.n	8004a94 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004a8c:	4b06      	ldr	r3, [pc, #24]	; (8004aa8 <SysTick_Handler+0x40>)
 8004a8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a92:	601a      	str	r2, [r3, #0]
 8004a94:	2300      	movs	r3, #0
 8004a96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	f383 8811 	msr	BASEPRI, r3
}
 8004a9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004aa0:	bf00      	nop
 8004aa2:	3708      	adds	r7, #8
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}
 8004aa8:	e000ed04 	.word	0xe000ed04

08004aac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004aac:	b480      	push	{r7}
 8004aae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004ab0:	4b0b      	ldr	r3, [pc, #44]	; (8004ae0 <vPortSetupTimerInterrupt+0x34>)
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004ab6:	4b0b      	ldr	r3, [pc, #44]	; (8004ae4 <vPortSetupTimerInterrupt+0x38>)
 8004ab8:	2200      	movs	r2, #0
 8004aba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004abc:	4b0a      	ldr	r3, [pc, #40]	; (8004ae8 <vPortSetupTimerInterrupt+0x3c>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a0a      	ldr	r2, [pc, #40]	; (8004aec <vPortSetupTimerInterrupt+0x40>)
 8004ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ac6:	099b      	lsrs	r3, r3, #6
 8004ac8:	4a09      	ldr	r2, [pc, #36]	; (8004af0 <vPortSetupTimerInterrupt+0x44>)
 8004aca:	3b01      	subs	r3, #1
 8004acc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004ace:	4b04      	ldr	r3, [pc, #16]	; (8004ae0 <vPortSetupTimerInterrupt+0x34>)
 8004ad0:	2207      	movs	r2, #7
 8004ad2:	601a      	str	r2, [r3, #0]
}
 8004ad4:	bf00      	nop
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004adc:	4770      	bx	lr
 8004ade:	bf00      	nop
 8004ae0:	e000e010 	.word	0xe000e010
 8004ae4:	e000e018 	.word	0xe000e018
 8004ae8:	20000000 	.word	0x20000000
 8004aec:	10624dd3 	.word	0x10624dd3
 8004af0:	e000e014 	.word	0xe000e014

08004af4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004af4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004b04 <vPortEnableVFP+0x10>
 8004af8:	6801      	ldr	r1, [r0, #0]
 8004afa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004afe:	6001      	str	r1, [r0, #0]
 8004b00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004b02:	bf00      	nop
 8004b04:	e000ed88 	.word	0xe000ed88

08004b08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b08a      	sub	sp, #40	; 0x28
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004b10:	2300      	movs	r3, #0
 8004b12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004b14:	f7ff fa90 	bl	8004038 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004b18:	4b5b      	ldr	r3, [pc, #364]	; (8004c88 <pvPortMalloc+0x180>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d101      	bne.n	8004b24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004b20:	f000 f920 	bl	8004d64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004b24:	4b59      	ldr	r3, [pc, #356]	; (8004c8c <pvPortMalloc+0x184>)
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4013      	ands	r3, r2
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	f040 8093 	bne.w	8004c58 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d01d      	beq.n	8004b74 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004b38:	2208      	movs	r2, #8
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4413      	add	r3, r2
 8004b3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f003 0307 	and.w	r3, r3, #7
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d014      	beq.n	8004b74 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f023 0307 	bic.w	r3, r3, #7
 8004b50:	3308      	adds	r3, #8
 8004b52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	f003 0307 	and.w	r3, r3, #7
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d00a      	beq.n	8004b74 <pvPortMalloc+0x6c>
	__asm volatile
 8004b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b62:	f383 8811 	msr	BASEPRI, r3
 8004b66:	f3bf 8f6f 	isb	sy
 8004b6a:	f3bf 8f4f 	dsb	sy
 8004b6e:	617b      	str	r3, [r7, #20]
}
 8004b70:	bf00      	nop
 8004b72:	e7fe      	b.n	8004b72 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d06e      	beq.n	8004c58 <pvPortMalloc+0x150>
 8004b7a:	4b45      	ldr	r3, [pc, #276]	; (8004c90 <pvPortMalloc+0x188>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d869      	bhi.n	8004c58 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004b84:	4b43      	ldr	r3, [pc, #268]	; (8004c94 <pvPortMalloc+0x18c>)
 8004b86:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004b88:	4b42      	ldr	r3, [pc, #264]	; (8004c94 <pvPortMalloc+0x18c>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b8e:	e004      	b.n	8004b9a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b92:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d903      	bls.n	8004bac <pvPortMalloc+0xa4>
 8004ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d1f1      	bne.n	8004b90 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004bac:	4b36      	ldr	r3, [pc, #216]	; (8004c88 <pvPortMalloc+0x180>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d050      	beq.n	8004c58 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004bb6:	6a3b      	ldr	r3, [r7, #32]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2208      	movs	r2, #8
 8004bbc:	4413      	add	r3, r2
 8004bbe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	6a3b      	ldr	r3, [r7, #32]
 8004bc6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bca:	685a      	ldr	r2, [r3, #4]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	1ad2      	subs	r2, r2, r3
 8004bd0:	2308      	movs	r3, #8
 8004bd2:	005b      	lsls	r3, r3, #1
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d91f      	bls.n	8004c18 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004bd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4413      	add	r3, r2
 8004bde:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004be0:	69bb      	ldr	r3, [r7, #24]
 8004be2:	f003 0307 	and.w	r3, r3, #7
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00a      	beq.n	8004c00 <pvPortMalloc+0xf8>
	__asm volatile
 8004bea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bee:	f383 8811 	msr	BASEPRI, r3
 8004bf2:	f3bf 8f6f 	isb	sy
 8004bf6:	f3bf 8f4f 	dsb	sy
 8004bfa:	613b      	str	r3, [r7, #16]
}
 8004bfc:	bf00      	nop
 8004bfe:	e7fe      	b.n	8004bfe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c02:	685a      	ldr	r2, [r3, #4]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	1ad2      	subs	r2, r2, r3
 8004c08:	69bb      	ldr	r3, [r7, #24]
 8004c0a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c0e:	687a      	ldr	r2, [r7, #4]
 8004c10:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004c12:	69b8      	ldr	r0, [r7, #24]
 8004c14:	f000 f908 	bl	8004e28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004c18:	4b1d      	ldr	r3, [pc, #116]	; (8004c90 <pvPortMalloc+0x188>)
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	1ad3      	subs	r3, r2, r3
 8004c22:	4a1b      	ldr	r2, [pc, #108]	; (8004c90 <pvPortMalloc+0x188>)
 8004c24:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004c26:	4b1a      	ldr	r3, [pc, #104]	; (8004c90 <pvPortMalloc+0x188>)
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	4b1b      	ldr	r3, [pc, #108]	; (8004c98 <pvPortMalloc+0x190>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d203      	bcs.n	8004c3a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004c32:	4b17      	ldr	r3, [pc, #92]	; (8004c90 <pvPortMalloc+0x188>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a18      	ldr	r2, [pc, #96]	; (8004c98 <pvPortMalloc+0x190>)
 8004c38:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c3c:	685a      	ldr	r2, [r3, #4]
 8004c3e:	4b13      	ldr	r3, [pc, #76]	; (8004c8c <pvPortMalloc+0x184>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	431a      	orrs	r2, r3
 8004c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c46:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004c4e:	4b13      	ldr	r3, [pc, #76]	; (8004c9c <pvPortMalloc+0x194>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	3301      	adds	r3, #1
 8004c54:	4a11      	ldr	r2, [pc, #68]	; (8004c9c <pvPortMalloc+0x194>)
 8004c56:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004c58:	f7ff f9fc 	bl	8004054 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	f003 0307 	and.w	r3, r3, #7
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00a      	beq.n	8004c7c <pvPortMalloc+0x174>
	__asm volatile
 8004c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c6a:	f383 8811 	msr	BASEPRI, r3
 8004c6e:	f3bf 8f6f 	isb	sy
 8004c72:	f3bf 8f4f 	dsb	sy
 8004c76:	60fb      	str	r3, [r7, #12]
}
 8004c78:	bf00      	nop
 8004c7a:	e7fe      	b.n	8004c7a <pvPortMalloc+0x172>
	return pvReturn;
 8004c7c:	69fb      	ldr	r3, [r7, #28]
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	3728      	adds	r7, #40	; 0x28
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop
 8004c88:	20004194 	.word	0x20004194
 8004c8c:	200041a8 	.word	0x200041a8
 8004c90:	20004198 	.word	0x20004198
 8004c94:	2000418c 	.word	0x2000418c
 8004c98:	2000419c 	.word	0x2000419c
 8004c9c:	200041a0 	.word	0x200041a0

08004ca0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b086      	sub	sp, #24
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d04d      	beq.n	8004d4e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004cb2:	2308      	movs	r3, #8
 8004cb4:	425b      	negs	r3, r3
 8004cb6:	697a      	ldr	r2, [r7, #20]
 8004cb8:	4413      	add	r3, r2
 8004cba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	685a      	ldr	r2, [r3, #4]
 8004cc4:	4b24      	ldr	r3, [pc, #144]	; (8004d58 <vPortFree+0xb8>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4013      	ands	r3, r2
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d10a      	bne.n	8004ce4 <vPortFree+0x44>
	__asm volatile
 8004cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cd2:	f383 8811 	msr	BASEPRI, r3
 8004cd6:	f3bf 8f6f 	isb	sy
 8004cda:	f3bf 8f4f 	dsb	sy
 8004cde:	60fb      	str	r3, [r7, #12]
}
 8004ce0:	bf00      	nop
 8004ce2:	e7fe      	b.n	8004ce2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d00a      	beq.n	8004d02 <vPortFree+0x62>
	__asm volatile
 8004cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cf0:	f383 8811 	msr	BASEPRI, r3
 8004cf4:	f3bf 8f6f 	isb	sy
 8004cf8:	f3bf 8f4f 	dsb	sy
 8004cfc:	60bb      	str	r3, [r7, #8]
}
 8004cfe:	bf00      	nop
 8004d00:	e7fe      	b.n	8004d00 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	685a      	ldr	r2, [r3, #4]
 8004d06:	4b14      	ldr	r3, [pc, #80]	; (8004d58 <vPortFree+0xb8>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d01e      	beq.n	8004d4e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d11a      	bne.n	8004d4e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	685a      	ldr	r2, [r3, #4]
 8004d1c:	4b0e      	ldr	r3, [pc, #56]	; (8004d58 <vPortFree+0xb8>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	43db      	mvns	r3, r3
 8004d22:	401a      	ands	r2, r3
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004d28:	f7ff f986 	bl	8004038 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	685a      	ldr	r2, [r3, #4]
 8004d30:	4b0a      	ldr	r3, [pc, #40]	; (8004d5c <vPortFree+0xbc>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4413      	add	r3, r2
 8004d36:	4a09      	ldr	r2, [pc, #36]	; (8004d5c <vPortFree+0xbc>)
 8004d38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004d3a:	6938      	ldr	r0, [r7, #16]
 8004d3c:	f000 f874 	bl	8004e28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004d40:	4b07      	ldr	r3, [pc, #28]	; (8004d60 <vPortFree+0xc0>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	3301      	adds	r3, #1
 8004d46:	4a06      	ldr	r2, [pc, #24]	; (8004d60 <vPortFree+0xc0>)
 8004d48:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004d4a:	f7ff f983 	bl	8004054 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004d4e:	bf00      	nop
 8004d50:	3718      	adds	r7, #24
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	200041a8 	.word	0x200041a8
 8004d5c:	20004198 	.word	0x20004198
 8004d60:	200041a4 	.word	0x200041a4

08004d64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004d64:	b480      	push	{r7}
 8004d66:	b085      	sub	sp, #20
 8004d68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004d6a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004d6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004d70:	4b27      	ldr	r3, [pc, #156]	; (8004e10 <prvHeapInit+0xac>)
 8004d72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f003 0307 	and.w	r3, r3, #7
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d00c      	beq.n	8004d98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	3307      	adds	r3, #7
 8004d82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f023 0307 	bic.w	r3, r3, #7
 8004d8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004d8c:	68ba      	ldr	r2, [r7, #8]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	4a1f      	ldr	r2, [pc, #124]	; (8004e10 <prvHeapInit+0xac>)
 8004d94:	4413      	add	r3, r2
 8004d96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004d9c:	4a1d      	ldr	r2, [pc, #116]	; (8004e14 <prvHeapInit+0xb0>)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004da2:	4b1c      	ldr	r3, [pc, #112]	; (8004e14 <prvHeapInit+0xb0>)
 8004da4:	2200      	movs	r2, #0
 8004da6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	68ba      	ldr	r2, [r7, #8]
 8004dac:	4413      	add	r3, r2
 8004dae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004db0:	2208      	movs	r2, #8
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	1a9b      	subs	r3, r3, r2
 8004db6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f023 0307 	bic.w	r3, r3, #7
 8004dbe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	4a15      	ldr	r2, [pc, #84]	; (8004e18 <prvHeapInit+0xb4>)
 8004dc4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004dc6:	4b14      	ldr	r3, [pc, #80]	; (8004e18 <prvHeapInit+0xb4>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004dce:	4b12      	ldr	r3, [pc, #72]	; (8004e18 <prvHeapInit+0xb4>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	68fa      	ldr	r2, [r7, #12]
 8004dde:	1ad2      	subs	r2, r2, r3
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004de4:	4b0c      	ldr	r3, [pc, #48]	; (8004e18 <prvHeapInit+0xb4>)
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	4a0a      	ldr	r2, [pc, #40]	; (8004e1c <prvHeapInit+0xb8>)
 8004df2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	4a09      	ldr	r2, [pc, #36]	; (8004e20 <prvHeapInit+0xbc>)
 8004dfa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004dfc:	4b09      	ldr	r3, [pc, #36]	; (8004e24 <prvHeapInit+0xc0>)
 8004dfe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004e02:	601a      	str	r2, [r3, #0]
}
 8004e04:	bf00      	nop
 8004e06:	3714      	adds	r7, #20
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr
 8004e10:	2000058c 	.word	0x2000058c
 8004e14:	2000418c 	.word	0x2000418c
 8004e18:	20004194 	.word	0x20004194
 8004e1c:	2000419c 	.word	0x2000419c
 8004e20:	20004198 	.word	0x20004198
 8004e24:	200041a8 	.word	0x200041a8

08004e28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b085      	sub	sp, #20
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004e30:	4b28      	ldr	r3, [pc, #160]	; (8004ed4 <prvInsertBlockIntoFreeList+0xac>)
 8004e32:	60fb      	str	r3, [r7, #12]
 8004e34:	e002      	b.n	8004e3c <prvInsertBlockIntoFreeList+0x14>
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	60fb      	str	r3, [r7, #12]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	429a      	cmp	r2, r3
 8004e44:	d8f7      	bhi.n	8004e36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	68ba      	ldr	r2, [r7, #8]
 8004e50:	4413      	add	r3, r2
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d108      	bne.n	8004e6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	685a      	ldr	r2, [r3, #4]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	441a      	add	r2, r3
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	68ba      	ldr	r2, [r7, #8]
 8004e74:	441a      	add	r2, r3
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d118      	bne.n	8004eb0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	4b15      	ldr	r3, [pc, #84]	; (8004ed8 <prvInsertBlockIntoFreeList+0xb0>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d00d      	beq.n	8004ea6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685a      	ldr	r2, [r3, #4]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	441a      	add	r2, r3
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	601a      	str	r2, [r3, #0]
 8004ea4:	e008      	b.n	8004eb8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004ea6:	4b0c      	ldr	r3, [pc, #48]	; (8004ed8 <prvInsertBlockIntoFreeList+0xb0>)
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	601a      	str	r2, [r3, #0]
 8004eae:	e003      	b.n	8004eb8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004eb8:	68fa      	ldr	r2, [r7, #12]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d002      	beq.n	8004ec6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ec6:	bf00      	nop
 8004ec8:	3714      	adds	r7, #20
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop
 8004ed4:	2000418c 	.word	0x2000418c
 8004ed8:	20004194 	.word	0x20004194

08004edc <__errno>:
 8004edc:	4b01      	ldr	r3, [pc, #4]	; (8004ee4 <__errno+0x8>)
 8004ede:	6818      	ldr	r0, [r3, #0]
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	20000010 	.word	0x20000010

08004ee8 <__libc_init_array>:
 8004ee8:	b570      	push	{r4, r5, r6, lr}
 8004eea:	4d0d      	ldr	r5, [pc, #52]	; (8004f20 <__libc_init_array+0x38>)
 8004eec:	4c0d      	ldr	r4, [pc, #52]	; (8004f24 <__libc_init_array+0x3c>)
 8004eee:	1b64      	subs	r4, r4, r5
 8004ef0:	10a4      	asrs	r4, r4, #2
 8004ef2:	2600      	movs	r6, #0
 8004ef4:	42a6      	cmp	r6, r4
 8004ef6:	d109      	bne.n	8004f0c <__libc_init_array+0x24>
 8004ef8:	4d0b      	ldr	r5, [pc, #44]	; (8004f28 <__libc_init_array+0x40>)
 8004efa:	4c0c      	ldr	r4, [pc, #48]	; (8004f2c <__libc_init_array+0x44>)
 8004efc:	f000 ffae 	bl	8005e5c <_init>
 8004f00:	1b64      	subs	r4, r4, r5
 8004f02:	10a4      	asrs	r4, r4, #2
 8004f04:	2600      	movs	r6, #0
 8004f06:	42a6      	cmp	r6, r4
 8004f08:	d105      	bne.n	8004f16 <__libc_init_array+0x2e>
 8004f0a:	bd70      	pop	{r4, r5, r6, pc}
 8004f0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f10:	4798      	blx	r3
 8004f12:	3601      	adds	r6, #1
 8004f14:	e7ee      	b.n	8004ef4 <__libc_init_array+0xc>
 8004f16:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f1a:	4798      	blx	r3
 8004f1c:	3601      	adds	r6, #1
 8004f1e:	e7f2      	b.n	8004f06 <__libc_init_array+0x1e>
 8004f20:	08005fec 	.word	0x08005fec
 8004f24:	08005fec 	.word	0x08005fec
 8004f28:	08005fec 	.word	0x08005fec
 8004f2c:	08005ff0 	.word	0x08005ff0

08004f30 <memset>:
 8004f30:	4402      	add	r2, r0
 8004f32:	4603      	mov	r3, r0
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d100      	bne.n	8004f3a <memset+0xa>
 8004f38:	4770      	bx	lr
 8004f3a:	f803 1b01 	strb.w	r1, [r3], #1
 8004f3e:	e7f9      	b.n	8004f34 <memset+0x4>

08004f40 <iprintf>:
 8004f40:	b40f      	push	{r0, r1, r2, r3}
 8004f42:	4b0a      	ldr	r3, [pc, #40]	; (8004f6c <iprintf+0x2c>)
 8004f44:	b513      	push	{r0, r1, r4, lr}
 8004f46:	681c      	ldr	r4, [r3, #0]
 8004f48:	b124      	cbz	r4, 8004f54 <iprintf+0x14>
 8004f4a:	69a3      	ldr	r3, [r4, #24]
 8004f4c:	b913      	cbnz	r3, 8004f54 <iprintf+0x14>
 8004f4e:	4620      	mov	r0, r4
 8004f50:	f000 f866 	bl	8005020 <__sinit>
 8004f54:	ab05      	add	r3, sp, #20
 8004f56:	9a04      	ldr	r2, [sp, #16]
 8004f58:	68a1      	ldr	r1, [r4, #8]
 8004f5a:	9301      	str	r3, [sp, #4]
 8004f5c:	4620      	mov	r0, r4
 8004f5e:	f000 f9bd 	bl	80052dc <_vfiprintf_r>
 8004f62:	b002      	add	sp, #8
 8004f64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f68:	b004      	add	sp, #16
 8004f6a:	4770      	bx	lr
 8004f6c:	20000010 	.word	0x20000010

08004f70 <std>:
 8004f70:	2300      	movs	r3, #0
 8004f72:	b510      	push	{r4, lr}
 8004f74:	4604      	mov	r4, r0
 8004f76:	e9c0 3300 	strd	r3, r3, [r0]
 8004f7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004f7e:	6083      	str	r3, [r0, #8]
 8004f80:	8181      	strh	r1, [r0, #12]
 8004f82:	6643      	str	r3, [r0, #100]	; 0x64
 8004f84:	81c2      	strh	r2, [r0, #14]
 8004f86:	6183      	str	r3, [r0, #24]
 8004f88:	4619      	mov	r1, r3
 8004f8a:	2208      	movs	r2, #8
 8004f8c:	305c      	adds	r0, #92	; 0x5c
 8004f8e:	f7ff ffcf 	bl	8004f30 <memset>
 8004f92:	4b05      	ldr	r3, [pc, #20]	; (8004fa8 <std+0x38>)
 8004f94:	6263      	str	r3, [r4, #36]	; 0x24
 8004f96:	4b05      	ldr	r3, [pc, #20]	; (8004fac <std+0x3c>)
 8004f98:	62a3      	str	r3, [r4, #40]	; 0x28
 8004f9a:	4b05      	ldr	r3, [pc, #20]	; (8004fb0 <std+0x40>)
 8004f9c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004f9e:	4b05      	ldr	r3, [pc, #20]	; (8004fb4 <std+0x44>)
 8004fa0:	6224      	str	r4, [r4, #32]
 8004fa2:	6323      	str	r3, [r4, #48]	; 0x30
 8004fa4:	bd10      	pop	{r4, pc}
 8004fa6:	bf00      	nop
 8004fa8:	08005885 	.word	0x08005885
 8004fac:	080058a7 	.word	0x080058a7
 8004fb0:	080058df 	.word	0x080058df
 8004fb4:	08005903 	.word	0x08005903

08004fb8 <_cleanup_r>:
 8004fb8:	4901      	ldr	r1, [pc, #4]	; (8004fc0 <_cleanup_r+0x8>)
 8004fba:	f000 b8af 	b.w	800511c <_fwalk_reent>
 8004fbe:	bf00      	nop
 8004fc0:	08005bdd 	.word	0x08005bdd

08004fc4 <__sfmoreglue>:
 8004fc4:	b570      	push	{r4, r5, r6, lr}
 8004fc6:	2268      	movs	r2, #104	; 0x68
 8004fc8:	1e4d      	subs	r5, r1, #1
 8004fca:	4355      	muls	r5, r2
 8004fcc:	460e      	mov	r6, r1
 8004fce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004fd2:	f000 f8e5 	bl	80051a0 <_malloc_r>
 8004fd6:	4604      	mov	r4, r0
 8004fd8:	b140      	cbz	r0, 8004fec <__sfmoreglue+0x28>
 8004fda:	2100      	movs	r1, #0
 8004fdc:	e9c0 1600 	strd	r1, r6, [r0]
 8004fe0:	300c      	adds	r0, #12
 8004fe2:	60a0      	str	r0, [r4, #8]
 8004fe4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004fe8:	f7ff ffa2 	bl	8004f30 <memset>
 8004fec:	4620      	mov	r0, r4
 8004fee:	bd70      	pop	{r4, r5, r6, pc}

08004ff0 <__sfp_lock_acquire>:
 8004ff0:	4801      	ldr	r0, [pc, #4]	; (8004ff8 <__sfp_lock_acquire+0x8>)
 8004ff2:	f000 b8b3 	b.w	800515c <__retarget_lock_acquire_recursive>
 8004ff6:	bf00      	nop
 8004ff8:	200041ad 	.word	0x200041ad

08004ffc <__sfp_lock_release>:
 8004ffc:	4801      	ldr	r0, [pc, #4]	; (8005004 <__sfp_lock_release+0x8>)
 8004ffe:	f000 b8ae 	b.w	800515e <__retarget_lock_release_recursive>
 8005002:	bf00      	nop
 8005004:	200041ad 	.word	0x200041ad

08005008 <__sinit_lock_acquire>:
 8005008:	4801      	ldr	r0, [pc, #4]	; (8005010 <__sinit_lock_acquire+0x8>)
 800500a:	f000 b8a7 	b.w	800515c <__retarget_lock_acquire_recursive>
 800500e:	bf00      	nop
 8005010:	200041ae 	.word	0x200041ae

08005014 <__sinit_lock_release>:
 8005014:	4801      	ldr	r0, [pc, #4]	; (800501c <__sinit_lock_release+0x8>)
 8005016:	f000 b8a2 	b.w	800515e <__retarget_lock_release_recursive>
 800501a:	bf00      	nop
 800501c:	200041ae 	.word	0x200041ae

08005020 <__sinit>:
 8005020:	b510      	push	{r4, lr}
 8005022:	4604      	mov	r4, r0
 8005024:	f7ff fff0 	bl	8005008 <__sinit_lock_acquire>
 8005028:	69a3      	ldr	r3, [r4, #24]
 800502a:	b11b      	cbz	r3, 8005034 <__sinit+0x14>
 800502c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005030:	f7ff bff0 	b.w	8005014 <__sinit_lock_release>
 8005034:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005038:	6523      	str	r3, [r4, #80]	; 0x50
 800503a:	4b13      	ldr	r3, [pc, #76]	; (8005088 <__sinit+0x68>)
 800503c:	4a13      	ldr	r2, [pc, #76]	; (800508c <__sinit+0x6c>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	62a2      	str	r2, [r4, #40]	; 0x28
 8005042:	42a3      	cmp	r3, r4
 8005044:	bf04      	itt	eq
 8005046:	2301      	moveq	r3, #1
 8005048:	61a3      	streq	r3, [r4, #24]
 800504a:	4620      	mov	r0, r4
 800504c:	f000 f820 	bl	8005090 <__sfp>
 8005050:	6060      	str	r0, [r4, #4]
 8005052:	4620      	mov	r0, r4
 8005054:	f000 f81c 	bl	8005090 <__sfp>
 8005058:	60a0      	str	r0, [r4, #8]
 800505a:	4620      	mov	r0, r4
 800505c:	f000 f818 	bl	8005090 <__sfp>
 8005060:	2200      	movs	r2, #0
 8005062:	60e0      	str	r0, [r4, #12]
 8005064:	2104      	movs	r1, #4
 8005066:	6860      	ldr	r0, [r4, #4]
 8005068:	f7ff ff82 	bl	8004f70 <std>
 800506c:	68a0      	ldr	r0, [r4, #8]
 800506e:	2201      	movs	r2, #1
 8005070:	2109      	movs	r1, #9
 8005072:	f7ff ff7d 	bl	8004f70 <std>
 8005076:	68e0      	ldr	r0, [r4, #12]
 8005078:	2202      	movs	r2, #2
 800507a:	2112      	movs	r1, #18
 800507c:	f7ff ff78 	bl	8004f70 <std>
 8005080:	2301      	movs	r3, #1
 8005082:	61a3      	str	r3, [r4, #24]
 8005084:	e7d2      	b.n	800502c <__sinit+0xc>
 8005086:	bf00      	nop
 8005088:	08005f4c 	.word	0x08005f4c
 800508c:	08004fb9 	.word	0x08004fb9

08005090 <__sfp>:
 8005090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005092:	4607      	mov	r7, r0
 8005094:	f7ff ffac 	bl	8004ff0 <__sfp_lock_acquire>
 8005098:	4b1e      	ldr	r3, [pc, #120]	; (8005114 <__sfp+0x84>)
 800509a:	681e      	ldr	r6, [r3, #0]
 800509c:	69b3      	ldr	r3, [r6, #24]
 800509e:	b913      	cbnz	r3, 80050a6 <__sfp+0x16>
 80050a0:	4630      	mov	r0, r6
 80050a2:	f7ff ffbd 	bl	8005020 <__sinit>
 80050a6:	3648      	adds	r6, #72	; 0x48
 80050a8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80050ac:	3b01      	subs	r3, #1
 80050ae:	d503      	bpl.n	80050b8 <__sfp+0x28>
 80050b0:	6833      	ldr	r3, [r6, #0]
 80050b2:	b30b      	cbz	r3, 80050f8 <__sfp+0x68>
 80050b4:	6836      	ldr	r6, [r6, #0]
 80050b6:	e7f7      	b.n	80050a8 <__sfp+0x18>
 80050b8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80050bc:	b9d5      	cbnz	r5, 80050f4 <__sfp+0x64>
 80050be:	4b16      	ldr	r3, [pc, #88]	; (8005118 <__sfp+0x88>)
 80050c0:	60e3      	str	r3, [r4, #12]
 80050c2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80050c6:	6665      	str	r5, [r4, #100]	; 0x64
 80050c8:	f000 f847 	bl	800515a <__retarget_lock_init_recursive>
 80050cc:	f7ff ff96 	bl	8004ffc <__sfp_lock_release>
 80050d0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80050d4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80050d8:	6025      	str	r5, [r4, #0]
 80050da:	61a5      	str	r5, [r4, #24]
 80050dc:	2208      	movs	r2, #8
 80050de:	4629      	mov	r1, r5
 80050e0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80050e4:	f7ff ff24 	bl	8004f30 <memset>
 80050e8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80050ec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80050f0:	4620      	mov	r0, r4
 80050f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050f4:	3468      	adds	r4, #104	; 0x68
 80050f6:	e7d9      	b.n	80050ac <__sfp+0x1c>
 80050f8:	2104      	movs	r1, #4
 80050fa:	4638      	mov	r0, r7
 80050fc:	f7ff ff62 	bl	8004fc4 <__sfmoreglue>
 8005100:	4604      	mov	r4, r0
 8005102:	6030      	str	r0, [r6, #0]
 8005104:	2800      	cmp	r0, #0
 8005106:	d1d5      	bne.n	80050b4 <__sfp+0x24>
 8005108:	f7ff ff78 	bl	8004ffc <__sfp_lock_release>
 800510c:	230c      	movs	r3, #12
 800510e:	603b      	str	r3, [r7, #0]
 8005110:	e7ee      	b.n	80050f0 <__sfp+0x60>
 8005112:	bf00      	nop
 8005114:	08005f4c 	.word	0x08005f4c
 8005118:	ffff0001 	.word	0xffff0001

0800511c <_fwalk_reent>:
 800511c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005120:	4606      	mov	r6, r0
 8005122:	4688      	mov	r8, r1
 8005124:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005128:	2700      	movs	r7, #0
 800512a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800512e:	f1b9 0901 	subs.w	r9, r9, #1
 8005132:	d505      	bpl.n	8005140 <_fwalk_reent+0x24>
 8005134:	6824      	ldr	r4, [r4, #0]
 8005136:	2c00      	cmp	r4, #0
 8005138:	d1f7      	bne.n	800512a <_fwalk_reent+0xe>
 800513a:	4638      	mov	r0, r7
 800513c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005140:	89ab      	ldrh	r3, [r5, #12]
 8005142:	2b01      	cmp	r3, #1
 8005144:	d907      	bls.n	8005156 <_fwalk_reent+0x3a>
 8005146:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800514a:	3301      	adds	r3, #1
 800514c:	d003      	beq.n	8005156 <_fwalk_reent+0x3a>
 800514e:	4629      	mov	r1, r5
 8005150:	4630      	mov	r0, r6
 8005152:	47c0      	blx	r8
 8005154:	4307      	orrs	r7, r0
 8005156:	3568      	adds	r5, #104	; 0x68
 8005158:	e7e9      	b.n	800512e <_fwalk_reent+0x12>

0800515a <__retarget_lock_init_recursive>:
 800515a:	4770      	bx	lr

0800515c <__retarget_lock_acquire_recursive>:
 800515c:	4770      	bx	lr

0800515e <__retarget_lock_release_recursive>:
 800515e:	4770      	bx	lr

08005160 <sbrk_aligned>:
 8005160:	b570      	push	{r4, r5, r6, lr}
 8005162:	4e0e      	ldr	r6, [pc, #56]	; (800519c <sbrk_aligned+0x3c>)
 8005164:	460c      	mov	r4, r1
 8005166:	6831      	ldr	r1, [r6, #0]
 8005168:	4605      	mov	r5, r0
 800516a:	b911      	cbnz	r1, 8005172 <sbrk_aligned+0x12>
 800516c:	f000 fb7a 	bl	8005864 <_sbrk_r>
 8005170:	6030      	str	r0, [r6, #0]
 8005172:	4621      	mov	r1, r4
 8005174:	4628      	mov	r0, r5
 8005176:	f000 fb75 	bl	8005864 <_sbrk_r>
 800517a:	1c43      	adds	r3, r0, #1
 800517c:	d00a      	beq.n	8005194 <sbrk_aligned+0x34>
 800517e:	1cc4      	adds	r4, r0, #3
 8005180:	f024 0403 	bic.w	r4, r4, #3
 8005184:	42a0      	cmp	r0, r4
 8005186:	d007      	beq.n	8005198 <sbrk_aligned+0x38>
 8005188:	1a21      	subs	r1, r4, r0
 800518a:	4628      	mov	r0, r5
 800518c:	f000 fb6a 	bl	8005864 <_sbrk_r>
 8005190:	3001      	adds	r0, #1
 8005192:	d101      	bne.n	8005198 <sbrk_aligned+0x38>
 8005194:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005198:	4620      	mov	r0, r4
 800519a:	bd70      	pop	{r4, r5, r6, pc}
 800519c:	200041b4 	.word	0x200041b4

080051a0 <_malloc_r>:
 80051a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051a4:	1ccd      	adds	r5, r1, #3
 80051a6:	f025 0503 	bic.w	r5, r5, #3
 80051aa:	3508      	adds	r5, #8
 80051ac:	2d0c      	cmp	r5, #12
 80051ae:	bf38      	it	cc
 80051b0:	250c      	movcc	r5, #12
 80051b2:	2d00      	cmp	r5, #0
 80051b4:	4607      	mov	r7, r0
 80051b6:	db01      	blt.n	80051bc <_malloc_r+0x1c>
 80051b8:	42a9      	cmp	r1, r5
 80051ba:	d905      	bls.n	80051c8 <_malloc_r+0x28>
 80051bc:	230c      	movs	r3, #12
 80051be:	603b      	str	r3, [r7, #0]
 80051c0:	2600      	movs	r6, #0
 80051c2:	4630      	mov	r0, r6
 80051c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051c8:	4e2e      	ldr	r6, [pc, #184]	; (8005284 <_malloc_r+0xe4>)
 80051ca:	f000 fdbb 	bl	8005d44 <__malloc_lock>
 80051ce:	6833      	ldr	r3, [r6, #0]
 80051d0:	461c      	mov	r4, r3
 80051d2:	bb34      	cbnz	r4, 8005222 <_malloc_r+0x82>
 80051d4:	4629      	mov	r1, r5
 80051d6:	4638      	mov	r0, r7
 80051d8:	f7ff ffc2 	bl	8005160 <sbrk_aligned>
 80051dc:	1c43      	adds	r3, r0, #1
 80051de:	4604      	mov	r4, r0
 80051e0:	d14d      	bne.n	800527e <_malloc_r+0xde>
 80051e2:	6834      	ldr	r4, [r6, #0]
 80051e4:	4626      	mov	r6, r4
 80051e6:	2e00      	cmp	r6, #0
 80051e8:	d140      	bne.n	800526c <_malloc_r+0xcc>
 80051ea:	6823      	ldr	r3, [r4, #0]
 80051ec:	4631      	mov	r1, r6
 80051ee:	4638      	mov	r0, r7
 80051f0:	eb04 0803 	add.w	r8, r4, r3
 80051f4:	f000 fb36 	bl	8005864 <_sbrk_r>
 80051f8:	4580      	cmp	r8, r0
 80051fa:	d13a      	bne.n	8005272 <_malloc_r+0xd2>
 80051fc:	6821      	ldr	r1, [r4, #0]
 80051fe:	3503      	adds	r5, #3
 8005200:	1a6d      	subs	r5, r5, r1
 8005202:	f025 0503 	bic.w	r5, r5, #3
 8005206:	3508      	adds	r5, #8
 8005208:	2d0c      	cmp	r5, #12
 800520a:	bf38      	it	cc
 800520c:	250c      	movcc	r5, #12
 800520e:	4629      	mov	r1, r5
 8005210:	4638      	mov	r0, r7
 8005212:	f7ff ffa5 	bl	8005160 <sbrk_aligned>
 8005216:	3001      	adds	r0, #1
 8005218:	d02b      	beq.n	8005272 <_malloc_r+0xd2>
 800521a:	6823      	ldr	r3, [r4, #0]
 800521c:	442b      	add	r3, r5
 800521e:	6023      	str	r3, [r4, #0]
 8005220:	e00e      	b.n	8005240 <_malloc_r+0xa0>
 8005222:	6822      	ldr	r2, [r4, #0]
 8005224:	1b52      	subs	r2, r2, r5
 8005226:	d41e      	bmi.n	8005266 <_malloc_r+0xc6>
 8005228:	2a0b      	cmp	r2, #11
 800522a:	d916      	bls.n	800525a <_malloc_r+0xba>
 800522c:	1961      	adds	r1, r4, r5
 800522e:	42a3      	cmp	r3, r4
 8005230:	6025      	str	r5, [r4, #0]
 8005232:	bf18      	it	ne
 8005234:	6059      	strne	r1, [r3, #4]
 8005236:	6863      	ldr	r3, [r4, #4]
 8005238:	bf08      	it	eq
 800523a:	6031      	streq	r1, [r6, #0]
 800523c:	5162      	str	r2, [r4, r5]
 800523e:	604b      	str	r3, [r1, #4]
 8005240:	4638      	mov	r0, r7
 8005242:	f104 060b 	add.w	r6, r4, #11
 8005246:	f000 fd83 	bl	8005d50 <__malloc_unlock>
 800524a:	f026 0607 	bic.w	r6, r6, #7
 800524e:	1d23      	adds	r3, r4, #4
 8005250:	1af2      	subs	r2, r6, r3
 8005252:	d0b6      	beq.n	80051c2 <_malloc_r+0x22>
 8005254:	1b9b      	subs	r3, r3, r6
 8005256:	50a3      	str	r3, [r4, r2]
 8005258:	e7b3      	b.n	80051c2 <_malloc_r+0x22>
 800525a:	6862      	ldr	r2, [r4, #4]
 800525c:	42a3      	cmp	r3, r4
 800525e:	bf0c      	ite	eq
 8005260:	6032      	streq	r2, [r6, #0]
 8005262:	605a      	strne	r2, [r3, #4]
 8005264:	e7ec      	b.n	8005240 <_malloc_r+0xa0>
 8005266:	4623      	mov	r3, r4
 8005268:	6864      	ldr	r4, [r4, #4]
 800526a:	e7b2      	b.n	80051d2 <_malloc_r+0x32>
 800526c:	4634      	mov	r4, r6
 800526e:	6876      	ldr	r6, [r6, #4]
 8005270:	e7b9      	b.n	80051e6 <_malloc_r+0x46>
 8005272:	230c      	movs	r3, #12
 8005274:	603b      	str	r3, [r7, #0]
 8005276:	4638      	mov	r0, r7
 8005278:	f000 fd6a 	bl	8005d50 <__malloc_unlock>
 800527c:	e7a1      	b.n	80051c2 <_malloc_r+0x22>
 800527e:	6025      	str	r5, [r4, #0]
 8005280:	e7de      	b.n	8005240 <_malloc_r+0xa0>
 8005282:	bf00      	nop
 8005284:	200041b0 	.word	0x200041b0

08005288 <__sfputc_r>:
 8005288:	6893      	ldr	r3, [r2, #8]
 800528a:	3b01      	subs	r3, #1
 800528c:	2b00      	cmp	r3, #0
 800528e:	b410      	push	{r4}
 8005290:	6093      	str	r3, [r2, #8]
 8005292:	da08      	bge.n	80052a6 <__sfputc_r+0x1e>
 8005294:	6994      	ldr	r4, [r2, #24]
 8005296:	42a3      	cmp	r3, r4
 8005298:	db01      	blt.n	800529e <__sfputc_r+0x16>
 800529a:	290a      	cmp	r1, #10
 800529c:	d103      	bne.n	80052a6 <__sfputc_r+0x1e>
 800529e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80052a2:	f000 bb33 	b.w	800590c <__swbuf_r>
 80052a6:	6813      	ldr	r3, [r2, #0]
 80052a8:	1c58      	adds	r0, r3, #1
 80052aa:	6010      	str	r0, [r2, #0]
 80052ac:	7019      	strb	r1, [r3, #0]
 80052ae:	4608      	mov	r0, r1
 80052b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80052b4:	4770      	bx	lr

080052b6 <__sfputs_r>:
 80052b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052b8:	4606      	mov	r6, r0
 80052ba:	460f      	mov	r7, r1
 80052bc:	4614      	mov	r4, r2
 80052be:	18d5      	adds	r5, r2, r3
 80052c0:	42ac      	cmp	r4, r5
 80052c2:	d101      	bne.n	80052c8 <__sfputs_r+0x12>
 80052c4:	2000      	movs	r0, #0
 80052c6:	e007      	b.n	80052d8 <__sfputs_r+0x22>
 80052c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052cc:	463a      	mov	r2, r7
 80052ce:	4630      	mov	r0, r6
 80052d0:	f7ff ffda 	bl	8005288 <__sfputc_r>
 80052d4:	1c43      	adds	r3, r0, #1
 80052d6:	d1f3      	bne.n	80052c0 <__sfputs_r+0xa>
 80052d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080052dc <_vfiprintf_r>:
 80052dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052e0:	460d      	mov	r5, r1
 80052e2:	b09d      	sub	sp, #116	; 0x74
 80052e4:	4614      	mov	r4, r2
 80052e6:	4698      	mov	r8, r3
 80052e8:	4606      	mov	r6, r0
 80052ea:	b118      	cbz	r0, 80052f4 <_vfiprintf_r+0x18>
 80052ec:	6983      	ldr	r3, [r0, #24]
 80052ee:	b90b      	cbnz	r3, 80052f4 <_vfiprintf_r+0x18>
 80052f0:	f7ff fe96 	bl	8005020 <__sinit>
 80052f4:	4b89      	ldr	r3, [pc, #548]	; (800551c <_vfiprintf_r+0x240>)
 80052f6:	429d      	cmp	r5, r3
 80052f8:	d11b      	bne.n	8005332 <_vfiprintf_r+0x56>
 80052fa:	6875      	ldr	r5, [r6, #4]
 80052fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80052fe:	07d9      	lsls	r1, r3, #31
 8005300:	d405      	bmi.n	800530e <_vfiprintf_r+0x32>
 8005302:	89ab      	ldrh	r3, [r5, #12]
 8005304:	059a      	lsls	r2, r3, #22
 8005306:	d402      	bmi.n	800530e <_vfiprintf_r+0x32>
 8005308:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800530a:	f7ff ff27 	bl	800515c <__retarget_lock_acquire_recursive>
 800530e:	89ab      	ldrh	r3, [r5, #12]
 8005310:	071b      	lsls	r3, r3, #28
 8005312:	d501      	bpl.n	8005318 <_vfiprintf_r+0x3c>
 8005314:	692b      	ldr	r3, [r5, #16]
 8005316:	b9eb      	cbnz	r3, 8005354 <_vfiprintf_r+0x78>
 8005318:	4629      	mov	r1, r5
 800531a:	4630      	mov	r0, r6
 800531c:	f000 fb5a 	bl	80059d4 <__swsetup_r>
 8005320:	b1c0      	cbz	r0, 8005354 <_vfiprintf_r+0x78>
 8005322:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005324:	07dc      	lsls	r4, r3, #31
 8005326:	d50e      	bpl.n	8005346 <_vfiprintf_r+0x6a>
 8005328:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800532c:	b01d      	add	sp, #116	; 0x74
 800532e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005332:	4b7b      	ldr	r3, [pc, #492]	; (8005520 <_vfiprintf_r+0x244>)
 8005334:	429d      	cmp	r5, r3
 8005336:	d101      	bne.n	800533c <_vfiprintf_r+0x60>
 8005338:	68b5      	ldr	r5, [r6, #8]
 800533a:	e7df      	b.n	80052fc <_vfiprintf_r+0x20>
 800533c:	4b79      	ldr	r3, [pc, #484]	; (8005524 <_vfiprintf_r+0x248>)
 800533e:	429d      	cmp	r5, r3
 8005340:	bf08      	it	eq
 8005342:	68f5      	ldreq	r5, [r6, #12]
 8005344:	e7da      	b.n	80052fc <_vfiprintf_r+0x20>
 8005346:	89ab      	ldrh	r3, [r5, #12]
 8005348:	0598      	lsls	r0, r3, #22
 800534a:	d4ed      	bmi.n	8005328 <_vfiprintf_r+0x4c>
 800534c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800534e:	f7ff ff06 	bl	800515e <__retarget_lock_release_recursive>
 8005352:	e7e9      	b.n	8005328 <_vfiprintf_r+0x4c>
 8005354:	2300      	movs	r3, #0
 8005356:	9309      	str	r3, [sp, #36]	; 0x24
 8005358:	2320      	movs	r3, #32
 800535a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800535e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005362:	2330      	movs	r3, #48	; 0x30
 8005364:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005528 <_vfiprintf_r+0x24c>
 8005368:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800536c:	f04f 0901 	mov.w	r9, #1
 8005370:	4623      	mov	r3, r4
 8005372:	469a      	mov	sl, r3
 8005374:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005378:	b10a      	cbz	r2, 800537e <_vfiprintf_r+0xa2>
 800537a:	2a25      	cmp	r2, #37	; 0x25
 800537c:	d1f9      	bne.n	8005372 <_vfiprintf_r+0x96>
 800537e:	ebba 0b04 	subs.w	fp, sl, r4
 8005382:	d00b      	beq.n	800539c <_vfiprintf_r+0xc0>
 8005384:	465b      	mov	r3, fp
 8005386:	4622      	mov	r2, r4
 8005388:	4629      	mov	r1, r5
 800538a:	4630      	mov	r0, r6
 800538c:	f7ff ff93 	bl	80052b6 <__sfputs_r>
 8005390:	3001      	adds	r0, #1
 8005392:	f000 80aa 	beq.w	80054ea <_vfiprintf_r+0x20e>
 8005396:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005398:	445a      	add	r2, fp
 800539a:	9209      	str	r2, [sp, #36]	; 0x24
 800539c:	f89a 3000 	ldrb.w	r3, [sl]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	f000 80a2 	beq.w	80054ea <_vfiprintf_r+0x20e>
 80053a6:	2300      	movs	r3, #0
 80053a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80053ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80053b0:	f10a 0a01 	add.w	sl, sl, #1
 80053b4:	9304      	str	r3, [sp, #16]
 80053b6:	9307      	str	r3, [sp, #28]
 80053b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80053bc:	931a      	str	r3, [sp, #104]	; 0x68
 80053be:	4654      	mov	r4, sl
 80053c0:	2205      	movs	r2, #5
 80053c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053c6:	4858      	ldr	r0, [pc, #352]	; (8005528 <_vfiprintf_r+0x24c>)
 80053c8:	f7fa ff12 	bl	80001f0 <memchr>
 80053cc:	9a04      	ldr	r2, [sp, #16]
 80053ce:	b9d8      	cbnz	r0, 8005408 <_vfiprintf_r+0x12c>
 80053d0:	06d1      	lsls	r1, r2, #27
 80053d2:	bf44      	itt	mi
 80053d4:	2320      	movmi	r3, #32
 80053d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80053da:	0713      	lsls	r3, r2, #28
 80053dc:	bf44      	itt	mi
 80053de:	232b      	movmi	r3, #43	; 0x2b
 80053e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80053e4:	f89a 3000 	ldrb.w	r3, [sl]
 80053e8:	2b2a      	cmp	r3, #42	; 0x2a
 80053ea:	d015      	beq.n	8005418 <_vfiprintf_r+0x13c>
 80053ec:	9a07      	ldr	r2, [sp, #28]
 80053ee:	4654      	mov	r4, sl
 80053f0:	2000      	movs	r0, #0
 80053f2:	f04f 0c0a 	mov.w	ip, #10
 80053f6:	4621      	mov	r1, r4
 80053f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80053fc:	3b30      	subs	r3, #48	; 0x30
 80053fe:	2b09      	cmp	r3, #9
 8005400:	d94e      	bls.n	80054a0 <_vfiprintf_r+0x1c4>
 8005402:	b1b0      	cbz	r0, 8005432 <_vfiprintf_r+0x156>
 8005404:	9207      	str	r2, [sp, #28]
 8005406:	e014      	b.n	8005432 <_vfiprintf_r+0x156>
 8005408:	eba0 0308 	sub.w	r3, r0, r8
 800540c:	fa09 f303 	lsl.w	r3, r9, r3
 8005410:	4313      	orrs	r3, r2
 8005412:	9304      	str	r3, [sp, #16]
 8005414:	46a2      	mov	sl, r4
 8005416:	e7d2      	b.n	80053be <_vfiprintf_r+0xe2>
 8005418:	9b03      	ldr	r3, [sp, #12]
 800541a:	1d19      	adds	r1, r3, #4
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	9103      	str	r1, [sp, #12]
 8005420:	2b00      	cmp	r3, #0
 8005422:	bfbb      	ittet	lt
 8005424:	425b      	neglt	r3, r3
 8005426:	f042 0202 	orrlt.w	r2, r2, #2
 800542a:	9307      	strge	r3, [sp, #28]
 800542c:	9307      	strlt	r3, [sp, #28]
 800542e:	bfb8      	it	lt
 8005430:	9204      	strlt	r2, [sp, #16]
 8005432:	7823      	ldrb	r3, [r4, #0]
 8005434:	2b2e      	cmp	r3, #46	; 0x2e
 8005436:	d10c      	bne.n	8005452 <_vfiprintf_r+0x176>
 8005438:	7863      	ldrb	r3, [r4, #1]
 800543a:	2b2a      	cmp	r3, #42	; 0x2a
 800543c:	d135      	bne.n	80054aa <_vfiprintf_r+0x1ce>
 800543e:	9b03      	ldr	r3, [sp, #12]
 8005440:	1d1a      	adds	r2, r3, #4
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	9203      	str	r2, [sp, #12]
 8005446:	2b00      	cmp	r3, #0
 8005448:	bfb8      	it	lt
 800544a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800544e:	3402      	adds	r4, #2
 8005450:	9305      	str	r3, [sp, #20]
 8005452:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005538 <_vfiprintf_r+0x25c>
 8005456:	7821      	ldrb	r1, [r4, #0]
 8005458:	2203      	movs	r2, #3
 800545a:	4650      	mov	r0, sl
 800545c:	f7fa fec8 	bl	80001f0 <memchr>
 8005460:	b140      	cbz	r0, 8005474 <_vfiprintf_r+0x198>
 8005462:	2340      	movs	r3, #64	; 0x40
 8005464:	eba0 000a 	sub.w	r0, r0, sl
 8005468:	fa03 f000 	lsl.w	r0, r3, r0
 800546c:	9b04      	ldr	r3, [sp, #16]
 800546e:	4303      	orrs	r3, r0
 8005470:	3401      	adds	r4, #1
 8005472:	9304      	str	r3, [sp, #16]
 8005474:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005478:	482c      	ldr	r0, [pc, #176]	; (800552c <_vfiprintf_r+0x250>)
 800547a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800547e:	2206      	movs	r2, #6
 8005480:	f7fa feb6 	bl	80001f0 <memchr>
 8005484:	2800      	cmp	r0, #0
 8005486:	d03f      	beq.n	8005508 <_vfiprintf_r+0x22c>
 8005488:	4b29      	ldr	r3, [pc, #164]	; (8005530 <_vfiprintf_r+0x254>)
 800548a:	bb1b      	cbnz	r3, 80054d4 <_vfiprintf_r+0x1f8>
 800548c:	9b03      	ldr	r3, [sp, #12]
 800548e:	3307      	adds	r3, #7
 8005490:	f023 0307 	bic.w	r3, r3, #7
 8005494:	3308      	adds	r3, #8
 8005496:	9303      	str	r3, [sp, #12]
 8005498:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800549a:	443b      	add	r3, r7
 800549c:	9309      	str	r3, [sp, #36]	; 0x24
 800549e:	e767      	b.n	8005370 <_vfiprintf_r+0x94>
 80054a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80054a4:	460c      	mov	r4, r1
 80054a6:	2001      	movs	r0, #1
 80054a8:	e7a5      	b.n	80053f6 <_vfiprintf_r+0x11a>
 80054aa:	2300      	movs	r3, #0
 80054ac:	3401      	adds	r4, #1
 80054ae:	9305      	str	r3, [sp, #20]
 80054b0:	4619      	mov	r1, r3
 80054b2:	f04f 0c0a 	mov.w	ip, #10
 80054b6:	4620      	mov	r0, r4
 80054b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80054bc:	3a30      	subs	r2, #48	; 0x30
 80054be:	2a09      	cmp	r2, #9
 80054c0:	d903      	bls.n	80054ca <_vfiprintf_r+0x1ee>
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d0c5      	beq.n	8005452 <_vfiprintf_r+0x176>
 80054c6:	9105      	str	r1, [sp, #20]
 80054c8:	e7c3      	b.n	8005452 <_vfiprintf_r+0x176>
 80054ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80054ce:	4604      	mov	r4, r0
 80054d0:	2301      	movs	r3, #1
 80054d2:	e7f0      	b.n	80054b6 <_vfiprintf_r+0x1da>
 80054d4:	ab03      	add	r3, sp, #12
 80054d6:	9300      	str	r3, [sp, #0]
 80054d8:	462a      	mov	r2, r5
 80054da:	4b16      	ldr	r3, [pc, #88]	; (8005534 <_vfiprintf_r+0x258>)
 80054dc:	a904      	add	r1, sp, #16
 80054de:	4630      	mov	r0, r6
 80054e0:	f3af 8000 	nop.w
 80054e4:	4607      	mov	r7, r0
 80054e6:	1c78      	adds	r0, r7, #1
 80054e8:	d1d6      	bne.n	8005498 <_vfiprintf_r+0x1bc>
 80054ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80054ec:	07d9      	lsls	r1, r3, #31
 80054ee:	d405      	bmi.n	80054fc <_vfiprintf_r+0x220>
 80054f0:	89ab      	ldrh	r3, [r5, #12]
 80054f2:	059a      	lsls	r2, r3, #22
 80054f4:	d402      	bmi.n	80054fc <_vfiprintf_r+0x220>
 80054f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80054f8:	f7ff fe31 	bl	800515e <__retarget_lock_release_recursive>
 80054fc:	89ab      	ldrh	r3, [r5, #12]
 80054fe:	065b      	lsls	r3, r3, #25
 8005500:	f53f af12 	bmi.w	8005328 <_vfiprintf_r+0x4c>
 8005504:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005506:	e711      	b.n	800532c <_vfiprintf_r+0x50>
 8005508:	ab03      	add	r3, sp, #12
 800550a:	9300      	str	r3, [sp, #0]
 800550c:	462a      	mov	r2, r5
 800550e:	4b09      	ldr	r3, [pc, #36]	; (8005534 <_vfiprintf_r+0x258>)
 8005510:	a904      	add	r1, sp, #16
 8005512:	4630      	mov	r0, r6
 8005514:	f000 f880 	bl	8005618 <_printf_i>
 8005518:	e7e4      	b.n	80054e4 <_vfiprintf_r+0x208>
 800551a:	bf00      	nop
 800551c:	08005f70 	.word	0x08005f70
 8005520:	08005f90 	.word	0x08005f90
 8005524:	08005f50 	.word	0x08005f50
 8005528:	08005fb0 	.word	0x08005fb0
 800552c:	08005fba 	.word	0x08005fba
 8005530:	00000000 	.word	0x00000000
 8005534:	080052b7 	.word	0x080052b7
 8005538:	08005fb6 	.word	0x08005fb6

0800553c <_printf_common>:
 800553c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005540:	4616      	mov	r6, r2
 8005542:	4699      	mov	r9, r3
 8005544:	688a      	ldr	r2, [r1, #8]
 8005546:	690b      	ldr	r3, [r1, #16]
 8005548:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800554c:	4293      	cmp	r3, r2
 800554e:	bfb8      	it	lt
 8005550:	4613      	movlt	r3, r2
 8005552:	6033      	str	r3, [r6, #0]
 8005554:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005558:	4607      	mov	r7, r0
 800555a:	460c      	mov	r4, r1
 800555c:	b10a      	cbz	r2, 8005562 <_printf_common+0x26>
 800555e:	3301      	adds	r3, #1
 8005560:	6033      	str	r3, [r6, #0]
 8005562:	6823      	ldr	r3, [r4, #0]
 8005564:	0699      	lsls	r1, r3, #26
 8005566:	bf42      	ittt	mi
 8005568:	6833      	ldrmi	r3, [r6, #0]
 800556a:	3302      	addmi	r3, #2
 800556c:	6033      	strmi	r3, [r6, #0]
 800556e:	6825      	ldr	r5, [r4, #0]
 8005570:	f015 0506 	ands.w	r5, r5, #6
 8005574:	d106      	bne.n	8005584 <_printf_common+0x48>
 8005576:	f104 0a19 	add.w	sl, r4, #25
 800557a:	68e3      	ldr	r3, [r4, #12]
 800557c:	6832      	ldr	r2, [r6, #0]
 800557e:	1a9b      	subs	r3, r3, r2
 8005580:	42ab      	cmp	r3, r5
 8005582:	dc26      	bgt.n	80055d2 <_printf_common+0x96>
 8005584:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005588:	1e13      	subs	r3, r2, #0
 800558a:	6822      	ldr	r2, [r4, #0]
 800558c:	bf18      	it	ne
 800558e:	2301      	movne	r3, #1
 8005590:	0692      	lsls	r2, r2, #26
 8005592:	d42b      	bmi.n	80055ec <_printf_common+0xb0>
 8005594:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005598:	4649      	mov	r1, r9
 800559a:	4638      	mov	r0, r7
 800559c:	47c0      	blx	r8
 800559e:	3001      	adds	r0, #1
 80055a0:	d01e      	beq.n	80055e0 <_printf_common+0xa4>
 80055a2:	6823      	ldr	r3, [r4, #0]
 80055a4:	68e5      	ldr	r5, [r4, #12]
 80055a6:	6832      	ldr	r2, [r6, #0]
 80055a8:	f003 0306 	and.w	r3, r3, #6
 80055ac:	2b04      	cmp	r3, #4
 80055ae:	bf08      	it	eq
 80055b0:	1aad      	subeq	r5, r5, r2
 80055b2:	68a3      	ldr	r3, [r4, #8]
 80055b4:	6922      	ldr	r2, [r4, #16]
 80055b6:	bf0c      	ite	eq
 80055b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80055bc:	2500      	movne	r5, #0
 80055be:	4293      	cmp	r3, r2
 80055c0:	bfc4      	itt	gt
 80055c2:	1a9b      	subgt	r3, r3, r2
 80055c4:	18ed      	addgt	r5, r5, r3
 80055c6:	2600      	movs	r6, #0
 80055c8:	341a      	adds	r4, #26
 80055ca:	42b5      	cmp	r5, r6
 80055cc:	d11a      	bne.n	8005604 <_printf_common+0xc8>
 80055ce:	2000      	movs	r0, #0
 80055d0:	e008      	b.n	80055e4 <_printf_common+0xa8>
 80055d2:	2301      	movs	r3, #1
 80055d4:	4652      	mov	r2, sl
 80055d6:	4649      	mov	r1, r9
 80055d8:	4638      	mov	r0, r7
 80055da:	47c0      	blx	r8
 80055dc:	3001      	adds	r0, #1
 80055de:	d103      	bne.n	80055e8 <_printf_common+0xac>
 80055e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80055e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055e8:	3501      	adds	r5, #1
 80055ea:	e7c6      	b.n	800557a <_printf_common+0x3e>
 80055ec:	18e1      	adds	r1, r4, r3
 80055ee:	1c5a      	adds	r2, r3, #1
 80055f0:	2030      	movs	r0, #48	; 0x30
 80055f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80055f6:	4422      	add	r2, r4
 80055f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80055fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005600:	3302      	adds	r3, #2
 8005602:	e7c7      	b.n	8005594 <_printf_common+0x58>
 8005604:	2301      	movs	r3, #1
 8005606:	4622      	mov	r2, r4
 8005608:	4649      	mov	r1, r9
 800560a:	4638      	mov	r0, r7
 800560c:	47c0      	blx	r8
 800560e:	3001      	adds	r0, #1
 8005610:	d0e6      	beq.n	80055e0 <_printf_common+0xa4>
 8005612:	3601      	adds	r6, #1
 8005614:	e7d9      	b.n	80055ca <_printf_common+0x8e>
	...

08005618 <_printf_i>:
 8005618:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800561c:	7e0f      	ldrb	r7, [r1, #24]
 800561e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005620:	2f78      	cmp	r7, #120	; 0x78
 8005622:	4691      	mov	r9, r2
 8005624:	4680      	mov	r8, r0
 8005626:	460c      	mov	r4, r1
 8005628:	469a      	mov	sl, r3
 800562a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800562e:	d807      	bhi.n	8005640 <_printf_i+0x28>
 8005630:	2f62      	cmp	r7, #98	; 0x62
 8005632:	d80a      	bhi.n	800564a <_printf_i+0x32>
 8005634:	2f00      	cmp	r7, #0
 8005636:	f000 80d8 	beq.w	80057ea <_printf_i+0x1d2>
 800563a:	2f58      	cmp	r7, #88	; 0x58
 800563c:	f000 80a3 	beq.w	8005786 <_printf_i+0x16e>
 8005640:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005644:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005648:	e03a      	b.n	80056c0 <_printf_i+0xa8>
 800564a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800564e:	2b15      	cmp	r3, #21
 8005650:	d8f6      	bhi.n	8005640 <_printf_i+0x28>
 8005652:	a101      	add	r1, pc, #4	; (adr r1, 8005658 <_printf_i+0x40>)
 8005654:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005658:	080056b1 	.word	0x080056b1
 800565c:	080056c5 	.word	0x080056c5
 8005660:	08005641 	.word	0x08005641
 8005664:	08005641 	.word	0x08005641
 8005668:	08005641 	.word	0x08005641
 800566c:	08005641 	.word	0x08005641
 8005670:	080056c5 	.word	0x080056c5
 8005674:	08005641 	.word	0x08005641
 8005678:	08005641 	.word	0x08005641
 800567c:	08005641 	.word	0x08005641
 8005680:	08005641 	.word	0x08005641
 8005684:	080057d1 	.word	0x080057d1
 8005688:	080056f5 	.word	0x080056f5
 800568c:	080057b3 	.word	0x080057b3
 8005690:	08005641 	.word	0x08005641
 8005694:	08005641 	.word	0x08005641
 8005698:	080057f3 	.word	0x080057f3
 800569c:	08005641 	.word	0x08005641
 80056a0:	080056f5 	.word	0x080056f5
 80056a4:	08005641 	.word	0x08005641
 80056a8:	08005641 	.word	0x08005641
 80056ac:	080057bb 	.word	0x080057bb
 80056b0:	682b      	ldr	r3, [r5, #0]
 80056b2:	1d1a      	adds	r2, r3, #4
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	602a      	str	r2, [r5, #0]
 80056b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80056bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80056c0:	2301      	movs	r3, #1
 80056c2:	e0a3      	b.n	800580c <_printf_i+0x1f4>
 80056c4:	6820      	ldr	r0, [r4, #0]
 80056c6:	6829      	ldr	r1, [r5, #0]
 80056c8:	0606      	lsls	r6, r0, #24
 80056ca:	f101 0304 	add.w	r3, r1, #4
 80056ce:	d50a      	bpl.n	80056e6 <_printf_i+0xce>
 80056d0:	680e      	ldr	r6, [r1, #0]
 80056d2:	602b      	str	r3, [r5, #0]
 80056d4:	2e00      	cmp	r6, #0
 80056d6:	da03      	bge.n	80056e0 <_printf_i+0xc8>
 80056d8:	232d      	movs	r3, #45	; 0x2d
 80056da:	4276      	negs	r6, r6
 80056dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056e0:	485e      	ldr	r0, [pc, #376]	; (800585c <_printf_i+0x244>)
 80056e2:	230a      	movs	r3, #10
 80056e4:	e019      	b.n	800571a <_printf_i+0x102>
 80056e6:	680e      	ldr	r6, [r1, #0]
 80056e8:	602b      	str	r3, [r5, #0]
 80056ea:	f010 0f40 	tst.w	r0, #64	; 0x40
 80056ee:	bf18      	it	ne
 80056f0:	b236      	sxthne	r6, r6
 80056f2:	e7ef      	b.n	80056d4 <_printf_i+0xbc>
 80056f4:	682b      	ldr	r3, [r5, #0]
 80056f6:	6820      	ldr	r0, [r4, #0]
 80056f8:	1d19      	adds	r1, r3, #4
 80056fa:	6029      	str	r1, [r5, #0]
 80056fc:	0601      	lsls	r1, r0, #24
 80056fe:	d501      	bpl.n	8005704 <_printf_i+0xec>
 8005700:	681e      	ldr	r6, [r3, #0]
 8005702:	e002      	b.n	800570a <_printf_i+0xf2>
 8005704:	0646      	lsls	r6, r0, #25
 8005706:	d5fb      	bpl.n	8005700 <_printf_i+0xe8>
 8005708:	881e      	ldrh	r6, [r3, #0]
 800570a:	4854      	ldr	r0, [pc, #336]	; (800585c <_printf_i+0x244>)
 800570c:	2f6f      	cmp	r7, #111	; 0x6f
 800570e:	bf0c      	ite	eq
 8005710:	2308      	moveq	r3, #8
 8005712:	230a      	movne	r3, #10
 8005714:	2100      	movs	r1, #0
 8005716:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800571a:	6865      	ldr	r5, [r4, #4]
 800571c:	60a5      	str	r5, [r4, #8]
 800571e:	2d00      	cmp	r5, #0
 8005720:	bfa2      	ittt	ge
 8005722:	6821      	ldrge	r1, [r4, #0]
 8005724:	f021 0104 	bicge.w	r1, r1, #4
 8005728:	6021      	strge	r1, [r4, #0]
 800572a:	b90e      	cbnz	r6, 8005730 <_printf_i+0x118>
 800572c:	2d00      	cmp	r5, #0
 800572e:	d04d      	beq.n	80057cc <_printf_i+0x1b4>
 8005730:	4615      	mov	r5, r2
 8005732:	fbb6 f1f3 	udiv	r1, r6, r3
 8005736:	fb03 6711 	mls	r7, r3, r1, r6
 800573a:	5dc7      	ldrb	r7, [r0, r7]
 800573c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005740:	4637      	mov	r7, r6
 8005742:	42bb      	cmp	r3, r7
 8005744:	460e      	mov	r6, r1
 8005746:	d9f4      	bls.n	8005732 <_printf_i+0x11a>
 8005748:	2b08      	cmp	r3, #8
 800574a:	d10b      	bne.n	8005764 <_printf_i+0x14c>
 800574c:	6823      	ldr	r3, [r4, #0]
 800574e:	07de      	lsls	r6, r3, #31
 8005750:	d508      	bpl.n	8005764 <_printf_i+0x14c>
 8005752:	6923      	ldr	r3, [r4, #16]
 8005754:	6861      	ldr	r1, [r4, #4]
 8005756:	4299      	cmp	r1, r3
 8005758:	bfde      	ittt	le
 800575a:	2330      	movle	r3, #48	; 0x30
 800575c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005760:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005764:	1b52      	subs	r2, r2, r5
 8005766:	6122      	str	r2, [r4, #16]
 8005768:	f8cd a000 	str.w	sl, [sp]
 800576c:	464b      	mov	r3, r9
 800576e:	aa03      	add	r2, sp, #12
 8005770:	4621      	mov	r1, r4
 8005772:	4640      	mov	r0, r8
 8005774:	f7ff fee2 	bl	800553c <_printf_common>
 8005778:	3001      	adds	r0, #1
 800577a:	d14c      	bne.n	8005816 <_printf_i+0x1fe>
 800577c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005780:	b004      	add	sp, #16
 8005782:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005786:	4835      	ldr	r0, [pc, #212]	; (800585c <_printf_i+0x244>)
 8005788:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800578c:	6829      	ldr	r1, [r5, #0]
 800578e:	6823      	ldr	r3, [r4, #0]
 8005790:	f851 6b04 	ldr.w	r6, [r1], #4
 8005794:	6029      	str	r1, [r5, #0]
 8005796:	061d      	lsls	r5, r3, #24
 8005798:	d514      	bpl.n	80057c4 <_printf_i+0x1ac>
 800579a:	07df      	lsls	r7, r3, #31
 800579c:	bf44      	itt	mi
 800579e:	f043 0320 	orrmi.w	r3, r3, #32
 80057a2:	6023      	strmi	r3, [r4, #0]
 80057a4:	b91e      	cbnz	r6, 80057ae <_printf_i+0x196>
 80057a6:	6823      	ldr	r3, [r4, #0]
 80057a8:	f023 0320 	bic.w	r3, r3, #32
 80057ac:	6023      	str	r3, [r4, #0]
 80057ae:	2310      	movs	r3, #16
 80057b0:	e7b0      	b.n	8005714 <_printf_i+0xfc>
 80057b2:	6823      	ldr	r3, [r4, #0]
 80057b4:	f043 0320 	orr.w	r3, r3, #32
 80057b8:	6023      	str	r3, [r4, #0]
 80057ba:	2378      	movs	r3, #120	; 0x78
 80057bc:	4828      	ldr	r0, [pc, #160]	; (8005860 <_printf_i+0x248>)
 80057be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80057c2:	e7e3      	b.n	800578c <_printf_i+0x174>
 80057c4:	0659      	lsls	r1, r3, #25
 80057c6:	bf48      	it	mi
 80057c8:	b2b6      	uxthmi	r6, r6
 80057ca:	e7e6      	b.n	800579a <_printf_i+0x182>
 80057cc:	4615      	mov	r5, r2
 80057ce:	e7bb      	b.n	8005748 <_printf_i+0x130>
 80057d0:	682b      	ldr	r3, [r5, #0]
 80057d2:	6826      	ldr	r6, [r4, #0]
 80057d4:	6961      	ldr	r1, [r4, #20]
 80057d6:	1d18      	adds	r0, r3, #4
 80057d8:	6028      	str	r0, [r5, #0]
 80057da:	0635      	lsls	r5, r6, #24
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	d501      	bpl.n	80057e4 <_printf_i+0x1cc>
 80057e0:	6019      	str	r1, [r3, #0]
 80057e2:	e002      	b.n	80057ea <_printf_i+0x1d2>
 80057e4:	0670      	lsls	r0, r6, #25
 80057e6:	d5fb      	bpl.n	80057e0 <_printf_i+0x1c8>
 80057e8:	8019      	strh	r1, [r3, #0]
 80057ea:	2300      	movs	r3, #0
 80057ec:	6123      	str	r3, [r4, #16]
 80057ee:	4615      	mov	r5, r2
 80057f0:	e7ba      	b.n	8005768 <_printf_i+0x150>
 80057f2:	682b      	ldr	r3, [r5, #0]
 80057f4:	1d1a      	adds	r2, r3, #4
 80057f6:	602a      	str	r2, [r5, #0]
 80057f8:	681d      	ldr	r5, [r3, #0]
 80057fa:	6862      	ldr	r2, [r4, #4]
 80057fc:	2100      	movs	r1, #0
 80057fe:	4628      	mov	r0, r5
 8005800:	f7fa fcf6 	bl	80001f0 <memchr>
 8005804:	b108      	cbz	r0, 800580a <_printf_i+0x1f2>
 8005806:	1b40      	subs	r0, r0, r5
 8005808:	6060      	str	r0, [r4, #4]
 800580a:	6863      	ldr	r3, [r4, #4]
 800580c:	6123      	str	r3, [r4, #16]
 800580e:	2300      	movs	r3, #0
 8005810:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005814:	e7a8      	b.n	8005768 <_printf_i+0x150>
 8005816:	6923      	ldr	r3, [r4, #16]
 8005818:	462a      	mov	r2, r5
 800581a:	4649      	mov	r1, r9
 800581c:	4640      	mov	r0, r8
 800581e:	47d0      	blx	sl
 8005820:	3001      	adds	r0, #1
 8005822:	d0ab      	beq.n	800577c <_printf_i+0x164>
 8005824:	6823      	ldr	r3, [r4, #0]
 8005826:	079b      	lsls	r3, r3, #30
 8005828:	d413      	bmi.n	8005852 <_printf_i+0x23a>
 800582a:	68e0      	ldr	r0, [r4, #12]
 800582c:	9b03      	ldr	r3, [sp, #12]
 800582e:	4298      	cmp	r0, r3
 8005830:	bfb8      	it	lt
 8005832:	4618      	movlt	r0, r3
 8005834:	e7a4      	b.n	8005780 <_printf_i+0x168>
 8005836:	2301      	movs	r3, #1
 8005838:	4632      	mov	r2, r6
 800583a:	4649      	mov	r1, r9
 800583c:	4640      	mov	r0, r8
 800583e:	47d0      	blx	sl
 8005840:	3001      	adds	r0, #1
 8005842:	d09b      	beq.n	800577c <_printf_i+0x164>
 8005844:	3501      	adds	r5, #1
 8005846:	68e3      	ldr	r3, [r4, #12]
 8005848:	9903      	ldr	r1, [sp, #12]
 800584a:	1a5b      	subs	r3, r3, r1
 800584c:	42ab      	cmp	r3, r5
 800584e:	dcf2      	bgt.n	8005836 <_printf_i+0x21e>
 8005850:	e7eb      	b.n	800582a <_printf_i+0x212>
 8005852:	2500      	movs	r5, #0
 8005854:	f104 0619 	add.w	r6, r4, #25
 8005858:	e7f5      	b.n	8005846 <_printf_i+0x22e>
 800585a:	bf00      	nop
 800585c:	08005fc1 	.word	0x08005fc1
 8005860:	08005fd2 	.word	0x08005fd2

08005864 <_sbrk_r>:
 8005864:	b538      	push	{r3, r4, r5, lr}
 8005866:	4d06      	ldr	r5, [pc, #24]	; (8005880 <_sbrk_r+0x1c>)
 8005868:	2300      	movs	r3, #0
 800586a:	4604      	mov	r4, r0
 800586c:	4608      	mov	r0, r1
 800586e:	602b      	str	r3, [r5, #0]
 8005870:	f7fb fbf4 	bl	800105c <_sbrk>
 8005874:	1c43      	adds	r3, r0, #1
 8005876:	d102      	bne.n	800587e <_sbrk_r+0x1a>
 8005878:	682b      	ldr	r3, [r5, #0]
 800587a:	b103      	cbz	r3, 800587e <_sbrk_r+0x1a>
 800587c:	6023      	str	r3, [r4, #0]
 800587e:	bd38      	pop	{r3, r4, r5, pc}
 8005880:	200041b8 	.word	0x200041b8

08005884 <__sread>:
 8005884:	b510      	push	{r4, lr}
 8005886:	460c      	mov	r4, r1
 8005888:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800588c:	f000 fab2 	bl	8005df4 <_read_r>
 8005890:	2800      	cmp	r0, #0
 8005892:	bfab      	itete	ge
 8005894:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005896:	89a3      	ldrhlt	r3, [r4, #12]
 8005898:	181b      	addge	r3, r3, r0
 800589a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800589e:	bfac      	ite	ge
 80058a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80058a2:	81a3      	strhlt	r3, [r4, #12]
 80058a4:	bd10      	pop	{r4, pc}

080058a6 <__swrite>:
 80058a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058aa:	461f      	mov	r7, r3
 80058ac:	898b      	ldrh	r3, [r1, #12]
 80058ae:	05db      	lsls	r3, r3, #23
 80058b0:	4605      	mov	r5, r0
 80058b2:	460c      	mov	r4, r1
 80058b4:	4616      	mov	r6, r2
 80058b6:	d505      	bpl.n	80058c4 <__swrite+0x1e>
 80058b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058bc:	2302      	movs	r3, #2
 80058be:	2200      	movs	r2, #0
 80058c0:	f000 f9c8 	bl	8005c54 <_lseek_r>
 80058c4:	89a3      	ldrh	r3, [r4, #12]
 80058c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80058ce:	81a3      	strh	r3, [r4, #12]
 80058d0:	4632      	mov	r2, r6
 80058d2:	463b      	mov	r3, r7
 80058d4:	4628      	mov	r0, r5
 80058d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058da:	f000 b869 	b.w	80059b0 <_write_r>

080058de <__sseek>:
 80058de:	b510      	push	{r4, lr}
 80058e0:	460c      	mov	r4, r1
 80058e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058e6:	f000 f9b5 	bl	8005c54 <_lseek_r>
 80058ea:	1c43      	adds	r3, r0, #1
 80058ec:	89a3      	ldrh	r3, [r4, #12]
 80058ee:	bf15      	itete	ne
 80058f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80058f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80058f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80058fa:	81a3      	strheq	r3, [r4, #12]
 80058fc:	bf18      	it	ne
 80058fe:	81a3      	strhne	r3, [r4, #12]
 8005900:	bd10      	pop	{r4, pc}

08005902 <__sclose>:
 8005902:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005906:	f000 b8d3 	b.w	8005ab0 <_close_r>
	...

0800590c <__swbuf_r>:
 800590c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800590e:	460e      	mov	r6, r1
 8005910:	4614      	mov	r4, r2
 8005912:	4605      	mov	r5, r0
 8005914:	b118      	cbz	r0, 800591e <__swbuf_r+0x12>
 8005916:	6983      	ldr	r3, [r0, #24]
 8005918:	b90b      	cbnz	r3, 800591e <__swbuf_r+0x12>
 800591a:	f7ff fb81 	bl	8005020 <__sinit>
 800591e:	4b21      	ldr	r3, [pc, #132]	; (80059a4 <__swbuf_r+0x98>)
 8005920:	429c      	cmp	r4, r3
 8005922:	d12b      	bne.n	800597c <__swbuf_r+0x70>
 8005924:	686c      	ldr	r4, [r5, #4]
 8005926:	69a3      	ldr	r3, [r4, #24]
 8005928:	60a3      	str	r3, [r4, #8]
 800592a:	89a3      	ldrh	r3, [r4, #12]
 800592c:	071a      	lsls	r2, r3, #28
 800592e:	d52f      	bpl.n	8005990 <__swbuf_r+0x84>
 8005930:	6923      	ldr	r3, [r4, #16]
 8005932:	b36b      	cbz	r3, 8005990 <__swbuf_r+0x84>
 8005934:	6923      	ldr	r3, [r4, #16]
 8005936:	6820      	ldr	r0, [r4, #0]
 8005938:	1ac0      	subs	r0, r0, r3
 800593a:	6963      	ldr	r3, [r4, #20]
 800593c:	b2f6      	uxtb	r6, r6
 800593e:	4283      	cmp	r3, r0
 8005940:	4637      	mov	r7, r6
 8005942:	dc04      	bgt.n	800594e <__swbuf_r+0x42>
 8005944:	4621      	mov	r1, r4
 8005946:	4628      	mov	r0, r5
 8005948:	f000 f948 	bl	8005bdc <_fflush_r>
 800594c:	bb30      	cbnz	r0, 800599c <__swbuf_r+0x90>
 800594e:	68a3      	ldr	r3, [r4, #8]
 8005950:	3b01      	subs	r3, #1
 8005952:	60a3      	str	r3, [r4, #8]
 8005954:	6823      	ldr	r3, [r4, #0]
 8005956:	1c5a      	adds	r2, r3, #1
 8005958:	6022      	str	r2, [r4, #0]
 800595a:	701e      	strb	r6, [r3, #0]
 800595c:	6963      	ldr	r3, [r4, #20]
 800595e:	3001      	adds	r0, #1
 8005960:	4283      	cmp	r3, r0
 8005962:	d004      	beq.n	800596e <__swbuf_r+0x62>
 8005964:	89a3      	ldrh	r3, [r4, #12]
 8005966:	07db      	lsls	r3, r3, #31
 8005968:	d506      	bpl.n	8005978 <__swbuf_r+0x6c>
 800596a:	2e0a      	cmp	r6, #10
 800596c:	d104      	bne.n	8005978 <__swbuf_r+0x6c>
 800596e:	4621      	mov	r1, r4
 8005970:	4628      	mov	r0, r5
 8005972:	f000 f933 	bl	8005bdc <_fflush_r>
 8005976:	b988      	cbnz	r0, 800599c <__swbuf_r+0x90>
 8005978:	4638      	mov	r0, r7
 800597a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800597c:	4b0a      	ldr	r3, [pc, #40]	; (80059a8 <__swbuf_r+0x9c>)
 800597e:	429c      	cmp	r4, r3
 8005980:	d101      	bne.n	8005986 <__swbuf_r+0x7a>
 8005982:	68ac      	ldr	r4, [r5, #8]
 8005984:	e7cf      	b.n	8005926 <__swbuf_r+0x1a>
 8005986:	4b09      	ldr	r3, [pc, #36]	; (80059ac <__swbuf_r+0xa0>)
 8005988:	429c      	cmp	r4, r3
 800598a:	bf08      	it	eq
 800598c:	68ec      	ldreq	r4, [r5, #12]
 800598e:	e7ca      	b.n	8005926 <__swbuf_r+0x1a>
 8005990:	4621      	mov	r1, r4
 8005992:	4628      	mov	r0, r5
 8005994:	f000 f81e 	bl	80059d4 <__swsetup_r>
 8005998:	2800      	cmp	r0, #0
 800599a:	d0cb      	beq.n	8005934 <__swbuf_r+0x28>
 800599c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80059a0:	e7ea      	b.n	8005978 <__swbuf_r+0x6c>
 80059a2:	bf00      	nop
 80059a4:	08005f70 	.word	0x08005f70
 80059a8:	08005f90 	.word	0x08005f90
 80059ac:	08005f50 	.word	0x08005f50

080059b0 <_write_r>:
 80059b0:	b538      	push	{r3, r4, r5, lr}
 80059b2:	4d07      	ldr	r5, [pc, #28]	; (80059d0 <_write_r+0x20>)
 80059b4:	4604      	mov	r4, r0
 80059b6:	4608      	mov	r0, r1
 80059b8:	4611      	mov	r1, r2
 80059ba:	2200      	movs	r2, #0
 80059bc:	602a      	str	r2, [r5, #0]
 80059be:	461a      	mov	r2, r3
 80059c0:	f7fb fafb 	bl	8000fba <_write>
 80059c4:	1c43      	adds	r3, r0, #1
 80059c6:	d102      	bne.n	80059ce <_write_r+0x1e>
 80059c8:	682b      	ldr	r3, [r5, #0]
 80059ca:	b103      	cbz	r3, 80059ce <_write_r+0x1e>
 80059cc:	6023      	str	r3, [r4, #0]
 80059ce:	bd38      	pop	{r3, r4, r5, pc}
 80059d0:	200041b8 	.word	0x200041b8

080059d4 <__swsetup_r>:
 80059d4:	4b32      	ldr	r3, [pc, #200]	; (8005aa0 <__swsetup_r+0xcc>)
 80059d6:	b570      	push	{r4, r5, r6, lr}
 80059d8:	681d      	ldr	r5, [r3, #0]
 80059da:	4606      	mov	r6, r0
 80059dc:	460c      	mov	r4, r1
 80059de:	b125      	cbz	r5, 80059ea <__swsetup_r+0x16>
 80059e0:	69ab      	ldr	r3, [r5, #24]
 80059e2:	b913      	cbnz	r3, 80059ea <__swsetup_r+0x16>
 80059e4:	4628      	mov	r0, r5
 80059e6:	f7ff fb1b 	bl	8005020 <__sinit>
 80059ea:	4b2e      	ldr	r3, [pc, #184]	; (8005aa4 <__swsetup_r+0xd0>)
 80059ec:	429c      	cmp	r4, r3
 80059ee:	d10f      	bne.n	8005a10 <__swsetup_r+0x3c>
 80059f0:	686c      	ldr	r4, [r5, #4]
 80059f2:	89a3      	ldrh	r3, [r4, #12]
 80059f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80059f8:	0719      	lsls	r1, r3, #28
 80059fa:	d42c      	bmi.n	8005a56 <__swsetup_r+0x82>
 80059fc:	06dd      	lsls	r5, r3, #27
 80059fe:	d411      	bmi.n	8005a24 <__swsetup_r+0x50>
 8005a00:	2309      	movs	r3, #9
 8005a02:	6033      	str	r3, [r6, #0]
 8005a04:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005a08:	81a3      	strh	r3, [r4, #12]
 8005a0a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005a0e:	e03e      	b.n	8005a8e <__swsetup_r+0xba>
 8005a10:	4b25      	ldr	r3, [pc, #148]	; (8005aa8 <__swsetup_r+0xd4>)
 8005a12:	429c      	cmp	r4, r3
 8005a14:	d101      	bne.n	8005a1a <__swsetup_r+0x46>
 8005a16:	68ac      	ldr	r4, [r5, #8]
 8005a18:	e7eb      	b.n	80059f2 <__swsetup_r+0x1e>
 8005a1a:	4b24      	ldr	r3, [pc, #144]	; (8005aac <__swsetup_r+0xd8>)
 8005a1c:	429c      	cmp	r4, r3
 8005a1e:	bf08      	it	eq
 8005a20:	68ec      	ldreq	r4, [r5, #12]
 8005a22:	e7e6      	b.n	80059f2 <__swsetup_r+0x1e>
 8005a24:	0758      	lsls	r0, r3, #29
 8005a26:	d512      	bpl.n	8005a4e <__swsetup_r+0x7a>
 8005a28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005a2a:	b141      	cbz	r1, 8005a3e <__swsetup_r+0x6a>
 8005a2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005a30:	4299      	cmp	r1, r3
 8005a32:	d002      	beq.n	8005a3a <__swsetup_r+0x66>
 8005a34:	4630      	mov	r0, r6
 8005a36:	f000 f991 	bl	8005d5c <_free_r>
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	6363      	str	r3, [r4, #52]	; 0x34
 8005a3e:	89a3      	ldrh	r3, [r4, #12]
 8005a40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005a44:	81a3      	strh	r3, [r4, #12]
 8005a46:	2300      	movs	r3, #0
 8005a48:	6063      	str	r3, [r4, #4]
 8005a4a:	6923      	ldr	r3, [r4, #16]
 8005a4c:	6023      	str	r3, [r4, #0]
 8005a4e:	89a3      	ldrh	r3, [r4, #12]
 8005a50:	f043 0308 	orr.w	r3, r3, #8
 8005a54:	81a3      	strh	r3, [r4, #12]
 8005a56:	6923      	ldr	r3, [r4, #16]
 8005a58:	b94b      	cbnz	r3, 8005a6e <__swsetup_r+0x9a>
 8005a5a:	89a3      	ldrh	r3, [r4, #12]
 8005a5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005a60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a64:	d003      	beq.n	8005a6e <__swsetup_r+0x9a>
 8005a66:	4621      	mov	r1, r4
 8005a68:	4630      	mov	r0, r6
 8005a6a:	f000 f92b 	bl	8005cc4 <__smakebuf_r>
 8005a6e:	89a0      	ldrh	r0, [r4, #12]
 8005a70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005a74:	f010 0301 	ands.w	r3, r0, #1
 8005a78:	d00a      	beq.n	8005a90 <__swsetup_r+0xbc>
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	60a3      	str	r3, [r4, #8]
 8005a7e:	6963      	ldr	r3, [r4, #20]
 8005a80:	425b      	negs	r3, r3
 8005a82:	61a3      	str	r3, [r4, #24]
 8005a84:	6923      	ldr	r3, [r4, #16]
 8005a86:	b943      	cbnz	r3, 8005a9a <__swsetup_r+0xc6>
 8005a88:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005a8c:	d1ba      	bne.n	8005a04 <__swsetup_r+0x30>
 8005a8e:	bd70      	pop	{r4, r5, r6, pc}
 8005a90:	0781      	lsls	r1, r0, #30
 8005a92:	bf58      	it	pl
 8005a94:	6963      	ldrpl	r3, [r4, #20]
 8005a96:	60a3      	str	r3, [r4, #8]
 8005a98:	e7f4      	b.n	8005a84 <__swsetup_r+0xb0>
 8005a9a:	2000      	movs	r0, #0
 8005a9c:	e7f7      	b.n	8005a8e <__swsetup_r+0xba>
 8005a9e:	bf00      	nop
 8005aa0:	20000010 	.word	0x20000010
 8005aa4:	08005f70 	.word	0x08005f70
 8005aa8:	08005f90 	.word	0x08005f90
 8005aac:	08005f50 	.word	0x08005f50

08005ab0 <_close_r>:
 8005ab0:	b538      	push	{r3, r4, r5, lr}
 8005ab2:	4d06      	ldr	r5, [pc, #24]	; (8005acc <_close_r+0x1c>)
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	4604      	mov	r4, r0
 8005ab8:	4608      	mov	r0, r1
 8005aba:	602b      	str	r3, [r5, #0]
 8005abc:	f7fb fa99 	bl	8000ff2 <_close>
 8005ac0:	1c43      	adds	r3, r0, #1
 8005ac2:	d102      	bne.n	8005aca <_close_r+0x1a>
 8005ac4:	682b      	ldr	r3, [r5, #0]
 8005ac6:	b103      	cbz	r3, 8005aca <_close_r+0x1a>
 8005ac8:	6023      	str	r3, [r4, #0]
 8005aca:	bd38      	pop	{r3, r4, r5, pc}
 8005acc:	200041b8 	.word	0x200041b8

08005ad0 <__sflush_r>:
 8005ad0:	898a      	ldrh	r2, [r1, #12]
 8005ad2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ad6:	4605      	mov	r5, r0
 8005ad8:	0710      	lsls	r0, r2, #28
 8005ada:	460c      	mov	r4, r1
 8005adc:	d458      	bmi.n	8005b90 <__sflush_r+0xc0>
 8005ade:	684b      	ldr	r3, [r1, #4]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	dc05      	bgt.n	8005af0 <__sflush_r+0x20>
 8005ae4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	dc02      	bgt.n	8005af0 <__sflush_r+0x20>
 8005aea:	2000      	movs	r0, #0
 8005aec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005af0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005af2:	2e00      	cmp	r6, #0
 8005af4:	d0f9      	beq.n	8005aea <__sflush_r+0x1a>
 8005af6:	2300      	movs	r3, #0
 8005af8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005afc:	682f      	ldr	r7, [r5, #0]
 8005afe:	602b      	str	r3, [r5, #0]
 8005b00:	d032      	beq.n	8005b68 <__sflush_r+0x98>
 8005b02:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005b04:	89a3      	ldrh	r3, [r4, #12]
 8005b06:	075a      	lsls	r2, r3, #29
 8005b08:	d505      	bpl.n	8005b16 <__sflush_r+0x46>
 8005b0a:	6863      	ldr	r3, [r4, #4]
 8005b0c:	1ac0      	subs	r0, r0, r3
 8005b0e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005b10:	b10b      	cbz	r3, 8005b16 <__sflush_r+0x46>
 8005b12:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005b14:	1ac0      	subs	r0, r0, r3
 8005b16:	2300      	movs	r3, #0
 8005b18:	4602      	mov	r2, r0
 8005b1a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005b1c:	6a21      	ldr	r1, [r4, #32]
 8005b1e:	4628      	mov	r0, r5
 8005b20:	47b0      	blx	r6
 8005b22:	1c43      	adds	r3, r0, #1
 8005b24:	89a3      	ldrh	r3, [r4, #12]
 8005b26:	d106      	bne.n	8005b36 <__sflush_r+0x66>
 8005b28:	6829      	ldr	r1, [r5, #0]
 8005b2a:	291d      	cmp	r1, #29
 8005b2c:	d82c      	bhi.n	8005b88 <__sflush_r+0xb8>
 8005b2e:	4a2a      	ldr	r2, [pc, #168]	; (8005bd8 <__sflush_r+0x108>)
 8005b30:	40ca      	lsrs	r2, r1
 8005b32:	07d6      	lsls	r6, r2, #31
 8005b34:	d528      	bpl.n	8005b88 <__sflush_r+0xb8>
 8005b36:	2200      	movs	r2, #0
 8005b38:	6062      	str	r2, [r4, #4]
 8005b3a:	04d9      	lsls	r1, r3, #19
 8005b3c:	6922      	ldr	r2, [r4, #16]
 8005b3e:	6022      	str	r2, [r4, #0]
 8005b40:	d504      	bpl.n	8005b4c <__sflush_r+0x7c>
 8005b42:	1c42      	adds	r2, r0, #1
 8005b44:	d101      	bne.n	8005b4a <__sflush_r+0x7a>
 8005b46:	682b      	ldr	r3, [r5, #0]
 8005b48:	b903      	cbnz	r3, 8005b4c <__sflush_r+0x7c>
 8005b4a:	6560      	str	r0, [r4, #84]	; 0x54
 8005b4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005b4e:	602f      	str	r7, [r5, #0]
 8005b50:	2900      	cmp	r1, #0
 8005b52:	d0ca      	beq.n	8005aea <__sflush_r+0x1a>
 8005b54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005b58:	4299      	cmp	r1, r3
 8005b5a:	d002      	beq.n	8005b62 <__sflush_r+0x92>
 8005b5c:	4628      	mov	r0, r5
 8005b5e:	f000 f8fd 	bl	8005d5c <_free_r>
 8005b62:	2000      	movs	r0, #0
 8005b64:	6360      	str	r0, [r4, #52]	; 0x34
 8005b66:	e7c1      	b.n	8005aec <__sflush_r+0x1c>
 8005b68:	6a21      	ldr	r1, [r4, #32]
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	4628      	mov	r0, r5
 8005b6e:	47b0      	blx	r6
 8005b70:	1c41      	adds	r1, r0, #1
 8005b72:	d1c7      	bne.n	8005b04 <__sflush_r+0x34>
 8005b74:	682b      	ldr	r3, [r5, #0]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d0c4      	beq.n	8005b04 <__sflush_r+0x34>
 8005b7a:	2b1d      	cmp	r3, #29
 8005b7c:	d001      	beq.n	8005b82 <__sflush_r+0xb2>
 8005b7e:	2b16      	cmp	r3, #22
 8005b80:	d101      	bne.n	8005b86 <__sflush_r+0xb6>
 8005b82:	602f      	str	r7, [r5, #0]
 8005b84:	e7b1      	b.n	8005aea <__sflush_r+0x1a>
 8005b86:	89a3      	ldrh	r3, [r4, #12]
 8005b88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b8c:	81a3      	strh	r3, [r4, #12]
 8005b8e:	e7ad      	b.n	8005aec <__sflush_r+0x1c>
 8005b90:	690f      	ldr	r7, [r1, #16]
 8005b92:	2f00      	cmp	r7, #0
 8005b94:	d0a9      	beq.n	8005aea <__sflush_r+0x1a>
 8005b96:	0793      	lsls	r3, r2, #30
 8005b98:	680e      	ldr	r6, [r1, #0]
 8005b9a:	bf08      	it	eq
 8005b9c:	694b      	ldreq	r3, [r1, #20]
 8005b9e:	600f      	str	r7, [r1, #0]
 8005ba0:	bf18      	it	ne
 8005ba2:	2300      	movne	r3, #0
 8005ba4:	eba6 0807 	sub.w	r8, r6, r7
 8005ba8:	608b      	str	r3, [r1, #8]
 8005baa:	f1b8 0f00 	cmp.w	r8, #0
 8005bae:	dd9c      	ble.n	8005aea <__sflush_r+0x1a>
 8005bb0:	6a21      	ldr	r1, [r4, #32]
 8005bb2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005bb4:	4643      	mov	r3, r8
 8005bb6:	463a      	mov	r2, r7
 8005bb8:	4628      	mov	r0, r5
 8005bba:	47b0      	blx	r6
 8005bbc:	2800      	cmp	r0, #0
 8005bbe:	dc06      	bgt.n	8005bce <__sflush_r+0xfe>
 8005bc0:	89a3      	ldrh	r3, [r4, #12]
 8005bc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005bc6:	81a3      	strh	r3, [r4, #12]
 8005bc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005bcc:	e78e      	b.n	8005aec <__sflush_r+0x1c>
 8005bce:	4407      	add	r7, r0
 8005bd0:	eba8 0800 	sub.w	r8, r8, r0
 8005bd4:	e7e9      	b.n	8005baa <__sflush_r+0xda>
 8005bd6:	bf00      	nop
 8005bd8:	20400001 	.word	0x20400001

08005bdc <_fflush_r>:
 8005bdc:	b538      	push	{r3, r4, r5, lr}
 8005bde:	690b      	ldr	r3, [r1, #16]
 8005be0:	4605      	mov	r5, r0
 8005be2:	460c      	mov	r4, r1
 8005be4:	b913      	cbnz	r3, 8005bec <_fflush_r+0x10>
 8005be6:	2500      	movs	r5, #0
 8005be8:	4628      	mov	r0, r5
 8005bea:	bd38      	pop	{r3, r4, r5, pc}
 8005bec:	b118      	cbz	r0, 8005bf6 <_fflush_r+0x1a>
 8005bee:	6983      	ldr	r3, [r0, #24]
 8005bf0:	b90b      	cbnz	r3, 8005bf6 <_fflush_r+0x1a>
 8005bf2:	f7ff fa15 	bl	8005020 <__sinit>
 8005bf6:	4b14      	ldr	r3, [pc, #80]	; (8005c48 <_fflush_r+0x6c>)
 8005bf8:	429c      	cmp	r4, r3
 8005bfa:	d11b      	bne.n	8005c34 <_fflush_r+0x58>
 8005bfc:	686c      	ldr	r4, [r5, #4]
 8005bfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d0ef      	beq.n	8005be6 <_fflush_r+0xa>
 8005c06:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005c08:	07d0      	lsls	r0, r2, #31
 8005c0a:	d404      	bmi.n	8005c16 <_fflush_r+0x3a>
 8005c0c:	0599      	lsls	r1, r3, #22
 8005c0e:	d402      	bmi.n	8005c16 <_fflush_r+0x3a>
 8005c10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005c12:	f7ff faa3 	bl	800515c <__retarget_lock_acquire_recursive>
 8005c16:	4628      	mov	r0, r5
 8005c18:	4621      	mov	r1, r4
 8005c1a:	f7ff ff59 	bl	8005ad0 <__sflush_r>
 8005c1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005c20:	07da      	lsls	r2, r3, #31
 8005c22:	4605      	mov	r5, r0
 8005c24:	d4e0      	bmi.n	8005be8 <_fflush_r+0xc>
 8005c26:	89a3      	ldrh	r3, [r4, #12]
 8005c28:	059b      	lsls	r3, r3, #22
 8005c2a:	d4dd      	bmi.n	8005be8 <_fflush_r+0xc>
 8005c2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005c2e:	f7ff fa96 	bl	800515e <__retarget_lock_release_recursive>
 8005c32:	e7d9      	b.n	8005be8 <_fflush_r+0xc>
 8005c34:	4b05      	ldr	r3, [pc, #20]	; (8005c4c <_fflush_r+0x70>)
 8005c36:	429c      	cmp	r4, r3
 8005c38:	d101      	bne.n	8005c3e <_fflush_r+0x62>
 8005c3a:	68ac      	ldr	r4, [r5, #8]
 8005c3c:	e7df      	b.n	8005bfe <_fflush_r+0x22>
 8005c3e:	4b04      	ldr	r3, [pc, #16]	; (8005c50 <_fflush_r+0x74>)
 8005c40:	429c      	cmp	r4, r3
 8005c42:	bf08      	it	eq
 8005c44:	68ec      	ldreq	r4, [r5, #12]
 8005c46:	e7da      	b.n	8005bfe <_fflush_r+0x22>
 8005c48:	08005f70 	.word	0x08005f70
 8005c4c:	08005f90 	.word	0x08005f90
 8005c50:	08005f50 	.word	0x08005f50

08005c54 <_lseek_r>:
 8005c54:	b538      	push	{r3, r4, r5, lr}
 8005c56:	4d07      	ldr	r5, [pc, #28]	; (8005c74 <_lseek_r+0x20>)
 8005c58:	4604      	mov	r4, r0
 8005c5a:	4608      	mov	r0, r1
 8005c5c:	4611      	mov	r1, r2
 8005c5e:	2200      	movs	r2, #0
 8005c60:	602a      	str	r2, [r5, #0]
 8005c62:	461a      	mov	r2, r3
 8005c64:	f7fb f9ec 	bl	8001040 <_lseek>
 8005c68:	1c43      	adds	r3, r0, #1
 8005c6a:	d102      	bne.n	8005c72 <_lseek_r+0x1e>
 8005c6c:	682b      	ldr	r3, [r5, #0]
 8005c6e:	b103      	cbz	r3, 8005c72 <_lseek_r+0x1e>
 8005c70:	6023      	str	r3, [r4, #0]
 8005c72:	bd38      	pop	{r3, r4, r5, pc}
 8005c74:	200041b8 	.word	0x200041b8

08005c78 <__swhatbuf_r>:
 8005c78:	b570      	push	{r4, r5, r6, lr}
 8005c7a:	460e      	mov	r6, r1
 8005c7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c80:	2900      	cmp	r1, #0
 8005c82:	b096      	sub	sp, #88	; 0x58
 8005c84:	4614      	mov	r4, r2
 8005c86:	461d      	mov	r5, r3
 8005c88:	da08      	bge.n	8005c9c <__swhatbuf_r+0x24>
 8005c8a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	602a      	str	r2, [r5, #0]
 8005c92:	061a      	lsls	r2, r3, #24
 8005c94:	d410      	bmi.n	8005cb8 <__swhatbuf_r+0x40>
 8005c96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c9a:	e00e      	b.n	8005cba <__swhatbuf_r+0x42>
 8005c9c:	466a      	mov	r2, sp
 8005c9e:	f000 f8bb 	bl	8005e18 <_fstat_r>
 8005ca2:	2800      	cmp	r0, #0
 8005ca4:	dbf1      	blt.n	8005c8a <__swhatbuf_r+0x12>
 8005ca6:	9a01      	ldr	r2, [sp, #4]
 8005ca8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005cac:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005cb0:	425a      	negs	r2, r3
 8005cb2:	415a      	adcs	r2, r3
 8005cb4:	602a      	str	r2, [r5, #0]
 8005cb6:	e7ee      	b.n	8005c96 <__swhatbuf_r+0x1e>
 8005cb8:	2340      	movs	r3, #64	; 0x40
 8005cba:	2000      	movs	r0, #0
 8005cbc:	6023      	str	r3, [r4, #0]
 8005cbe:	b016      	add	sp, #88	; 0x58
 8005cc0:	bd70      	pop	{r4, r5, r6, pc}
	...

08005cc4 <__smakebuf_r>:
 8005cc4:	898b      	ldrh	r3, [r1, #12]
 8005cc6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005cc8:	079d      	lsls	r5, r3, #30
 8005cca:	4606      	mov	r6, r0
 8005ccc:	460c      	mov	r4, r1
 8005cce:	d507      	bpl.n	8005ce0 <__smakebuf_r+0x1c>
 8005cd0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005cd4:	6023      	str	r3, [r4, #0]
 8005cd6:	6123      	str	r3, [r4, #16]
 8005cd8:	2301      	movs	r3, #1
 8005cda:	6163      	str	r3, [r4, #20]
 8005cdc:	b002      	add	sp, #8
 8005cde:	bd70      	pop	{r4, r5, r6, pc}
 8005ce0:	ab01      	add	r3, sp, #4
 8005ce2:	466a      	mov	r2, sp
 8005ce4:	f7ff ffc8 	bl	8005c78 <__swhatbuf_r>
 8005ce8:	9900      	ldr	r1, [sp, #0]
 8005cea:	4605      	mov	r5, r0
 8005cec:	4630      	mov	r0, r6
 8005cee:	f7ff fa57 	bl	80051a0 <_malloc_r>
 8005cf2:	b948      	cbnz	r0, 8005d08 <__smakebuf_r+0x44>
 8005cf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cf8:	059a      	lsls	r2, r3, #22
 8005cfa:	d4ef      	bmi.n	8005cdc <__smakebuf_r+0x18>
 8005cfc:	f023 0303 	bic.w	r3, r3, #3
 8005d00:	f043 0302 	orr.w	r3, r3, #2
 8005d04:	81a3      	strh	r3, [r4, #12]
 8005d06:	e7e3      	b.n	8005cd0 <__smakebuf_r+0xc>
 8005d08:	4b0d      	ldr	r3, [pc, #52]	; (8005d40 <__smakebuf_r+0x7c>)
 8005d0a:	62b3      	str	r3, [r6, #40]	; 0x28
 8005d0c:	89a3      	ldrh	r3, [r4, #12]
 8005d0e:	6020      	str	r0, [r4, #0]
 8005d10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d14:	81a3      	strh	r3, [r4, #12]
 8005d16:	9b00      	ldr	r3, [sp, #0]
 8005d18:	6163      	str	r3, [r4, #20]
 8005d1a:	9b01      	ldr	r3, [sp, #4]
 8005d1c:	6120      	str	r0, [r4, #16]
 8005d1e:	b15b      	cbz	r3, 8005d38 <__smakebuf_r+0x74>
 8005d20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d24:	4630      	mov	r0, r6
 8005d26:	f000 f889 	bl	8005e3c <_isatty_r>
 8005d2a:	b128      	cbz	r0, 8005d38 <__smakebuf_r+0x74>
 8005d2c:	89a3      	ldrh	r3, [r4, #12]
 8005d2e:	f023 0303 	bic.w	r3, r3, #3
 8005d32:	f043 0301 	orr.w	r3, r3, #1
 8005d36:	81a3      	strh	r3, [r4, #12]
 8005d38:	89a0      	ldrh	r0, [r4, #12]
 8005d3a:	4305      	orrs	r5, r0
 8005d3c:	81a5      	strh	r5, [r4, #12]
 8005d3e:	e7cd      	b.n	8005cdc <__smakebuf_r+0x18>
 8005d40:	08004fb9 	.word	0x08004fb9

08005d44 <__malloc_lock>:
 8005d44:	4801      	ldr	r0, [pc, #4]	; (8005d4c <__malloc_lock+0x8>)
 8005d46:	f7ff ba09 	b.w	800515c <__retarget_lock_acquire_recursive>
 8005d4a:	bf00      	nop
 8005d4c:	200041ac 	.word	0x200041ac

08005d50 <__malloc_unlock>:
 8005d50:	4801      	ldr	r0, [pc, #4]	; (8005d58 <__malloc_unlock+0x8>)
 8005d52:	f7ff ba04 	b.w	800515e <__retarget_lock_release_recursive>
 8005d56:	bf00      	nop
 8005d58:	200041ac 	.word	0x200041ac

08005d5c <_free_r>:
 8005d5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005d5e:	2900      	cmp	r1, #0
 8005d60:	d044      	beq.n	8005dec <_free_r+0x90>
 8005d62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d66:	9001      	str	r0, [sp, #4]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	f1a1 0404 	sub.w	r4, r1, #4
 8005d6e:	bfb8      	it	lt
 8005d70:	18e4      	addlt	r4, r4, r3
 8005d72:	f7ff ffe7 	bl	8005d44 <__malloc_lock>
 8005d76:	4a1e      	ldr	r2, [pc, #120]	; (8005df0 <_free_r+0x94>)
 8005d78:	9801      	ldr	r0, [sp, #4]
 8005d7a:	6813      	ldr	r3, [r2, #0]
 8005d7c:	b933      	cbnz	r3, 8005d8c <_free_r+0x30>
 8005d7e:	6063      	str	r3, [r4, #4]
 8005d80:	6014      	str	r4, [r2, #0]
 8005d82:	b003      	add	sp, #12
 8005d84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d88:	f7ff bfe2 	b.w	8005d50 <__malloc_unlock>
 8005d8c:	42a3      	cmp	r3, r4
 8005d8e:	d908      	bls.n	8005da2 <_free_r+0x46>
 8005d90:	6825      	ldr	r5, [r4, #0]
 8005d92:	1961      	adds	r1, r4, r5
 8005d94:	428b      	cmp	r3, r1
 8005d96:	bf01      	itttt	eq
 8005d98:	6819      	ldreq	r1, [r3, #0]
 8005d9a:	685b      	ldreq	r3, [r3, #4]
 8005d9c:	1949      	addeq	r1, r1, r5
 8005d9e:	6021      	streq	r1, [r4, #0]
 8005da0:	e7ed      	b.n	8005d7e <_free_r+0x22>
 8005da2:	461a      	mov	r2, r3
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	b10b      	cbz	r3, 8005dac <_free_r+0x50>
 8005da8:	42a3      	cmp	r3, r4
 8005daa:	d9fa      	bls.n	8005da2 <_free_r+0x46>
 8005dac:	6811      	ldr	r1, [r2, #0]
 8005dae:	1855      	adds	r5, r2, r1
 8005db0:	42a5      	cmp	r5, r4
 8005db2:	d10b      	bne.n	8005dcc <_free_r+0x70>
 8005db4:	6824      	ldr	r4, [r4, #0]
 8005db6:	4421      	add	r1, r4
 8005db8:	1854      	adds	r4, r2, r1
 8005dba:	42a3      	cmp	r3, r4
 8005dbc:	6011      	str	r1, [r2, #0]
 8005dbe:	d1e0      	bne.n	8005d82 <_free_r+0x26>
 8005dc0:	681c      	ldr	r4, [r3, #0]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	6053      	str	r3, [r2, #4]
 8005dc6:	4421      	add	r1, r4
 8005dc8:	6011      	str	r1, [r2, #0]
 8005dca:	e7da      	b.n	8005d82 <_free_r+0x26>
 8005dcc:	d902      	bls.n	8005dd4 <_free_r+0x78>
 8005dce:	230c      	movs	r3, #12
 8005dd0:	6003      	str	r3, [r0, #0]
 8005dd2:	e7d6      	b.n	8005d82 <_free_r+0x26>
 8005dd4:	6825      	ldr	r5, [r4, #0]
 8005dd6:	1961      	adds	r1, r4, r5
 8005dd8:	428b      	cmp	r3, r1
 8005dda:	bf04      	itt	eq
 8005ddc:	6819      	ldreq	r1, [r3, #0]
 8005dde:	685b      	ldreq	r3, [r3, #4]
 8005de0:	6063      	str	r3, [r4, #4]
 8005de2:	bf04      	itt	eq
 8005de4:	1949      	addeq	r1, r1, r5
 8005de6:	6021      	streq	r1, [r4, #0]
 8005de8:	6054      	str	r4, [r2, #4]
 8005dea:	e7ca      	b.n	8005d82 <_free_r+0x26>
 8005dec:	b003      	add	sp, #12
 8005dee:	bd30      	pop	{r4, r5, pc}
 8005df0:	200041b0 	.word	0x200041b0

08005df4 <_read_r>:
 8005df4:	b538      	push	{r3, r4, r5, lr}
 8005df6:	4d07      	ldr	r5, [pc, #28]	; (8005e14 <_read_r+0x20>)
 8005df8:	4604      	mov	r4, r0
 8005dfa:	4608      	mov	r0, r1
 8005dfc:	4611      	mov	r1, r2
 8005dfe:	2200      	movs	r2, #0
 8005e00:	602a      	str	r2, [r5, #0]
 8005e02:	461a      	mov	r2, r3
 8005e04:	f7fb f8bc 	bl	8000f80 <_read>
 8005e08:	1c43      	adds	r3, r0, #1
 8005e0a:	d102      	bne.n	8005e12 <_read_r+0x1e>
 8005e0c:	682b      	ldr	r3, [r5, #0]
 8005e0e:	b103      	cbz	r3, 8005e12 <_read_r+0x1e>
 8005e10:	6023      	str	r3, [r4, #0]
 8005e12:	bd38      	pop	{r3, r4, r5, pc}
 8005e14:	200041b8 	.word	0x200041b8

08005e18 <_fstat_r>:
 8005e18:	b538      	push	{r3, r4, r5, lr}
 8005e1a:	4d07      	ldr	r5, [pc, #28]	; (8005e38 <_fstat_r+0x20>)
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	4604      	mov	r4, r0
 8005e20:	4608      	mov	r0, r1
 8005e22:	4611      	mov	r1, r2
 8005e24:	602b      	str	r3, [r5, #0]
 8005e26:	f7fb f8f0 	bl	800100a <_fstat>
 8005e2a:	1c43      	adds	r3, r0, #1
 8005e2c:	d102      	bne.n	8005e34 <_fstat_r+0x1c>
 8005e2e:	682b      	ldr	r3, [r5, #0]
 8005e30:	b103      	cbz	r3, 8005e34 <_fstat_r+0x1c>
 8005e32:	6023      	str	r3, [r4, #0]
 8005e34:	bd38      	pop	{r3, r4, r5, pc}
 8005e36:	bf00      	nop
 8005e38:	200041b8 	.word	0x200041b8

08005e3c <_isatty_r>:
 8005e3c:	b538      	push	{r3, r4, r5, lr}
 8005e3e:	4d06      	ldr	r5, [pc, #24]	; (8005e58 <_isatty_r+0x1c>)
 8005e40:	2300      	movs	r3, #0
 8005e42:	4604      	mov	r4, r0
 8005e44:	4608      	mov	r0, r1
 8005e46:	602b      	str	r3, [r5, #0]
 8005e48:	f7fb f8ef 	bl	800102a <_isatty>
 8005e4c:	1c43      	adds	r3, r0, #1
 8005e4e:	d102      	bne.n	8005e56 <_isatty_r+0x1a>
 8005e50:	682b      	ldr	r3, [r5, #0]
 8005e52:	b103      	cbz	r3, 8005e56 <_isatty_r+0x1a>
 8005e54:	6023      	str	r3, [r4, #0]
 8005e56:	bd38      	pop	{r3, r4, r5, pc}
 8005e58:	200041b8 	.word	0x200041b8

08005e5c <_init>:
 8005e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e5e:	bf00      	nop
 8005e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e62:	bc08      	pop	{r3}
 8005e64:	469e      	mov	lr, r3
 8005e66:	4770      	bx	lr

08005e68 <_fini>:
 8005e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e6a:	bf00      	nop
 8005e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e6e:	bc08      	pop	{r3}
 8005e70:	469e      	mov	lr, r3
 8005e72:	4770      	bx	lr
