{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744695641292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744695641293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 15 13:40:41 2025 " "Processing started: Tue Apr 15 13:40:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744695641293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695641293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_seg_led -c top_seg_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_seg_led -c top_seg_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695641293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744695641390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744695641390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744695644762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/i_seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/i_seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_seg_led " "Found entity 1: i_seg_led" {  } { { "../rtl/i_seg_led.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/i_seg_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744695644772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/top_seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/top_seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_seg_led " "Found entity 1: top_seg_led" {  } { { "../rtl/top_seg_led.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/top_seg_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744695644772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644772 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_seg_led " "Elaborating entity \"top_seg_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744695644794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_seg_led i_seg_led:u_seg_led " "Elaborating entity \"i_seg_led\" for hierarchy \"i_seg_led:u_seg_led\"" {  } { { "../rtl/top_seg_led.v" "u_seg_led" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/top_seg_led.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744695644795 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 i_seg_led.v(22) " "Verilog HDL assignment warning at i_seg_led.v(22): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/i_seg_led.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/i_seg_led.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744695644795 "|top_seg_led|i_seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 i_seg_led.v(24) " "Verilog HDL assignment warning at i_seg_led.v(24): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/i_seg_led.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/i_seg_led.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744695644796 "|top_seg_led|i_seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i_seg_led.v(50) " "Verilog HDL assignment warning at i_seg_led.v(50): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/i_seg_led.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/i_seg_led.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744695644796 "|top_seg_led|i_seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i_seg_led.v(53) " "Verilog HDL assignment warning at i_seg_led.v(53): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/i_seg_led.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/i_seg_led.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744695644796 "|top_seg_led|i_seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i_seg_led.v(57) " "Verilog HDL assignment warning at i_seg_led.v(57): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/i_seg_led.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/i_seg_led.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744695644796 "|top_seg_led|i_seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i_seg_led.v(61) " "Verilog HDL assignment warning at i_seg_led.v(61): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/i_seg_led.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/i_seg_led.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744695644796 "|top_seg_led|i_seg_led:u_seg_led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:u_count " "Elaborating entity \"count\" for hierarchy \"count:u_count\"" {  } { { "../rtl/top_seg_led.v" "u_count" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/top_seg_led.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744695644796 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "max_cnt count.v(10) " "Verilog HDL Always Construct warning at count.v(10): inferring latch(es) for variable \"max_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744695644796 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[0\] count.v(10) " "Inferred latch for \"max_cnt\[0\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644796 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[1\] count.v(10) " "Inferred latch for \"max_cnt\[1\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644796 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[2\] count.v(10) " "Inferred latch for \"max_cnt\[2\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644796 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[3\] count.v(10) " "Inferred latch for \"max_cnt\[3\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644796 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[4\] count.v(10) " "Inferred latch for \"max_cnt\[4\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644796 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[5\] count.v(10) " "Inferred latch for \"max_cnt\[5\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644796 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[6\] count.v(10) " "Inferred latch for \"max_cnt\[6\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644796 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[7\] count.v(10) " "Inferred latch for \"max_cnt\[7\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644796 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[8\] count.v(10) " "Inferred latch for \"max_cnt\[8\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644796 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[9\] count.v(10) " "Inferred latch for \"max_cnt\[9\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644796 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[10\] count.v(10) " "Inferred latch for \"max_cnt\[10\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644796 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[11\] count.v(10) " "Inferred latch for \"max_cnt\[11\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[12\] count.v(10) " "Inferred latch for \"max_cnt\[12\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[13\] count.v(10) " "Inferred latch for \"max_cnt\[13\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[14\] count.v(10) " "Inferred latch for \"max_cnt\[14\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[15\] count.v(10) " "Inferred latch for \"max_cnt\[15\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[16\] count.v(10) " "Inferred latch for \"max_cnt\[16\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[17\] count.v(10) " "Inferred latch for \"max_cnt\[17\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[18\] count.v(10) " "Inferred latch for \"max_cnt\[18\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[19\] count.v(10) " "Inferred latch for \"max_cnt\[19\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[20\] count.v(10) " "Inferred latch for \"max_cnt\[20\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[21\] count.v(10) " "Inferred latch for \"max_cnt\[21\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[22\] count.v(10) " "Inferred latch for \"max_cnt\[22\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[23\] count.v(10) " "Inferred latch for \"max_cnt\[23\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[24\] count.v(10) " "Inferred latch for \"max_cnt\[24\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[25\] count.v(10) " "Inferred latch for \"max_cnt\[25\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[26\] count.v(10) " "Inferred latch for \"max_cnt\[26\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[27\] count.v(10) " "Inferred latch for \"max_cnt\[27\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[28\] count.v(10) " "Inferred latch for \"max_cnt\[28\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[29\] count.v(10) " "Inferred latch for \"max_cnt\[29\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[30\] count.v(10) " "Inferred latch for \"max_cnt\[30\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[31\] count.v(10) " "Inferred latch for \"max_cnt\[31\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695644797 "|top_seg_led|count:u_count"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i_seg_led.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/i_seg_led.v" 73 -1 0 } } { "../rtl/i_seg_led.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/seg_led/rtl/i_seg_led.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1744695645027 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1744695645027 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744695645105 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744695645480 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744695645480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "276 " "Implemented 276 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744695645498 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744695645498 ""} { "Info" "ICUT_CUT_TM_LCELLS" "260 " "Implemented 260 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744695645498 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744695645498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744695645501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 15 13:40:45 2025 " "Processing ended: Tue Apr 15 13:40:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744695645501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744695645501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744695645501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744695645501 ""}
