

================================================================
== Vitis HLS Report for 'retransmit_timer'
================================================================
* Date:           Sat Mar 18 14:38:27 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  3.271 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.814 ns|  9.814 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.27>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %rtTimer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %rtTimer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %rtTimer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rtTimer2stateTable_releaseState, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rtTimer2stateTable_releaseState, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rtTimer2stateTable_releaseState, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %rxEng2timer_clearRetransmitTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %rxEng2timer_clearRetransmitTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %rxEng2timer_clearRetransmitTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %timer2rxApp_notification, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %timer2rxApp_notification, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %timer2rxApp_notification, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %timer2txApp_notification, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %timer2txApp_notification, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %timer2txApp_notification, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %txEng2timer_setRetransmitTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %txEng2timer_setRetransmitTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %txEng2timer_setRetransmitTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %timer2rxApp_notification, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %timer2txApp_notification, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rtTimer2stateTable_releaseState, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %txEng2timer_setRetransmitTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %rxEng2timer_clearRetransmitTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %rtTimer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:65]   --->   Operation 29 'specpipeline' 'specpipeline_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln65 = specmemcore void @_ssdm_op_SpecMemCore, i68 %retransmitTimerTable, i64 666, i64 30, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:65]   --->   Operation 30 'specmemcore' 'specmemcore_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rt_waitForWrite_load = load i1 %rt_waitForWrite" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:80]   --->   Operation 31 'load' 'rt_waitForWrite_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rt_update_sessionID_V_load = load i16 %rt_update_sessionID_V"   --->   Operation 32 'load' 'rt_update_sessionID_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rt_prevPosition_V_load = load i16 %rt_prevPosition_V"   --->   Operation 33 'load' 'rt_prevPosition_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rt_update_stop_load = load i1 %rt_update_stop" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:82]   --->   Operation 34 'load' 'rt_update_stop_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %rt_waitForWrite_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:80]   --->   Operation 35 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i17P0A, i17 %rxEng2timer_clearRetransmitTimer, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 36 'nbreadreq' 'tmp_i' <Predicate = (!rt_waitForWrite_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %tmp_i, void %._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:94]   --->   Operation 37 'br' 'br_ln94' <Predicate = (!rt_waitForWrite_load)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.16ns)   --->   "%rxEng2timer_clearRetransmitTimer_read = read i17 @_ssdm_op_Read.ap_fifo.volatile.i17P0A, i17 %rxEng2timer_clearRetransmitTimer" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 38 'read' 'rxEng2timer_clearRetransmitTimer_read' <Predicate = (!rt_waitForWrite_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i17 %rxEng2timer_clearRetransmitTimer_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 39 'trunc' 'trunc_ln144' <Predicate = (!rt_waitForWrite_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %rxEng2timer_clearRetransmitTimer_read, i32 16" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 40 'bitselect' 'tmp_252' <Predicate = (!rt_waitForWrite_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144, i16 %rt_update_sessionID_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 41 'store' 'store_ln144' <Predicate = (!rt_waitForWrite_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln144 = store i1 %tmp_252, i1 %rt_update_stop" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 42 'store' 'store_ln144' <Predicate = (!rt_waitForWrite_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln97 = store i1 1, i1 %rt_waitForWrite" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:97]   --->   Operation 43 'store' 'store_ln97' <Predicate = (!rt_waitForWrite_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln98 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:98]   --->   Operation 44 'br' 'br_ln98' <Predicate = (!rt_waitForWrite_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.67ns)   --->   "%icmp_ln1068 = icmp_eq  i16 %rt_update_sessionID_V_load, i16 %rt_prevPosition_V_load"   --->   Operation 45 'icmp' 'icmp_ln1068' <Predicate = (rt_waitForWrite_load)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln1068, void %_ifconv, void %.thread.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:80]   --->   Operation 46 'br' 'br_ln80' <Predicate = (rt_waitForWrite_load)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i16 %rt_update_sessionID_V_load"   --->   Operation 47 'zext' 'zext_ln587' <Predicate = (rt_waitForWrite_load & !icmp_ln1068)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%retransmitTimerTable_addr = getelementptr i68 %retransmitTimerTable, i64 0, i64 %zext_ln587" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:84]   --->   Operation 48 'getelementptr' 'retransmitTimerTable_addr' <Predicate = (rt_waitForWrite_load & !icmp_ln1068)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.20ns)   --->   "%retransmitTimerTable_load = load i10 %retransmitTimerTable_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:84]   --->   Operation 49 'load' 'retransmitTimerTable_load' <Predicate = (rt_waitForWrite_load & !icmp_ln1068)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 68> <Depth = 1000> <RAM>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln92 = store i1 0, i1 %rt_waitForWrite" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:92]   --->   Operation 50 'store' 'store_ln92' <Predicate = (rt_waitForWrite_load & !icmp_ln1068)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i17P0A, i17 %rxEng2timer_clearRetransmitTimer, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 51 'nbreadreq' 'empty' <Predicate = (rt_waitForWrite_load & icmp_ln1068)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln94 = br void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:94]   --->   Operation 52 'br' 'br_ln94' <Predicate = (rt_waitForWrite_load & icmp_ln1068)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%currID_V = load i16 %rt_position_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:101]   --->   Operation 53 'load' 'currID_V' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_i_321 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i48P0A, i48 %txEng2timer_setRetransmitTimer, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 54 'nbreadreq' 'tmp_i_321' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %tmp_i_321, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:103]   --->   Operation 55 'br' 'br_ln103' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln885 = trunc i16 %currID_V"   --->   Operation 56 'trunc' 'trunc_ln885' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & !tmp_i_321)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.78ns)   --->   "%add_ln885 = add i16 %currID_V, i16 1"   --->   Operation 57 'add' 'add_ln885' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & !tmp_i_321)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.72ns)   --->   "%add_ln1076 = add i10 %trunc_ln885, i10 1"   --->   Operation 58 'add' 'add_ln1076' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & !tmp_i_321)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.67ns)   --->   "%icmp_ln1076 = icmp_ugt  i16 %add_ln885, i16 999"   --->   Operation 59 'icmp' 'icmp_ln1076' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & !tmp_i_321)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.30ns)   --->   "%select_ln117 = select i1 %icmp_ln1076, i10 0, i10 %add_ln1076" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:117]   --->   Operation 60 'select' 'select_ln117' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & !tmp_i_321)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%select_ln117_cast_i = zext i10 %select_ln117" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:117]   --->   Operation 61 'zext' 'select_ln117_cast_i' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & !tmp_i_321)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln117 = store i16 %select_ln117_cast_i, i16 %rt_position_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:117]   --->   Operation 62 'store' 'store_ln117' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & !tmp_i_321)> <Delay = 0.38>
ST_1 : Operation 63 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 63 'br' 'br_ln0' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & !tmp_i_321)> <Delay = 0.38>
ST_1 : Operation 64 [1/1] (1.16ns)   --->   "%txEng2timer_setRetransmitTimer_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %txEng2timer_setRetransmitTimer" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 64 'read' 'txEng2timer_setRetransmitTimer_read' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & tmp_i_321)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%set_sessionID_V = trunc i48 %txEng2timer_setRetransmitTimer_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 65 'trunc' 'set_sessionID_V' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & tmp_i_321)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%set_type = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %txEng2timer_setRetransmitTimer_read, i32 16, i32 47" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 66 'partselect' 'set_type' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & tmp_i_321)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1541 = zext i16 %set_sessionID_V"   --->   Operation 67 'zext' 'zext_ln1541' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & tmp_i_321)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.78ns)   --->   "%ret = add i17 %zext_ln1541, i17 131069"   --->   Operation 68 'add' 'ret' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & tmp_i_321)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i16 %currID_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:108]   --->   Operation 69 'zext' 'zext_ln108' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & tmp_i_321)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.68ns)   --->   "%icmp_ln108 = icmp_slt  i17 %ret, i17 %zext_ln108" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:108]   --->   Operation 70 'icmp' 'icmp_ln108' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & tmp_i_321)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln108)   --->   "%xor_ln108 = xor i1 %icmp_ln108, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:108]   --->   Operation 71 'xor' 'xor_ln108' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & tmp_i_321)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.67ns)   --->   "%icmp_ln1084 = icmp_ugt  i16 %currID_V, i16 %set_sessionID_V"   --->   Operation 72 'icmp' 'icmp_ln1084' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & tmp_i_321)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln108 = or i1 %xor_ln108, i1 %icmp_ln1084" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:108]   --->   Operation 73 'or' 'or_ln108' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & tmp_i_321)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %or_ln108, void, void %._crit_edge1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:108]   --->   Operation 74 'br' 'br_ln108' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & tmp_i_321)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.78ns)   --->   "%add_ln885_157 = add i16 %currID_V, i16 5"   --->   Operation 75 'add' 'add_ln885_157' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & tmp_i_321 & !or_ln108) | (!rt_waitForWrite_load & !tmp_i & tmp_i_321 & !or_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln885 = store i16 %add_ln885_157, i16 %rt_position_V"   --->   Operation 76 'store' 'store_ln885' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & tmp_i_321 & !or_ln108) | (!rt_waitForWrite_load & !tmp_i & tmp_i_321 & !or_ln108)> <Delay = 0.38>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln111 = br void %._crit_edge1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:111]   --->   Operation 77 'br' 'br_ln111' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & tmp_i_321 & !or_ln108) | (!rt_waitForWrite_load & !tmp_i & tmp_i_321 & !or_ln108)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.38ns)   --->   "%br_ln112 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:112]   --->   Operation 78 'br' 'br_ln112' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & tmp_i_321) | (!rt_waitForWrite_load & !tmp_i & tmp_i_321)> <Delay = 0.38>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%currID_V_2 = phi i16 %currID_V, void, i16 %set_sessionID_V, void %._crit_edge1.i"   --->   Operation 79 'phi' 'currID_V_2' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln587_14 = zext i16 %currID_V_2"   --->   Operation 80 'zext' 'zext_ln587_14' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%retransmitTimerTable_addr_1 = getelementptr i68 %retransmitTimerTable, i64 0, i64 %zext_ln587_14" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125]   --->   Operation 81 'getelementptr' 'retransmitTimerTable_addr_1' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (1.20ns)   --->   "%retransmitTimerTable_load_1 = load i10 %retransmitTimerTable_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125]   --->   Operation 82 'load' 'retransmitTimerTable_load_1' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 68> <Depth = 1000> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln190 = store i16 %currID_V_2, i16 %rt_prevPosition_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:190]   --->   Operation 83 'store' 'store_ln190' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %retransmit_timer.exit"   --->   Operation 84 'br' 'br_ln0' <Predicate = (icmp_ln1068) | (!rt_waitForWrite_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 85 [1/2] (1.20ns)   --->   "%retransmitTimerTable_load = load i10 %retransmitTimerTable_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:84]   --->   Operation 85 'load' 'retransmitTimerTable_load' <Predicate = (rt_waitForWrite_load & !icmp_ln1068)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 68> <Depth = 1000> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln82)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i68.i32.i32, i68 %retransmitTimerTable_load, i32 36, i32 67" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:88]   --->   Operation 86 'partselect' 'tmp' <Predicate = (rt_waitForWrite_load & !icmp_ln1068 & rt_update_stop_load)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln82)   --->   "%and_ln = bitconcatenate i68 @_ssdm_op_BitConcatenate.i68.i32.i36, i32 %tmp, i36 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:88]   --->   Operation 87 'bitconcatenate' 'and_ln' <Predicate = (rt_waitForWrite_load & !icmp_ln1068 & rt_update_stop_load)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln82)   --->   "%tmp_s = partselect i33 @_ssdm_op_PartSelect.i33.i68.i32.i32, i68 %retransmitTimerTable_load, i32 35, i32 67" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:84]   --->   Operation 88 'partselect' 'tmp_s' <Predicate = (rt_waitForWrite_load & !icmp_ln1068 & !rt_update_stop_load)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln82)   --->   "%and_ln1 = bitconcatenate i68 @_ssdm_op_BitConcatenate.i68.i33.i35, i33 %tmp_s, i35 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:84]   --->   Operation 89 'bitconcatenate' 'and_ln1' <Predicate = (rt_waitForWrite_load & !icmp_ln1068 & !rt_update_stop_load)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln82)   --->   "%or_ln84 = or i68 %and_ln1, i68 156251" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:84]   --->   Operation 90 'or' 'or_ln84' <Predicate = (rt_waitForWrite_load & !icmp_ln1068 & !rt_update_stop_load)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln82 = select i1 %rt_update_stop_load, i68 %and_ln, i68 %or_ln84" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:82]   --->   Operation 91 'select' 'select_ln82' <Predicate = (rt_waitForWrite_load & !icmp_ln1068)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%set_type_2 = phi i32 0, void, i32 %set_type, void %._crit_edge1.i"   --->   Operation 92 'phi' 'set_type_2' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%phi_ln126 = phi i1 0, void, i1 1, void %._crit_edge1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:126]   --->   Operation 93 'phi' 'phi_ln126' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 94 [1/2] (1.20ns)   --->   "%retransmitTimerTable_load_1 = load i10 %retransmitTimerTable_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125]   --->   Operation 94 'load' 'retransmitTimerTable_load_1' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 68> <Depth = 1000> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%currEntry_time_V = trunc i68 %retransmitTimerTable_load_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125]   --->   Operation 95 'trunc' 'currEntry_time_V' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%currEntry_retries_V = partselect i3 @_ssdm_op_PartSelect.i3.i68.i32.i32, i68 %retransmitTimerTable_load_1, i32 32, i32 34" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125]   --->   Operation 96 'partselect' 'currEntry_retries_V' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%currEntry_active = bitselect i1 @_ssdm_op_BitSelect.i1.i68.i32, i68 %retransmitTimerTable_load_1, i32 35" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125]   --->   Operation 97 'bitselect' 'currEntry_active' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%currEntry_type = partselect i32 @_ssdm_op_PartSelect.i32.i68.i32.i32, i68 %retransmitTimerTable_load_1, i32 36, i32 67" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125]   --->   Operation 98 'partselect' 'currEntry_type' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %phi_ln126, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:126]   --->   Operation 99 'br' 'br_ln126' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.58ns)   --->   "%br_ln154 = br i1 %currEntry_active, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:154]   --->   Operation 100 'br' 'br_ln154' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126)> <Delay = 0.58>
ST_2 : Operation 101 [1/1] (0.85ns)   --->   "%icmp_ln1080 = icmp_eq  i32 %currEntry_time_V, i32 0"   --->   Operation 101 'icmp' 'icmp_ln1080' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln1080, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:156]   --->   Operation 102 'br' 'br_ln156' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.88ns)   --->   "%currEntry_time_V_1 = add i32 %currEntry_time_V, i32 4294967295"   --->   Operation 103 'add' 'currEntry_time_V_1' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & !icmp_ln1080) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & !icmp_ln1080)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.58ns)   --->   "%br_ln130 = br i1 %currEntry_active, void, void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:130]   --->   Operation 104 'br' 'br_ln130' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & phi_ln126) | (!rt_waitForWrite_load & !tmp_i & phi_ln126)> <Delay = 0.58>
ST_2 : Operation 105 [1/1] (0.65ns)   --->   "%switch_ln132 = switch i3 %currEntry_retries_V, void, i3 0, void %._crit_edge2.i, i3 1, void, i3 2, void, i3 3, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:132]   --->   Operation 105 'switch' 'switch_ln132' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & phi_ln126 & !currEntry_active) | (!rt_waitForWrite_load & !tmp_i & phi_ln126 & !currEntry_active)> <Delay = 0.65>
ST_2 : Operation 106 [1/1] (0.58ns)   --->   "%br_ln145 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:145]   --->   Operation 106 'br' 'br_ln145' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & phi_ln126 & !currEntry_active & currEntry_retries_V == 3) | (!rt_waitForWrite_load & !tmp_i & phi_ln126 & !currEntry_active & currEntry_retries_V == 3)> <Delay = 0.58>
ST_2 : Operation 107 [1/1] (0.58ns)   --->   "%br_ln142 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:142]   --->   Operation 107 'br' 'br_ln142' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & phi_ln126 & !currEntry_active & currEntry_retries_V == 2) | (!rt_waitForWrite_load & !tmp_i & phi_ln126 & !currEntry_active & currEntry_retries_V == 2)> <Delay = 0.58>
ST_2 : Operation 108 [1/1] (0.58ns)   --->   "%br_ln139 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:139]   --->   Operation 108 'br' 'br_ln139' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & phi_ln126 & !currEntry_active & currEntry_retries_V == 1) | (!rt_waitForWrite_load & !tmp_i & phi_ln126 & !currEntry_active & currEntry_retries_V == 1)> <Delay = 0.58>
ST_2 : Operation 109 [1/1] (0.58ns)   --->   "%br_ln148 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:148]   --->   Operation 109 'br' 'br_ln148' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & phi_ln126 & !currEntry_active & currEntry_retries_V != 0 & currEntry_retries_V != 1 & currEntry_retries_V != 2 & currEntry_retries_V != 3) | (!rt_waitForWrite_load & !tmp_i & phi_ln126 & !currEntry_active & currEntry_retries_V != 0 & currEntry_retries_V != 1 & currEntry_retries_V != 2 & currEntry_retries_V != 3)> <Delay = 0.58>

State 3 <SV = 2> <Delay = 2.35>
ST_3 : Operation 110 [1/1] (1.20ns)   --->   "%store_ln91 = store i68 %select_ln82, i10 %retransmitTimerTable_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:91]   --->   Operation 110 'store' 'store_ln91' <Predicate = (rt_waitForWrite_load & !icmp_ln1068)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 68> <Depth = 1000> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln93 = br void %retransmit_timer.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:93]   --->   Operation 111 'br' 'br_ln93' <Predicate = (rt_waitForWrite_load & !icmp_ln1068)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.58ns)   --->   "%br_ln159 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:159]   --->   Operation 112 'br' 'br_ln159' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & !icmp_ln1080) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & !icmp_ln1080)> <Delay = 0.58>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_23_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i85P0A, i85 %rtTimer2eventEng_setEvent, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:139]   --->   Operation 113 'nbwritereq' 'tmp_23_i' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & icmp_ln1080) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln1080)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 2> <FIFO>
ST_3 : Operation 114 [1/1] (0.58ns)   --->   "%br_ln162 = br i1 %tmp_23_i, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:162]   --->   Operation 114 'br' 'br_ln162' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & icmp_ln1080) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln1080)> <Delay = 0.58>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i68.i32, i68 %retransmitTimerTable_load_1, i32 34"   --->   Operation 115 'bitselect' 'tmp_254' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %tmp_254, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:166]   --->   Operation 116 'br' 'br_ln166' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.57ns)   --->   "%currEntry_retries_V_1 = add i3 %currEntry_retries_V, i3 1"   --->   Operation 117 'add' 'currEntry_retries_V_1' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & !tmp_254) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & !tmp_254)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%p_015 = bitconcatenate i85 @_ssdm_op_BitConcatenate.i85.i3.i34.i16.i32, i3 %currEntry_retries_V_1, i34 0, i16 %currID_V_2, i32 %currEntry_type" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 118 'bitconcatenate' 'p_015' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & !tmp_254) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & !tmp_254)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i85P0A, i85 %rtTimer2eventEng_setEvent, i85 %p_015" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 119 'write' 'write_ln173' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & !tmp_254) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & !tmp_254)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 2> <FIFO>
ST_3 : Operation 120 [1/1] (0.58ns)   --->   "%br_ln170 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:170]   --->   Operation 120 'br' 'br_ln170' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & !tmp_254) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & !tmp_254)> <Delay = 0.58>
ST_3 : Operation 121 [1/1] (0.85ns)   --->   "%icmp_ln175 = icmp_eq  i32 %currEntry_type, i32 3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:175]   --->   Operation 121 'icmp' 'icmp_ln175' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln175, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:175]   --->   Operation 122 'br' 'br_ln175' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.58ns)   --->   "%br_ln0 = br void %._crit_edge2.i"   --->   Operation 123 'br' 'br_ln0' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254)> <Delay = 0.58>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%currEntry_type_2 = phi i32 %set_type_2, void, i32 %set_type_2, void, i32 %set_type_2, void, i32 %set_type_2, void, i32 %currEntry_type, void, i32 %currEntry_type, void, i32 %currEntry_type, void, i32 %set_type_2, void, i32 %set_type_2, void, i32 %currEntry_type, void, i32 %currEntry_type, void"   --->   Operation 124 'phi' 'currEntry_type_2' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%currEntry_active_1 = phi i1 1, void, i1 1, void, i1 1, void, i1 1, void, i1 1, void, i1 0, void, i1 0, void, i1 1, void, i1 1, void, i1 0, void, i1 1, void"   --->   Operation 125 'phi' 'currEntry_active_1' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%currEntry_retries_V_2 = phi i3 %currEntry_retries_V, void, i3 %currEntry_retries_V, void, i3 %currEntry_retries_V, void, i3 %currEntry_retries_V, void, i3 %currEntry_retries_V, void, i3 %currEntry_retries_V_1, void, i3 0, void, i3 %currEntry_retries_V, void, i3 %currEntry_retries_V, void, i3 %currEntry_retries_V, void, i3 %currEntry_retries_V, void"   --->   Operation 126 'phi' 'currEntry_retries_V_2' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%currEntry_time_V_2 = phi i32 781251, void, i32 1562501, void, i32 2343751, void, i32 4687501, void, i32 %currEntry_time_V_1, void, i32 0, void, i32 0, void, i32 %currEntry_time_V, void, i32 156251, void, i32 %currEntry_time_V, void, i32 0, void"   --->   Operation 127 'phi' 'currEntry_time_V_2' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln189_2_i = bitconcatenate i68 @_ssdm_op_BitConcatenate.i68.i32.i1.i3.i32, i32 %currEntry_type_2, i1 %currEntry_active_1, i3 %currEntry_retries_V_2, i32 %currEntry_time_V_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:189]   --->   Operation 128 'bitconcatenate' 'or_ln189_2_i' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.20ns)   --->   "%store_ln189 = store i68 %or_ln189_2_i, i10 %retransmitTimerTable_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:189]   --->   Operation 129 'store' 'store_ln189' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 68> <Depth = 1000> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 130 'br' 'br_ln0' <Predicate = (rt_waitForWrite_load & icmp_ln1068) | (!rt_waitForWrite_load & !tmp_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 131 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %rtTimer2stateTable_releaseState, i16 %currID_V_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 131 'write' 'write_ln173' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%p_016 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i65.i16, i65 18446744073709551616, i16 %currID_V_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 132 'bitconcatenate' 'p_016' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254 & !icmp_ln175) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254 & !icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i81P0A, i81 %timer2rxApp_notification, i81 %p_016" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 133 'write' 'write_ln173' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254 & !icmp_ln175) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254 & !icmp_ln175)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 81> <Depth = 4> <FIFO>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 134 'br' 'br_ln0' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254 & !icmp_ln175) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254 & !icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i16 %currID_V_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 135 'zext' 'zext_ln173' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254 & icmp_ln175) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254 & icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i72P0A, i72 %timer2txApp_notification, i72 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 136 'write' 'write_ln173' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254 & icmp_ln175) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254 & icmp_ln175)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 72> <Depth = 4> <FIFO>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln178 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:178]   --->   Operation 137 'br' 'br_ln178' <Predicate = (rt_waitForWrite_load & icmp_ln1068 & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254 & icmp_ln175) | (!rt_waitForWrite_load & !tmp_i & !phi_ln126 & currEntry_active & icmp_ln1080 & tmp_23_i & tmp_254 & icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 138 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 3.27ns
The critical path consists of the following:
	fifo read operation ('txEng2timer_setRetransmitTimer_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'txEng2timer_setRetransmitTimer' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [88]  (1.17 ns)
	'add' operation ('ret') [92]  (0.785 ns)
	'icmp' operation ('icmp_ln108', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:108) [94]  (0.687 ns)
	'xor' operation ('xor_ln108', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:108) [95]  (0 ns)
	'or' operation ('or_ln108', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:108) [97]  (0.122 ns)
	blocking operation 0.509 ns on control path)

 <State 2>: 2.18ns
The critical path consists of the following:
	'load' operation ('retransmitTimerTable_load_1', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125) on array 'retransmitTimerTable' [111]  (1.2 ns)
	'add' operation ('currEntry.time.V') [123]  (0.88 ns)
	blocking operation 0.101 ns on control path)

 <State 3>: 2.36ns
The critical path consists of the following:
	'add' operation ('currEntry.retries.V') [132]  (0.572 ns)
	multiplexor before 'phi' operation ('currEntry.retries.V') with incoming values : ('currEntry.retries.V', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125) ('currEntry.retries.V') [165]  (0.584 ns)
	'phi' operation ('currEntry.retries.V') with incoming values : ('currEntry.retries.V', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:125) ('currEntry.retries.V') [165]  (0 ns)
	'store' operation ('store_ln189', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:189) of variable 'or_ln189_2_i', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/retransmit_timer/retransmit_timer.cpp:189 on array 'retransmitTimerTable' [168]  (1.2 ns)

 <State 4>: 1.17ns
The critical path consists of the following:
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'rtTimer2stateTable_releaseState' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [137]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
