TimeQuest Timing Analyzer report for top
Tue Nov 15 01:55:07 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLK'
 14. Slow 1200mV 85C Model Hold: 'CLK'
 15. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLK'
 24. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'CLK'
 26. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'CLK'
 35. Fast 1200mV 0C Model Hold: 'CLK'
 36. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; CLK                                                  ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { CLK }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.692  ; 130.01 MHz ; 0.000 ; 3.846  ; 50.00      ; 24        ; 65          ;       ;        ;           ;            ; false    ; CLK    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 115.59 MHz ; 115.59 MHz      ; CLK                                                  ;      ;
; 209.25 MHz ; 209.25 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.776 ; -91.259       ;
; CLK                                                  ; -3.407 ; -9.755        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLK                                                  ; 0.453 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.454 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.566  ; 0.000         ;
; CLK                                                  ; 10.199 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -3.776 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.383      ;
; -3.776 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.383      ;
; -3.752 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.359      ;
; -3.751 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.358      ;
; -3.751 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.358      ;
; -3.749 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.356      ;
; -3.748 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.355      ;
; -3.747 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.354      ;
; -3.746 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.353      ;
; -3.745 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.352      ;
; -3.744 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.351      ;
; -3.702 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.309      ;
; -3.700 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.307      ;
; -3.700 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.307      ;
; -3.699 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.306      ;
; -3.695 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.302      ;
; -3.694 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.301      ;
; -3.559 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.165      ;
; -3.558 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.164      ;
; -3.556 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.162      ;
; -3.556 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.162      ;
; -3.391 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 0.998      ;
; -3.389 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 0.996      ;
; -3.389 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 0.996      ;
; -3.386 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 0.993      ;
; 2.913  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.700      ;
; 2.985  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.632      ;
; 2.990  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.623      ;
; 3.023  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.589      ;
; 3.052  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.561      ;
; 3.058  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.555      ;
; 3.058  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.555      ;
; 3.092  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.521      ;
; 3.122  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.495      ;
; 3.128  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.489      ;
; 3.132  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.485      ;
; 3.153  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.460      ;
; 3.162  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.450      ;
; 3.175  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.438      ;
; 3.175  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.443      ;
; 3.202  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.410      ;
; 3.205  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.408      ;
; 3.211  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.406      ;
; 3.228  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.385      ;
; 3.236  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.377      ;
; 3.240  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.079     ; 4.374      ;
; 3.263  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.355      ;
; 3.265  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.352      ;
; 3.275  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.338      ;
; 3.275  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.342      ;
; 3.281  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.337      ;
; 3.285  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.327      ;
; 3.296  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.317      ;
; 3.296  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.317      ;
; 3.312  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.306      ;
; 3.322  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.296      ;
; 3.334  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.279      ;
; 3.350  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.263      ;
; 3.366  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.079     ; 4.248      ;
; 3.380  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.233      ;
; 3.385  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.227      ;
; 3.385  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.227      ;
; 3.391  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.222      ;
; 3.407  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.210      ;
; 3.411  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.202      ;
; 3.412  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.079     ; 4.202      ;
; 3.443  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.170      ;
; 3.453  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.159      ;
; 3.453  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.159      ;
; 3.457  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.156      ;
; 3.458  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.155      ;
; 3.461  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.151      ;
; 3.472  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.141      ;
; 3.476  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.137      ;
; 3.481  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.079     ; 4.133      ;
; 3.490  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.079     ; 4.124      ;
; 3.492  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.125      ;
; 3.514  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.104      ;
; 3.519  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.094      ;
; 3.523  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.079     ; 4.091      ;
; 3.529  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.088      ;
; 3.529  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.083      ;
; 3.529  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.083      ;
; 3.540  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.073      ;
; 3.540  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.073      ;
; 3.543  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.075      ;
; 3.548  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.064      ;
; 3.559  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.054      ;
; 3.562  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.055      ;
; 3.562  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.075     ; 4.056      ;
; 3.568  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.044      ;
; 3.572  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.041      ;
; 3.576  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.037      ;
; 3.584  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.029      ;
; 3.589  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.024      ;
; 3.590  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.023      ;
; 3.600  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.012      ;
; 3.614  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 4.003      ;
; 3.624  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 3.988      ;
; 3.633  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 3.980      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                               ;
+--------+--------------------------------------------------+----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.407 ; DRAM_Controller:DRAM_Controller1|ready_for_new   ; state.s_idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.141      ; 5.798      ;
; -3.407 ; DRAM_Controller:DRAM_Controller1|ready_for_new   ; uart_link_enable                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.141      ; 5.798      ;
; -2.941 ; DRAM_Controller:DRAM_Controller1|ready_for_new   ; state.s_init_wait                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.146      ; 5.337      ;
; 12.182 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.578      ;
; 12.182 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.578      ;
; 12.182 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.578      ;
; 12.182 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.578      ;
; 12.182 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.578      ;
; 12.182 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.578      ;
; 12.182 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.578      ;
; 12.182 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.578      ;
; 12.211 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.549      ;
; 12.211 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.549      ;
; 12.211 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.549      ;
; 12.211 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.549      ;
; 12.211 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.549      ;
; 12.211 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.549      ;
; 12.211 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.549      ;
; 12.211 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.549      ;
; 12.257 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.504      ;
; 12.257 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.504      ;
; 12.257 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.504      ;
; 12.257 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.504      ;
; 12.257 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.504      ;
; 12.257 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.504      ;
; 12.257 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.504      ;
; 12.257 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.504      ;
; 12.261 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.500      ;
; 12.261 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.500      ;
; 12.261 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.500      ;
; 12.261 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.500      ;
; 12.261 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.500      ;
; 12.261 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.500      ;
; 12.261 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.500      ;
; 12.261 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.500      ;
; 12.265 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.495      ;
; 12.265 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.495      ;
; 12.265 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.495      ;
; 12.265 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.495      ;
; 12.265 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.495      ;
; 12.265 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.495      ;
; 12.265 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.495      ;
; 12.265 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.495      ;
; 12.273 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.487      ;
; 12.273 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.487      ;
; 12.273 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.487      ;
; 12.273 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.487      ;
; 12.273 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.487      ;
; 12.273 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.487      ;
; 12.273 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.487      ;
; 12.273 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.487      ;
; 12.279 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.482      ;
; 12.279 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.482      ;
; 12.279 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.482      ;
; 12.279 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.482      ;
; 12.279 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.482      ;
; 12.279 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.482      ;
; 12.279 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.482      ;
; 12.279 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.482      ;
; 12.285 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.476      ;
; 12.285 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.476      ;
; 12.285 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.476      ;
; 12.285 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.476      ;
; 12.285 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.476      ;
; 12.285 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.476      ;
; 12.285 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.476      ;
; 12.285 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 8.476      ;
; 12.311 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 8.448      ;
; 12.311 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 8.448      ;
; 12.311 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 8.448      ;
; 12.311 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 8.448      ;
; 12.311 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 8.448      ;
; 12.311 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 8.448      ;
; 12.311 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 8.448      ;
; 12.311 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 8.448      ;
; 12.340 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 8.419      ;
; 12.340 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 8.419      ;
; 12.340 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 8.419      ;
; 12.340 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 8.419      ;
; 12.340 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 8.419      ;
; 12.340 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 8.419      ;
; 12.340 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 8.419      ;
; 12.340 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 8.419      ;
; 12.386 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.374      ;
; 12.386 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.374      ;
; 12.386 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.374      ;
; 12.386 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.374      ;
; 12.386 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.374      ;
; 12.386 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.374      ;
; 12.386 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.374      ;
; 12.386 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.374      ;
; 12.390 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.370      ;
; 12.390 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.370      ;
; 12.390 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.370      ;
; 12.390 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.370      ;
; 12.390 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.370      ;
; 12.390 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.370      ;
; 12.390 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.370      ;
; 12.390 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.370      ;
; 12.394 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[0][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 8.365      ;
+--------+--------------------------------------------------+----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|iob_uart_write                              ; UART_Link:UART_Link1|iob_uart_write                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|tx_token[0]                                 ; UART_Link:UART_Link1|tx_token[0]                                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|tx_token[1]                                 ; UART_Link:UART_Link1|tx_token[1]                                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; pll_reset                                                        ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Link:UART_Link1|state.s_rxing                               ; UART_Link:UART_Link1|state.s_rxing                               ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Link:UART_Link1|rx_dst[1]                                   ; UART_Link:UART_Link1|rx_dst[1]                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Link:UART_Link1|carrier_magic_ctr                           ; UART_Link:UART_Link1|carrier_magic_ctr                           ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Link:UART_Link1|rx_dst[0]                                   ; UART_Link:UART_Link1|rx_dst[0]                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.758      ;
; 0.492 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.785      ;
; 0.500 ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]              ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; state.s_init_pll                                                 ; state.s_init                                                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; state.s_init_pll                                                 ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.794      ;
; 0.511 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.804      ;
; 0.518 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.811      ;
; 0.533 ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.825      ;
; 0.536 ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.828      ;
; 0.537 ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.829      ;
; 0.545 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Link:UART_Link1|carrier_buffer[3][7]                        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.838      ;
; 0.551 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.843      ;
; 0.552 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.844      ;
; 0.557 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.849      ;
; 0.566 ; UART_Link:UART_Link1|tx_token[1]                                 ; UART_Link:UART_Link1|iob_uart_writedata[7]                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.859      ;
; 0.566 ; UART_Link:UART_Link1|tx_token[1]                                 ; UART_Link:UART_Link1|iob_uart_writedata[0]                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.859      ;
; 0.579 ; UART_Link:UART_Link1|rx_dst[0]                                   ; UART_Link:UART_Link1|rx_dst[1]                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.871      ;
; 0.583 ; UART_Link:UART_Link1|tx_token[1]                                 ; UART_Link:UART_Link1|iob_uart_writedata[1]                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.876      ;
; 0.610 ; UART_Link:UART_Link1|rx_dst[1]                                   ; UART_Link:UART_Link1|rx_dst[0]                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.902      ;
; 0.644 ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.937      ;
; 0.661 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.954      ;
; 0.708 ; UART_Link:UART_Link1|state.s_act                                 ; UART_Link:UART_Link1|state.s_act_wait                            ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.000      ;
; 0.730 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Link:UART_Link1|data_buffer_sz_latch[7]                     ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.020      ;
; 0.741 ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.033      ;
; 0.744 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.042      ;
; 0.758 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.051      ;
; 0.760 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; UART_Link:UART_Link1|data_buffer_fill_ctr[17]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[17]                    ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; UART_Link:UART_Link1|data_buffer_fill_ctr[21]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[21]                    ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; UART_Link:UART_Link1|data_buffer_fill_ctr[27]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[27]                    ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; UART_Link:UART_Link1|data_buffer_fill_ctr[29]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[29]                    ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[6]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[6]                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[7]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[7]                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[9]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[9]                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; UART_Controller:UART_Controller1|rx_baud_counter[0]              ; UART_Controller:UART_Controller1|rx_baud_counter[0]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; UART_Link:UART_Link1|data_buffer_fill_ctr[16]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[16]                    ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; UART_Link:UART_Link1|data_buffer_fill_ctr[31]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[31]                    ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.056      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                         ;
+-------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.454 ; DRAM_Controller:DRAM_Controller1|pending_refresh       ; DRAM_Controller:DRAM_Controller1|pending_refresh   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; DRAM_Controller:DRAM_Controller1|ready_for_new         ; DRAM_Controller:DRAM_Controller1|ready_for_new     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|state.s_startup   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.741 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.743 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.746 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.749 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.764 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.767 ; DRAM_Controller:DRAM_Controller1|state.s_idle          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.824 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|state.s_idle      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.116      ;
; 0.826 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|ready_for_new     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.118      ;
; 0.937 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.229      ;
; 0.950 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.951 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.243      ;
; 0.951 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.243      ;
; 1.002 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|pending_refresh   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.293      ;
; 1.019 ; DRAM_Controller:DRAM_Controller1|pending_refresh       ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.312      ;
; 1.047 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.339      ;
; 1.097 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.389      ;
; 1.101 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.110 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.111 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.403      ;
; 1.119 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.120 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.412      ;
; 1.130 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_command[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.426      ;
; 1.231 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.523      ;
; 1.232 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.524      ;
; 1.233 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.525      ;
; 1.241 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.533      ;
; 1.242 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.534      ;
; 1.248 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.250 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.542      ;
; 1.251 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.543      ;
; 1.257 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.260 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.552      ;
; 1.290 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.582      ;
; 1.323 ; DRAM_Controller:DRAM_Controller1|state.s_idle          ; DRAM_Controller:DRAM_Controller1|pending_refresh   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.614      ;
; 1.326 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2] ; DRAM_Controller:DRAM_Controller1|ready_for_new     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.618      ;
; 1.327 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2] ; DRAM_Controller:DRAM_Controller1|state.s_idle      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.619      ;
; 1.330 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.622      ;
; 1.334 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|ready_for_new     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.626      ;
; 1.335 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|state.s_idle      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.627      ;
; 1.372 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.664      ;
; 1.373 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.665      ;
; 1.382 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.674      ;
; 1.388 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.680      ;
; 1.390 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.682      ;
; 1.393 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3] ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.685      ;
; 1.397 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.689      ;
; 1.431 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.723      ;
; 1.436 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.728      ;
; 1.443 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0] ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.735      ;
; 1.444 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_address[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.740      ;
; 1.445 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_address[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.741      ;
; 1.470 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.762      ;
; 1.470 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.762      ;
; 1.471 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.763      ;
; 1.475 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|refresh_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.767      ;
; 1.476 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.768      ;
; 1.476 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.768      ;
; 1.477 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.769      ;
; 1.481 ; DRAM_Controller:DRAM_Controller1|pending_refresh       ; DRAM_Controller:DRAM_Controller1|state.s_idle      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.774      ;
; 1.512 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.804      ;
; 1.531 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.823      ;
; 1.547 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1     ; DRAM_Controller:DRAM_Controller1|state.s_idle      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.839      ;
; 1.562 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.854      ;
; 1.591 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|iob_address[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.887      ;
; 1.637 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|pending_refresh   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.924      ;
; 1.647 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.939      ;
; 1.647 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.939      ;
; 1.653 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.945      ;
; 1.655 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0] ; DRAM_Controller:DRAM_Controller1|ready_for_new     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.947      ;
; 1.656 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0] ; DRAM_Controller:DRAM_Controller1|state.s_idle      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.948      ;
; 1.657 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|state.s_startup   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.949      ;
; 1.657 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.949      ;
; 1.658 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.950      ;
; 1.658 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.950      ;
; 1.668 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.960      ;
; 1.673 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2] ; DRAM_Controller:DRAM_Controller1|state.s_startup   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.965      ;
; 1.674 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2] ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.966      ;
; 1.681 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|iob_address[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.977      ;
; 1.690 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]      ; DRAM_Controller:DRAM_Controller1|refresh_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.982      ;
; 1.709 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]      ; DRAM_Controller:DRAM_Controller1|refresh_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.001      ;
; 1.738 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.030      ;
; 1.739 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.031      ;
; 1.743 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1] ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.035      ;
; 1.748 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|iob_command[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.044      ;
; 1.765 ; DRAM_Controller:DRAM_Controller1|pending_refresh       ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.058      ;
; 1.781 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_command[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.077      ;
; 1.794 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.086      ;
; 1.795 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.087      ;
; 1.795 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.087      ;
; 1.795 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.087      ;
; 1.796 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.088      ;
+-------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 122.56 MHz ; 122.56 MHz      ; CLK                                                  ;      ;
; 230.68 MHz ; 230.68 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLK                                                  ; -3.483 ; -9.843        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.321 ; -80.021       ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLK                                                  ; 0.401 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.565  ; 0.000         ;
; CLK                                                  ; 10.189 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                ;
+--------+--------------------------------------------------+----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.483 ; DRAM_Controller:DRAM_Controller1|ready_for_new   ; state.s_idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.590      ;
; -3.483 ; DRAM_Controller:DRAM_Controller1|ready_for_new   ; uart_link_enable                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.590      ;
; -2.877 ; DRAM_Controller:DRAM_Controller1|ready_for_new   ; state.s_init_wait                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 4.990      ;
; 12.674 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.095      ;
; 12.674 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.095      ;
; 12.674 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.095      ;
; 12.674 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.095      ;
; 12.674 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.095      ;
; 12.674 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.095      ;
; 12.674 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.095      ;
; 12.674 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.095      ;
; 12.709 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.064     ; 8.062      ;
; 12.709 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.064     ; 8.062      ;
; 12.709 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.064     ; 8.062      ;
; 12.709 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.064     ; 8.062      ;
; 12.709 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.064     ; 8.062      ;
; 12.709 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.064     ; 8.062      ;
; 12.709 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.064     ; 8.062      ;
; 12.709 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.064     ; 8.062      ;
; 12.748 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.021      ;
; 12.748 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.021      ;
; 12.748 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.021      ;
; 12.748 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.021      ;
; 12.748 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.021      ;
; 12.748 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.021      ;
; 12.748 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.021      ;
; 12.748 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.021      ;
; 12.751 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.018      ;
; 12.751 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.018      ;
; 12.751 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.018      ;
; 12.751 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.018      ;
; 12.751 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.018      ;
; 12.751 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.018      ;
; 12.751 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.018      ;
; 12.751 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.018      ;
; 12.764 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.064     ; 8.007      ;
; 12.764 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.064     ; 8.007      ;
; 12.764 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.064     ; 8.007      ;
; 12.764 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.064     ; 8.007      ;
; 12.764 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.064     ; 8.007      ;
; 12.764 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.064     ; 8.007      ;
; 12.764 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.064     ; 8.007      ;
; 12.764 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.064     ; 8.007      ;
; 12.766 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.003      ;
; 12.766 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.003      ;
; 12.766 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.003      ;
; 12.766 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.003      ;
; 12.766 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.003      ;
; 12.766 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.003      ;
; 12.766 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.003      ;
; 12.766 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 8.003      ;
; 12.774 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 7.995      ;
; 12.774 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 7.995      ;
; 12.774 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 7.995      ;
; 12.774 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 7.995      ;
; 12.774 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 7.995      ;
; 12.774 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 7.995      ;
; 12.774 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 7.995      ;
; 12.774 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 7.995      ;
; 12.780 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 7.989      ;
; 12.780 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 7.989      ;
; 12.780 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 7.989      ;
; 12.780 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 7.989      ;
; 12.780 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 7.989      ;
; 12.780 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 7.989      ;
; 12.780 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 7.989      ;
; 12.780 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.066     ; 7.989      ;
; 12.791 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.977      ;
; 12.791 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.977      ;
; 12.791 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.977      ;
; 12.791 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.977      ;
; 12.791 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.977      ;
; 12.791 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.977      ;
; 12.791 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.977      ;
; 12.791 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.977      ;
; 12.826 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 7.944      ;
; 12.826 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 7.944      ;
; 12.826 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 7.944      ;
; 12.826 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 7.944      ;
; 12.826 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 7.944      ;
; 12.826 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 7.944      ;
; 12.826 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 7.944      ;
; 12.826 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 7.944      ;
; 12.865 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.903      ;
; 12.865 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.903      ;
; 12.865 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.903      ;
; 12.865 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.903      ;
; 12.865 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.903      ;
; 12.865 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.903      ;
; 12.865 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.903      ;
; 12.865 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.903      ;
; 12.868 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.900      ;
; 12.868 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.900      ;
; 12.868 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.900      ;
; 12.868 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.900      ;
; 12.868 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.900      ;
; 12.868 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.900      ;
; 12.868 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.900      ;
; 12.868 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.067     ; 7.900      ;
; 12.881 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[0][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 7.889      ;
+--------+--------------------------------------------------+----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -3.321 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.275      ;
; -3.321 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.275      ;
; -3.297 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.251      ;
; -3.297 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.251      ;
; -3.296 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.250      ;
; -3.294 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.248      ;
; -3.293 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.247      ;
; -3.292 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.246      ;
; -3.291 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.245      ;
; -3.291 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.245      ;
; -3.290 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.244      ;
; -3.256 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.210      ;
; -3.254 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.208      ;
; -3.254 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.208      ;
; -3.252 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.206      ;
; -3.249 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.203      ;
; -3.248 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.202      ;
; -3.108 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.316     ; 1.061      ;
; -3.108 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.316     ; 1.061      ;
; -3.106 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.316     ; 1.059      ;
; -3.105 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.316     ; 1.058      ;
; -2.952 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 0.906      ;
; -2.950 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 0.904      ;
; -2.949 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 0.903      ;
; -2.947 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 0.901      ;
; 3.357  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.265      ;
; 3.358  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 4.270      ;
; 3.400  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.222      ;
; 3.406  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 4.217      ;
; 3.421  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 4.202      ;
; 3.428  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 4.195      ;
; 3.445  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.176      ;
; 3.455  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 4.173      ;
; 3.458  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 4.170      ;
; 3.477  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.145      ;
; 3.507  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 4.121      ;
; 3.509  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.113      ;
; 3.523  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 4.100      ;
; 3.525  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 4.098      ;
; 3.525  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.097      ;
; 3.554  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 4.069      ;
; 3.563  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.059      ;
; 3.565  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.056      ;
; 3.577  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 4.051      ;
; 3.587  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.035      ;
; 3.588  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 4.040      ;
; 3.611  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.011      ;
; 3.615  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 4.013      ;
; 3.628  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.995      ;
; 3.628  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 4.000      ;
; 3.629  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.993      ;
; 3.635  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.988      ;
; 3.637  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 3.991      ;
; 3.642  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.980      ;
; 3.654  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 3.974      ;
; 3.657  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.966      ;
; 3.674  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 3.954      ;
; 3.675  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.946      ;
; 3.677  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 3.951      ;
; 3.709  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.914      ;
; 3.712  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.911      ;
; 3.718  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.903      ;
; 3.719  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.904      ;
; 3.724  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.898      ;
; 3.744  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 3.884      ;
; 3.746  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.876      ;
; 3.748  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.875      ;
; 3.751  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.872      ;
; 3.754  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.868      ;
; 3.770  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.853      ;
; 3.777  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.845      ;
; 3.792  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.830      ;
; 3.801  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.822      ;
; 3.801  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 3.827      ;
; 3.813  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.808      ;
; 3.819  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.803      ;
; 3.826  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.797      ;
; 3.830  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 3.798      ;
; 3.831  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.791      ;
; 3.836  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.786      ;
; 3.836  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 3.792      ;
; 3.837  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.786      ;
; 3.839  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.783      ;
; 3.841  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.782      ;
; 3.841  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.781      ;
; 3.843  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.778      ;
; 3.848  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.775      ;
; 3.849  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 3.779      ;
; 3.855  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.768      ;
; 3.856  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.767      ;
; 3.859  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.764      ;
; 3.881  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.740      ;
; 3.882  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 3.746      ;
; 3.889  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.733      ;
; 3.895  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 3.733      ;
; 3.897  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.725      ;
; 3.922  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.701      ;
; 3.936  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.686      ;
; 3.936  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 3.686      ;
; 3.938  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.071     ; 3.685      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|iob_uart_write                              ; UART_Link:UART_Link1|iob_uart_write                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; pll_reset                                                        ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|state.s_rxing                               ; UART_Link:UART_Link1|state.s_rxing                               ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|rx_dst[1]                                   ; UART_Link:UART_Link1|rx_dst[1]                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|carrier_magic_ctr                           ; UART_Link:UART_Link1|carrier_magic_ctr                           ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|rx_dst[0]                                   ; UART_Link:UART_Link1|rx_dst[0]                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|tx_token[0]                                 ; UART_Link:UART_Link1|tx_token[0]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|tx_token[1]                                 ; UART_Link:UART_Link1|tx_token[1]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.684      ;
; 0.456 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.723      ;
; 0.462 ; state.s_init_pll                                                 ; state.s_init                                                     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.729      ;
; 0.463 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.730      ;
; 0.463 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.730      ;
; 0.463 ; state.s_init_pll                                                 ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.730      ;
; 0.470 ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]              ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.739      ;
; 0.486 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.753      ;
; 0.498 ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.765      ;
; 0.501 ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.768      ;
; 0.502 ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.769      ;
; 0.508 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Link:UART_Link1|carrier_buffer[3][7]                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.775      ;
; 0.515 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.782      ;
; 0.516 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.783      ;
; 0.520 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.787      ;
; 0.522 ; UART_Link:UART_Link1|tx_token[1]                                 ; UART_Link:UART_Link1|iob_uart_writedata[7]                       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.789      ;
; 0.523 ; UART_Link:UART_Link1|tx_token[1]                                 ; UART_Link:UART_Link1|iob_uart_writedata[0]                       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.790      ;
; 0.545 ; UART_Link:UART_Link1|tx_token[1]                                 ; UART_Link:UART_Link1|iob_uart_writedata[1]                       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.812      ;
; 0.549 ; UART_Link:UART_Link1|rx_dst[0]                                   ; UART_Link:UART_Link1|rx_dst[1]                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.816      ;
; 0.570 ; UART_Link:UART_Link1|rx_dst[1]                                   ; UART_Link:UART_Link1|rx_dst[0]                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.837      ;
; 0.600 ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.868      ;
; 0.618 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.885      ;
; 0.655 ; UART_Link:UART_Link1|state.s_act                                 ; UART_Link:UART_Link1|state.s_act_wait                            ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.922      ;
; 0.657 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Link:UART_Link1|data_buffer_sz_latch[7]                     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.924      ;
; 0.659 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.926      ;
; 0.688 ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.956      ;
; 0.690 ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.959      ;
; 0.694 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.964      ;
; 0.700 ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.967      ;
; 0.705 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; UART_Link:UART_Link1|data_buffer_fill_ctr[21]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[21]                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; UART_Link:UART_Link1|data_buffer_fill_ctr[29]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[29]                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; UART_Link:UART_Link1|data_buffer_fill_ctr[17]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[17]                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; UART_Link:UART_Link1|data_buffer_fill_ctr[27]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[27]                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]                     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; UART_Link:UART_Link1|data_buffer_fill_ctr[22]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[22]                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; UART_Link:UART_Link1|data_buffer_fill_ctr[31]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[31]                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[6]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[6]                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[9]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[9]                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[22]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[22]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; UART_Link:UART_Link1|data_buffer_fill_ctr[9]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[9]                     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]                     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; UART_Link:UART_Link1|data_buffer_fill_ctr[23]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[23]                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.976      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                          ;
+-------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; DRAM_Controller:DRAM_Controller1|pending_refresh       ; DRAM_Controller:DRAM_Controller1|pending_refresh   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; DRAM_Controller:DRAM_Controller1|ready_for_new         ; DRAM_Controller:DRAM_Controller1|ready_for_new     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|state.s_startup   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.689 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.956      ;
; 0.692 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.958      ;
; 0.694 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.699 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.713 ; DRAM_Controller:DRAM_Controller1|state.s_idle          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.769 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|ready_for_new     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.035      ;
; 0.770 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|state.s_idle      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.036      ;
; 0.855 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.121      ;
; 0.873 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.140      ;
; 0.873 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.140      ;
; 0.874 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.141      ;
; 0.908 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|pending_refresh   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.174      ;
; 0.923 ; DRAM_Controller:DRAM_Controller1|pending_refresh       ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.190      ;
; 0.937 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.204      ;
; 1.016 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_command[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.289      ;
; 1.017 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.018 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.286      ;
; 1.019 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.286      ;
; 1.033 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.301      ;
; 1.111 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.378      ;
; 1.112 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.379      ;
; 1.112 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.379      ;
; 1.134 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.401      ;
; 1.138 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.405      ;
; 1.138 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.405      ;
; 1.140 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.407      ;
; 1.141 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.408      ;
; 1.149 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.416      ;
; 1.156 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.423      ;
; 1.172 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2] ; DRAM_Controller:DRAM_Controller1|ready_for_new     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.438      ;
; 1.173 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2] ; DRAM_Controller:DRAM_Controller1|state.s_idle      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.439      ;
; 1.174 ; DRAM_Controller:DRAM_Controller1|state.s_idle          ; DRAM_Controller:DRAM_Controller1|pending_refresh   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.440      ;
; 1.187 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.454      ;
; 1.205 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.472      ;
; 1.217 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|ready_for_new     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.483      ;
; 1.218 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|state.s_idle      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.484      ;
; 1.234 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.501      ;
; 1.238 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.505      ;
; 1.256 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.523      ;
; 1.260 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.527      ;
; 1.262 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.529      ;
; 1.271 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.538      ;
; 1.273 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3] ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.540      ;
; 1.288 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_address[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.560      ;
; 1.289 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_address[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.561      ;
; 1.309 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0] ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.576      ;
; 1.336 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.603      ;
; 1.338 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|refresh_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.605      ;
; 1.339 ; DRAM_Controller:DRAM_Controller1|pending_refresh       ; DRAM_Controller:DRAM_Controller1|state.s_idle      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.606      ;
; 1.341 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.608      ;
; 1.356 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.623      ;
; 1.373 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.640      ;
; 1.373 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.640      ;
; 1.374 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.641      ;
; 1.375 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1     ; DRAM_Controller:DRAM_Controller1|state.s_idle      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.641      ;
; 1.382 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.649      ;
; 1.383 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.650      ;
; 1.383 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.650      ;
; 1.385 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.652      ;
; 1.385 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.652      ;
; 1.445 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|iob_address[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.717      ;
; 1.478 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|pending_refresh   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.739      ;
; 1.478 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.745      ;
; 1.485 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2] ; DRAM_Controller:DRAM_Controller1|state.s_startup   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.751      ;
; 1.500 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.767      ;
; 1.509 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2] ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.776      ;
; 1.509 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.776      ;
; 1.510 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.777      ;
; 1.510 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.777      ;
; 1.510 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.777      ;
; 1.511 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.778      ;
; 1.530 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|state.s_startup   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.796      ;
; 1.533 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]      ; DRAM_Controller:DRAM_Controller1|refresh_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.800      ;
; 1.538 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|iob_address[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.810      ;
; 1.549 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0] ; DRAM_Controller:DRAM_Controller1|ready_for_new     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.815      ;
; 1.550 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0] ; DRAM_Controller:DRAM_Controller1|state.s_idle      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.816      ;
; 1.551 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]      ; DRAM_Controller:DRAM_Controller1|refresh_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.818      ;
; 1.577 ; DRAM_Controller:DRAM_Controller1|pending_refresh       ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.845      ;
; 1.587 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|iob_command[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.859      ;
; 1.599 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1] ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.866      ;
; 1.606 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_command[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.878      ;
; 1.625 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.892      ;
; 1.626 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.893      ;
; 1.638 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.905      ;
; 1.639 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.906      ;
; 1.639 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.906      ;
; 1.640 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.907      ;
; 1.644 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.911      ;
+-------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.663 ; -40.276       ;
; CLK                                                  ; -1.276 ; -3.630        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLK                                                  ; 0.186 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.643 ; 0.000         ;
; CLK                                                  ; 9.851 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.663 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.587      ;
; -1.663 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.587      ;
; -1.662 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.586      ;
; -1.660 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.584      ;
; -1.659 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.583      ;
; -1.659 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.583      ;
; -1.657 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.581      ;
; -1.656 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.580      ;
; -1.656 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.580      ;
; -1.637 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.562      ;
; -1.635 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.560      ;
; -1.635 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.560      ;
; -1.634 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.559      ;
; -1.632 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.556      ;
; -1.632 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.556      ;
; -1.629 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.554      ;
; -1.629 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.554      ;
; -1.577 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.501      ;
; -1.577 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.501      ;
; -1.575 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.499      ;
; -1.574 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.498      ;
; -1.496 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.420      ;
; -1.494 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.418      ;
; -1.494 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.418      ;
; -1.491 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.415      ;
; 5.546  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.096      ;
; 5.599  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.044      ;
; 5.601  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 2.040      ;
; 5.605  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.038      ;
; 5.610  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.032      ;
; 5.612  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.030      ;
; 5.654  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.988      ;
; 5.665  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 1.976      ;
; 5.676  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.966      ;
; 5.678  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.964      ;
; 5.681  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.962      ;
; 5.684  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.958      ;
; 5.692  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 1.955      ;
; 5.708  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 1.939      ;
; 5.714  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.929      ;
; 5.721  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.921      ;
; 5.728  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.915      ;
; 5.732  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 1.915      ;
; 5.733  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 1.908      ;
; 5.734  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 1.913      ;
; 5.736  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.906      ;
; 5.743  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 1.904      ;
; 5.758  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.885      ;
; 5.764  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.879      ;
; 5.766  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.877      ;
; 5.779  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 1.868      ;
; 5.782  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.860      ;
; 5.783  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.859      ;
; 5.785  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.857      ;
; 5.786  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 1.861      ;
; 5.790  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 1.851      ;
; 5.792  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.851      ;
; 5.793  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.849      ;
; 5.793  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 1.854      ;
; 5.794  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 1.847      ;
; 5.798  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.844      ;
; 5.804  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 1.843      ;
; 5.806  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.837      ;
; 5.811  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 1.836      ;
; 5.812  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.830      ;
; 5.812  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 1.835      ;
; 5.813  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.829      ;
; 5.819  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.824      ;
; 5.819  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 1.828      ;
; 5.819  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 1.822      ;
; 5.821  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.821      ;
; 5.824  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.818      ;
; 5.825  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.818      ;
; 5.829  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.813      ;
; 5.832  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.811      ;
; 5.836  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 1.805      ;
; 5.837  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.806      ;
; 5.847  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.795      ;
; 5.847  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.795      ;
; 5.854  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 1.787      ;
; 5.856  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 1.791      ;
; 5.858  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 1.783      ;
; 5.862  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 1.779      ;
; 5.873  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.770      ;
; 5.874  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.768      ;
; 5.878  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 1.769      ;
; 5.883  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 1.758      ;
; 5.885  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.757      ;
; 5.891  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 1.750      ;
; 5.898  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.745      ;
; 5.899  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 1.742      ;
; 5.900  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 1.741      ;
; 5.906  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.736      ;
; 5.907  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 1.740      ;
; 5.908  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 1.733      ;
; 5.910  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.733      ;
; 5.910  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 1.737      ;
; 5.914  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.032     ; 1.733      ;
; 5.915  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.728      ;
; 5.916  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 1.727      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                ;
+--------+--------------------------------------------------+----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.276 ; DRAM_Controller:DRAM_Controller1|ready_for_new   ; state.s_idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.081      ; 2.593      ;
; -1.276 ; DRAM_Controller:DRAM_Controller1|ready_for_new   ; uart_link_enable                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.081      ; 2.593      ;
; -1.078 ; DRAM_Controller:DRAM_Controller1|ready_for_new   ; state.s_init_wait                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.400      ;
; 17.031 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.757      ;
; 17.031 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.757      ;
; 17.031 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.757      ;
; 17.031 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.757      ;
; 17.031 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.757      ;
; 17.031 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.757      ;
; 17.031 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.757      ;
; 17.031 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[7][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.757      ;
; 17.053 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.031     ; 3.736      ;
; 17.053 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.031     ; 3.736      ;
; 17.053 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.031     ; 3.736      ;
; 17.053 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.031     ; 3.736      ;
; 17.053 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.031     ; 3.736      ;
; 17.053 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.031     ; 3.736      ;
; 17.053 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.031     ; 3.736      ;
; 17.053 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[1][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.031     ; 3.736      ;
; 17.067 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.721      ;
; 17.067 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.721      ;
; 17.067 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.721      ;
; 17.067 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.721      ;
; 17.067 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.721      ;
; 17.067 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.721      ;
; 17.067 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.721      ;
; 17.067 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[4][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.721      ;
; 17.072 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.716      ;
; 17.072 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.716      ;
; 17.072 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.716      ;
; 17.072 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.716      ;
; 17.072 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.716      ;
; 17.072 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.716      ;
; 17.072 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.716      ;
; 17.072 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[3][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.716      ;
; 17.074 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.714      ;
; 17.074 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.714      ;
; 17.074 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.714      ;
; 17.074 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.714      ;
; 17.074 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.714      ;
; 17.074 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.714      ;
; 17.074 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.714      ;
; 17.074 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[5][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.714      ;
; 17.081 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.707      ;
; 17.081 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.707      ;
; 17.081 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.707      ;
; 17.081 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.707      ;
; 17.081 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.707      ;
; 17.081 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.707      ;
; 17.081 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.707      ;
; 17.081 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[6][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.707      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.706      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.031     ; 3.707      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.031     ; 3.707      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.706      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.031     ; 3.707      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.706      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.031     ; 3.707      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.706      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.706      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.031     ; 3.707      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.031     ; 3.707      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.706      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.706      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.031     ; 3.707      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.031     ; 3.707      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[2][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.706      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.705      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.705      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.705      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.705      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.705      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.705      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.705      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[7][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.705      ;
; 17.104 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.684      ;
; 17.104 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.684      ;
; 17.104 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.684      ;
; 17.104 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.684      ;
; 17.104 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.684      ;
; 17.104 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.684      ;
; 17.104 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.684      ;
; 17.104 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[1][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.032     ; 3.684      ;
; 17.118 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.669      ;
; 17.118 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.669      ;
; 17.118 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.669      ;
; 17.118 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.669      ;
; 17.118 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.669      ;
; 17.118 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.669      ;
; 17.118 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.669      ;
; 17.118 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[4][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.669      ;
; 17.123 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.664      ;
; 17.123 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.664      ;
; 17.123 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.664      ;
; 17.123 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.664      ;
; 17.123 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.664      ;
; 17.123 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.664      ;
; 17.123 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.664      ;
; 17.123 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[3][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.664      ;
; 17.125 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12] ; UART_Link:UART_Link1|data_buffer[5][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.662      ;
+--------+--------------------------------------------------+----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; UART_Link:UART_Link1|iob_uart_write                              ; UART_Link:UART_Link1|iob_uart_write                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; pll_reset                                                        ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|state.s_rxing                               ; UART_Link:UART_Link1|state.s_rxing                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|rx_dst[1]                                   ; UART_Link:UART_Link1|rx_dst[1]                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|carrier_magic_ctr                           ; UART_Link:UART_Link1|carrier_magic_ctr                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|rx_dst[0]                                   ; UART_Link:UART_Link1|rx_dst[0]                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|tx_token[0]                                 ; UART_Link:UART_Link1|tx_token[0]                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|tx_token[1]                                 ; UART_Link:UART_Link1|tx_token[1]                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]              ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.201 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.321      ;
; 0.203 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.323      ;
; 0.205 ; state.s_init_pll                                                 ; state.s_init                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; state.s_init_pll                                                 ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.328      ;
; 0.211 ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.332      ;
; 0.214 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Link:UART_Link1|carrier_buffer[3][7]                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.335      ;
; 0.218 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.338      ;
; 0.218 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.338      ;
; 0.219 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.339      ;
; 0.234 ; UART_Link:UART_Link1|rx_dst[0]                                   ; UART_Link:UART_Link1|rx_dst[1]                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.354      ;
; 0.234 ; UART_Link:UART_Link1|tx_token[1]                                 ; UART_Link:UART_Link1|iob_uart_writedata[7]                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.354      ;
; 0.234 ; UART_Link:UART_Link1|tx_token[1]                                 ; UART_Link:UART_Link1|iob_uart_writedata[1]                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.354      ;
; 0.238 ; UART_Link:UART_Link1|tx_token[1]                                 ; UART_Link:UART_Link1|iob_uart_writedata[0]                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.358      ;
; 0.246 ; UART_Link:UART_Link1|rx_dst[1]                                   ; UART_Link:UART_Link1|rx_dst[0]                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.366      ;
; 0.255 ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.375      ;
; 0.262 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.382      ;
; 0.272 ; UART_Link:UART_Link1|state.s_act                                 ; UART_Link:UART_Link1|state.s_act_wait                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.392      ;
; 0.281 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Link:UART_Link1|data_buffer_sz_latch[7]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.401      ;
; 0.281 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.401      ;
; 0.294 ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.414      ;
; 0.296 ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; UART_Link:UART_Link1|data_buffer_fill_ctr[31]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[31]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; UART_Link:UART_Link1|data_buffer_fill_ctr[17]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[17]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|data_buffer_fill_ctr[21]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[21]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|data_buffer_fill_ctr[27]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[27]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|data_buffer_fill_ctr[29]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[29]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[6]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[6]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[7]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[7]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|data_buffer_fill_ctr[7]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[7]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; UART_Link:UART_Link1|data_buffer_fill_ctr[16]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[16]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; UART_Link:UART_Link1|data_buffer_fill_ctr[22]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[22]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; UART_Link:UART_Link1|data_buffer_fill_ctr[23]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[23]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                          ;
+-------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; DRAM_Controller:DRAM_Controller1|pending_refresh       ; DRAM_Controller:DRAM_Controller1|pending_refresh   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|ready_for_new         ; DRAM_Controller:DRAM_Controller1|ready_for_new     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|state.s_startup   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.293 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.297 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.306 ; DRAM_Controller:DRAM_Controller1|state.s_idle          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.333 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|ready_for_new     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.454      ;
; 0.335 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|state.s_idle      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.456      ;
; 0.363 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6     ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.484      ;
; 0.387 ; DRAM_Controller:DRAM_Controller1|pending_refresh       ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.508      ;
; 0.390 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|pending_refresh   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.511      ;
; 0.399 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.520      ;
; 0.400 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.521      ;
; 0.400 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.521      ;
; 0.402 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.524      ;
; 0.446 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.457 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_command[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.584      ;
; 0.460 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.463 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.510 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.512 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|ready_for_new     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.515 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|state.s_idle      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.635      ;
; 0.515 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.636      ;
; 0.517 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2] ; DRAM_Controller:DRAM_Controller1|ready_for_new     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2] ; DRAM_Controller:DRAM_Controller1|state.s_idle      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.522 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.525 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; DRAM_Controller:DRAM_Controller1|state.s_idle          ; DRAM_Controller:DRAM_Controller1|pending_refresh   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.529 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.538 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.660      ;
; 0.551 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3] ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.672      ;
; 0.564 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0] ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.686      ;
; 0.572 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.693      ;
; 0.575 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.696      ;
; 0.578 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.699      ;
; 0.578 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.699      ;
; 0.580 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.702      ;
; 0.580 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.702      ;
; 0.580 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.702      ;
; 0.581 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.702      ;
; 0.587 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.588 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.589 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.710      ;
; 0.591 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1     ; DRAM_Controller:DRAM_Controller1|state.s_idle      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.712      ;
; 0.591 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.712      ;
; 0.594 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_address[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.720      ;
; 0.594 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_address[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.720      ;
; 0.611 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]      ; DRAM_Controller:DRAM_Controller1|refresh_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.733      ;
; 0.622 ; DRAM_Controller:DRAM_Controller1|pending_refresh       ; DRAM_Controller:DRAM_Controller1|state.s_idle      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.743      ;
; 0.634 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|refresh_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.755      ;
; 0.642 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.763      ;
; 0.650 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|state.s_startup   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.770      ;
; 0.653 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2] ; DRAM_Controller:DRAM_Controller1|state.s_startup   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.774      ;
; 0.658 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.779      ;
; 0.661 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2] ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.783      ;
; 0.670 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|iob_address[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.795      ;
; 0.678 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]      ; DRAM_Controller:DRAM_Controller1|refresh_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.799      ;
; 0.680 ; DRAM_Controller:DRAM_Controller1|pending_refresh       ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.802      ;
; 0.681 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.802      ;
; 0.681 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.802      ;
; 0.688 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0] ; DRAM_Controller:DRAM_Controller1|ready_for_new     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.809      ;
; 0.689 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0] ; DRAM_Controller:DRAM_Controller1|state.s_idle      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.810      ;
; 0.691 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]      ; DRAM_Controller:DRAM_Controller1|refresh_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.812      ;
; 0.693 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.814      ;
; 0.693 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.814      ;
; 0.693 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.814      ;
; 0.696 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1] ; DRAM_Controller:DRAM_Controller1|iob_command[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.817      ;
; 0.698 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.819      ;
; 0.698 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.819      ;
; 0.706 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|iob_address[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.831      ;
; 0.710 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.831      ;
; 0.720 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]      ; DRAM_Controller:DRAM_Controller1|refresh_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.841      ;
; 0.728 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; DRAM_Controller:DRAM_Controller1|iob_command[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.853      ;
; 0.731 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.852      ;
; 0.740 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]      ; DRAM_Controller:DRAM_Controller1|pending_refresh   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.856      ;
; 0.741 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.862      ;
; 0.741 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.862      ;
; 0.741 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]      ; DRAM_Controller:DRAM_Controller1|refresh_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.862      ;
; 0.743 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]      ; DRAM_Controller:DRAM_Controller1|refresh_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.864      ;
; 0.744 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; DRAM_Controller:DRAM_Controller1|iob_command[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.870      ;
+-------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -3.776   ; 0.186 ; N/A      ; N/A     ; 3.565               ;
;  CLK                                                  ; -3.483   ; 0.186 ; N/A      ; N/A     ; 9.851               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.776   ; 0.186 ; N/A      ; N/A     ; 3.565               ;
; Design-wide TNS                                       ; -101.014 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                                  ; -9.843   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -91.259  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_CKE     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A0      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A2      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A3      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A4      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A5      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A6      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A7      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A8      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A9      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A10     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A11     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A12     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQML    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQMH    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RXD           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_DP         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_G          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_C          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_D          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ2     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ3     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ4     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ5     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ6     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ7     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ8     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ9     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ10    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ11    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ12    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ13    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ14    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ15    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDRAM_DQ0               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ1               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ2               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ3               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ4               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ5               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ6               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ7               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ8               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ9               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ10              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ11              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ12              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ13              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ14              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ15              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TXD                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                  ; CLK                                                  ; 13584    ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK                                                  ; 3        ; 0        ; 0        ; 0        ;
; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 25       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 496      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                  ; CLK                                                  ; 13584    ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK                                                  ; 3        ; 0        ; 0        ; 0        ;
; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 25       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 496      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; CLK                                                  ; CLK                                                  ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; TXD        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DS_C        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_D        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_DP       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_G        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RXD         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A5    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A10   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; TXD        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DS_C        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_D        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_DP       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_G        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RXD         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A5    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A10   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Nov 15 01:55:03 2016
Info: Command: quartus_sta FISC -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name CLK CLK
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 24 -multiply_by 65 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.776
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.776             -91.259 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.407              -9.755 CLK 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 CLK 
    Info (332119):     0.454               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.566
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.566               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.199               0.000 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.483              -9.843 CLK 
    Info (332119):    -3.321             -80.021 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 CLK 
    Info (332119):     0.402               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.565
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.565               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.189               0.000 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.663
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.663             -40.276 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.276              -3.630 CLK 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLK 
    Info (332119):     0.186               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.643
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.643               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.851               0.000 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 788 megabytes
    Info: Processing ended: Tue Nov 15 01:55:07 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


