-- VHDL for IBM SMS ALD page 17.14.02.1
-- Title: HI-EQUAL-LO COMPARE LATCHES
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/10/2020 10:50:37 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_17_14_02_1_HI_EQUAL_LO_COMPARE_LATCHES is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_EQUAL_LOW_LATCHES_RESET:	 in STD_LOGIC;
		MS_COMPUTER_RESET_1:	 in STD_LOGIC;
		PS_PULL_OFF_CMP_LO_STAR_1311_SCAN:	 in STD_LOGIC;
		PS_SET_HIGH_CY:	 in STD_LOGIC;
		MS_1401_DOT_C_OP_DOT_I_RING_4_TIME:	 in STD_LOGIC;
		PS_LOGIC_GATE_F_1:	 in STD_LOGIC;
		MS_CMP_LOW:	 in STD_LOGIC;
		PS_EQUAL_LOW_LATCHES_SET:	 in STD_LOGIC;
		MS_CMP_EQUAL:	 in STD_LOGIC;
		PS_CMP_LOW:	 in STD_LOGIC;
		MS_SET_HIGH_CY:	 in STD_LOGIC;
		PS_LOW:	 out STD_LOGIC;
		MS_LOW:	 out STD_LOGIC;
		LAMP_15A1E12:	 out STD_LOGIC);
end ALD_17_14_02_1_HI_EQUAL_LO_COMPARE_LATCHES;

architecture behavioral of ALD_17_14_02_1_HI_EQUAL_LO_COMPARE_LATCHES is 

	signal OUT_1A_D: STD_LOGIC;
	signal OUT_3B_D: STD_LOGIC;
	signal OUT_3B_D_Latch: STD_LOGIC;
	signal OUT_2B_E: STD_LOGIC;
	signal OUT_2B_E_Latch: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_1C_F: STD_LOGIC;
	signal OUT_4D_G: STD_LOGIC;
	signal OUT_2D_E: STD_LOGIC;
	signal OUT_4E_P: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_4G_R: STD_LOGIC;
	signal OUT_DOT_3B: STD_LOGIC;
	signal OUT_DOT_4D: STD_LOGIC;
	signal OUT_DOT_4F: STD_LOGIC;

begin

	OUT_1A_D <= NOT OUT_DOT_3B;
	OUT_3B_D_Latch <= NOT(OUT_2B_E AND MS_EQUAL_LOW_LATCHES_RESET );
	OUT_2B_E_Latch <= NOT(MS_COMPUTER_RESET_1 AND OUT_DOT_4F AND OUT_DOT_3B );
	OUT_4C_C <= NOT(PS_SET_HIGH_CY AND PS_LOGIC_GATE_F_1 );
	OUT_3C_C <= NOT(OUT_4C_C AND MS_1401_DOT_C_OP_DOT_I_RING_4_TIME AND OUT_DOT_4D );
	OUT_1C_F <= NOT OUT_2B_E;
	OUT_4D_G <= NOT(PS_LOGIC_GATE_F_1 AND MS_CMP_LOW );
	OUT_2D_E <= NOT OUT_1C_F;
	LAMP_15A1E12 <= OUT_2D_E;
	OUT_4E_P <= NOT(PS_EQUAL_LOW_LATCHES_SET AND MS_CMP_EQUAL );
	OUT_4F_C <= NOT(PS_LOGIC_GATE_F_1 AND PS_CMP_LOW );
	OUT_4G_R <= NOT(MS_SET_HIGH_CY AND PS_EQUAL_LOW_LATCHES_SET );
	OUT_DOT_3B <= OUT_3B_D OR PS_PULL_OFF_CMP_LO_STAR_1311_SCAN OR OUT_3C_C;
	OUT_DOT_4D <= OUT_4D_G OR OUT_4E_P;
	OUT_DOT_4F <= OUT_4F_C OR OUT_4G_R;

	PS_LOW <= OUT_1A_D;
	MS_LOW <= OUT_1C_F;

	Latch_3B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3B_D_Latch,
		Q => OUT_3B_D,
		QBar => OPEN );

	Latch_2B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2B_E_Latch,
		Q => OUT_2B_E,
		QBar => OPEN );


end;
