# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../CHI.sv" \
"../../../../CHI_row.sv" \
"../../../../IOTA.sv" \
"../../../../PERMUTATION_MODULE.sv" \
"../../../../PI.sv" \
"../../../../RHO.sv" \
"../../../../RND.sv" \
"../../../../ROUND_CONSTANT_COUNTER.sv" \
"../../../../THETA.sv" \
"../../../../THETA_column.sv" \
"../../../../SHA3_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
