`timescale 1ns / 1ps


module fulladder_using_mux(sum,cout,a,b,cin);
output sum,cout;
input a,b,cin;
wire cinb;
mux1 v(sum,cin,cinb,cinb,cin,a,b);
mux1 n(cout,1'b0,cin,cin,1'b1,a,b);
assign cinb=~cin;
endmodule
module mux1(out,d0,d1,d2,d3,s0,s1);
output reg out;
input d0,d1,d2,d3,s0,s1;

always @ (d0 or d1 or d2 or d3 or s0 or s1)
begin
case({s0,s1})
2'b00:out<=d0;
2'b01:out<=d1;
2'b10:out<=d2;
2'b11:out<=d3;
endcase
end
endmodule


