============================================================
   Tang Dynasty, V5.6.55365
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.55365/bin/td.exe
   Built at =   15:38:32 Jul 11 2022
   Run by =     shaka
   Run Date =   Thu Mar 16 11:04:56 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(78)
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(125)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(178)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 9 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.55365.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.55365 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 1 view nodes, 1 trigger nets, 1 data nets.
KIT-1004 : Chipwatcher code = 0101101010100000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.55365/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.55365/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.55365/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.55365/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.55365/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.55365/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.55365/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.55365/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.55365/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.55365/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.55365/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.55365/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=1,BUS_DIN_NUM=1,BUS_CTRL_NUM=6,BUS_WIDTH='{32'sb01},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.55365/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=28) in C:/Anlogic/TD5.6.55365/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=28) in C:/Anlogic/TD5.6.55365/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.55365/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=1,BUS_DIN_NUM=1,BUS_CTRL_NUM=6,BUS_WIDTH='{32'sb01},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.55365/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=1,BUS_DIN_NUM=1,BUS_CTRL_NUM=6,BUS_WIDTH='{32'sb01},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.55365/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.55365/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.55365/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.55365/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=1,BUS_DIN_NUM=1,BUS_CTRL_NUM=6,BUS_WIDTH='{32'sb01},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=28)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=28)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=1,BUS_DIN_NUM=1,BUS_CTRL_NUM=6,BUS_WIDTH='{32'sb01},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=1,BUS_DIN_NUM=1,BUS_CTRL_NUM=6,BUS_WIDTH='{32'sb01},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1658/5 useful/useless nets, 987/2 useful/useless insts
SYN-1016 : Merged 12 instances.
SYN-1032 : 1553/2 useful/useless nets, 882/2 useful/useless insts
SYN-1032 : 1531/22 useful/useless nets, 1185/18 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 149 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.55365/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1032 : 1720/3 useful/useless nets, 1374/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5771, tnet num: 1720, tinst num: 1373, tnode num: 7324, tedge num: 9066.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 98 (4.20), #lev = 4 (2.17)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 98 (4.20), #lev = 4 (2.17)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 254 instances into 98 LUTs, name keeping = 79%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 148 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 86 adder to BLE ...
SYN-4008 : Packed 86 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.55365/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[14] will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net pll_list/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (74 clock/control pins, 0 other pins).
SYN-4027 : Net fifo_list/fifo_list/ram_inst/clkb is clkc2 of pll pll_list/pll_inst.
SYN-4019 : Net clk_in_dup_3 is refclk of pll pll_list/pll_inst.
SYN-4020 : Net clk_in_dup_3 is fbclk of pll pll_list/pll_inst.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net fifo_list/fifo_list/ram_inst/clkb as clock net
SYN-4025 : Tag rtl::Net pll_list/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 982 instances
RUN-0007 : 401 luts, 403 seqs, 89 mslices, 55 lslices, 18 pads, 9 brams, 0 dsps
RUN-1001 : There are total 1328 nets
RUN-1001 : 858 nets have 2 pins
RUN-1001 : 345 nets have [3 - 5] pins
RUN-1001 : 75 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      9      
RUN-1001 :   No   |  No   |  Yes  |     262     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |     124     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   8   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 17
PHY-3001 : Initial placement ...
PHY-3001 : design contains 980 instances, 401 luts, 403 seqs, 144 slices, 21 macros(144 instances: 89 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4954, tnet num: 1326, tinst num: 980, tnode num: 6385, tedge num: 8272.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1326 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.190536s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (73.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 317071
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 980.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 194832, overlap = 38.25
PHY-3002 : Step(2): len = 130121, overlap = 38.25
PHY-3002 : Step(3): len = 82243.6, overlap = 36
PHY-3002 : Step(4): len = 68398.8, overlap = 38.25
PHY-3002 : Step(5): len = 56396.4, overlap = 36
PHY-3002 : Step(6): len = 47628.6, overlap = 38.25
PHY-3002 : Step(7): len = 42014.1, overlap = 36
PHY-3002 : Step(8): len = 41854.8, overlap = 36
PHY-3002 : Step(9): len = 36311.2, overlap = 36
PHY-3002 : Step(10): len = 35488.6, overlap = 36
PHY-3002 : Step(11): len = 32615, overlap = 36
PHY-3002 : Step(12): len = 31613.5, overlap = 36
PHY-3002 : Step(13): len = 31836.7, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.07124e-06
PHY-3002 : Step(14): len = 34163, overlap = 36
PHY-3002 : Step(15): len = 35868.7, overlap = 36
PHY-3002 : Step(16): len = 36625.5, overlap = 36
PHY-3002 : Step(17): len = 35018.7, overlap = 36
PHY-3002 : Step(18): len = 35329.5, overlap = 36
PHY-3002 : Step(19): len = 35663.3, overlap = 36
PHY-3002 : Step(20): len = 35938.3, overlap = 36
PHY-3002 : Step(21): len = 35649.5, overlap = 31.5
PHY-3002 : Step(22): len = 34216.2, overlap = 36
PHY-3002 : Step(23): len = 33886.7, overlap = 36
PHY-3002 : Step(24): len = 33711.1, overlap = 36
PHY-3002 : Step(25): len = 33142.6, overlap = 32.9688
PHY-3002 : Step(26): len = 32280.2, overlap = 33.875
PHY-3002 : Step(27): len = 31545.5, overlap = 40.4688
PHY-3002 : Step(28): len = 31607.2, overlap = 42.0625
PHY-3002 : Step(29): len = 31103.7, overlap = 38.875
PHY-3002 : Step(30): len = 29439.4, overlap = 40
PHY-3002 : Step(31): len = 29132.2, overlap = 39.9375
PHY-3002 : Step(32): len = 29610.6, overlap = 40.4688
PHY-3002 : Step(33): len = 29190, overlap = 41.25
PHY-3002 : Step(34): len = 29309.8, overlap = 42.0938
PHY-3002 : Step(35): len = 29344.9, overlap = 42.625
PHY-3002 : Step(36): len = 29483.1, overlap = 43.3125
PHY-3002 : Step(37): len = 28861.5, overlap = 39.5938
PHY-3002 : Step(38): len = 28531.6, overlap = 44.0938
PHY-3002 : Step(39): len = 28344.1, overlap = 41.0312
PHY-3002 : Step(40): len = 28490.1, overlap = 45.9062
PHY-3002 : Step(41): len = 28025.7, overlap = 45.8438
PHY-3002 : Step(42): len = 27027.6, overlap = 40.9688
PHY-3002 : Step(43): len = 27099.1, overlap = 45.4688
PHY-3002 : Step(44): len = 27333, overlap = 40.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.14248e-06
PHY-3002 : Step(45): len = 28972.6, overlap = 40.9688
PHY-3002 : Step(46): len = 29238.2, overlap = 40.9688
PHY-3002 : Step(47): len = 29578.4, overlap = 40.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.2285e-05
PHY-3002 : Step(48): len = 30749.6, overlap = 36.5938
PHY-3002 : Step(49): len = 30895.3, overlap = 36.5938
PHY-3002 : Step(50): len = 31257.9, overlap = 36.7188
PHY-3002 : Step(51): len = 31389.6, overlap = 36.8438
PHY-3002 : Step(52): len = 30913.2, overlap = 36.8438
PHY-3002 : Step(53): len = 30775.4, overlap = 36.9688
PHY-3002 : Step(54): len = 30463, overlap = 41.4688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.45699e-05
PHY-3002 : Step(55): len = 31497.1, overlap = 41.4688
PHY-3002 : Step(56): len = 31788.6, overlap = 41.4688
PHY-3002 : Step(57): len = 32000.4, overlap = 36.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.91399e-05
PHY-3002 : Step(58): len = 32455.1, overlap = 41.5312
PHY-3002 : Step(59): len = 32546.5, overlap = 41.6562
PHY-3002 : Step(60): len = 32929.9, overlap = 41.6562
PHY-3002 : Step(61): len = 33028.6, overlap = 41.6562
PHY-3002 : Step(62): len = 32999.3, overlap = 41.5938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014649s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (106.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1326 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024357s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(63): len = 39818.4, overlap = 26.7188
PHY-3002 : Step(64): len = 39901.9, overlap = 26.7812
PHY-3002 : Step(65): len = 38318.6, overlap = 27.875
PHY-3002 : Step(66): len = 38356.6, overlap = 27.6875
PHY-3002 : Step(67): len = 36829.5, overlap = 25.875
PHY-3002 : Step(68): len = 36758.1, overlap = 25.375
PHY-3002 : Step(69): len = 35583.1, overlap = 24.7812
PHY-3002 : Step(70): len = 36032.6, overlap = 25.2812
PHY-3002 : Step(71): len = 36213.4, overlap = 25.0938
PHY-3002 : Step(72): len = 35433, overlap = 23.5938
PHY-3002 : Step(73): len = 35547.4, overlap = 23.5938
PHY-3002 : Step(74): len = 35354, overlap = 23.8438
PHY-3002 : Step(75): len = 35510.5, overlap = 25.1562
PHY-3002 : Step(76): len = 35540, overlap = 25.1562
PHY-3002 : Step(77): len = 35222.5, overlap = 24.6562
PHY-3002 : Step(78): len = 35148.8, overlap = 24.6875
PHY-3002 : Step(79): len = 34841.5, overlap = 15.2188
PHY-3002 : Step(80): len = 34843.2, overlap = 12.4688
PHY-3002 : Step(81): len = 34403.9, overlap = 10.1562
PHY-3002 : Step(82): len = 34525.5, overlap = 7.03125
PHY-3002 : Step(83): len = 34239.6, overlap = 10.875
PHY-3002 : Step(84): len = 34322.2, overlap = 14.75
PHY-3002 : Step(85): len = 33965.5, overlap = 15.125
PHY-3002 : Step(86): len = 33905.7, overlap = 13.9375
PHY-3002 : Step(87): len = 33676.7, overlap = 12.0938
PHY-3002 : Step(88): len = 33699.8, overlap = 10.9688
PHY-3002 : Step(89): len = 33391.3, overlap = 12.75
PHY-3002 : Step(90): len = 33164.9, overlap = 12.9375
PHY-3002 : Step(91): len = 33279.5, overlap = 12.5
PHY-3002 : Step(92): len = 32862.7, overlap = 10.0312
PHY-3002 : Step(93): len = 32812.5, overlap = 9.78125
PHY-3002 : Step(94): len = 32737.8, overlap = 8.71875
PHY-3002 : Step(95): len = 32815.6, overlap = 9.21875
PHY-3002 : Step(96): len = 32549.8, overlap = 13.5
PHY-3002 : Step(97): len = 32581.4, overlap = 14
PHY-3002 : Step(98): len = 32579.2, overlap = 16.2188
PHY-3002 : Step(99): len = 32449.9, overlap = 18.125
PHY-3002 : Step(100): len = 32628.2, overlap = 18.625
PHY-3002 : Step(101): len = 32337.3, overlap = 15.5
PHY-3002 : Step(102): len = 32390, overlap = 13.3438
PHY-3002 : Step(103): len = 32496.2, overlap = 21.5312
PHY-3002 : Step(104): len = 32421.8, overlap = 21.125
PHY-3002 : Step(105): len = 32373.8, overlap = 24.625
PHY-3002 : Step(106): len = 32310.4, overlap = 26.625
PHY-3002 : Step(107): len = 32310.4, overlap = 26.625
PHY-3002 : Step(108): len = 32201.4, overlap = 26.9375
PHY-3002 : Step(109): len = 32201.4, overlap = 26.9375
PHY-3002 : Step(110): len = 32157.7, overlap = 26.9375
PHY-3002 : Step(111): len = 32157.7, overlap = 26.9375
PHY-3002 : Step(112): len = 32151, overlap = 26.9375
PHY-3002 : Step(113): len = 32151, overlap = 26.9375
PHY-3002 : Step(114): len = 32143.9, overlap = 27.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1326 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027805s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.12498e-06
PHY-3002 : Step(115): len = 32548.9, overlap = 49.4062
PHY-3002 : Step(116): len = 32548.9, overlap = 49.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.425e-05
PHY-3002 : Step(117): len = 32823.1, overlap = 47.5312
PHY-3002 : Step(118): len = 32823.1, overlap = 47.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.84999e-05
PHY-3002 : Step(119): len = 33807.2, overlap = 46.4375
PHY-3002 : Step(120): len = 33807.2, overlap = 46.4375
PHY-3002 : Step(121): len = 33516.7, overlap = 47.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.69999e-05
PHY-3002 : Step(122): len = 35018.2, overlap = 39.0625
PHY-3002 : Step(123): len = 35372.5, overlap = 35.9375
PHY-3002 : Step(124): len = 36286.6, overlap = 30.9062
PHY-3002 : Step(125): len = 36428.9, overlap = 31.0625
PHY-3002 : Step(126): len = 35446.9, overlap = 28.0625
PHY-3002 : Step(127): len = 34840.5, overlap = 29
PHY-3002 : Step(128): len = 34590.3, overlap = 28.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000114
PHY-3002 : Step(129): len = 34589.7, overlap = 28.1875
PHY-3002 : Step(130): len = 34589.7, overlap = 28.1875
PHY-3002 : Step(131): len = 34205, overlap = 27.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000227999
PHY-3002 : Step(132): len = 34654.4, overlap = 26.75
PHY-3002 : Step(133): len = 34654.4, overlap = 26.75
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4954, tnet num: 1326, tinst num: 980, tnode num: 6385, tedge num: 8272.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 58.16 peak overflow 3.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1328.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 44200, over cnt = 127(0%), over = 577, worst = 17
PHY-1001 : End global iterations;  0.087696s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (53.5%)

PHY-1001 : Congestion index: top1 = 33.23, top5 = 17.07, top10 = 10.52, top15 = 7.55.
PHY-1001 : End incremental global routing;  0.207147s wall, 0.046875s user + 0.109375s system = 0.156250s CPU (75.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1326 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035854s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.262463s wall, 0.109375s user + 0.109375s system = 0.218750s CPU (83.3%)

OPT-1001 : Current memory(MB): used = 223, reserve = 189, peak = 223.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 839/1328.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 44200, over cnt = 127(0%), over = 577, worst = 17
PHY-1002 : len = 47392, over cnt = 75(0%), over = 277, worst = 16
PHY-1002 : len = 48360, over cnt = 41(0%), over = 134, worst = 16
PHY-1002 : len = 48936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.093971s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (33.3%)

PHY-1001 : Congestion index: top1 = 27.65, top5 = 16.90, top10 = 11.18, top15 = 8.20.
OPT-1001 : End congestion update;  0.151656s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (51.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1326 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024563s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.6%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.176350s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (53.2%)

OPT-1001 : Current memory(MB): used = 225, reserve = 191, peak = 225.
OPT-1001 : End physical optimization;  0.621702s wall, 0.375000s user + 0.109375s system = 0.484375s CPU (77.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 401 LUT to BLE ...
SYN-4008 : Packed 401 LUT and 224 SEQ to BLE.
SYN-4003 : Packing 179 remaining SEQ's ...
SYN-4005 : Packed 80 SEQ with LUT/SLICE
SYN-4006 : 122 single LUT's are left
SYN-4006 : 99 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 500/826 primitive instances ...
PHY-3001 : End packing;  0.038568s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 453 instances
RUN-1001 : 209 mslices, 210 lslices, 18 pads, 9 brams, 0 dsps
RUN-1001 : There are total 1106 nets
RUN-1001 : 630 nets have 2 pins
RUN-1001 : 351 nets have [3 - 5] pins
RUN-1001 : 75 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 451 instances, 419 slices, 21 macros(144 instances: 89 mslices 55 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 34941.6, Over = 33.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4154, tnet num: 1104, tinst num: 451, tnode num: 5203, tedge num: 7285.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.207869s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (105.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.35013e-05
PHY-3002 : Step(134): len = 34340.5, overlap = 33.25
PHY-3002 : Step(135): len = 34404.6, overlap = 33.25
PHY-3002 : Step(136): len = 34320, overlap = 32.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.70026e-05
PHY-3002 : Step(137): len = 34470, overlap = 31.5
PHY-3002 : Step(138): len = 34470, overlap = 31.5
PHY-3002 : Step(139): len = 34320.9, overlap = 31
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.40053e-05
PHY-3002 : Step(140): len = 34911.7, overlap = 29.25
PHY-3002 : Step(141): len = 34975.8, overlap = 28.75
PHY-3002 : Step(142): len = 35090.3, overlap = 28.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.191232s wall, 0.000000s user + 0.093750s system = 0.093750s CPU (49.0%)

PHY-3001 : Trial Legalized: Len = 45736.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.020149s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00187229
PHY-3002 : Step(143): len = 42334, overlap = 1.75
PHY-3002 : Step(144): len = 40976.6, overlap = 3.5
PHY-3002 : Step(145): len = 38739.8, overlap = 7.25
PHY-3002 : Step(146): len = 37950.8, overlap = 10.25
PHY-3002 : Step(147): len = 37735.9, overlap = 8.75
PHY-3002 : Step(148): len = 37301.3, overlap = 9.75
PHY-3002 : Step(149): len = 36992.1, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00374458
PHY-3002 : Step(150): len = 37008, overlap = 10.5
PHY-3002 : Step(151): len = 36718.3, overlap = 10.25
PHY-3002 : Step(152): len = 36687.8, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00748916
PHY-3002 : Step(153): len = 36705.2, overlap = 10.25
PHY-3002 : Step(154): len = 36665, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005361s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 40883.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004989s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 40883.6, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4154, tnet num: 1104, tinst num: 451, tnode num: 5203, tedge num: 7285.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 109/1106.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 51808, over cnt = 118(0%), over = 190, worst = 5
PHY-1002 : len = 52664, over cnt = 57(0%), over = 81, worst = 4
PHY-1002 : len = 53400, over cnt = 12(0%), over = 23, worst = 4
PHY-1002 : len = 53536, over cnt = 3(0%), over = 7, worst = 3
PHY-1002 : len = 53576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.155284s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (30.2%)

PHY-1001 : Congestion index: top1 = 28.66, top5 = 18.19, top10 = 12.65, top15 = 9.46.
PHY-1001 : End incremental global routing;  0.217170s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (50.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026568s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.263276s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (53.4%)

OPT-1001 : Current memory(MB): used = 228, reserve = 193, peak = 228.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 936/1106.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 53576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007305s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (213.9%)

PHY-1001 : Congestion index: top1 = 28.66, top5 = 18.19, top10 = 12.65, top15 = 9.46.
OPT-1001 : End congestion update;  0.067958s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (115.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022109s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.7%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.090183s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (104.0%)

OPT-1001 : Current memory(MB): used = 228, reserve = 194, peak = 228.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020775s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 936/1106.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 53576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007547s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.66, top5 = 18.19, top10 = 12.65, top15 = 9.46.
PHY-1001 : End incremental global routing;  0.066351s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (47.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027757s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 936/1106.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 53576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007385s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (211.6%)

PHY-1001 : Congestion index: top1 = 28.66, top5 = 18.19, top10 = 12.65, top15 = 9.46.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019506s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 28.241379
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.754363s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (72.5%)

RUN-1003 : finish command "place" in  7.047196s wall, 2.625000s user + 1.828125s system = 4.453125s CPU (63.2%)

RUN-1004 : used memory is 212 MB, reserved memory is 177 MB, peak memory is 228 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.55365/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 453 instances
RUN-1001 : 209 mslices, 210 lslices, 18 pads, 9 brams, 0 dsps
RUN-1001 : There are total 1106 nets
RUN-1001 : 630 nets have 2 pins
RUN-1001 : 351 nets have [3 - 5] pins
RUN-1001 : 75 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4154, tnet num: 1104, tinst num: 451, tnode num: 5203, tedge num: 7285.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 209 mslices, 210 lslices, 18 pads, 9 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 50544, over cnt = 121(0%), over = 209, worst = 5
PHY-1002 : len = 51744, over cnt = 47(0%), over = 61, worst = 3
PHY-1002 : len = 52528, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 52544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.151451s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (20.6%)

PHY-1001 : Congestion index: top1 = 28.12, top5 = 17.99, top10 = 12.40, top15 = 9.22.
PHY-1001 : End global routing;  0.212680s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (36.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 248, reserve = 215, peak = 299.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_6 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 514, reserve = 485, peak = 514.
PHY-1001 : End build detailed router design. 4.345630s wall, 3.578125s user + 0.328125s system = 3.906250s CPU (89.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 17264, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.492153s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (90.1%)

PHY-1001 : Current memory(MB): used = 546, reserve = 518, peak = 546.
PHY-1001 : End phase 1; 1.505375s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (90.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Patch 465 net; 0.652889s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (88.5%)

PHY-1022 : len = 128624, over cnt = 39(0%), over = 39, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 547, reserve = 519, peak = 547.
PHY-1001 : End initial routed; 3.581953s wall, 3.031250s user + 0.015625s system = 3.046875s CPU (85.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/963(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.239010s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (78.4%)

PHY-1001 : Current memory(MB): used = 549, reserve = 521, peak = 549.
PHY-1001 : End phase 2; 3.821066s wall, 3.218750s user + 0.015625s system = 3.234375s CPU (84.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 128624, over cnt = 39(0%), over = 39, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009215s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 128864, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.049307s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (31.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 128968, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.028859s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/963(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.233148s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (93.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 6 feed throughs used by 5 nets
PHY-1001 : End commit to database; 0.136012s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (57.4%)

PHY-1001 : Current memory(MB): used = 560, reserve = 532, peak = 560.
PHY-1001 : End phase 3; 0.588684s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (69.0%)

PHY-1003 : Routed, final wirelength = 128968
PHY-1001 : Current memory(MB): used = 561, reserve = 533, peak = 561.
PHY-1001 : End export database. 0.013724s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (113.8%)

PHY-1001 : End detail routing;  10.554684s wall, 8.765625s user + 0.375000s system = 9.140625s CPU (86.6%)

RUN-1003 : finish command "route" in  11.046744s wall, 9.031250s user + 0.375000s system = 9.406250s CPU (85.1%)

RUN-1004 : used memory is 504 MB, reserved memory is 475 MB, peak memory is 561 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      696   out of  19600    3.55%
#reg                      408   out of  19600    2.08%
#le                       795
  #lut only               387   out of    795   48.68%
  #reg only                99   out of    795   12.45%
  #lut&reg                309   out of    795   38.87%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       18   out of     66   27.27%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       5   out of     16   31.25%

Clock Resource Statistics
Index     ClockNet                             Type               DriverType         Driver                     Fanout
#1        fifo_list/fifo_list/ram_inst/clkb    GCLK               pll                pll_list/pll_inst.clkc2    200
#2        config_inst_syn_9                    GCLK               config             config_inst.jtck           41
#3        clk_in_dup_3                         GCLK               io                 clk_in_syn_4.di            16
#4        adc/clk_adc                          GCLK               lslice             type/sel3_syn_856.q0       5
#5        pll_list/clk0_buf                    GCLK               pll                pll_list/pll_inst.clkc0    0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    clk_in        INPUT        P34        LVCMOS25          N/A           N/A        NONE    
  data_in[7]      INPUT        P31        LVCMOS25          N/A           N/A        NONE    
  data_in[6]      INPUT        P14        LVCMOS25          N/A           N/A        NONE    
  data_in[5]      INPUT        P39        LVCMOS25          N/A           N/A        NONE    
  data_in[4]      INPUT        P50        LVCMOS25          N/A           N/A        NONE    
  data_in[3]      INPUT         P8        LVCMOS25          N/A           N/A        NONE    
  data_in[2]      INPUT         P4        LVCMOS25          N/A           N/A        NONE    
  data_in[1]      INPUT        P83        LVCMOS25          N/A           N/A        NONE    
  data_in[0]      INPUT        P59        LVCMOS25          N/A           N/A        NONE    
     eoc          INPUT        P69        LVCMOS25          N/A           N/A        NONE    
    key_in        INPUT        P57        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P42        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P86        LVCMOS25          N/A           N/A        NONE    
   adc_clk       OUTPUT        P23        LVCMOS25           8            N/A        NONE    
     ale         OUTPUT        P30        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P32        LVCMOS25           8            N/A        NONE    
    start        OUTPUT         P5        LVCMOS25           8            N/A        NONE    
   uart_txd      OUTPUT        P60        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |795    |552     |144     |408     |9       |0       |
|  adc                               |adc_ctrl       |43     |29      |6       |25      |0       |0       |
|  anjian_list                       |anjian         |42     |34      |6       |24      |0       |0       |
|  fifo_list                         |fifo_ctrl      |197    |122     |41      |73      |8       |0       |
|    fifo_list                       |fifo           |162    |96      |32      |58      |8       |0       |
|      ram_inst                      |ram_infer_fifo |57     |56      |0       |9       |8       |0       |
|  pll_list                          |pll            |0      |0       |0       |0       |0       |0       |
|  rx                                |uart_rx        |57     |51      |6       |36      |0       |0       |
|  tx                                |uart_tx        |61     |41      |8       |37      |0       |0       |
|  type                              |type_choice    |114    |106     |8       |64      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |280    |168     |69      |148     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |280    |168     |69      |148     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |72     |30      |0       |72      |0       |0       |
|        reg_inst                    |register       |69     |27      |0       |69      |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |208    |138     |69      |76      |0       |0       |
|        bus_inst                    |bus_top        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |129    |92      |37      |52      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       611   
    #2         2       243   
    #3         3        82   
    #4         4        26   
    #5        5-10      80   
    #6       11-50      38   
    #7       51-100     1    
  Average     2.56           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 451
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1106, pip num: 9589
BIT-1002 : Init feedthrough completely, num: 6
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1140 valid insts, and 26899 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010001010101101010100000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.453852s wall, 10.000000s user + 0.125000s system = 10.125000s CPU (412.6%)

RUN-1004 : used memory is 522 MB, reserved memory is 496 MB, peak memory is 701 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230316_110456.log"
