Running: D:\school\ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/86181/Desktop/P1re/test/tb_isim_beh.exe -prj C:/Users/86181/Desktop/P1re/test/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/86181/Desktop/P1re/test/test.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P1re/test/tb.v" into library work
Analyzing Verilog file "D:/school/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 161604 KB
Fuse CPU Usage: 156 ms
Compiling module test
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/86181/Desktop/P1re/test/tb_isim_beh.exe
Fuse Memory Usage: 167292 KB
Fuse CPU Usage: 156 ms
