Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       8 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                   random # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f62ed300000,32768
launching memcpy command : MemcpyHtoD,0x00007f62ed308000,98304
launching memcpy command : MemcpyHtoD,0x00007f62ed320000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed321000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed322000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed323000,16384
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 16647
gpu_sim_insn = 45318
gpu_ipc =       2.7223
gpu_tot_sim_cycle = 16647
gpu_tot_sim_insn = 45318
gpu_tot_ipc =       2.7223
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4160% 
gpu_tot_occupancy = 12.4160% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0098
partiton_level_parallism_total  =       0.0098
partiton_level_parallism_util =       2.1447
partiton_level_parallism_util_total  =       2.1447
L2_BW  =       0.3760 GB/Sec
L2_BW_total  =       0.3760 GB/Sec
gpu_total_sim_rate=22659

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 162
	L1D_total_cache_miss_rate = 0.8060
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 57632
gpgpu_n_tot_w_icount = 1801
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 142
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:503	W0_Idle:42546	W0_Scoreboard:24252	W1:263	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:1407
single_issue_nums: WS0:455	WS1:450	WS2:451	WS3:445	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1136 {8:142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5680 {40:142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
maxmflatency = 650 
max_icnt2mem_latency = 42 
maxmrqlatency = 18 
max_icnt2sh_latency = 4 
averagemflatency = 635 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:79 	3 	18 	48 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	153 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5165      5167         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5180      5156         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5165      5176         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5169      5158         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5164      5173         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5181      5155         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5864         0         0         0      5163      5178         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5159      5162         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5165      5174         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5163      5155         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5163      5173         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5170      5164         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6601         0         0         0      5161      5166         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5164      5157         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5157      5169         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5168      5166         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 162/34 = 4.764706
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 11/8 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         2         1         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
total dram writes = 20
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         635       639    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         635       644    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         640       640    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         636       635    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         635       647    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         636       638    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         640       645    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         637       639    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         646       647    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         628       633    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         638       646    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         684       632    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         641       635    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         641       630    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         643       637    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         634       637    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       646       649         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       646       648         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       649       647         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       647       650         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       646       649         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       646       649         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       648       649         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       646       649         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       646       647         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       647       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       648         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=97116 n_nop=97103 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=10 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001133
n_activity=571 dram_eff=0.01926
bk0: 0a 97116i bk1: 0a 97116i bk2: 0a 97116i bk3: 0a 97116i bk4: 5a 96975i bk5: 5a 96958i bk6: 0a 97116i bk7: 0a 97116i bk8: 0a 97116i bk9: 0a 97116i bk10: 0a 97116i bk11: 0a 97116i bk12: 0a 97116i bk13: 0a 97116i bk14: 0a 97116i bk15: 0a 97116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.751412
Bank_Level_Parallism_Col = 1.653409
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005682
GrpLevelPara = 1.653409 

BW Util details:
bwutil = 0.000113 
total_CMD = 97116 
util_bw = 11 
Wasted_Col = 166 
Wasted_Row = 0 
Idle = 96939 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97116 
n_nop = 97103 
Read = 10 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00325384
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=97116 n_nop=97104 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=9 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.000103
n_activity=595 dram_eff=0.01681
bk0: 0a 97116i bk1: 0a 97116i bk2: 0a 97116i bk3: 0a 97116i bk4: 5a 96975i bk5: 4a 96975i bk6: 0a 97116i bk7: 0a 97116i bk8: 0a 97116i bk9: 0a 97116i bk10: 0a 97116i bk11: 0a 97116i bk12: 0a 97116i bk13: 0a 97116i bk14: 0a 97116i bk15: 0a 97116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.017422
Bank_Level_Parallism_Col = 1.013986
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003497
GrpLevelPara = 1.013986 

BW Util details:
bwutil = 0.000103 
total_CMD = 97116 
util_bw = 10 
Wasted_Col = 277 
Wasted_Row = 0 
Idle = 96829 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97116 
n_nop = 97104 
Read = 9 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00426294
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=97116 n_nop=97104 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.000103
n_activity=470 dram_eff=0.02128
bk0: 0a 97116i bk1: 0a 97116i bk2: 0a 97116i bk3: 0a 97116i bk4: 4a 96975i bk5: 4a 96975i bk6: 0a 97116i bk7: 0a 97116i bk8: 0a 97116i bk9: 0a 97116i bk10: 0a 97116i bk11: 0a 97116i bk12: 0a 97116i bk13: 0a 97116i bk14: 0a 97116i bk15: 0a 97116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.383886
Bank_Level_Parallism_Col = 1.380952
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009524
GrpLevelPara = 1.380952 

BW Util details:
bwutil = 0.000103 
total_CMD = 97116 
util_bw = 10 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 96905 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97116 
n_nop = 97104 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00570452
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=97116 n_nop=97105 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.267e-05
n_activity=432 dram_eff=0.02083
bk0: 0a 97116i bk1: 0a 97116i bk2: 0a 97116i bk3: 0a 97116i bk4: 4a 96975i bk5: 4a 96994i bk6: 0a 97116i bk7: 0a 97116i bk8: 0a 97116i bk9: 0a 97116i bk10: 0a 97116i bk11: 0a 97116i bk12: 0a 97116i bk13: 0a 97116i bk14: 0a 97116i bk15: 0a 97116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.295238
Bank_Level_Parallism_Col = 1.291866
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004785
GrpLevelPara = 1.291866 

BW Util details:
bwutil = 0.000093 
total_CMD = 97116 
util_bw = 9 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 96906 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97116 
n_nop = 97105 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00186375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=97116 n_nop=97104 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.000103
n_activity=459 dram_eff=0.02179
bk0: 0a 97116i bk1: 0a 97116i bk2: 0a 97116i bk3: 0a 97116i bk4: 4a 96975i bk5: 4a 96975i bk6: 0a 97116i bk7: 0a 97116i bk8: 0a 97116i bk9: 0a 97116i bk10: 0a 97116i bk11: 0a 97116i bk12: 0a 97116i bk13: 0a 97116i bk14: 0a 97116i bk15: 0a 97116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.460000
Bank_Level_Parallism_Col = 1.457286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010050
GrpLevelPara = 1.457286 

BW Util details:
bwutil = 0.000103 
total_CMD = 97116 
util_bw = 10 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 96916 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97116 
n_nop = 97104 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00548828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=97116 n_nop=97104 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.000103
n_activity=557 dram_eff=0.01795
bk0: 0a 97116i bk1: 0a 97116i bk2: 0a 97116i bk3: 0a 97116i bk4: 4a 96975i bk5: 4a 96975i bk6: 0a 97116i bk7: 0a 97116i bk8: 0a 97116i bk9: 0a 97116i bk10: 0a 97116i bk11: 0a 97116i bk12: 0a 97116i bk13: 0a 97116i bk14: 0a 97116i bk15: 0a 97116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.006897
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000103 
total_CMD = 97116 
util_bw = 10 
Wasted_Col = 282 
Wasted_Row = 0 
Idle = 96824 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97116 
n_nop = 97104 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00403641
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=97116 n_nop=97103 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000103
n_activity=835 dram_eff=0.01198
bk0: 1a 97017i bk1: 0a 97116i bk2: 0a 97116i bk3: 0a 97116i bk4: 5a 96975i bk5: 4a 96975i bk6: 0a 97116i bk7: 0a 97116i bk8: 0a 97116i bk9: 0a 97116i bk10: 0a 97116i bk11: 0a 97116i bk12: 0a 97116i bk13: 0a 97116i bk14: 0a 97116i bk15: 0a 97116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.170659
Bank_Level_Parallism_Col = 1.168675
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.168675 

BW Util details:
bwutil = 0.000103 
total_CMD = 97116 
util_bw = 10 
Wasted_Col = 324 
Wasted_Row = 0 
Idle = 96782 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97116 
n_nop = 97103 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00449977
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=97116 n_nop=97105 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.267e-05
n_activity=446 dram_eff=0.02018
bk0: 0a 97116i bk1: 0a 97116i bk2: 0a 97116i bk3: 0a 97116i bk4: 5a 96975i bk5: 4a 96968i bk6: 0a 97116i bk7: 0a 97116i bk8: 0a 97116i bk9: 0a 97116i bk10: 0a 97116i bk11: 0a 97116i bk12: 0a 97116i bk13: 0a 97116i bk14: 0a 97116i bk15: 0a 97116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.742690
Bank_Level_Parallism_Col = 1.676471
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.676471 

BW Util details:
bwutil = 0.000093 
total_CMD = 97116 
util_bw = 9 
Wasted_Col = 162 
Wasted_Row = 0 
Idle = 96945 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97116 
n_nop = 97105 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00192553
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=97116 n_nop=97106 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.238e-05
n_activity=383 dram_eff=0.02089
bk0: 0a 97116i bk1: 0a 97116i bk2: 0a 97116i bk3: 0a 97116i bk4: 4a 96975i bk5: 4a 96975i bk6: 0a 97116i bk7: 0a 97116i bk8: 0a 97116i bk9: 0a 97116i bk10: 0a 97116i bk11: 0a 97116i bk12: 0a 97116i bk13: 0a 97116i bk14: 0a 97116i bk15: 0a 97116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.464646
Bank_Level_Parallism_Col = 1.461929
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.461929 

BW Util details:
bwutil = 0.000082 
total_CMD = 97116 
util_bw = 8 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 96918 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97116 
n_nop = 97106 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00579719
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=97116 n_nop=97101 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=10 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001339
n_activity=667 dram_eff=0.01949
bk0: 0a 97116i bk1: 0a 97116i bk2: 0a 97116i bk3: 0a 97116i bk4: 5a 96989i bk5: 5a 96989i bk6: 0a 97116i bk7: 0a 97116i bk8: 0a 97116i bk9: 0a 97116i bk10: 0a 97116i bk11: 0a 97116i bk12: 0a 97116i bk13: 0a 97116i bk14: 0a 97116i bk15: 0a 97116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.459016
Bank_Level_Parallism_Col = 1.456044
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.016484
GrpLevelPara = 1.456044 

BW Util details:
bwutil = 0.000134 
total_CMD = 97116 
util_bw = 13 
Wasted_Col = 170 
Wasted_Row = 0 
Idle = 96933 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97116 
n_nop = 97101 
Read = 10 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000134 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0013695
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=97116 n_nop=97105 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.267e-05
n_activity=427 dram_eff=0.02108
bk0: 0a 97116i bk1: 0a 97116i bk2: 0a 97116i bk3: 0a 97116i bk4: 4a 96975i bk5: 4a 96975i bk6: 0a 97116i bk7: 0a 97116i bk8: 0a 97116i bk9: 0a 97116i bk10: 0a 97116i bk11: 0a 97116i bk12: 0a 97116i bk13: 0a 97116i bk14: 0a 97116i bk15: 0a 97116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.419512
Bank_Level_Parallism_Col = 1.416667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004902
GrpLevelPara = 1.416667 

BW Util details:
bwutil = 0.000093 
total_CMD = 97116 
util_bw = 9 
Wasted_Col = 196 
Wasted_Row = 0 
Idle = 96911 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97116 
n_nop = 97105 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00505581
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=97116 n_nop=97103 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=9 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001133
n_activity=524 dram_eff=0.02099
bk0: 0a 97116i bk1: 0a 97116i bk2: 0a 97116i bk3: 0a 97116i bk4: 5a 96989i bk5: 4a 96975i bk6: 0a 97116i bk7: 0a 97116i bk8: 0a 97116i bk9: 0a 97116i bk10: 0a 97116i bk11: 0a 97116i bk12: 0a 97116i bk13: 0a 97116i bk14: 0a 97116i bk15: 0a 97116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.650888
Bank_Level_Parallism_Col = 1.648810
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011905
GrpLevelPara = 1.648810 

BW Util details:
bwutil = 0.000113 
total_CMD = 97116 
util_bw = 11 
Wasted_Col = 158 
Wasted_Row = 0 
Idle = 96947 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97116 
n_nop = 97103 
Read = 9 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0026978
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=97116 n_nop=97101 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=11 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001236
n_activity=901 dram_eff=0.01332
bk0: 2a 97017i bk1: 0a 97116i bk2: 0a 97116i bk3: 0a 97116i bk4: 4a 96975i bk5: 5a 96975i bk6: 0a 97116i bk7: 0a 97116i bk8: 0a 97116i bk9: 0a 97116i bk10: 0a 97116i bk11: 0a 97116i bk12: 0a 97116i bk13: 0a 97116i bk14: 0a 97116i bk15: 0a 97116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.418773
Bank_Level_Parallism_Col = 1.418182
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003636
GrpLevelPara = 1.418182 

BW Util details:
bwutil = 0.000124 
total_CMD = 97116 
util_bw = 12 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 96839 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97116 
n_nop = 97101 
Read = 11 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00279048
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=97116 n_nop=97104 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=9 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.000103
n_activity=496 dram_eff=0.02016
bk0: 0a 97116i bk1: 0a 97116i bk2: 0a 97116i bk3: 0a 97116i bk4: 4a 96975i bk5: 5a 97003i bk6: 0a 97116i bk7: 0a 97116i bk8: 0a 97116i bk9: 0a 97116i bk10: 0a 97116i bk11: 0a 97116i bk12: 0a 97116i bk13: 0a 97116i bk14: 0a 97116i bk15: 0a 97116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.404255
Bank_Level_Parallism_Col = 1.401070
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005348
GrpLevelPara = 1.401070 

BW Util details:
bwutil = 0.000103 
total_CMD = 97116 
util_bw = 10 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 96928 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97116 
n_nop = 97104 
Read = 9 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00132831
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=97116 n_nop=97105 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.267e-05
n_activity=438 dram_eff=0.02055
bk0: 0a 97116i bk1: 0a 97116i bk2: 0a 97116i bk3: 0a 97116i bk4: 4a 96975i bk5: 4a 96975i bk6: 0a 97116i bk7: 0a 97116i bk8: 0a 97116i bk9: 0a 97116i bk10: 0a 97116i bk11: 0a 97116i bk12: 0a 97116i bk13: 0a 97116i bk14: 0a 97116i bk15: 0a 97116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.347222
Bank_Level_Parallism_Col = 1.344186
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004651
GrpLevelPara = 1.344186 

BW Util details:
bwutil = 0.000093 
total_CMD = 97116 
util_bw = 9 
Wasted_Col = 207 
Wasted_Row = 0 
Idle = 96900 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97116 
n_nop = 97105 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00370691
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=97116 n_nop=97103 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=9 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001133
n_activity=522 dram_eff=0.02107
bk0: 0a 97116i bk1: 0a 97116i bk2: 0a 97116i bk3: 0a 97116i bk4: 4a 96972i bk5: 5a 96975i bk6: 0a 97116i bk7: 0a 97116i bk8: 0a 97116i bk9: 0a 97116i bk10: 0a 97116i bk11: 0a 97116i bk12: 0a 97116i bk13: 0a 97116i bk14: 0a 97116i bk15: 0a 97116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.815951
Bank_Level_Parallism_Col = 1.709877
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012346
GrpLevelPara = 1.709877 

BW Util details:
bwutil = 0.000113 
total_CMD = 97116 
util_bw = 11 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 96953 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97116 
n_nop = 97103 
Read = 9 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00318176

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 163
L2_total_cache_misses = 162
L2_total_cache_miss_rate = 0.9939
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=163
icnt_total_pkts_simt_to_mem=163
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 163
Req_Network_cycles = 16647
Req_Network_injected_packets_per_cycle =       0.0098 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       2.1447
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 163
Reply_Network_cycles = 16647
Reply_Network_injected_packets_per_cycle =        0.0098
Reply_Network_conflicts_per_cycle =        0.0026
Reply_Network_conflicts_per_cycle_util =       0.6324
Reply_Bank_Level_Parallism =       2.3971
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 22659 (inst/sec)
gpgpu_simulation_rate = 8323 (cycle/sec)
gpgpu_silicon_slowdown = 144178x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5906
gpu_sim_insn = 49292
gpu_ipc =       8.3461
gpu_tot_sim_cycle = 22553
gpu_tot_sim_insn = 94610
gpu_tot_ipc =       4.1950
gpu_tot_issued_cta = 16
gpu_occupancy = 20.9645% 
gpu_tot_occupancy = 15.4852% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0284
partiton_level_parallism_total  =       0.0147
partiton_level_parallism_util =       2.1538
partiton_level_parallism_util_total  =       2.1494
L2_BW  =       1.0923 GB/Sec
L2_BW_total  =       0.5636 GB/Sec
gpu_total_sim_rate=47305

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 109, Miss = 69, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 36, Miss = 35, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 40, Miss = 38, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 36, Miss = 35, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 40, Miss = 38, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 320
	L1D_total_cache_miss_rate = 0.8672
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
290, 25, 25, 25, 25, 25, 40, 25, 25, 25, 25, 25, 25, 25, 25, 25, 
gpgpu_n_tot_thrd_icount = 115680
gpgpu_n_tot_w_icount = 3615
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 270
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1143	W0_Idle:58253	W0_Scoreboard:44867	W1:413	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11	W32:2933
single_issue_nums: WS0:890	WS1:901	WS2:905	WS3:919	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2160 {8:270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10800 {40:270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
maxmflatency = 650 
max_icnt2mem_latency = 42 
maxmrqlatency = 18 
max_icnt2sh_latency = 4 
averagemflatency = 601 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:217 	3 	18 	48 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31 	0 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	321 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5165      5167         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5180      5156         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5165      5176         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5169      5158         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5164      5173         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5181      5155         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5864         0         0         0      5163      5178         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5159      5162         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5165      5174         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5163      5155         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5163      5173         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5170      5164         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6601         0         0         0      5161      5166         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5164      5157         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5157      5169         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5168      5166         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan 18.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 300/34 = 8.823529
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
total dram reads = 270
min_bank_accesses = 0!
chip skew: 19/16 = 1.19
number of total write accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         2         1         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        10         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
total dram writes = 30
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         656       661    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         656       636    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         687       687    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         685       632    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         680       638    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         685       634    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         661       638    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         659       634    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         637       638    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         671       654    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         634       638    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         685       677    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         623       656    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         635       699    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         636       685    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         631       704    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       646       649         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       646       648         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       649       647         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       647       650         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       646       649         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       646       649         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       648       649         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       646       649         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       646       647         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       647       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       648         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=131573 n_nop=131552 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=18 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001444
n_activity=839 dram_eff=0.02265
bk0: 0a 131573i bk1: 0a 131573i bk2: 0a 131573i bk3: 0a 131573i bk4: 9a 131432i bk5: 9a 131406i bk6: 0a 131573i bk7: 0a 131573i bk8: 0a 131573i bk9: 0a 131573i bk10: 0a 131573i bk11: 0a 131573i bk12: 0a 131573i bk13: 0a 131573i bk14: 0a 131573i bk15: 0a 131573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.685567
Bank_Level_Parallism_Col = 1.595855
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005181
GrpLevelPara = 1.595855 

BW Util details:
bwutil = 0.000144 
total_CMD = 131573 
util_bw = 19 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 131379 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131573 
n_nop = 131552 
Read = 18 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00240171
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=131573 n_nop=131553 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=17 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001368
n_activity=915 dram_eff=0.01967
bk0: 0a 131573i bk1: 0a 131573i bk2: 0a 131573i bk3: 0a 131573i bk4: 9a 131423i bk5: 8a 131429i bk6: 0a 131573i bk7: 0a 131573i bk8: 0a 131573i bk9: 0a 131573i bk10: 0a 131573i bk11: 0a 131573i bk12: 0a 131573i bk13: 0a 131573i bk14: 0a 131573i bk15: 0a 131573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.016287
Bank_Level_Parallism_Col = 1.013072
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003268
GrpLevelPara = 1.013072 

BW Util details:
bwutil = 0.000137 
total_CMD = 131573 
util_bw = 18 
Wasted_Col = 289 
Wasted_Row = 0 
Idle = 131266 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131573 
n_nop = 131553 
Read = 17 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00314654
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=131573 n_nop=131553 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001368
n_activity=690 dram_eff=0.02609
bk0: 0a 131573i bk1: 0a 131573i bk2: 0a 131573i bk3: 0a 131573i bk4: 8a 131429i bk5: 8a 131395i bk6: 0a 131573i bk7: 0a 131573i bk8: 0a 131573i bk9: 0a 131573i bk10: 0a 131573i bk11: 0a 131573i bk12: 0a 131573i bk13: 0a 131573i bk14: 0a 131573i bk15: 0a 131573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.317829
Bank_Level_Parallism_Col = 1.315175
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007782
GrpLevelPara = 1.315175 

BW Util details:
bwutil = 0.000137 
total_CMD = 131573 
util_bw = 18 
Wasted_Col = 240 
Wasted_Row = 0 
Idle = 131315 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131573 
n_nop = 131553 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00422579
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=131573 n_nop=131554 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001292
n_activity=762 dram_eff=0.02231
bk0: 0a 131573i bk1: 0a 131573i bk2: 0a 131573i bk3: 0a 131573i bk4: 8a 131422i bk5: 8a 131441i bk6: 0a 131573i bk7: 0a 131573i bk8: 0a 131573i bk9: 0a 131573i bk10: 0a 131573i bk11: 0a 131573i bk12: 0a 131573i bk13: 0a 131573i bk14: 0a 131573i bk15: 0a 131573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.260504
Bank_Level_Parallism_Col = 1.257384
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004219
GrpLevelPara = 1.257384 

BW Util details:
bwutil = 0.000129 
total_CMD = 131573 
util_bw = 17 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 131335 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131573 
n_nop = 131554 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00137566
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=131573 n_nop=131553 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001368
n_activity=698 dram_eff=0.02579
bk0: 0a 131573i bk1: 0a 131573i bk2: 0a 131573i bk3: 0a 131573i bk4: 8a 131397i bk5: 8a 131432i bk6: 0a 131573i bk7: 0a 131573i bk8: 0a 131573i bk9: 0a 131573i bk10: 0a 131573i bk11: 0a 131573i bk12: 0a 131573i bk13: 0a 131573i bk14: 0a 131573i bk15: 0a 131573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.378601
Bank_Level_Parallism_Col = 1.376033
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008264
GrpLevelPara = 1.376033 

BW Util details:
bwutil = 0.000137 
total_CMD = 131573 
util_bw = 18 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 131330 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131573 
n_nop = 131553 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00410419
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=131573 n_nop=131553 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001368
n_activity=901 dram_eff=0.01998
bk0: 0a 131573i bk1: 0a 131573i bk2: 0a 131573i bk3: 0a 131573i bk4: 8a 131409i bk5: 8a 131432i bk6: 0a 131573i bk7: 0a 131573i bk8: 0a 131573i bk9: 0a 131573i bk10: 0a 131573i bk11: 0a 131573i bk12: 0a 131573i bk13: 0a 131573i bk14: 0a 131573i bk15: 0a 131573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.006231
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 131573 
util_bw = 18 
Wasted_Col = 305 
Wasted_Row = 0 
Idle = 131250 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131573 
n_nop = 131553 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00300974
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=131573 n_nop=131552 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001368
n_activity=1054 dram_eff=0.01708
bk0: 1a 131474i bk1: 0a 131573i bk2: 0a 131573i bk3: 0a 131573i bk4: 9a 131428i bk5: 8a 131401i bk6: 0a 131573i bk7: 0a 131573i bk8: 0a 131573i bk9: 0a 131573i bk10: 0a 131573i bk11: 0a 131573i bk12: 0a 131573i bk13: 0a 131573i bk14: 0a 131573i bk15: 0a 131573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.151194
Bank_Level_Parallism_Col = 1.149333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.149333 

BW Util details:
bwutil = 0.000137 
total_CMD = 131573 
util_bw = 18 
Wasted_Col = 359 
Wasted_Row = 0 
Idle = 131196 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131573 
n_nop = 131552 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00332135
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=131573 n_nop=131554 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001292
n_activity=760 dram_eff=0.02237
bk0: 0a 131573i bk1: 0a 131573i bk2: 0a 131573i bk3: 0a 131573i bk4: 9a 131432i bk5: 8a 131421i bk6: 0a 131573i bk7: 0a 131573i bk8: 0a 131573i bk9: 0a 131573i bk10: 0a 131573i bk11: 0a 131573i bk12: 0a 131573i bk13: 0a 131573i bk14: 0a 131573i bk15: 0a 131573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.693989
Bank_Level_Parallism_Col = 1.631868
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.631868 

BW Util details:
bwutil = 0.000129 
total_CMD = 131573 
util_bw = 17 
Wasted_Col = 166 
Wasted_Row = 0 
Idle = 131390 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131573 
n_nop = 131554 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00142126
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=131573 n_nop=131555 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001216
n_activity=686 dram_eff=0.02332
bk0: 0a 131573i bk1: 0a 131573i bk2: 0a 131573i bk3: 0a 131573i bk4: 8a 131432i bk5: 8a 131423i bk6: 0a 131573i bk7: 0a 131573i bk8: 0a 131573i bk9: 0a 131573i bk10: 0a 131573i bk11: 0a 131573i bk12: 0a 131573i bk13: 0a 131573i bk14: 0a 131573i bk15: 0a 131573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.427907
Bank_Level_Parallism_Col = 1.425234
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.425234 

BW Util details:
bwutil = 0.000122 
total_CMD = 131573 
util_bw = 16 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 131358 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131573 
n_nop = 131555 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000122 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00427899
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=131573 n_nop=131550 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=18 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001596
n_activity=984 dram_eff=0.02134
bk0: 0a 131573i bk1: 0a 131573i bk2: 0a 131573i bk3: 0a 131573i bk4: 9a 131441i bk5: 9a 131437i bk6: 0a 131573i bk7: 0a 131573i bk8: 0a 131573i bk9: 0a 131573i bk10: 0a 131573i bk11: 0a 131573i bk12: 0a 131573i bk13: 0a 131573i bk14: 0a 131573i bk15: 0a 131573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.423645
Bank_Level_Parallism_Col = 1.420792
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.014851
GrpLevelPara = 1.420792 

BW Util details:
bwutil = 0.000160 
total_CMD = 131573 
util_bw = 21 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 131370 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131573 
n_nop = 131550 
Read = 18 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00101085
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=131573 n_nop=131554 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001292
n_activity=671 dram_eff=0.02534
bk0: 0a 131573i bk1: 0a 131573i bk2: 0a 131573i bk3: 0a 131573i bk4: 8a 131423i bk5: 8a 131432i bk6: 0a 131573i bk7: 0a 131573i bk8: 0a 131573i bk9: 0a 131573i bk10: 0a 131573i bk11: 0a 131573i bk12: 0a 131573i bk13: 0a 131573i bk14: 0a 131573i bk15: 0a 131573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.387387
Bank_Level_Parallism_Col = 1.384615
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004525
GrpLevelPara = 1.384615 

BW Util details:
bwutil = 0.000129 
total_CMD = 131573 
util_bw = 17 
Wasted_Col = 205 
Wasted_Row = 0 
Idle = 131351 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131573 
n_nop = 131554 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00373177
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=131573 n_nop=131552 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=17 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001444
n_activity=837 dram_eff=0.0227
bk0: 0a 131573i bk1: 0a 131573i bk2: 0a 131573i bk3: 0a 131573i bk4: 9a 131443i bk5: 8a 131429i bk6: 0a 131573i bk7: 0a 131573i bk8: 0a 131573i bk9: 0a 131573i bk10: 0a 131573i bk11: 0a 131573i bk12: 0a 131573i bk13: 0a 131573i bk14: 0a 131573i bk15: 0a 131573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.601093
Bank_Level_Parallism_Col = 1.598901
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010989
GrpLevelPara = 1.598901 

BW Util details:
bwutil = 0.000144 
total_CMD = 131573 
util_bw = 19 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 131390 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131573 
n_nop = 131552 
Read = 17 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00199129
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=131573 n_nop=131540 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=19 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.000228
n_activity=1454 dram_eff=0.02063
bk0: 2a 131474i bk1: 0a 131573i bk2: 0a 131573i bk3: 0a 131573i bk4: 8a 131406i bk5: 9a 131420i bk6: 0a 131573i bk7: 0a 131573i bk8: 0a 131573i bk9: 0a 131573i bk10: 0a 131573i bk11: 0a 131573i bk12: 0a 131573i bk13: 0a 131573i bk14: 0a 131573i bk15: 0a 131573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.348348
Bank_Level_Parallism_Col = 1.347432
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.111782
GrpLevelPara = 1.347432 

BW Util details:
bwutil = 0.000228 
total_CMD = 131573 
util_bw = 30 
Wasted_Col = 303 
Wasted_Row = 0 
Idle = 131240 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131573 
n_nop = 131540 
Read = 19 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00205969
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=131573 n_nop=131553 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=17 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001368
n_activity=746 dram_eff=0.02413
bk0: 0a 131573i bk1: 0a 131573i bk2: 0a 131573i bk3: 0a 131573i bk4: 8a 131432i bk5: 9a 131460i bk6: 0a 131573i bk7: 0a 131573i bk8: 0a 131573i bk9: 0a 131573i bk10: 0a 131573i bk11: 0a 131573i bk12: 0a 131573i bk13: 0a 131573i bk14: 0a 131573i bk15: 0a 131573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.387755
Bank_Level_Parallism_Col = 1.384615
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005128
GrpLevelPara = 1.384615 

BW Util details:
bwutil = 0.000137 
total_CMD = 131573 
util_bw = 18 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 131377 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131573 
n_nop = 131553 
Read = 17 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000980444
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=131573 n_nop=131554 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001292
n_activity=694 dram_eff=0.0245
bk0: 0a 131573i bk1: 0a 131573i bk2: 0a 131573i bk3: 0a 131573i bk4: 8a 131417i bk5: 8a 131423i bk6: 0a 131573i bk7: 0a 131573i bk8: 0a 131573i bk9: 0a 131573i bk10: 0a 131573i bk11: 0a 131573i bk12: 0a 131573i bk13: 0a 131573i bk14: 0a 131573i bk15: 0a 131573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.302419
Bank_Level_Parallism_Col = 1.299595
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004049
GrpLevelPara = 1.299595 

BW Util details:
bwutil = 0.000129 
total_CMD = 131573 
util_bw = 17 
Wasted_Col = 231 
Wasted_Row = 0 
Idle = 131325 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131573 
n_nop = 131554 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00273612
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=131573 n_nop=131552 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=17 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001444
n_activity=802 dram_eff=0.02369
bk0: 0a 131573i bk1: 0a 131573i bk2: 0a 131573i bk3: 0a 131573i bk4: 8a 131429i bk5: 9a 131423i bk6: 0a 131573i bk7: 0a 131573i bk8: 0a 131573i bk9: 0a 131573i bk10: 0a 131573i bk11: 0a 131573i bk12: 0a 131573i bk13: 0a 131573i bk14: 0a 131573i bk15: 0a 131573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.748603
Bank_Level_Parallism_Col = 1.651685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011236
GrpLevelPara = 1.651685 

BW Util details:
bwutil = 0.000144 
total_CMD = 131573 
util_bw = 19 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 131394 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131573 
n_nop = 131552 
Read = 17 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00234851

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10, Miss = 10, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 12, Miss = 11, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 331
L2_total_cache_misses = 300
L2_total_cache_miss_rate = 0.9063
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=331
icnt_total_pkts_simt_to_mem=331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 331
Req_Network_cycles = 22553
Req_Network_injected_packets_per_cycle =       0.0147 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       2.1494
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 331
Reply_Network_cycles = 22553
Reply_Network_injected_packets_per_cycle =        0.0147
Reply_Network_conflicts_per_cycle =        0.0023
Reply_Network_conflicts_per_cycle_util =       0.3423
Reply_Bank_Level_Parallism =       2.2215
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0018
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 47305 (inst/sec)
gpgpu_simulation_rate = 11276 (cycle/sec)
gpgpu_silicon_slowdown = 106420x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 15017
gpu_sim_insn = 46816
gpu_ipc =       3.1175
gpu_tot_sim_cycle = 37570
gpu_tot_sim_insn = 141426
gpu_tot_ipc =       3.7643
gpu_tot_issued_cta = 24
gpu_occupancy = 4.4717% 
gpu_tot_occupancy = 8.1846% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0240
partiton_level_parallism_total  =       0.0184
partiton_level_parallism_util =       1.3900
partiton_level_parallism_util_total  =       1.6731
L2_BW  =       0.9206 GB/Sec
L2_BW_total  =       0.7063 GB/Sec
gpu_total_sim_rate=47142

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 179, Miss = 110, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 127, Miss = 86, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 129, Miss = 90, Miss_rate = 0.698, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 113, Miss = 80, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 173, Miss = 110, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 150, Miss = 98, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 967
	L1D_total_cache_misses = 670
	L1D_total_cache_miss_rate = 0.6929
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
302, 37, 37, 37, 37, 37, 267, 37, 37, 37, 37, 37, 37, 37, 37, 37, 
gpgpu_n_tot_thrd_icount = 225632
gpgpu_n_tot_w_icount = 7051
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12680
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1767	W0_Idle:202424	W0_Scoreboard:108414	W1:2183	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:21	W32:4331
single_issue_nums: WS0:1663	WS1:1630	WS2:1983	WS3:1775	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000 {40:500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
maxmflatency = 650 
max_icnt2mem_latency = 43 
maxmrqlatency = 18 
max_icnt2sh_latency = 4 
averagemflatency = 488 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:361 	3 	18 	48 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	247 	0 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	681 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	12 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5459      5424         0      6169      5165      5167         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5421         0         0         0      5180      5156         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5459         0         0      5165      5176         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6141         0      5169      5158         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5455      6135         0         0      5164      5173         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6145      5181      5155         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5864         0         0         0      5163      5178         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5159      5162         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5430         0         0      5165      5174         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      9666         0      5163      5155         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5441         0      6130      5163      5173         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427         0         0         0      5170      5164         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6601         0         0         0      5161      5166         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6137         0      5164      5157         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6173         0         0      5157      5169         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5168      5166         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 17.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 16.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 15.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan 10.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 22.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 444/50 = 8.880000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         6         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         5         1         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         2         5         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         3         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        12         3         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
total dram writes = 90
min_bank_accesses = 0!
chip skew: 15/2 = 7.50
average mf latency per bank:
dram[0]:        646       646    none         646       709       798    none      none      none      none      none      none      none      none      none      none  
dram[1]:        637    none      none      none         748       762    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none         822       824    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none         866       779    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none         761       773    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         634       773       766    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         783       719    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         766       782    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none         737       847    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none         845       755    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       718       781    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         795       753    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none         676       755    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         633    none         821       841    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none         765       751    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         728       780    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646         0       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        646         0         0         0       646       648         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       649       647         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       647       650         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       646       649         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       646       649         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       648       649         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       646       647         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       647       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       648         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=219184 n_nop=219149 n_act=5 n_pre=0 n_ref_event=0 n_req=30 n_rd=24 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001369
n_activity=2096 dram_eff=0.01431
bk0: 1a 219085i bk1: 1a 219085i bk2: 0a 219184i bk3: 1a 219085i bk4: 11a 219043i bk5: 10a 219017i bk6: 0a 219184i bk7: 0a 219184i bk8: 0a 219184i bk9: 0a 219184i bk10: 0a 219184i bk11: 0a 219184i bk12: 0a 219184i bk13: 0a 219184i bk14: 0a 219184i bk15: 0a 219184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.264940
Bank_Level_Parallism_Col = 1.230924
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012048
GrpLevelPara = 1.230924 

BW Util details:
bwutil = 0.000137 
total_CMD = 219184 
util_bw = 30 
Wasted_Col = 472 
Wasted_Row = 0 
Idle = 218682 

BW Util Bottlenecks: 
RCDc_limit = 493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 219184 
n_nop = 219149 
Read = 24 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 30 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00144171
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=219184 n_nop=219154 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=25 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001232
n_activity=1753 dram_eff=0.0154
bk0: 2a 219085i bk1: 0a 219184i bk2: 0a 219184i bk3: 0a 219184i bk4: 12a 219034i bk5: 11a 219040i bk6: 0a 219184i bk7: 0a 219184i bk8: 0a 219184i bk9: 0a 219184i bk10: 0a 219184i bk11: 0a 219184i bk12: 0a 219184i bk13: 0a 219184i bk14: 0a 219184i bk15: 0a 219184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.009685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004843
GrpLevelPara = 1.009685 

BW Util details:
bwutil = 0.000123 
total_CMD = 219184 
util_bw = 27 
Wasted_Col = 388 
Wasted_Row = 0 
Idle = 218769 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 219184 
n_nop = 219154 
Read = 25 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00188882
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=219184 n_nop=219158 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=18 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001049
n_activity=1221 dram_eff=0.01884
bk0: 0a 219184i bk1: 1a 219085i bk2: 0a 219184i bk3: 0a 219184i bk4: 8a 219040i bk5: 9a 219006i bk6: 0a 219184i bk7: 0a 219184i bk8: 0a 219184i bk9: 0a 219184i bk10: 0a 219184i bk11: 0a 219184i bk12: 0a 219184i bk13: 0a 219184i bk14: 0a 219184i bk15: 0a 219184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.226519
Bank_Level_Parallism_Col = 1.225000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013889
GrpLevelPara = 1.225000 

BW Util details:
bwutil = 0.000105 
total_CMD = 219184 
util_bw = 23 
Wasted_Col = 339 
Wasted_Row = 0 
Idle = 218822 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 219184 
n_nop = 219158 
Read = 18 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00253668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=219184 n_nop=219157 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=22 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001095
n_activity=1565 dram_eff=0.01534
bk0: 0a 219184i bk1: 0a 219184i bk2: 3a 219085i bk3: 0a 219184i bk4: 9a 219033i bk5: 10a 219052i bk6: 0a 219184i bk7: 0a 219184i bk8: 0a 219184i bk9: 0a 219184i bk10: 0a 219184i bk11: 0a 219184i bk12: 0a 219184i bk13: 0a 219184i bk14: 0a 219184i bk15: 0a 219184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.180233
Bank_Level_Parallism_Col = 1.178363
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005848
GrpLevelPara = 1.178363 

BW Util details:
bwutil = 0.000109 
total_CMD = 219184 
util_bw = 24 
Wasted_Col = 320 
Wasted_Row = 0 
Idle = 218840 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 219184 
n_nop = 219157 
Read = 22 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00082579
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=219184 n_nop=219151 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=23 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001323
n_activity=1945 dram_eff=0.01491
bk0: 1a 219085i bk1: 2a 219085i bk2: 0a 219184i bk3: 0a 219184i bk4: 12a 219008i bk5: 8a 219043i bk6: 0a 219184i bk7: 0a 219184i bk8: 0a 219184i bk9: 0a 219184i bk10: 0a 219184i bk11: 0a 219184i bk12: 0a 219184i bk13: 0a 219184i bk14: 0a 219184i bk15: 0a 219184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.203540
Bank_Level_Parallism_Col = 1.202673
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013363
GrpLevelPara = 1.202673 

BW Util details:
bwutil = 0.000132 
total_CMD = 219184 
util_bw = 29 
Wasted_Col = 423 
Wasted_Row = 0 
Idle = 218732 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 219184 
n_nop = 219151 
Read = 23 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00246368
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=219184 n_nop=219151 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=26 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001369
n_activity=2003 dram_eff=0.01498
bk0: 0a 219184i bk1: 0a 219184i bk2: 0a 219184i bk3: 3a 219085i bk4: 10a 219020i bk5: 13a 219043i bk6: 0a 219184i bk7: 0a 219184i bk8: 0a 219184i bk9: 0a 219184i bk10: 0a 219184i bk11: 0a 219184i bk12: 0a 219184i bk13: 0a 219184i bk14: 0a 219184i bk15: 0a 219184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009281
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 219184 
util_bw = 30 
Wasted_Col = 404 
Wasted_Row = 0 
Idle = 218750 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 219184 
n_nop = 219151 
Read = 26 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018067
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=219184 n_nop=219154 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=21 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001232
n_activity=1543 dram_eff=0.0175
bk0: 1a 219085i bk1: 0a 219184i bk2: 0a 219184i bk3: 0a 219184i bk4: 10a 219039i bk5: 10a 219012i bk6: 0a 219184i bk7: 0a 219184i bk8: 0a 219184i bk9: 0a 219184i bk10: 0a 219184i bk11: 0a 219184i bk12: 0a 219184i bk13: 0a 219184i bk14: 0a 219184i bk15: 0a 219184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.147668
Bank_Level_Parallism_Col = 1.145833
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.015625
GrpLevelPara = 1.145833 

BW Util details:
bwutil = 0.000123 
total_CMD = 219184 
util_bw = 27 
Wasted_Col = 359 
Wasted_Row = 0 
Idle = 218798 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 219184 
n_nop = 219154 
Read = 21 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00199376
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=219184 n_nop=219155 n_act=2 n_pre=0 n_ref_event=0 n_req=27 n_rd=20 n_rd_L2_A=0 n_write=7 n_wr_bk=0 bw_util=0.0001232
n_activity=1287 dram_eff=0.02098
bk0: 0a 219184i bk1: 0a 219184i bk2: 0a 219184i bk3: 0a 219184i bk4: 10a 219043i bk5: 10a 219032i bk6: 0a 219184i bk7: 0a 219184i bk8: 0a 219184i bk9: 0a 219184i bk10: 0a 219184i bk11: 0a 219184i bk12: 0a 219184i bk13: 0a 219184i bk14: 0a 219184i bk15: 0a 219184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.658031
Bank_Level_Parallism_Col = 1.598958
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.036458
GrpLevelPara = 1.598958 

BW Util details:
bwutil = 0.000123 
total_CMD = 219184 
util_bw = 27 
Wasted_Col = 166 
Wasted_Row = 0 
Idle = 218991 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 219184 
n_nop = 219155 
Read = 20 
Write = 7 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 27 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000853164
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=219184 n_nop=219156 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=21 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001141
n_activity=1516 dram_eff=0.01649
bk0: 0a 219184i bk1: 3a 219085i bk2: 0a 219184i bk3: 0a 219184i bk4: 8a 219043i bk5: 10a 219034i bk6: 0a 219184i bk7: 0a 219184i bk8: 0a 219184i bk9: 0a 219184i bk10: 0a 219184i bk11: 0a 219184i bk12: 0a 219184i bk13: 0a 219184i bk14: 0a 219184i bk15: 0a 219184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.284830
Bank_Level_Parallism_Col = 1.283489
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012461
GrpLevelPara = 1.283489 

BW Util details:
bwutil = 0.000114 
total_CMD = 219184 
util_bw = 25 
Wasted_Col = 298 
Wasted_Row = 0 
Idle = 218861 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 219184 
n_nop = 219156 
Read = 21 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00256862
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=219184 n_nop=219153 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=23 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001277
n_activity=1738 dram_eff=0.01611
bk0: 0a 219184i bk1: 0a 219184i bk2: 1a 219085i bk3: 0a 219184i bk4: 11a 219052i bk5: 11a 219048i bk6: 0a 219184i bk7: 0a 219184i bk8: 0a 219184i bk9: 0a 219184i bk10: 0a 219184i bk11: 0a 219184i bk12: 0a 219184i bk13: 0a 219184i bk14: 0a 219184i bk15: 0a 219184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.278317
Bank_Level_Parallism_Col = 1.276873
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.016287
GrpLevelPara = 1.276873 

BW Util details:
bwutil = 0.000128 
total_CMD = 219184 
util_bw = 28 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 218875 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 219184 
n_nop = 219153 
Read = 23 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000606796
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=219184 n_nop=219153 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=23 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001232
n_activity=1876 dram_eff=0.01439
bk0: 0a 219184i bk1: 1a 219085i bk2: 0a 219184i bk3: 1a 219085i bk4: 10a 219034i bk5: 11a 219043i bk6: 0a 219184i bk7: 0a 219184i bk8: 0a 219184i bk9: 0a 219184i bk10: 0a 219184i bk11: 0a 219184i bk12: 0a 219184i bk13: 0a 219184i bk14: 0a 219184i bk15: 0a 219184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.199063
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009368
GrpLevelPara = 1.199063 

BW Util details:
bwutil = 0.000123 
total_CMD = 219184 
util_bw = 27 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 218754 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 219184 
n_nop = 219153 
Read = 23 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00224013
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=219184 n_nop=219155 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=21 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001186
n_activity=1542 dram_eff=0.01686
bk0: 1a 219085i bk1: 0a 219184i bk2: 0a 219184i bk3: 0a 219184i bk4: 9a 219054i bk5: 11a 219040i bk6: 0a 219184i bk7: 0a 219184i bk8: 0a 219184i bk9: 0a 219184i bk10: 0a 219184i bk11: 0a 219184i bk12: 0a 219184i bk13: 0a 219184i bk14: 0a 219184i bk15: 0a 219184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.380623
Bank_Level_Parallism_Col = 1.379791
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.017422
GrpLevelPara = 1.379791 

BW Util details:
bwutil = 0.000119 
total_CMD = 219184 
util_bw = 26 
Wasted_Col = 263 
Wasted_Row = 0 
Idle = 218895 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 219184 
n_nop = 219155 
Read = 21 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119534
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=219184 n_nop=219143 n_act=3 n_pre=0 n_ref_event=0 n_req=38 n_rd=23 n_rd_L2_A=0 n_write=15 n_wr_bk=0 bw_util=0.0001734
n_activity=1922 dram_eff=0.01977
bk0: 3a 219085i bk1: 0a 219184i bk2: 0a 219184i bk3: 0a 219184i bk4: 10a 219017i bk5: 10a 219031i bk6: 0a 219184i bk7: 0a 219184i bk8: 0a 219184i bk9: 0a 219184i bk10: 0a 219184i bk11: 0a 219184i bk12: 0a 219184i bk13: 0a 219184i bk14: 0a 219184i bk15: 0a 219184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921053
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.340176
Bank_Level_Parallism_Col = 1.339233
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.120944
GrpLevelPara = 1.339233 

BW Util details:
bwutil = 0.000173 
total_CMD = 219184 
util_bw = 38 
Wasted_Col = 303 
Wasted_Row = 0 
Idle = 218843 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 219184 
n_nop = 219143 
Read = 23 
Write = 15 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 38 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000187 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0012364
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=219184 n_nop=219155 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=23 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001186
n_activity=1500 dram_eff=0.01733
bk0: 0a 219184i bk1: 0a 219184i bk2: 4a 219076i bk3: 0a 219184i bk4: 10a 219043i bk5: 9a 219071i bk6: 0a 219184i bk7: 0a 219184i bk8: 0a 219184i bk9: 0a 219184i bk10: 0a 219184i bk11: 0a 219184i bk12: 0a 219184i bk13: 0a 219184i bk14: 0a 219184i bk15: 0a 219184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.243590
Bank_Level_Parallism_Col = 1.241935
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009677
GrpLevelPara = 1.241935 

BW Util details:
bwutil = 0.000119 
total_CMD = 219184 
util_bw = 26 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 218872 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 219184 
n_nop = 219155 
Read = 23 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000588547
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=219184 n_nop=219152 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=19 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0001323
n_activity=1540 dram_eff=0.01883
bk0: 0a 219184i bk1: 2a 219085i bk2: 0a 219184i bk3: 0a 219184i bk4: 8a 219028i bk5: 9a 219034i bk6: 0a 219184i bk7: 0a 219184i bk8: 0a 219184i bk9: 0a 219184i bk10: 0a 219184i bk11: 0a 219184i bk12: 0a 219184i bk13: 0a 219184i bk14: 0a 219184i bk15: 0a 219184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.208914
Bank_Level_Parallism_Col = 1.207283
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.028011
GrpLevelPara = 1.207283 

BW Util details:
bwutil = 0.000132 
total_CMD = 219184 
util_bw = 29 
Wasted_Col = 330 
Wasted_Row = 0 
Idle = 218825 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 219184 
n_nop = 219152 
Read = 19 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164246
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=219184 n_nop=219154 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=22 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001277
n_activity=1389 dram_eff=0.02016
bk0: 0a 219184i bk1: 0a 219184i bk2: 0a 219184i bk3: 0a 219184i bk4: 11a 219040i bk5: 11a 219034i bk6: 0a 219184i bk7: 0a 219184i bk8: 0a 219184i bk9: 0a 219184i bk10: 0a 219184i bk11: 0a 219184i bk12: 0a 219184i bk13: 0a 219184i bk14: 0a 219184i bk15: 0a 219184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.712766
Bank_Level_Parallism_Col = 1.620321
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.032086
GrpLevelPara = 1.620321 

BW Util details:
bwutil = 0.000128 
total_CMD = 219184 
util_bw = 28 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 218996 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 219184 
n_nop = 219154 
Read = 22 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00140977

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 16, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 21, Miss = 12, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 17, Miss = 10, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 15, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 26, Miss = 17, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 20, Miss = 13, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 23, Miss = 16, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21, Miss = 11, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 23, Miss = 14, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 18, Miss = 12, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 18, Miss = 13, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 20, Miss = 10, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 25, Miss = 16, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 691
L2_total_cache_misses = 444
L2_total_cache_miss_rate = 0.6425
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=691
icnt_total_pkts_simt_to_mem=691
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 691
Req_Network_cycles = 37570
Req_Network_injected_packets_per_cycle =       0.0184 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0024
Req_Bank_Level_Parallism =       1.6731
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 691
Reply_Network_cycles = 37570
Reply_Network_injected_packets_per_cycle =        0.0184
Reply_Network_conflicts_per_cycle =        0.0014
Reply_Network_conflicts_per_cycle_util =       0.1232
Reply_Bank_Level_Parallism =       1.6691
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0023
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 47142 (inst/sec)
gpgpu_simulation_rate = 12523 (cycle/sec)
gpgpu_silicon_slowdown = 95823x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 5561
gpu_sim_insn = 49992
gpu_ipc =       8.9897
gpu_tot_sim_cycle = 43131
gpu_tot_sim_insn = 191418
gpu_tot_ipc =       4.4381
gpu_tot_issued_cta = 32
gpu_occupancy = 18.4945% 
gpu_tot_occupancy = 9.1545% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0583
partiton_level_parallism_total  =       0.0235
partiton_level_parallism_util =       2.4733
partiton_level_parallism_util_total  =       1.8658
L2_BW  =       2.2373 GB/Sec
L2_BW_total  =       0.9037 GB/Sec
gpu_total_sim_rate=47854

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 207, Miss = 135, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 171, Miss = 123, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 165, Miss = 121, Miss_rate = 0.733, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 149, Miss = 111, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 225, Miss = 153, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 80, Miss = 76, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 100, Miss = 91, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 194, Miss = 135, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 945
	L1D_total_cache_miss_rate = 0.7320
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
315, 50, 50, 50, 50, 65, 280, 50, 50, 50, 50, 50, 65, 50, 50, 65, 
gpgpu_n_tot_thrd_icount = 302400
gpgpu_n_tot_w_icount = 9450
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 628
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2537	W0_Idle:224543	W0_Scoreboard:116418	W1:2783	W2:105	W3:30	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:7	W31:61	W32:5818
single_issue_nums: WS0:2284	WS1:2273	WS2:2547	WS3:2346	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5024 {8:628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25120 {40:628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
maxmflatency = 671 
max_icnt2mem_latency = 56 
maxmrqlatency = 44 
max_icnt2sh_latency = 4 
averagemflatency = 421 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:370 	7 	20 	54 	25 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	522 	0 	493 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1015 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1001 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	13 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5459      5424         0      6169      5165      5167         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5421         0         0         0      5180      5156         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5459         0         0      5165      5176         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6141         0      5169      5158         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5455      6135         0         0      5164      5173         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6145      5181      5155         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5864         0         0         0      5163      5178         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5159      5162         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5430         0         0      5165      5174         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      9666         0      5163      5155         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5441         0      6130      5163      5173         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427         0         0         0      5170      5164         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6601         0         0         0      5161      5166         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6137         0      5164      5157         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6173         0         0      5157      5169         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5168      5166         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 17.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 16.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 15.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan 10.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 71.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 493/50 = 9.860000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         6         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         5         1         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         2         5         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         3         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        61         3         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
total dram writes = 139
min_bank_accesses = 0!
chip skew: 64/2 = 32.00
average mf latency per bank:
dram[0]:        646       646    none         646       791       986    none      none      none      none      none      none      none      none      none      none  
dram[1]:        637    none      none      none         881       996    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none         993      1017    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none        1077      1034    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none         922       962    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         634       918       969    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         971       848    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         943      1005    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none         865      1104    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none         945       917    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       824       965    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         912       877    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none         671       864    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         633    none        1056      1016    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none         923       829    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         897       915    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646         0       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        646         0         0         0       646       648         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       649       647         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       647       650         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       646       649         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       646       649         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       648       649         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       671       647         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       647       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       648         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=251628 n_nop=251593 n_act=5 n_pre=0 n_ref_event=0 n_req=30 n_rd=24 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001192
n_activity=2096 dram_eff=0.01431
bk0: 1a 251529i bk1: 1a 251529i bk2: 0a 251628i bk3: 1a 251529i bk4: 11a 251487i bk5: 10a 251461i bk6: 0a 251628i bk7: 0a 251628i bk8: 0a 251628i bk9: 0a 251628i bk10: 0a 251628i bk11: 0a 251628i bk12: 0a 251628i bk13: 0a 251628i bk14: 0a 251628i bk15: 0a 251628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.264940
Bank_Level_Parallism_Col = 1.230924
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012048
GrpLevelPara = 1.230924 

BW Util details:
bwutil = 0.000119 
total_CMD = 251628 
util_bw = 30 
Wasted_Col = 472 
Wasted_Row = 0 
Idle = 251126 

BW Util Bottlenecks: 
RCDc_limit = 493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251628 
n_nop = 251593 
Read = 24 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 30 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00125582
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=251628 n_nop=251598 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=25 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001073
n_activity=1753 dram_eff=0.0154
bk0: 2a 251529i bk1: 0a 251628i bk2: 0a 251628i bk3: 0a 251628i bk4: 12a 251478i bk5: 11a 251484i bk6: 0a 251628i bk7: 0a 251628i bk8: 0a 251628i bk9: 0a 251628i bk10: 0a 251628i bk11: 0a 251628i bk12: 0a 251628i bk13: 0a 251628i bk14: 0a 251628i bk15: 0a 251628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.009685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004843
GrpLevelPara = 1.009685 

BW Util details:
bwutil = 0.000107 
total_CMD = 251628 
util_bw = 27 
Wasted_Col = 388 
Wasted_Row = 0 
Idle = 251213 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251628 
n_nop = 251598 
Read = 25 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164529
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=251628 n_nop=251602 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=18 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=9.14e-05
n_activity=1221 dram_eff=0.01884
bk0: 0a 251628i bk1: 1a 251529i bk2: 0a 251628i bk3: 0a 251628i bk4: 8a 251484i bk5: 9a 251450i bk6: 0a 251628i bk7: 0a 251628i bk8: 0a 251628i bk9: 0a 251628i bk10: 0a 251628i bk11: 0a 251628i bk12: 0a 251628i bk13: 0a 251628i bk14: 0a 251628i bk15: 0a 251628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.226519
Bank_Level_Parallism_Col = 1.225000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013889
GrpLevelPara = 1.225000 

BW Util details:
bwutil = 0.000091 
total_CMD = 251628 
util_bw = 23 
Wasted_Col = 339 
Wasted_Row = 0 
Idle = 251266 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251628 
n_nop = 251602 
Read = 18 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00220961
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=251628 n_nop=251601 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=22 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=9.538e-05
n_activity=1565 dram_eff=0.01534
bk0: 0a 251628i bk1: 0a 251628i bk2: 3a 251529i bk3: 0a 251628i bk4: 9a 251477i bk5: 10a 251496i bk6: 0a 251628i bk7: 0a 251628i bk8: 0a 251628i bk9: 0a 251628i bk10: 0a 251628i bk11: 0a 251628i bk12: 0a 251628i bk13: 0a 251628i bk14: 0a 251628i bk15: 0a 251628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.180233
Bank_Level_Parallism_Col = 1.178363
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005848
GrpLevelPara = 1.178363 

BW Util details:
bwutil = 0.000095 
total_CMD = 251628 
util_bw = 24 
Wasted_Col = 320 
Wasted_Row = 0 
Idle = 251284 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251628 
n_nop = 251601 
Read = 22 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000719316
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=251628 n_nop=251595 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=23 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001152
n_activity=1945 dram_eff=0.01491
bk0: 1a 251529i bk1: 2a 251529i bk2: 0a 251628i bk3: 0a 251628i bk4: 12a 251452i bk5: 8a 251487i bk6: 0a 251628i bk7: 0a 251628i bk8: 0a 251628i bk9: 0a 251628i bk10: 0a 251628i bk11: 0a 251628i bk12: 0a 251628i bk13: 0a 251628i bk14: 0a 251628i bk15: 0a 251628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.203540
Bank_Level_Parallism_Col = 1.202673
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013363
GrpLevelPara = 1.202673 

BW Util details:
bwutil = 0.000115 
total_CMD = 251628 
util_bw = 29 
Wasted_Col = 423 
Wasted_Row = 0 
Idle = 251176 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251628 
n_nop = 251595 
Read = 23 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00214603
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=251628 n_nop=251595 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=26 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001192
n_activity=2003 dram_eff=0.01498
bk0: 0a 251628i bk1: 0a 251628i bk2: 0a 251628i bk3: 3a 251529i bk4: 10a 251464i bk5: 13a 251487i bk6: 0a 251628i bk7: 0a 251628i bk8: 0a 251628i bk9: 0a 251628i bk10: 0a 251628i bk11: 0a 251628i bk12: 0a 251628i bk13: 0a 251628i bk14: 0a 251628i bk15: 0a 251628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009281
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 251628 
util_bw = 30 
Wasted_Col = 404 
Wasted_Row = 0 
Idle = 251194 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251628 
n_nop = 251595 
Read = 26 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00157375
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=251628 n_nop=251598 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=21 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001073
n_activity=1543 dram_eff=0.0175
bk0: 1a 251529i bk1: 0a 251628i bk2: 0a 251628i bk3: 0a 251628i bk4: 10a 251483i bk5: 10a 251456i bk6: 0a 251628i bk7: 0a 251628i bk8: 0a 251628i bk9: 0a 251628i bk10: 0a 251628i bk11: 0a 251628i bk12: 0a 251628i bk13: 0a 251628i bk14: 0a 251628i bk15: 0a 251628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.147668
Bank_Level_Parallism_Col = 1.145833
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.015625
GrpLevelPara = 1.145833 

BW Util details:
bwutil = 0.000107 
total_CMD = 251628 
util_bw = 27 
Wasted_Col = 359 
Wasted_Row = 0 
Idle = 251242 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251628 
n_nop = 251598 
Read = 21 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00173669
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=251628 n_nop=251599 n_act=2 n_pre=0 n_ref_event=0 n_req=27 n_rd=20 n_rd_L2_A=0 n_write=7 n_wr_bk=0 bw_util=0.0001073
n_activity=1287 dram_eff=0.02098
bk0: 0a 251628i bk1: 0a 251628i bk2: 0a 251628i bk3: 0a 251628i bk4: 10a 251487i bk5: 10a 251476i bk6: 0a 251628i bk7: 0a 251628i bk8: 0a 251628i bk9: 0a 251628i bk10: 0a 251628i bk11: 0a 251628i bk12: 0a 251628i bk13: 0a 251628i bk14: 0a 251628i bk15: 0a 251628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.658031
Bank_Level_Parallism_Col = 1.598958
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.036458
GrpLevelPara = 1.598958 

BW Util details:
bwutil = 0.000107 
total_CMD = 251628 
util_bw = 27 
Wasted_Col = 166 
Wasted_Row = 0 
Idle = 251435 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251628 
n_nop = 251599 
Read = 20 
Write = 7 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 27 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000743161
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=251628 n_nop=251600 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=21 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=9.935e-05
n_activity=1516 dram_eff=0.01649
bk0: 0a 251628i bk1: 3a 251529i bk2: 0a 251628i bk3: 0a 251628i bk4: 8a 251487i bk5: 10a 251478i bk6: 0a 251628i bk7: 0a 251628i bk8: 0a 251628i bk9: 0a 251628i bk10: 0a 251628i bk11: 0a 251628i bk12: 0a 251628i bk13: 0a 251628i bk14: 0a 251628i bk15: 0a 251628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.284830
Bank_Level_Parallism_Col = 1.283489
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012461
GrpLevelPara = 1.283489 

BW Util details:
bwutil = 0.000099 
total_CMD = 251628 
util_bw = 25 
Wasted_Col = 298 
Wasted_Row = 0 
Idle = 251305 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251628 
n_nop = 251600 
Read = 21 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00223743
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=251628 n_nop=251597 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=23 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001113
n_activity=1738 dram_eff=0.01611
bk0: 0a 251628i bk1: 0a 251628i bk2: 1a 251529i bk3: 0a 251628i bk4: 11a 251496i bk5: 11a 251492i bk6: 0a 251628i bk7: 0a 251628i bk8: 0a 251628i bk9: 0a 251628i bk10: 0a 251628i bk11: 0a 251628i bk12: 0a 251628i bk13: 0a 251628i bk14: 0a 251628i bk15: 0a 251628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.278317
Bank_Level_Parallism_Col = 1.276873
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.016287
GrpLevelPara = 1.276873 

BW Util details:
bwutil = 0.000111 
total_CMD = 251628 
util_bw = 28 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 251319 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251628 
n_nop = 251597 
Read = 23 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000528558
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=251628 n_nop=251597 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=23 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001073
n_activity=1880 dram_eff=0.01436
bk0: 0a 251628i bk1: 1a 251529i bk2: 0a 251628i bk3: 1a 251529i bk4: 10a 251478i bk5: 11a 251487i bk6: 0a 251628i bk7: 0a 251628i bk8: 0a 251628i bk9: 0a 251628i bk10: 0a 251628i bk11: 0a 251628i bk12: 0a 251628i bk13: 0a 251628i bk14: 0a 251628i bk15: 0a 251628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.199063
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009368
GrpLevelPara = 1.199063 

BW Util details:
bwutil = 0.000107 
total_CMD = 251628 
util_bw = 27 
Wasted_Col = 403 
Wasted_Row = 0 
Idle = 251198 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251628 
n_nop = 251597 
Read = 23 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00195129
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=251628 n_nop=251599 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=21 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001033
n_activity=1542 dram_eff=0.01686
bk0: 1a 251529i bk1: 0a 251628i bk2: 0a 251628i bk3: 0a 251628i bk4: 9a 251498i bk5: 11a 251484i bk6: 0a 251628i bk7: 0a 251628i bk8: 0a 251628i bk9: 0a 251628i bk10: 0a 251628i bk11: 0a 251628i bk12: 0a 251628i bk13: 0a 251628i bk14: 0a 251628i bk15: 0a 251628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.380623
Bank_Level_Parallism_Col = 1.379791
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.017422
GrpLevelPara = 1.379791 

BW Util details:
bwutil = 0.000103 
total_CMD = 251628 
util_bw = 26 
Wasted_Col = 263 
Wasted_Row = 0 
Idle = 251339 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251628 
n_nop = 251599 
Read = 21 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00104122
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=251628 n_nop=251538 n_act=3 n_pre=0 n_ref_event=0 n_req=87 n_rd=23 n_rd_L2_A=0 n_write=64 n_wr_bk=0 bw_util=0.0003457
n_activity=2679 dram_eff=0.03247
bk0: 3a 251529i bk1: 0a 251628i bk2: 0a 251628i bk3: 0a 251628i bk4: 10a 250807i bk5: 10a 251475i bk6: 0a 251628i bk7: 0a 251628i bk8: 0a 251628i bk9: 0a 251628i bk10: 0a 251628i bk11: 0a 251628i bk12: 0a 251628i bk13: 0a 251628i bk14: 0a 251628i bk15: 0a 251628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.111111
Bank_Level_Parallism_Col = 1.110365
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.714012
GrpLevelPara = 1.110365 

BW Util details:
bwutil = 0.000346 
total_CMD = 251628 
util_bw = 87 
Wasted_Col = 957 
Wasted_Row = 0 
Idle = 250584 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 772 
rwq = 0 
CCDLc_limit_alone = 772 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251628 
n_nop = 251538 
Read = 23 
Write = 64 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 87 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000346 
Either_Row_CoL_Bus_Util = 0.000358 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0253191
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=251628 n_nop=251599 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=23 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001033
n_activity=1500 dram_eff=0.01733
bk0: 0a 251628i bk1: 0a 251628i bk2: 4a 251520i bk3: 0a 251628i bk4: 10a 251487i bk5: 9a 251515i bk6: 0a 251628i bk7: 0a 251628i bk8: 0a 251628i bk9: 0a 251628i bk10: 0a 251628i bk11: 0a 251628i bk12: 0a 251628i bk13: 0a 251628i bk14: 0a 251628i bk15: 0a 251628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.243590
Bank_Level_Parallism_Col = 1.241935
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009677
GrpLevelPara = 1.241935 

BW Util details:
bwutil = 0.000103 
total_CMD = 251628 
util_bw = 26 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 251316 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251628 
n_nop = 251599 
Read = 23 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000512662
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=251628 n_nop=251596 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=19 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0001152
n_activity=1540 dram_eff=0.01883
bk0: 0a 251628i bk1: 2a 251529i bk2: 0a 251628i bk3: 0a 251628i bk4: 8a 251472i bk5: 9a 251478i bk6: 0a 251628i bk7: 0a 251628i bk8: 0a 251628i bk9: 0a 251628i bk10: 0a 251628i bk11: 0a 251628i bk12: 0a 251628i bk13: 0a 251628i bk14: 0a 251628i bk15: 0a 251628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.208914
Bank_Level_Parallism_Col = 1.207283
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.028011
GrpLevelPara = 1.207283 

BW Util details:
bwutil = 0.000115 
total_CMD = 251628 
util_bw = 29 
Wasted_Col = 330 
Wasted_Row = 0 
Idle = 251269 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251628 
n_nop = 251596 
Read = 19 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00143068
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=251628 n_nop=251598 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=22 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001113
n_activity=1389 dram_eff=0.02016
bk0: 0a 251628i bk1: 0a 251628i bk2: 0a 251628i bk3: 0a 251628i bk4: 11a 251484i bk5: 11a 251478i bk6: 0a 251628i bk7: 0a 251628i bk8: 0a 251628i bk9: 0a 251628i bk10: 0a 251628i bk11: 0a 251628i bk12: 0a 251628i bk13: 0a 251628i bk14: 0a 251628i bk15: 0a 251628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.712766
Bank_Level_Parallism_Col = 1.620321
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.032086
GrpLevelPara = 1.620321 

BW Util details:
bwutil = 0.000111 
total_CMD = 251628 
util_bw = 28 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 251440 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251628 
n_nop = 251598 
Read = 22 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.001228

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28, Miss = 16, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 29, Miss = 14, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 26, Miss = 12, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33, Miss = 15, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28, Miss = 11, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 34, Miss = 14, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 10, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 36, Miss = 17, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 30, Miss = 13, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 36, Miss = 16, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 23, Miss = 11, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 30, Miss = 14, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 33, Miss = 14, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25, Miss = 12, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 31, Miss = 15, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 23, Miss = 12, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 22, Miss = 13, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 89, Miss = 74, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 29, Miss = 10, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 35, Miss = 16, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1015
L2_total_cache_misses = 493
L2_total_cache_miss_rate = 0.4857
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 134
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1015
icnt_total_pkts_simt_to_mem=1015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1015
Req_Network_cycles = 43131
Req_Network_injected_packets_per_cycle =       0.0235 
Req_Network_conflicts_per_cycle =       0.0025
Req_Network_conflicts_per_cycle_util =       0.1949
Req_Bank_Level_Parallism =       1.8658
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0013
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 1015
Reply_Network_cycles = 43131
Reply_Network_injected_packets_per_cycle =        0.0235
Reply_Network_conflicts_per_cycle =        0.0017
Reply_Network_conflicts_per_cycle_util =       0.1246
Reply_Bank_Level_Parallism =       1.7321
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0029
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 47854 (inst/sec)
gpgpu_simulation_rate = 10782 (cycle/sec)
gpgpu_silicon_slowdown = 111296x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 14042
gpu_sim_insn = 55494
gpu_ipc =       3.9520
gpu_tot_sim_cycle = 57173
gpu_tot_sim_insn = 246912
gpu_tot_ipc =       4.3187
gpu_tot_issued_cta = 40
gpu_occupancy = 10.3769% 
gpu_tot_occupancy = 9.6980% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1033
partiton_level_parallism_total  =       0.0431
partiton_level_parallism_util =       1.2532
partiton_level_parallism_util_total  =       1.4491
L2_BW  =       3.9652 GB/Sec
L2_BW_total  =       1.6556 GB/Sec
gpu_total_sim_rate=49382

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 410, Miss = 240, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 608, Miss = 333, Miss_rate = 0.548, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 490, Miss = 279, Miss_rate = 0.569, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 556, Miss = 305, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 707, Miss = 375, Miss_rate = 0.530, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[5]: Access = 291, Miss = 182, Miss_rate = 0.625, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[6]: Access = 582, Miss = 326, Miss_rate = 0.560, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[7]: Access = 543, Miss = 303, Miss_rate = 0.558, Pending_hits = 2, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 2343
	L1D_total_cache_miss_rate = 0.5596
	L1D_total_cache_pending_hits = 11
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
327, 62, 62, 62, 62, 367, 292, 62, 62, 62, 62, 62, 192, 62, 62, 343, 
gpgpu_n_tot_thrd_icount = 663392
gpgpu_n_tot_w_icount = 20731
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1321
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22886
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3704	W0_Idle:323144	W0_Scoreboard:288073	W1:10825	W2:946	W3:288	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:4	W30:14	W31:101	W32:7177
single_issue_nums: WS0:5647	WS1:5753	WS2:4752	WS3:4579	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10568 {8:1321,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52840 {40:1321,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
maxmflatency = 671 
max_icnt2mem_latency = 56 
maxmrqlatency = 44 
max_icnt2sh_latency = 4 
averagemflatency = 411 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:958 	10 	25 	66 	25 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1351 	5 	1109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2450 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	27 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5459      5424      6123      6169      5165      5167         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5421      5443      6147      6118      5180      5156         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5456      5459      6135      6148      5165      5176         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5454      5427      6141         0      5169      5158         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5455      6135      6116      6139      5164      5173         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5422      6164      6145      5181      5155         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5864      5416      6140      6108      5163      5178         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5416      6142      6131      5159      5162         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5430      6159      6131      5165      5174         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5443      5422      9666      6145      5163      5155         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5429      5441      6141      6130      5163      5173         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5427      6132      6132      5170      5164         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6601      5438         0         0      5161      5166         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5428      6137      6149      5164      5157         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5442      6173         0      6144      5157      5169         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5446      5441      6155         0      5168      5166         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 22.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 24.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 26.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 31.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 29.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 27.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 19.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 84.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 21.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 26.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1101/91 = 12.098901
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0        13        17         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        11        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        16        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        12        15         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        15        14         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        13        10         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         6        10         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        70         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         9        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        21         0         0         0         0         0         0         0         0         0         0 
total dram writes = 456
min_bank_accesses = 0!
chip skew: 79/16 = 4.94
average mf latency per bank:
dram[0]:        637       634       639       634       896       993    none      none      none      none      none      none      none      none      none      none  
dram[1]:        632       632       636       631      1147      1082    none      none      none      none      none      none      none      none      none      none  
dram[2]:        638       634       633       644       990      1043    none      none      none      none      none      none      none      none      none      none  
dram[3]:        643       636       633    none        1028      1160    none      none      none      none      none      none      none      none      none      none  
dram[4]:        631       634       634       637       986       897    none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       634       634       633      1012      1025    none      none      none      none      none      none      none      none      none      none  
dram[6]:        633       636       633       646      1051       895    none      none      none      none      none      none      none      none      none      none  
dram[7]:        635       644       634       633       994      1010    none      none      none      none      none      none      none      none      none      none  
dram[8]:        634       632       646       640       950      1174    none      none      none      none      none      none      none      none      none      none  
dram[9]:        647       641       646       641       995      1073    none      none      none      none      none      none      none      none      none      none  
dram[10]:        635       634       633       631       904      1097    none      none      none      none      none      none      none      none      none      none  
dram[11]:        633       638       652       637      1045      1065    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none         716      1003    none      none      none      none      none      none      none      none      none      none  
dram[13]:        641       634       633       637      1093      1065    none      none      none      none      none      none      none      none      none      none  
dram[14]:        634       632    none         636       920       926    none      none      none      none      none      none      none      none      none      none  
dram[15]:        646       646       637    none         994       949    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646       646       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       646       646       646       646       648         0         0         0         0         0         0         0         0         0         0
dram[2]:        647       646       646       647       649       647         0         0         0         0         0         0         0         0         0         0
dram[3]:        646       647       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       646       647       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       646       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       646       646       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       646       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       646       646       646       648       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       646       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        646       646       646       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       646       652       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       671       647         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       651       646       646       647       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646         0       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       646       646         0       649       648         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=333551 n_nop=333475 n_act=6 n_pre=0 n_ref_event=0 n_req=70 n_rd=40 n_rd_L2_A=0 n_write=30 n_wr_bk=0 bw_util=0.0002099
n_activity=4181 dram_eff=0.01674
bk0: 2a 333452i bk1: 3a 333452i bk2: 2a 333426i bk3: 3a 333452i bk4: 18a 333400i bk5: 12a 333384i bk6: 0a 333551i bk7: 0a 333551i bk8: 0a 333551i bk9: 0a 333551i bk10: 0a 333551i bk11: 0a 333551i bk12: 0a 333551i bk13: 0a 333551i bk14: 0a 333551i bk15: 0a 333551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196455
Bank_Level_Parallism_Col = 1.171131
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.044643
GrpLevelPara = 1.171131 

BW Util details:
bwutil = 0.000210 
total_CMD = 333551 
util_bw = 70 
Wasted_Col = 607 
Wasted_Row = 0 
Idle = 332874 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 26 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333551 
n_nop = 333475 
Read = 40 
Write = 30 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 70 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000947381
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=333551 n_nop=333476 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=49 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0002069
n_activity=4072 dram_eff=0.01694
bk0: 6a 333452i bk1: 5a 333452i bk2: 3a 333438i bk3: 9a 333435i bk4: 14a 333401i bk5: 12a 333384i bk6: 0a 333551i bk7: 0a 333551i bk8: 0a 333551i bk9: 0a 333551i bk10: 0a 333551i bk11: 0a 333551i bk12: 0a 333551i bk13: 0a 333551i bk14: 0a 333551i bk15: 0a 333551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.018797
Bank_Level_Parallism_Col = 1.017654
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.054224
GrpLevelPara = 1.017654 

BW Util details:
bwutil = 0.000207 
total_CMD = 333551 
util_bw = 69 
Wasted_Col = 729 
Wasted_Row = 0 
Idle = 332753 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 23 
CCDLc_limit = 126 
rwq = 0 
CCDLc_limit_alone = 126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 23 

Commands details: 
total_CMD = 333551 
n_nop = 333476 
Read = 49 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00131914
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=333551 n_nop=333481 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=38 n_rd_L2_A=0 n_write=26 n_wr_bk=0 bw_util=0.0001919
n_activity=3919 dram_eff=0.01633
bk0: 2a 333452i bk1: 3a 333452i bk2: 4a 333452i bk3: 3a 333424i bk4: 13a 333407i bk5: 13a 333373i bk6: 0a 333551i bk7: 0a 333551i bk8: 0a 333551i bk9: 0a 333551i bk10: 0a 333551i bk11: 0a 333551i bk12: 0a 333551i bk13: 0a 333551i bk14: 0a 333551i bk15: 0a 333551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.150568
Bank_Level_Parallism_Col = 1.148571
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.037143
GrpLevelPara = 1.148571 

BW Util details:
bwutil = 0.000192 
total_CMD = 333551 
util_bw = 64 
Wasted_Col = 640 
Wasted_Row = 0 
Idle = 332847 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333551 
n_nop = 333481 
Read = 38 
Write = 26 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00205066
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=333551 n_nop=333487 n_act=5 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001769
n_activity=3437 dram_eff=0.01717
bk0: 2a 333438i bk1: 5a 333438i bk2: 4a 333452i bk3: 0a 333551i bk4: 12a 333400i bk5: 13a 333419i bk6: 0a 333551i bk7: 0a 333551i bk8: 0a 333551i bk9: 0a 333551i bk10: 0a 333551i bk11: 0a 333551i bk12: 0a 333551i bk13: 0a 333551i bk14: 0a 333551i bk15: 0a 333551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915254
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.104305
Bank_Level_Parallism_Col = 1.103333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.038333
GrpLevelPara = 1.103333 

BW Util details:
bwutil = 0.000177 
total_CMD = 333551 
util_bw = 59 
Wasted_Col = 545 
Wasted_Row = 0 
Idle = 332947 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333551 
n_nop = 333487 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 59 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000950379
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=333551 n_nop=333468 n_act=6 n_pre=0 n_ref_event=0 n_req=77 n_rd=44 n_rd_L2_A=0 n_write=33 n_wr_bk=0 bw_util=0.0002308
n_activity=4465 dram_eff=0.01725
bk0: 8a 333439i bk1: 3a 333452i bk2: 3a 333452i bk3: 2a 333452i bk4: 15a 333352i bk5: 13a 333335i bk6: 0a 333551i bk7: 0a 333551i bk8: 0a 333551i bk9: 0a 333551i bk10: 0a 333551i bk11: 0a 333551i bk12: 0a 333551i bk13: 0a 333551i bk14: 0a 333551i bk15: 0a 333551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922078
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113721
Bank_Level_Parallism_Col = 1.113184
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.162935
GrpLevelPara = 1.113184 

BW Util details:
bwutil = 0.000231 
total_CMD = 333551 
util_bw = 77 
Wasted_Col = 732 
Wasted_Row = 0 
Idle = 332742 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 98 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 95 

Commands details: 
total_CMD = 333551 
n_nop = 333468 
Read = 44 
Write = 33 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 77 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00161894
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=333551 n_nop=333478 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=38 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0002009
n_activity=4309 dram_eff=0.01555
bk0: 1a 333452i bk1: 3a 333452i bk2: 3a 333452i bk3: 4a 333452i bk4: 14a 333387i bk5: 13a 333410i bk6: 0a 333551i bk7: 0a 333551i bk8: 0a 333551i bk9: 0a 333551i bk10: 0a 333551i bk11: 0a 333551i bk12: 0a 333551i bk13: 0a 333551i bk14: 0a 333551i bk15: 0a 333551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.040650
Bank_Level_Parallism_Col = 1.039563
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.039563
GrpLevelPara = 1.039563 

BW Util details:
bwutil = 0.000201 
total_CMD = 333551 
util_bw = 67 
Wasted_Col = 671 
Wasted_Row = 0 
Idle = 332813 

BW Util Bottlenecks: 
RCDc_limit = 593 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333551 
n_nop = 333478 
Read = 38 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000201 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00118722
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=333551 n_nop=333476 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=42 n_rd_L2_A=0 n_write=27 n_wr_bk=0 bw_util=0.0002069
n_activity=3935 dram_eff=0.01753
bk0: 4a 333452i bk1: 4a 333438i bk2: 4a 333452i bk3: 1a 333452i bk4: 16a 333396i bk5: 13a 333379i bk6: 0a 333551i bk7: 0a 333551i bk8: 0a 333551i bk9: 0a 333551i bk10: 0a 333551i bk11: 0a 333551i bk12: 0a 333551i bk13: 0a 333551i bk14: 0a 333551i bk15: 0a 333551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.077540
Bank_Level_Parallism_Col = 1.076716
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.036339
GrpLevelPara = 1.076716 

BW Util details:
bwutil = 0.000207 
total_CMD = 333551 
util_bw = 69 
Wasted_Col = 679 
Wasted_Row = 0 
Idle = 332803 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333551 
n_nop = 333476 
Read = 42 
Write = 27 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00152301
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=333551 n_nop=333473 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=43 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0002159
n_activity=4063 dram_eff=0.01772
bk0: 3a 333452i bk1: 2a 333438i bk2: 3a 333452i bk3: 4a 333452i bk4: 14a 333410i bk5: 17a 333362i bk6: 0a 333551i bk7: 0a 333551i bk8: 0a 333551i bk9: 0a 333551i bk10: 0a 333551i bk11: 0a 333551i bk12: 0a 333551i bk13: 0a 333551i bk14: 0a 333551i bk15: 0a 333551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.255023
Bank_Level_Parallism_Col = 1.236392
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.045101
GrpLevelPara = 1.236392 

BW Util details:
bwutil = 0.000216 
total_CMD = 333551 
util_bw = 72 
Wasted_Col = 575 
Wasted_Row = 0 
Idle = 332904 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333551 
n_nop = 333473 
Read = 43 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000216 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000791483
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=333551 n_nop=333481 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=44 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001919
n_activity=3984 dram_eff=0.01606
bk0: 6a 333438i bk1: 6a 333452i bk2: 1a 333452i bk3: 3a 333438i bk4: 15a 333401i bk5: 13a 333306i bk6: 0a 333551i bk7: 0a 333551i bk8: 0a 333551i bk9: 0a 333551i bk10: 0a 333551i bk11: 0a 333551i bk12: 0a 333551i bk13: 0a 333551i bk14: 0a 333551i bk15: 0a 333551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.120558
Bank_Level_Parallism_Col = 1.120051
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.146871
GrpLevelPara = 1.120051 

BW Util details:
bwutil = 0.000192 
total_CMD = 333551 
util_bw = 64 
Wasted_Col = 724 
Wasted_Row = 0 
Idle = 332763 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 81 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 333551 
n_nop = 333481 
Read = 44 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00221855
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=333551 n_nop=333486 n_act=6 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001769
n_activity=3644 dram_eff=0.01619
bk0: 1a 333452i bk1: 4a 333410i bk2: 1a 333452i bk3: 2a 333438i bk4: 14a 333419i bk5: 14a 333415i bk6: 0a 333551i bk7: 0a 333551i bk8: 0a 333551i bk9: 0a 333551i bk10: 0a 333551i bk11: 0a 333551i bk12: 0a 333551i bk13: 0a 333551i bk14: 0a 333551i bk15: 0a 333551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898305
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.162687
Bank_Level_Parallism_Col = 1.160661
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.034535
GrpLevelPara = 1.160661 

BW Util details:
bwutil = 0.000177 
total_CMD = 333551 
util_bw = 59 
Wasted_Col = 611 
Wasted_Row = 0 
Idle = 332881 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333551 
n_nop = 333486 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 59 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000875428
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=333551 n_nop=333476 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=46 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0002069
n_activity=4625 dram_eff=0.01492
bk0: 5a 333424i bk1: 3a 333452i bk2: 4a 333452i bk3: 6a 333452i bk4: 13a 333392i bk5: 15a 333410i bk6: 0a 333551i bk7: 0a 333551i bk8: 0a 333551i bk9: 0a 333551i bk10: 0a 333551i bk11: 0a 333551i bk12: 0a 333551i bk13: 0a 333551i bk14: 0a 333551i bk15: 0a 333551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123230
Bank_Level_Parallism_Col = 1.122682
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.045649
GrpLevelPara = 1.122682 

BW Util details:
bwutil = 0.000207 
total_CMD = 333551 
util_bw = 69 
Wasted_Col = 637 
Wasted_Row = 0 
Idle = 332845 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333551 
n_nop = 333476 
Read = 46 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00164593
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=333551 n_nop=333489 n_act=6 n_pre=0 n_ref_event=0 n_req=56 n_rd=40 n_rd_L2_A=0 n_write=16 n_wr_bk=0 bw_util=0.0001679
n_activity=3485 dram_eff=0.01607
bk0: 5a 333443i bk1: 4a 333424i bk2: 1a 333424i bk3: 2a 333452i bk4: 13a 333421i bk5: 15a 333407i bk6: 0a 333551i bk7: 0a 333551i bk8: 0a 333551i bk9: 0a 333551i bk10: 0a 333551i bk11: 0a 333551i bk12: 0a 333551i bk13: 0a 333551i bk14: 0a 333551i bk15: 0a 333551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.387719
Bank_Level_Parallism_Col = 1.337456
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.028269
GrpLevelPara = 1.337456 

BW Util details:
bwutil = 0.000168 
total_CMD = 333551 
util_bw = 56 
Wasted_Col = 514 
Wasted_Row = 0 
Idle = 332981 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333551 
n_nop = 333489 
Read = 40 
Write = 16 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0010793
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=333551 n_nop=333434 n_act=4 n_pre=0 n_ref_event=0 n_req=113 n_rd=34 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0003388
n_activity=4294 dram_eff=0.02632
bk0: 4a 333452i bk1: 1a 333452i bk2: 0a 333551i bk3: 0a 333551i bk4: 14a 332730i bk5: 15a 333395i bk6: 0a 333551i bk7: 0a 333551i bk8: 0a 333551i bk9: 0a 333551i bk10: 0a 333551i bk11: 0a 333551i bk12: 0a 333551i bk13: 0a 333551i bk14: 0a 333551i bk15: 0a 333551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964602
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.099915
Bank_Level_Parallism_Col = 1.099315
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.652397
GrpLevelPara = 1.099315 

BW Util details:
bwutil = 0.000339 
total_CMD = 333551 
util_bw = 113 
Wasted_Col = 1058 
Wasted_Row = 0 
Idle = 332380 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 775 
rwq = 0 
CCDLc_limit_alone = 775 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333551 
n_nop = 333434 
Read = 34 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 113 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000339 
Either_Row_CoL_Bus_Util = 0.000351 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0191005
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=333551 n_nop=333484 n_act=6 n_pre=0 n_ref_event=0 n_req=61 n_rd=38 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001829
n_activity=3716 dram_eff=0.01642
bk0: 2a 333438i bk1: 4a 333429i bk2: 4a 333443i bk3: 2a 333452i bk4: 12a 333410i bk5: 14a 333438i bk6: 0a 333551i bk7: 0a 333551i bk8: 0a 333551i bk9: 0a 333551i bk10: 0a 333551i bk11: 0a 333551i bk12: 0a 333551i bk13: 0a 333551i bk14: 0a 333551i bk15: 0a 333551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.325744
Bank_Level_Parallism_Col = 1.283951
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.040564
GrpLevelPara = 1.283951 

BW Util details:
bwutil = 0.000183 
total_CMD = 333551 
util_bw = 61 
Wasted_Col = 510 
Wasted_Row = 0 
Idle = 332980 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333551 
n_nop = 333484 
Read = 38 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 61 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000183 
Either_Row_CoL_Bus_Util = 0.000201 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000494677
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=333551 n_nop=333479 n_act=5 n_pre=0 n_ref_event=0 n_req=67 n_rd=44 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0002009
n_activity=4352 dram_eff=0.0154
bk0: 3a 333452i bk1: 5a 333452i bk2: 0a 333551i bk3: 4a 333438i bk4: 15a 333392i bk5: 17a 333355i bk6: 0a 333551i bk7: 0a 333551i bk8: 0a 333551i bk9: 0a 333551i bk10: 0a 333551i bk11: 0a 333551i bk12: 0a 333551i bk13: 0a 333551i bk14: 0a 333551i bk15: 0a 333551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925373
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.115677
Bank_Level_Parallism_Col = 1.114855
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.105666
GrpLevelPara = 1.114855 

BW Util details:
bwutil = 0.000201 
total_CMD = 333551 
util_bw = 67 
Wasted_Col = 590 
Wasted_Row = 0 
Idle = 332894 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 333551 
n_nop = 333479 
Read = 44 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 67 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000201 
Either_Row_CoL_Bus_Util = 0.000216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00127417
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=333551 n_nop=333481 n_act=5 n_pre=0 n_ref_event=0 n_req=65 n_rd=33 n_rd_L2_A=0 n_write=32 n_wr_bk=0 bw_util=0.0001949
n_activity=3630 dram_eff=0.01791
bk0: 1a 333452i bk1: 1a 333452i bk2: 2a 333452i bk3: 0a 333551i bk4: 15a 333407i bk5: 14a 333383i bk6: 0a 333551i bk7: 0a 333551i bk8: 0a 333551i bk9: 0a 333551i bk10: 0a 333551i bk11: 0a 333551i bk12: 0a 333551i bk13: 0a 333551i bk14: 0a 333551i bk15: 0a 333551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.437100
Bank_Level_Parallism_Col = 1.399142
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.087983
GrpLevelPara = 1.399142 

BW Util details:
bwutil = 0.000195 
total_CMD = 333551 
util_bw = 65 
Wasted_Col = 404 
Wasted_Row = 0 
Idle = 333082 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 333551 
n_nop = 333481 
Read = 33 
Write = 32 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 65 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000195 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000926395

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78, Miss = 39, Miss_rate = 0.500, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 74, Miss = 30, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 73, Miss = 30, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 79, Miss = 35, Miss_rate = 0.443, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 68, Miss = 29, Miss_rate = 0.426, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 82, Miss = 32, Miss_rate = 0.390, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 71, Miss = 27, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 78, Miss = 41, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 82, Miss = 36, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 86, Miss = 39, Miss_rate = 0.453, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 74, Miss = 28, Miss_rate = 0.378, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 65, Miss = 31, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 88, Miss = 40, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 81, Miss = 32, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 76, Miss = 32, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 73, Miss = 32, Miss_rate = 0.438, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 77, Miss = 29, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 71, Miss = 30, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 70, Miss = 37, Miss_rate = 0.529, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 78, Miss = 32, Miss_rate = 0.410, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 28, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 79, Miss = 28, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 121, Miss = 87, Miss_rate = 0.719, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 66, Miss = 21, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 90, Miss = 40, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 71, Miss = 33, Miss_rate = 0.465, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 66, Miss = 34, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 85, Miss = 31, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 70, Miss = 34, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2465
L2_total_cache_misses = 1100
L2_total_cache_miss_rate = 0.4462
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2465
icnt_total_pkts_simt_to_mem=2465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2465
Req_Network_cycles = 57173
Req_Network_injected_packets_per_cycle =       0.0431 
Req_Network_conflicts_per_cycle =       0.0020
Req_Network_conflicts_per_cycle_util =       0.0682
Req_Bank_Level_Parallism =       1.4491
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0010
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0013

Reply_Network_injected_packets_num = 2465
Reply_Network_cycles = 57173
Reply_Network_injected_packets_per_cycle =        0.0431
Reply_Network_conflicts_per_cycle =        0.0017
Reply_Network_conflicts_per_cycle_util =       0.0552
Reply_Bank_Level_Parallism =       1.3895
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0054
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 49382 (inst/sec)
gpgpu_simulation_rate = 11434 (cycle/sec)
gpgpu_silicon_slowdown = 104950x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 5752
gpu_sim_insn = 53912
gpu_ipc =       9.3727
gpu_tot_sim_cycle = 62925
gpu_tot_sim_insn = 300824
gpu_tot_ipc =       4.7807
gpu_tot_issued_cta = 48
gpu_occupancy = 28.7638% 
gpu_tot_occupancy = 10.8042% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1071
partiton_level_parallism_total  =       0.0490
partiton_level_parallism_util =       3.0345
partiton_level_parallism_util_total  =       1.6182
L2_BW  =       4.1124 GB/Sec
L2_BW_total  =       1.8802 GB/Sec
gpu_total_sim_rate=50137

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 486, Miss = 301, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 684, Miss = 394, Miss_rate = 0.576, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 570, Miss = 343, Miss_rate = 0.602, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 632, Miss = 366, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 787, Miss = 439, Miss_rate = 0.558, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[5]: Access = 367, Miss = 243, Miss_rate = 0.662, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[6]: Access = 654, Miss = 384, Miss_rate = 0.587, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[7]: Access = 623, Miss = 367, Miss_rate = 0.589, Pending_hits = 2, Reservation_fails = 0
	L1D_total_cache_accesses = 4803
	L1D_total_cache_misses = 2837
	L1D_total_cache_miss_rate = 0.5907
	L1D_total_cache_pending_hits = 11
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
355, 90, 90, 75, 90, 395, 320, 90, 90, 90, 90, 90, 220, 90, 90, 371, 
gpgpu_n_tot_thrd_icount = 775200
gpgpu_n_tot_w_icount = 24225
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1449
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5135	W0_Idle:349683	W0_Scoreboard:295825	W1:11155	W2:1396	W3:843	W4:315	W5:135	W6:45	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:3	W27:9	W28:21	W29:41	W30:44	W31:123	W32:8591
single_issue_nums: WS0:6529	WS1:6602	WS2:5631	WS3:5463	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11592 {8:1449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57960 {40:1449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
maxmflatency = 839 
max_icnt2mem_latency = 102 
maxmrqlatency = 164 
max_icnt2sh_latency = 6 
averagemflatency = 385 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 2 
mrq_lat_table:970 	11 	28 	71 	35 	39 	42 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1732 	118 	1231 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2921 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3034 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	28 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5459      5424      6123      6169      5165      5167         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5421      5443      6147      6118      5180      5156         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5456      5459      6135      6148      5165      5176         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5454      5427      6141         0      5169      5158         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5455      6135      6116      6139      5164      5173         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5422      6164      6145      5181      5155         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5864      5416      6140      6108      5163      5178         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5416      6142      6131      5159      5162         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5430      6159      6131      5165      5174         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5443      5422      9666      6145      5163      5155         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5429      5441      6141      6130      5163      5173         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5427      6132      6132      5170      5164         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6601      5438         0         0      5161      5166         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5428      6137      6149      5164      5157         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5442      6173         0      6144      5157      5169         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5446      5441      6155         0      5168      5166         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 22.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 24.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 26.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 31.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 29.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 27.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 19.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 206.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 21.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 26.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1223/91 = 13.439561
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0        13        17         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        11        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        16        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        12        15         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        15        14         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        13        10         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         6        10         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       192         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         9        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        21         0         0         0         0         0         0         0         0         0         0 
total dram writes = 578
min_bank_accesses = 0!
chip skew: 201/16 = 12.56
average mf latency per bank:
dram[0]:        637       634       639       634      1003      1133    none      none      none      none      none      none      none      none      none      none  
dram[1]:        632       632       636       631      1333      1240    none      none      none      none      none      none      none      none      none      none  
dram[2]:        638       634       633       644      1138      1188    none      none      none      none      none      none      none      none      none      none  
dram[3]:        643       636       633    none        1181      1332    none      none      none      none      none      none      none      none      none      none  
dram[4]:        631       634       634       637      1108      1022    none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       634       634       633      1156      1154    none      none      none      none      none      none      none      none      none      none  
dram[6]:        633       636       633       646      1187      1018    none      none      none      none      none      none      none      none      none      none  
dram[7]:        635       644       634       633      1131      1118    none      none      none      none      none      none      none      none      none      none  
dram[8]:        634       632       646       640      1092      1338    none      none      none      none      none      none      none      none      none      none  
dram[9]:        647       641       646       641      1133      1231    none      none      none      none      none      none      none      none      none      none  
dram[10]:        635       634       633       631      1044      1250    none      none      none      none      none      none      none      none      none      none  
dram[11]:        633       638       652       637      1226      1216    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none         732      1176    none      none      none      none      none      none      none      none      none      none  
dram[13]:        641       634       633       637      1268      1201    none      none      none      none      none      none      none      none      none      none  
dram[14]:        634       632    none         636      1061      1071    none      none      none      none      none      none      none      none      none      none  
dram[15]:        646       646       637    none        1142      1057    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646       646       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       646       646       646       646       648         0         0         0         0         0         0         0         0         0         0
dram[2]:        647       646       646       647       649       647         0         0         0         0         0         0         0         0         0         0
dram[3]:        646       647       646         0       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       646       647       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       646       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       646       646       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       646       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       646       646       646       648       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       646       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        646       646       646       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       646       652       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       839       647         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       651       646       646       647       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646         0       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       646       646         0       649       648         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=367110 n_nop=367034 n_act=6 n_pre=0 n_ref_event=0 n_req=70 n_rd=40 n_rd_L2_A=0 n_write=30 n_wr_bk=0 bw_util=0.0001907
n_activity=4181 dram_eff=0.01674
bk0: 2a 367011i bk1: 3a 367011i bk2: 2a 366985i bk3: 3a 367011i bk4: 18a 366959i bk5: 12a 366943i bk6: 0a 367110i bk7: 0a 367110i bk8: 0a 367110i bk9: 0a 367110i bk10: 0a 367110i bk11: 0a 367110i bk12: 0a 367110i bk13: 0a 367110i bk14: 0a 367110i bk15: 0a 367110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196455
Bank_Level_Parallism_Col = 1.171131
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.044643
GrpLevelPara = 1.171131 

BW Util details:
bwutil = 0.000191 
total_CMD = 367110 
util_bw = 70 
Wasted_Col = 607 
Wasted_Row = 0 
Idle = 366433 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 26 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 26 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 367110 
n_nop = 367034 
Read = 40 
Write = 30 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 70 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000860777
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=367110 n_nop=367035 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=49 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.000188
n_activity=4072 dram_eff=0.01694
bk0: 6a 367011i bk1: 5a 367011i bk2: 3a 366997i bk3: 9a 366994i bk4: 14a 366960i bk5: 12a 366943i bk6: 0a 367110i bk7: 0a 367110i bk8: 0a 367110i bk9: 0a 367110i bk10: 0a 367110i bk11: 0a 367110i bk12: 0a 367110i bk13: 0a 367110i bk14: 0a 367110i bk15: 0a 367110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.018797
Bank_Level_Parallism_Col = 1.017654
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.054224
GrpLevelPara = 1.017654 

BW Util details:
bwutil = 0.000188 
total_CMD = 367110 
util_bw = 69 
Wasted_Col = 729 
Wasted_Row = 0 
Idle = 366312 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 23 
CCDLc_limit = 126 
rwq = 0 
CCDLc_limit_alone = 126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 23 

Commands details: 
total_CMD = 367110 
n_nop = 367035 
Read = 49 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119855
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=367110 n_nop=367040 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=38 n_rd_L2_A=0 n_write=26 n_wr_bk=0 bw_util=0.0001743
n_activity=3919 dram_eff=0.01633
bk0: 2a 367011i bk1: 3a 367011i bk2: 4a 367011i bk3: 3a 366983i bk4: 13a 366966i bk5: 13a 366932i bk6: 0a 367110i bk7: 0a 367110i bk8: 0a 367110i bk9: 0a 367110i bk10: 0a 367110i bk11: 0a 367110i bk12: 0a 367110i bk13: 0a 367110i bk14: 0a 367110i bk15: 0a 367110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.150568
Bank_Level_Parallism_Col = 1.148571
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.037143
GrpLevelPara = 1.148571 

BW Util details:
bwutil = 0.000174 
total_CMD = 367110 
util_bw = 64 
Wasted_Col = 640 
Wasted_Row = 0 
Idle = 366406 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 367110 
n_nop = 367040 
Read = 38 
Write = 26 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000174 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0018632
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=367110 n_nop=367046 n_act=5 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001607
n_activity=3437 dram_eff=0.01717
bk0: 2a 366997i bk1: 5a 366997i bk2: 4a 367011i bk3: 0a 367110i bk4: 12a 366959i bk5: 13a 366978i bk6: 0a 367110i bk7: 0a 367110i bk8: 0a 367110i bk9: 0a 367110i bk10: 0a 367110i bk11: 0a 367110i bk12: 0a 367110i bk13: 0a 367110i bk14: 0a 367110i bk15: 0a 367110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915254
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.104305
Bank_Level_Parallism_Col = 1.103333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.038333
GrpLevelPara = 1.103333 

BW Util details:
bwutil = 0.000161 
total_CMD = 367110 
util_bw = 59 
Wasted_Col = 545 
Wasted_Row = 0 
Idle = 366506 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 367110 
n_nop = 367046 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 59 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000161 
Either_Row_CoL_Bus_Util = 0.000174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000863501
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=367110 n_nop=367027 n_act=6 n_pre=0 n_ref_event=0 n_req=77 n_rd=44 n_rd_L2_A=0 n_write=33 n_wr_bk=0 bw_util=0.0002097
n_activity=4465 dram_eff=0.01725
bk0: 8a 366998i bk1: 3a 367011i bk2: 3a 367011i bk3: 2a 367011i bk4: 15a 366911i bk5: 13a 366894i bk6: 0a 367110i bk7: 0a 367110i bk8: 0a 367110i bk9: 0a 367110i bk10: 0a 367110i bk11: 0a 367110i bk12: 0a 367110i bk13: 0a 367110i bk14: 0a 367110i bk15: 0a 367110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922078
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113721
Bank_Level_Parallism_Col = 1.113184
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.162935
GrpLevelPara = 1.113184 

BW Util details:
bwutil = 0.000210 
total_CMD = 367110 
util_bw = 77 
Wasted_Col = 732 
Wasted_Row = 0 
Idle = 366301 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 98 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 95 

Commands details: 
total_CMD = 367110 
n_nop = 367027 
Read = 44 
Write = 33 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 77 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00147095
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=367110 n_nop=367037 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=38 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001825
n_activity=4309 dram_eff=0.01555
bk0: 1a 367011i bk1: 3a 367011i bk2: 3a 367011i bk3: 4a 367011i bk4: 14a 366946i bk5: 13a 366969i bk6: 0a 367110i bk7: 0a 367110i bk8: 0a 367110i bk9: 0a 367110i bk10: 0a 367110i bk11: 0a 367110i bk12: 0a 367110i bk13: 0a 367110i bk14: 0a 367110i bk15: 0a 367110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.040650
Bank_Level_Parallism_Col = 1.039563
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.039563
GrpLevelPara = 1.039563 

BW Util details:
bwutil = 0.000183 
total_CMD = 367110 
util_bw = 67 
Wasted_Col = 671 
Wasted_Row = 0 
Idle = 366372 

BW Util Bottlenecks: 
RCDc_limit = 593 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 367110 
n_nop = 367037 
Read = 38 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000183 
Either_Row_CoL_Bus_Util = 0.000199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0010787
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=367110 n_nop=367035 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=42 n_rd_L2_A=0 n_write=27 n_wr_bk=0 bw_util=0.000188
n_activity=3935 dram_eff=0.01753
bk0: 4a 367011i bk1: 4a 366997i bk2: 4a 367011i bk3: 1a 367011i bk4: 16a 366955i bk5: 13a 366938i bk6: 0a 367110i bk7: 0a 367110i bk8: 0a 367110i bk9: 0a 367110i bk10: 0a 367110i bk11: 0a 367110i bk12: 0a 367110i bk13: 0a 367110i bk14: 0a 367110i bk15: 0a 367110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.077540
Bank_Level_Parallism_Col = 1.076716
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.036339
GrpLevelPara = 1.076716 

BW Util details:
bwutil = 0.000188 
total_CMD = 367110 
util_bw = 69 
Wasted_Col = 679 
Wasted_Row = 0 
Idle = 366362 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 367110 
n_nop = 367035 
Read = 42 
Write = 27 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00138378
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=367110 n_nop=367032 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=43 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001961
n_activity=4063 dram_eff=0.01772
bk0: 3a 367011i bk1: 2a 366997i bk2: 3a 367011i bk3: 4a 367011i bk4: 14a 366969i bk5: 17a 366921i bk6: 0a 367110i bk7: 0a 367110i bk8: 0a 367110i bk9: 0a 367110i bk10: 0a 367110i bk11: 0a 367110i bk12: 0a 367110i bk13: 0a 367110i bk14: 0a 367110i bk15: 0a 367110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.255023
Bank_Level_Parallism_Col = 1.236392
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.045101
GrpLevelPara = 1.236392 

BW Util details:
bwutil = 0.000196 
total_CMD = 367110 
util_bw = 72 
Wasted_Col = 575 
Wasted_Row = 0 
Idle = 366463 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 367110 
n_nop = 367032 
Read = 43 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000719131
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=367110 n_nop=367040 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=44 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001743
n_activity=3984 dram_eff=0.01606
bk0: 6a 366997i bk1: 6a 367011i bk2: 1a 367011i bk3: 3a 366997i bk4: 15a 366960i bk5: 13a 366865i bk6: 0a 367110i bk7: 0a 367110i bk8: 0a 367110i bk9: 0a 367110i bk10: 0a 367110i bk11: 0a 367110i bk12: 0a 367110i bk13: 0a 367110i bk14: 0a 367110i bk15: 0a 367110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.120558
Bank_Level_Parallism_Col = 1.120051
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.146871
GrpLevelPara = 1.120051 

BW Util details:
bwutil = 0.000174 
total_CMD = 367110 
util_bw = 64 
Wasted_Col = 724 
Wasted_Row = 0 
Idle = 366322 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 81 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 367110 
n_nop = 367040 
Read = 44 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000174 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00201574
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=367110 n_nop=367045 n_act=6 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001607
n_activity=3644 dram_eff=0.01619
bk0: 1a 367011i bk1: 4a 366969i bk2: 1a 367011i bk3: 2a 366997i bk4: 14a 366978i bk5: 14a 366974i bk6: 0a 367110i bk7: 0a 367110i bk8: 0a 367110i bk9: 0a 367110i bk10: 0a 367110i bk11: 0a 367110i bk12: 0a 367110i bk13: 0a 367110i bk14: 0a 367110i bk15: 0a 367110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898305
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.162687
Bank_Level_Parallism_Col = 1.160661
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.034535
GrpLevelPara = 1.160661 

BW Util details:
bwutil = 0.000161 
total_CMD = 367110 
util_bw = 59 
Wasted_Col = 611 
Wasted_Row = 0 
Idle = 366440 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 367110 
n_nop = 367045 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 59 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000161 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000795402
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=367110 n_nop=367035 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=46 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.000188
n_activity=4625 dram_eff=0.01492
bk0: 5a 366983i bk1: 3a 367011i bk2: 4a 367011i bk3: 6a 367011i bk4: 13a 366951i bk5: 15a 366969i bk6: 0a 367110i bk7: 0a 367110i bk8: 0a 367110i bk9: 0a 367110i bk10: 0a 367110i bk11: 0a 367110i bk12: 0a 367110i bk13: 0a 367110i bk14: 0a 367110i bk15: 0a 367110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123230
Bank_Level_Parallism_Col = 1.122682
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.045649
GrpLevelPara = 1.122682 

BW Util details:
bwutil = 0.000188 
total_CMD = 367110 
util_bw = 69 
Wasted_Col = 637 
Wasted_Row = 0 
Idle = 366404 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 367110 
n_nop = 367035 
Read = 46 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00149546
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=367110 n_nop=367048 n_act=6 n_pre=0 n_ref_event=0 n_req=56 n_rd=40 n_rd_L2_A=0 n_write=16 n_wr_bk=0 bw_util=0.0001525
n_activity=3485 dram_eff=0.01607
bk0: 5a 367002i bk1: 4a 366983i bk2: 1a 366983i bk3: 2a 367011i bk4: 13a 366980i bk5: 15a 366966i bk6: 0a 367110i bk7: 0a 367110i bk8: 0a 367110i bk9: 0a 367110i bk10: 0a 367110i bk11: 0a 367110i bk12: 0a 367110i bk13: 0a 367110i bk14: 0a 367110i bk15: 0a 367110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.387719
Bank_Level_Parallism_Col = 1.337456
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.028269
GrpLevelPara = 1.337456 

BW Util details:
bwutil = 0.000153 
total_CMD = 367110 
util_bw = 56 
Wasted_Col = 514 
Wasted_Row = 0 
Idle = 366540 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 367110 
n_nop = 367048 
Read = 40 
Write = 16 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000153 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000980632
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=367110 n_nop=366871 n_act=4 n_pre=0 n_ref_event=0 n_req=235 n_rd=34 n_rd_L2_A=0 n_write=201 n_wr_bk=0 bw_util=0.0006401
n_activity=6170 dram_eff=0.03809
bk0: 4a 367011i bk1: 1a 367011i bk2: 0a 367110i bk3: 0a 367110i bk4: 14a 364694i bk5: 15a 366954i bk6: 0a 367110i bk7: 0a 367110i bk8: 0a 367110i bk9: 0a 367110i bk10: 0a 367110i bk11: 0a 367110i bk12: 0a 367110i bk13: 0a 367110i bk14: 0a 367110i bk15: 0a 367110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982979
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.040512
Bank_Level_Parallism_Col = 1.040208
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.859272
GrpLevelPara = 1.040208 

BW Util details:
bwutil = 0.000640 
total_CMD = 367110 
util_bw = 235 
Wasted_Col = 2653 
Wasted_Row = 0 
Idle = 364222 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2370 
rwq = 0 
CCDLc_limit_alone = 2370 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 367110 
n_nop = 366871 
Read = 34 
Write = 201 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 235 
total_req = 235 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 235 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000640 
Either_Row_CoL_Bus_Util = 0.000651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.166258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166258
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=367110 n_nop=367043 n_act=6 n_pre=0 n_ref_event=0 n_req=61 n_rd=38 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001662
n_activity=3716 dram_eff=0.01642
bk0: 2a 366997i bk1: 4a 366988i bk2: 4a 367002i bk3: 2a 367011i bk4: 12a 366969i bk5: 14a 366997i bk6: 0a 367110i bk7: 0a 367110i bk8: 0a 367110i bk9: 0a 367110i bk10: 0a 367110i bk11: 0a 367110i bk12: 0a 367110i bk13: 0a 367110i bk14: 0a 367110i bk15: 0a 367110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.325744
Bank_Level_Parallism_Col = 1.283951
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.040564
GrpLevelPara = 1.283951 

BW Util details:
bwutil = 0.000166 
total_CMD = 367110 
util_bw = 61 
Wasted_Col = 510 
Wasted_Row = 0 
Idle = 366539 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 367110 
n_nop = 367043 
Read = 38 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 61 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000449457
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=367110 n_nop=367038 n_act=5 n_pre=0 n_ref_event=0 n_req=67 n_rd=44 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001825
n_activity=4352 dram_eff=0.0154
bk0: 3a 367011i bk1: 5a 367011i bk2: 0a 367110i bk3: 4a 366997i bk4: 15a 366951i bk5: 17a 366914i bk6: 0a 367110i bk7: 0a 367110i bk8: 0a 367110i bk9: 0a 367110i bk10: 0a 367110i bk11: 0a 367110i bk12: 0a 367110i bk13: 0a 367110i bk14: 0a 367110i bk15: 0a 367110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925373
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.115677
Bank_Level_Parallism_Col = 1.114855
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.105666
GrpLevelPara = 1.114855 

BW Util details:
bwutil = 0.000183 
total_CMD = 367110 
util_bw = 67 
Wasted_Col = 590 
Wasted_Row = 0 
Idle = 366453 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 367110 
n_nop = 367038 
Read = 44 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 67 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000183 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00115769
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=367110 n_nop=367040 n_act=5 n_pre=0 n_ref_event=0 n_req=65 n_rd=33 n_rd_L2_A=0 n_write=32 n_wr_bk=0 bw_util=0.0001771
n_activity=3630 dram_eff=0.01791
bk0: 1a 367011i bk1: 1a 367011i bk2: 2a 367011i bk3: 0a 367110i bk4: 15a 366966i bk5: 14a 366942i bk6: 0a 367110i bk7: 0a 367110i bk8: 0a 367110i bk9: 0a 367110i bk10: 0a 367110i bk11: 0a 367110i bk12: 0a 367110i bk13: 0a 367110i bk14: 0a 367110i bk15: 0a 367110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.437100
Bank_Level_Parallism_Col = 1.399142
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.087983
GrpLevelPara = 1.399142 

BW Util details:
bwutil = 0.000177 
total_CMD = 367110 
util_bw = 65 
Wasted_Col = 404 
Wasted_Row = 0 
Idle = 366641 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 367110 
n_nop = 367040 
Read = 33 
Write = 32 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 65 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00084171

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 90, Miss = 30, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 89, Miss = 30, Miss_rate = 0.337, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 39, Miss_rate = 0.361, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 95, Miss = 35, Miss_rate = 0.368, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 83, Miss = 29, Miss_rate = 0.349, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 98, Miss = 32, Miss_rate = 0.327, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 87, Miss = 27, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 93, Miss = 41, Miss_rate = 0.441, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 98, Miss = 36, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 101, Miss = 39, Miss_rate = 0.386, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 90, Miss = 28, Miss_rate = 0.311, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 101, Miss = 38, Miss_rate = 0.376, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 79, Miss = 31, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 104, Miss = 40, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 95, Miss = 32, Miss_rate = 0.337, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 32, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 87, Miss = 32, Miss_rate = 0.368, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 93, Miss = 29, Miss_rate = 0.312, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 86, Miss = 30, Miss_rate = 0.349, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 85, Miss = 37, Miss_rate = 0.435, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 94, Miss = 32, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 72, Miss = 28, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95, Miss = 28, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 74, Miss = 26, Miss_rate = 0.351, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 259, Miss = 209, Miss_rate = 0.807, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 80, Miss = 21, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 106, Miss = 40, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 87, Miss = 33, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 82, Miss = 34, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 101, Miss = 31, Miss_rate = 0.307, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 85, Miss = 34, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3081
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.3966
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 791
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 462
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3081
icnt_total_pkts_simt_to_mem=3081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3081
Req_Network_cycles = 62925
Req_Network_injected_packets_per_cycle =       0.0490 
Req_Network_conflicts_per_cycle =       0.0097
Req_Network_conflicts_per_cycle_util =       0.3204
Req_Bank_Level_Parallism =       1.6182
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0156
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0015

Reply_Network_injected_packets_num = 3081
Reply_Network_cycles = 62925
Reply_Network_injected_packets_per_cycle =        0.0490
Reply_Network_conflicts_per_cycle =        0.0034
Reply_Network_conflicts_per_cycle_util =       0.1032
Reply_Bank_Level_Parallism =       1.4713
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0061
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 50137 (inst/sec)
gpgpu_simulation_rate = 10487 (cycle/sec)
gpgpu_silicon_slowdown = 114427x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 13799
gpu_sim_insn = 101823
gpu_ipc =       7.3790
gpu_tot_sim_cycle = 76724
gpu_tot_sim_insn = 402647
gpu_tot_ipc =       5.2480
gpu_tot_issued_cta = 56
gpu_occupancy = 23.8138% 
gpu_tot_occupancy = 14.5935% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4277
partiton_level_parallism_total  =       0.1171
partiton_level_parallism_util =       1.9014
partiton_level_parallism_util_total  =       1.7937
L2_BW  =      16.4241 GB/Sec
L2_BW_total  =       4.4959 GB/Sec
gpu_total_sim_rate=57521

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2081, Miss = 955, Miss_rate = 0.459, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2728, Miss = 1221, Miss_rate = 0.448, Pending_hits = 17, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2148, Miss = 986, Miss_rate = 0.459, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2432, Miss = 1106, Miss_rate = 0.455, Pending_hits = 17, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2357, Miss = 1084, Miss_rate = 0.460, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2179, Miss = 978, Miss_rate = 0.449, Pending_hits = 13, Reservation_fails = 1
	L1D_cache_core[6]: Access = 2133, Miss = 989, Miss_rate = 0.464, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2725, Miss = 1201, Miss_rate = 0.441, Pending_hits = 14, Reservation_fails = 7
	L1D_total_cache_accesses = 18783
	L1D_total_cache_misses = 8520
	L1D_total_cache_miss_rate = 0.4536
	L1D_total_cache_pending_hits = 113
	L1D_total_cache_reservation_fails = 8
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 108
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
583, 317, 318, 87, 369, 599, 601, 342, 369, 342, 293, 342, 373, 372, 394, 498, 
gpgpu_n_tot_thrd_icount = 1728448
gpgpu_n_tot_w_icount = 54014
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3593
gpgpu_n_mem_write_global = 5390
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41889
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7616	W0_Idle:395922	W0_Scoreboard:495249	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:293	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:6	W27:18	W28:42	W29:78	W30:74	W31:145	W32:9877
single_issue_nums: WS0:14360	WS1:13523	WS2:13063	WS3:13068	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28744 {8:3593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215600 {40:5390,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143720 {40:3593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43120 {8:5390,}
maxmflatency = 839 
max_icnt2mem_latency = 102 
maxmrqlatency = 164 
max_icnt2sh_latency = 8 
averagemflatency = 376 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:2875 	41 	56 	82 	38 	39 	42 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5652 	118 	3213 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8823 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8768 	210 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	44 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5459      5424      6123      6169      5165      5167         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5421      5443      6147      6118      5180      5156         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5456      5459      6135      6148      5165      5176         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5454      5427      6141      6133      5169      5158         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5455      6135      6116      6139      5164      5173         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5422      6164      6145      5181      5155         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5864      5416      6140      6108      5163      5178         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5416      6142      6131      5159      5162         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5430      6159      6131      5165      5174         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5443      5422      9666      6145      5163      5155         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5429      5441      6141      6130      5163      5173         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5427      6132      6132      5170      5164         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6601      5438      6122      6114      5161      5166         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5428      6137      6149      5164      5157         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5442      6173      6115      6144      5157      5169         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5446      5441      6155      6140      5168      5166         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 55.000000 51.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 73.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 59.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 64.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 62.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 58.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 64.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 59.000000 61.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 62.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 63.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 249.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 66.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 50.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 65.000000 58.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3200/96 = 33.333332
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0        31        26         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        47        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        37        52         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        41        44         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        44        36         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        35        26         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        43        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       229        47         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        27        42         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        44        33         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1496
min_bank_accesses = 0!
chip skew: 276/57 = 4.84
average mf latency per bank:
dram[0]:        648       633       632       630      1412      1623    none      none      none      none      none      none      none      none      none      none  
dram[1]:        667       634       631       631      1236      1353    none      none      none      none      none      none      none      none      none      none  
dram[2]:        645       657       661       636      1177      1298    none      none      none      none      none      none      none      none      none      none  
dram[3]:        634       634       631       634      1334      1235    none      none      none      none      none      none      none      none      none      none  
dram[4]:        666       633       630       631      1340      1254    none      none      none      none      none      none      none      none      none      none  
dram[5]:        635       633       631       631      1274      1282    none      none      none      none      none      none      none      none      none      none  
dram[6]:        636       644       630       632      1271      1283    none      none      none      none      none      none      none      none      none      none  
dram[7]:        632       633       631       642      1385      1511    none      none      none      none      none      none      none      none      none      none  
dram[8]:        649       645       632       675      1273      1152    none      none      none      none      none      none      none      none      none      none  
dram[9]:        654       638       632       632      1317      1363    none      none      none      none      none      none      none      none      none      none  
dram[10]:        633       649       647       631      1243      1344    none      none      none      none      none      none      none      none      none      none  
dram[11]:        634       648       632       631      1203      1284    none      none      none      none      none      none      none      none      none      none  
dram[12]:        650       635       632       631       827      1243    none      none      none      none      none      none      none      none      none      none  
dram[13]:        635       634       657       631      1227      1306    none      none      none      none      none      none      none      none      none      none  
dram[14]:        635       634       632       632      1417      1370    none      none      none      none      none      none      none      none      none      none  
dram[15]:        633       649       657       639      1326      1424    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        657       646       646       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       646       646       646       646       648         0         0         0         0         0         0         0         0         0         0
dram[2]:        647       652       646       647       649       647         0         0         0         0         0         0         0         0         0         0
dram[3]:        646       647       646       650       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       646       647       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       646       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       646       646       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       646       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       655       646       646       648       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       651       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        646       649       646       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        651       646       652       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646       648       646       839       647         0         0         0         0         0         0         0         0         0         0
dram[13]:        650       651       646       646       647       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       646       646       654       649       648         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=447615 n_nop=447421 n_act=6 n_pre=0 n_ref_event=0 n_req=188 n_rd=131 n_rd_L2_A=0 n_write=57 n_wr_bk=0 bw_util=0.00042
n_activity=8900 dram_eff=0.02112
bk0: 21a 447428i bk1: 21a 447437i bk2: 17a 447458i bk3: 23a 447497i bk4: 24a 447310i bk5: 25a 447276i bk6: 0a 447615i bk7: 0a 447615i bk8: 0a 447615i bk9: 0a 447615i bk10: 0a 447615i bk11: 0a 447615i bk12: 0a 447615i bk13: 0a 447615i bk14: 0a 447615i bk15: 0a 447615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968085
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.131437
Bank_Level_Parallism_Col = 1.118056
Bank_Level_Parallism_Ready = 1.015957
write_to_read_ratio_blp_rw_average = 0.151620
GrpLevelPara = 1.118056 

BW Util details:
bwutil = 0.000420 
total_CMD = 447615 
util_bw = 188 
Wasted_Col = 1113 
Wasted_Row = 0 
Idle = 446314 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 124 
RTWc_limit = 157 
CCDLc_limit = 387 
rwq = 0 
CCDLc_limit_alone = 378 
WTRc_limit_alone = 115 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 447615 
n_nop = 447421 
Read = 131 
Write = 57 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 188 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000433 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00106341
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=447615 n_nop=447420 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=105 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0004222
n_activity=8489 dram_eff=0.02226
bk0: 14a 447502i bk1: 19a 447439i bk2: 15a 447493i bk3: 16a 447457i bk4: 19a 447255i bk5: 22a 447409i bk6: 0a 447615i bk7: 0a 447615i bk8: 0a 447615i bk9: 0a 447615i bk10: 0a 447615i bk11: 0a 447615i bk12: 0a 447615i bk13: 0a 447615i bk14: 0a 447615i bk15: 0a 447615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.016117
Bank_Level_Parallism_Col = 1.015408
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.238444
GrpLevelPara = 1.015408 

BW Util details:
bwutil = 0.000422 
total_CMD = 447615 
util_bw = 189 
Wasted_Col = 1114 
Wasted_Row = 0 
Idle = 446312 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 219 
CCDLc_limit = 292 
rwq = 0 
CCDLc_limit_alone = 283 
WTRc_limit_alone = 32 
RTWc_limit_alone = 210 

Commands details: 
total_CMD = 447615 
n_nop = 447420 
Read = 105 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000422 
Either_Row_CoL_Bus_Util = 0.000436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000987456
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=447615 n_nop=447404 n_act=6 n_pre=0 n_ref_event=0 n_req=205 n_rd=107 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.000458
n_activity=8659 dram_eff=0.02367
bk0: 20a 447473i bk1: 23a 447375i bk2: 16a 447499i bk3: 6a 447488i bk4: 20a 447450i bk5: 22a 447294i bk6: 0a 447615i bk7: 0a 447615i bk8: 0a 447615i bk9: 0a 447615i bk10: 0a 447615i bk11: 0a 447615i bk12: 0a 447615i bk13: 0a 447615i bk14: 0a 447615i bk15: 0a 447615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970732
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.102178
Bank_Level_Parallism_Col = 1.100840
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.182353
GrpLevelPara = 1.100840 

BW Util details:
bwutil = 0.000458 
total_CMD = 447615 
util_bw = 205 
Wasted_Col = 989 
Wasted_Row = 0 
Idle = 446421 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 104 
CCDLc_limit = 406 
rwq = 0 
CCDLc_limit_alone = 406 
WTRc_limit_alone = 0 
RTWc_limit_alone = 104 

Commands details: 
total_CMD = 447615 
n_nop = 447404 
Read = 107 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 205 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000458 
Either_Row_CoL_Bus_Util = 0.000471 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0016331
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=447615 n_nop=447408 n_act=6 n_pre=0 n_ref_event=0 n_req=201 n_rd=112 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.000449
n_activity=8883 dram_eff=0.02263
bk0: 15a 447443i bk1: 23a 447468i bk2: 14a 447497i bk3: 21a 447432i bk4: 22a 447261i bk5: 17a 447435i bk6: 0a 447615i bk7: 0a 447615i bk8: 0a 447615i bk9: 0a 447615i bk10: 0a 447615i bk11: 0a 447615i bk12: 0a 447615i bk13: 0a 447615i bk14: 0a 447615i bk15: 0a 447615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.101626
Bank_Level_Parallism_Col = 1.101225
Bank_Level_Parallism_Ready = 1.004975
write_to_read_ratio_blp_rw_average = 0.223673
GrpLevelPara = 1.101225 

BW Util details:
bwutil = 0.000449 
total_CMD = 447615 
util_bw = 201 
Wasted_Col = 1029 
Wasted_Row = 0 
Idle = 446385 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 154 
CCDLc_limit = 392 
rwq = 0 
CCDLc_limit_alone = 392 
WTRc_limit_alone = 3 
RTWc_limit_alone = 154 

Commands details: 
total_CMD = 447615 
n_nop = 447408 
Read = 112 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 201 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000449 
Either_Row_CoL_Bus_Util = 0.000462 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00161076
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=447615 n_nop=447425 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=107 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0004111
n_activity=8760 dram_eff=0.021
bk0: 14a 447494i bk1: 24a 447433i bk2: 11a 447507i bk3: 12a 447506i bk4: 23a 447207i bk5: 23a 447307i bk6: 0a 447615i bk7: 0a 447615i bk8: 0a 447615i bk9: 0a 447615i bk10: 0a 447615i bk11: 0a 447615i bk12: 0a 447615i bk13: 0a 447615i bk14: 0a 447615i bk15: 0a 447615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.072508
Bank_Level_Parallism_Col = 1.072024
Bank_Level_Parallism_Ready = 1.005435
write_to_read_ratio_blp_rw_average = 0.323730
GrpLevelPara = 1.072024 

BW Util details:
bwutil = 0.000411 
total_CMD = 447615 
util_bw = 184 
Wasted_Col = 1140 
Wasted_Row = 0 
Idle = 446291 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 333 
CCDLc_limit = 308 
rwq = 0 
CCDLc_limit_alone = 296 
WTRc_limit_alone = 9 
RTWc_limit_alone = 321 

Commands details: 
total_CMD = 447615 
n_nop = 447425 
Read = 107 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000411 
Either_Row_CoL_Bus_Util = 0.000424 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00120639
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=447615 n_nop=447419 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=105 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0004245
n_activity=8661 dram_eff=0.02194
bk0: 20a 447439i bk1: 15a 447503i bk2: 16a 447475i bk3: 12a 447504i bk4: 21a 447394i bk5: 21a 447425i bk6: 0a 447615i bk7: 0a 447615i bk8: 0a 447615i bk9: 0a 447615i bk10: 0a 447615i bk11: 0a 447615i bk12: 0a 447615i bk13: 0a 447615i bk14: 0a 447615i bk15: 0a 447615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.034483
Bank_Level_Parallism_Col = 1.033728
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.110301
GrpLevelPara = 1.033728 

BW Util details:
bwutil = 0.000424 
total_CMD = 447615 
util_bw = 190 
Wasted_Col = 912 
Wasted_Row = 0 
Idle = 446513 

BW Util Bottlenecks: 
RCDc_limit = 593 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 5 
CCDLc_limit = 321 
rwq = 0 
CCDLc_limit_alone = 321 
WTRc_limit_alone = 29 
RTWc_limit_alone = 5 

Commands details: 
total_CMD = 447615 
n_nop = 447419 
Read = 105 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000424 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00104107
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=447615 n_nop=447419 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=110 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004245
n_activity=8454 dram_eff=0.02247
bk0: 19a 447407i bk1: 21a 447441i bk2: 16a 447504i bk3: 9a 447513i bk4: 22a 447320i bk5: 23a 447242i bk6: 0a 447615i bk7: 0a 447615i bk8: 0a 447615i bk9: 0a 447615i bk10: 0a 447615i bk11: 0a 447615i bk12: 0a 447615i bk13: 0a 447615i bk14: 0a 447615i bk15: 0a 447615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.085138
Bank_Level_Parallism_Col = 1.084708
Bank_Level_Parallism_Ready = 1.005263
write_to_read_ratio_blp_rw_average = 0.258621
GrpLevelPara = 1.084708 

BW Util details:
bwutil = 0.000424 
total_CMD = 447615 
util_bw = 190 
Wasted_Col = 1149 
Wasted_Row = 0 
Idle = 446276 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 225 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 432 
WTRc_limit_alone = 0 
RTWc_limit_alone = 216 

Commands details: 
total_CMD = 447615 
n_nop = 447419 
Read = 110 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000424 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141416
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=447615 n_nop=447431 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=117 n_rd_L2_A=0 n_write=61 n_wr_bk=0 bw_util=0.0003977
n_activity=8114 dram_eff=0.02194
bk0: 20a 447437i bk1: 21a 447395i bk2: 10a 447497i bk3: 19a 447508i bk4: 23a 447430i bk5: 24a 447375i bk6: 0a 447615i bk7: 0a 447615i bk8: 0a 447615i bk9: 0a 447615i bk10: 0a 447615i bk11: 0a 447615i bk12: 0a 447615i bk13: 0a 447615i bk14: 0a 447615i bk15: 0a 447615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.232161
Bank_Level_Parallism_Col = 1.219980
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.070636
GrpLevelPara = 1.219980 

BW Util details:
bwutil = 0.000398 
total_CMD = 447615 
util_bw = 178 
Wasted_Col = 817 
Wasted_Row = 0 
Idle = 446620 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 425 
rwq = 0 
CCDLc_limit_alone = 425 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 447615 
n_nop = 447431 
Read = 117 
Write = 61 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000398 
Either_Row_CoL_Bus_Util = 0.000411 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000891391
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=447615 n_nop=447412 n_act=6 n_pre=0 n_ref_event=0 n_req=197 n_rd=96 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0004401
n_activity=8852 dram_eff=0.02225
bk0: 15a 447491i bk1: 22a 447418i bk2: 8a 447507i bk3: 11a 447499i bk4: 22a 447302i bk5: 18a 447235i bk6: 0a 447615i bk7: 0a 447615i bk8: 0a 447615i bk9: 0a 447615i bk10: 0a 447615i bk11: 0a 447615i bk12: 0a 447615i bk13: 0a 447615i bk14: 0a 447615i bk15: 0a 447615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969543
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080572
Bank_Level_Parallism_Col = 1.080121
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.321240
GrpLevelPara = 1.080121 

BW Util details:
bwutil = 0.000440 
total_CMD = 447615 
util_bw = 197 
Wasted_Col = 1131 
Wasted_Row = 0 
Idle = 446287 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 242 
CCDLc_limit = 378 
rwq = 0 
CCDLc_limit_alone = 364 
WTRc_limit_alone = 32 
RTWc_limit_alone = 228 

Commands details: 
total_CMD = 447615 
n_nop = 447412 
Read = 96 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 197 
total_req = 197 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 197 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000440 
Either_Row_CoL_Bus_Util = 0.000454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00220725
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=447615 n_nop=447438 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=92 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.000382
n_activity=7709 dram_eff=0.02218
bk0: 12a 447495i bk1: 20a 447367i bk2: 7a 447507i bk3: 12a 447480i bk4: 21a 447413i bk5: 20a 447424i bk6: 0a 447615i bk7: 0a 447615i bk8: 0a 447615i bk9: 0a 447615i bk10: 0a 447615i bk11: 0a 447615i bk12: 0a 447615i bk13: 0a 447615i bk14: 0a 447615i bk15: 0a 447615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.122254
Bank_Level_Parallism_Col = 1.120805
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.147651
GrpLevelPara = 1.120805 

BW Util details:
bwutil = 0.000382 
total_CMD = 447615 
util_bw = 171 
Wasted_Col = 876 
Wasted_Row = 0 
Idle = 446568 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 351 
rwq = 0 
CCDLc_limit_alone = 351 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 447615 
n_nop = 447438 
Read = 92 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000382 
Either_Row_CoL_Bus_Util = 0.000395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000873519
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=447615 n_nop=447426 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=100 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0004088
n_activity=8783 dram_eff=0.02084
bk0: 16a 447476i bk1: 17a 447433i bk2: 14a 447509i bk3: 14a 447475i bk4: 19a 447435i bk5: 20a 447471i bk6: 0a 447615i bk7: 0a 447615i bk8: 0a 447615i bk9: 0a 447615i bk10: 0a 447615i bk11: 0a 447615i bk12: 0a 447615i bk13: 0a 447615i bk14: 0a 447615i bk15: 0a 447615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.095918
Bank_Level_Parallism_Col = 1.095385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.097436
GrpLevelPara = 1.095385 

BW Util details:
bwutil = 0.000409 
total_CMD = 447615 
util_bw = 183 
Wasted_Col = 797 
Wasted_Row = 0 
Idle = 446635 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 261 
rwq = 0 
CCDLc_limit_alone = 261 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 447615 
n_nop = 447426 
Read = 100 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000409 
Either_Row_CoL_Bus_Util = 0.000422 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00138735
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=447615 n_nop=447406 n_act=6 n_pre=0 n_ref_event=0 n_req=203 n_rd=113 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004535
n_activity=8645 dram_eff=0.02348
bk0: 23a 447417i bk1: 17a 447397i bk2: 16a 447413i bk3: 20a 447469i bk4: 17a 447428i bk5: 20a 447338i bk6: 0a 447615i bk7: 0a 447615i bk8: 0a 447615i bk9: 0a 447615i bk10: 0a 447615i bk11: 0a 447615i bk12: 0a 447615i bk13: 0a 447615i bk14: 0a 447615i bk15: 0a 447615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970443
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.247602
Bank_Level_Parallism_Col = 1.222222
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.199913
GrpLevelPara = 1.222222 

BW Util details:
bwutil = 0.000454 
total_CMD = 447615 
util_bw = 203 
Wasted_Col = 944 
Wasted_Row = 0 
Idle = 446468 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 104 
RTWc_limit = 133 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 104 
RTWc_limit_alone = 133 

Commands details: 
total_CMD = 447615 
n_nop = 447406 
Read = 113 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 203 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0012265
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=447615 n_nop=447233 n_act=6 n_pre=0 n_ref_event=0 n_req=376 n_rd=100 n_rd_L2_A=0 n_write=276 n_wr_bk=0 bw_util=0.00084
n_activity=11873 dram_eff=0.03167
bk0: 14a 447471i bk1: 14a 447454i bk2: 17a 447419i bk3: 16a 447484i bk4: 20a 445153i bk5: 19a 447441i bk6: 0a 447615i bk7: 0a 447615i bk8: 0a 447615i bk9: 0a 447615i bk10: 0a 447615i bk11: 0a 447615i bk12: 0a 447615i bk13: 0a 447615i bk14: 0a 447615i bk15: 0a 447615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984043
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.065809
Bank_Level_Parallism_Col = 1.065300
Bank_Level_Parallism_Ready = 1.002660
write_to_read_ratio_blp_rw_average = 0.765739
GrpLevelPara = 1.065300 

BW Util details:
bwutil = 0.000840 
total_CMD = 447615 
util_bw = 376 
Wasted_Col = 3043 
Wasted_Row = 0 
Idle = 444196 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 90 
RTWc_limit = 33 
CCDLc_limit = 2538 
rwq = 0 
CCDLc_limit_alone = 2538 
WTRc_limit_alone = 90 
RTWc_limit_alone = 33 

Commands details: 
total_CMD = 447615 
n_nop = 447233 
Read = 100 
Write = 276 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 376 
total_req = 376 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 376 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000840 
Either_Row_CoL_Bus_Util = 0.000853 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.136673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136673
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=447615 n_nop=447419 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=100 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004245
n_activity=8236 dram_eff=0.02307
bk0: 19a 447423i bk1: 16a 447478i bk2: 9a 447487i bk3: 15a 447493i bk4: 20a 447367i bk5: 21a 447377i bk6: 0a 447615i bk7: 0a 447615i bk8: 0a 447615i bk9: 0a 447615i bk10: 0a 447615i bk11: 0a 447615i bk12: 0a 447615i bk13: 0a 447615i bk14: 0a 447615i bk15: 0a 447615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.175094
Bank_Level_Parallism_Col = 1.152256
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.223684
GrpLevelPara = 1.152256 

BW Util details:
bwutil = 0.000424 
total_CMD = 447615 
util_bw = 190 
Wasted_Col = 878 
Wasted_Row = 0 
Idle = 446547 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 20 
RTWc_limit = 90 
CCDLc_limit = 336 
rwq = 0 
CCDLc_limit_alone = 336 
WTRc_limit_alone = 20 
RTWc_limit_alone = 90 

Commands details: 
total_CMD = 447615 
n_nop = 447419 
Read = 100 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000424 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000697028
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=447615 n_nop=447427 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=113 n_rd_L2_A=0 n_write=69 n_wr_bk=0 bw_util=0.0004066
n_activity=8644 dram_eff=0.02106
bk0: 20a 447402i bk1: 17a 447441i bk2: 16a 447408i bk3: 16a 447456i bk4: 23a 447391i bk5: 21a 447410i bk6: 0a 447615i bk7: 0a 447615i bk8: 0a 447615i bk9: 0a 447615i bk10: 0a 447615i bk11: 0a 447615i bk12: 0a 447615i bk13: 0a 447615i bk14: 0a 447615i bk15: 0a 447615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.129139
Bank_Level_Parallism_Col = 1.128844
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.095594
GrpLevelPara = 1.128844 

BW Util details:
bwutil = 0.000407 
total_CMD = 447615 
util_bw = 182 
Wasted_Col = 1026 
Wasted_Row = 0 
Idle = 446407 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 96 
RTWc_limit = 46 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 432 
WTRc_limit_alone = 87 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 447615 
n_nop = 447427 
Read = 113 
Write = 69 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000407 
Either_Row_CoL_Bus_Util = 0.000420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00144767
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=447615 n_nop=447436 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=96 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003865
n_activity=7716 dram_eff=0.02242
bk0: 14a 447501i bk1: 15a 447491i bk2: 9a 447516i bk3: 12a 447432i bk4: 21a 447356i bk5: 25a 447355i bk6: 0a 447615i bk7: 0a 447615i bk8: 0a 447615i bk9: 0a 447615i bk10: 0a 447615i bk11: 0a 447615i bk12: 0a 447615i bk13: 0a 447615i bk14: 0a 447615i bk15: 0a 447615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.270440
Bank_Level_Parallism_Col = 1.251579
Bank_Level_Parallism_Ready = 1.005780
write_to_read_ratio_blp_rw_average = 0.191579
GrpLevelPara = 1.251579 

BW Util details:
bwutil = 0.000386 
total_CMD = 447615 
util_bw = 173 
Wasted_Col = 781 
Wasted_Row = 0 
Idle = 446661 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 86 
CCDLc_limit = 332 
rwq = 0 
CCDLc_limit_alone = 332 
WTRc_limit_alone = 0 
RTWc_limit_alone = 86 

Commands details: 
total_CMD = 447615 
n_nop = 447436 
Read = 96 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0017381

========= L2 cache stats =========
L2_cache_bank[0]: Access = 307, Miss = 100, Miss_rate = 0.326, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 283, Miss = 85, Miss_rate = 0.300, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 275, Miss = 106, Miss_rate = 0.385, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 272, Miss = 82, Miss_rate = 0.301, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 290, Miss = 114, Miss_rate = 0.393, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 278, Miss = 90, Miss_rate = 0.324, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 280, Miss = 98, Miss_rate = 0.350, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 279, Miss = 102, Miss_rate = 0.366, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 274, Miss = 79, Miss_rate = 0.288, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 266, Miss = 103, Miss_rate = 0.387, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 277, Miss = 102, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 266, Miss = 86, Miss_rate = 0.323, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 272, Miss = 95, Miss_rate = 0.349, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 265, Miss = 89, Miss_rate = 0.336, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 273, Miss = 83, Miss_rate = 0.304, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 283, Miss = 94, Miss_rate = 0.332, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 270, Miss = 96, Miss_rate = 0.356, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 281, Miss = 98, Miss_rate = 0.349, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 262, Miss = 87, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 273, Miss = 83, Miss_rate = 0.304, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 266, Miss = 100, Miss_rate = 0.376, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 266, Miss = 83, Miss_rate = 0.312, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 271, Miss = 103, Miss_rate = 0.380, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 270, Miss = 99, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 270, Miss = 100, Miss_rate = 0.370, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 446, Miss = 274, Miss_rate = 0.614, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 249, Miss = 85, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 301, Miss = 103, Miss_rate = 0.342, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 265, Miss = 93, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 286, Miss = 89, Miss_rate = 0.311, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 291, Miss = 87, Miss_rate = 0.299, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 276, Miss = 85, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8983
L2_total_cache_misses = 3173
L2_total_cache_miss_rate = 0.3532
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3894
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 515
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8983
icnt_total_pkts_simt_to_mem=8983
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8983
Req_Network_cycles = 76724
Req_Network_injected_packets_per_cycle =       0.1171 
Req_Network_conflicts_per_cycle =       0.0103
Req_Network_conflicts_per_cycle_util =       0.1577
Req_Bank_Level_Parallism =       1.7937
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0134
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0037

Reply_Network_injected_packets_num = 8983
Reply_Network_cycles = 76724
Reply_Network_injected_packets_per_cycle =        0.1171
Reply_Network_conflicts_per_cycle =        0.0120
Reply_Network_conflicts_per_cycle_util =       0.1721
Reply_Bank_Level_Parallism =       1.6844
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0004
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0146
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 57521 (inst/sec)
gpgpu_simulation_rate = 10960 (cycle/sec)
gpgpu_silicon_slowdown = 109489x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 5759
gpu_sim_insn = 69536
gpu_ipc =      12.0743
gpu_tot_sim_cycle = 82483
gpu_tot_sim_insn = 472183
gpu_tot_ipc =       5.7246
gpu_tot_issued_cta = 64
gpu_occupancy = 29.5909% 
gpu_tot_occupancy = 15.1886% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1111
partiton_level_parallism_total  =       0.1167
partiton_level_parallism_util =       3.0189
partiton_level_parallism_util_total  =       1.8435
L2_BW  =       4.2674 GB/Sec
L2_BW_total  =       4.4800 GB/Sec
gpu_total_sim_rate=59022

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2161, Miss = 1019, Miss_rate = 0.472, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2808, Miss = 1285, Miss_rate = 0.458, Pending_hits = 17, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2228, Miss = 1050, Miss_rate = 0.471, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2512, Miss = 1170, Miss_rate = 0.466, Pending_hits = 17, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2437, Miss = 1148, Miss_rate = 0.471, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2259, Miss = 1042, Miss_rate = 0.461, Pending_hits = 13, Reservation_fails = 1
	L1D_cache_core[6]: Access = 2213, Miss = 1053, Miss_rate = 0.476, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2805, Miss = 1265, Miss_rate = 0.451, Pending_hits = 14, Reservation_fails = 7
	L1D_total_cache_accesses = 19423
	L1D_total_cache_misses = 9032
	L1D_total_cache_miss_rate = 0.4650
	L1D_total_cache_pending_hits = 113
	L1D_total_cache_reservation_fails = 8
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 108
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
611, 345, 346, 115, 397, 627, 629, 370, 397, 370, 321, 370, 401, 400, 422, 526, 
gpgpu_n_tot_thrd_icount = 1843136
gpgpu_n_tot_w_icount = 57598
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3721
gpgpu_n_mem_write_global = 5902
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8999	W0_Idle:422652	W0_Scoreboard:502956	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:308	W7:90	W8:150	W9:240	W10:255	W11:210	W12:315	W13:255	W14:211	W15:93	W16:32	W17:51	W18:29	W19:17	W20:21	W21:14	W22:17	W23:16	W24:10	W25:6	W26:7	W27:18	W28:42	W29:78	W30:74	W31:145	W32:11285
single_issue_nums: WS0:15249	WS1:14418	WS2:13967	WS3:13964	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29768 {8:3721,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236080 {40:5902,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148840 {40:3721,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47216 {8:5902,}
maxmflatency = 851 
max_icnt2mem_latency = 106 
maxmrqlatency = 165 
max_icnt2sh_latency = 8 
averagemflatency = 369 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:2880 	42 	62 	91 	49 	61 	85 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6051 	231 	3341 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9301 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9371 	247 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	45 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5459      5424      6123      6169      5165      5167         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5421      5443      6147      6118      5180      5156         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5456      5459      6135      6148      5165      5176         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5454      5427      6141      6133      5169      5158         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5455      6135      6116      6139      5164      5173         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5422      6164      6145      5181      5155         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5864      5416      6140      6108      5163      5178         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5416      6142      6131      5159      5162         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5430      6159      6131      5165      5174         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5443      5422      9666      6145      5163      5155         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5429      5441      6141      6130      5163      5173         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5427      6132      6132      5170      5164         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6601      5438      6122      6114      5161      5166         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5428      6137      6149      5164      5157         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5442      6173      6115      6144      5157      5169         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5446      5441      6155      6140      5168      5166         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 55.000000 51.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 73.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 59.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 64.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 62.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 58.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 64.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 59.000000 61.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 62.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 63.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 377.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 66.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 50.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 65.000000 58.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3328/96 = 34.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0        31        26         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        47        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        37        52         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        41        44         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        44        36         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        35        26         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        43        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       357        47         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        27        42         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        44        33         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1624
min_bank_accesses = 0!
chip skew: 404/57 = 7.09
average mf latency per bank:
dram[0]:        648       633       632       630      1481      1701    none      none      none      none      none      none      none      none      none      none  
dram[1]:        667       634       631       631      1297      1417    none      none      none      none      none      none      none      none      none      none  
dram[2]:        645       657       661       636      1229      1357    none      none      none      none      none      none      none      none      none      none  
dram[3]:        634       634       631       634      1401      1290    none      none      none      none      none      none      none      none      none      none  
dram[4]:        666       633       630       631      1400      1322    none      none      none      none      none      none      none      none      none      none  
dram[5]:        635       633       631       631      1339      1342    none      none      none      none      none      none      none      none      none      none  
dram[6]:        636       644       630       632      1329      1351    none      none      none      none      none      none      none      none      none      none  
dram[7]:        632       633       631       642      1455      1587    none      none      none      none      none      none      none      none      none      none  
dram[8]:        649       645       632       675      1333      1202    none      none      none      none      none      none      none      none      none      none  
dram[9]:        654       638       632       632      1385      1425    none      none      none      none      none      none      none      none      none      none  
dram[10]:        633       649       647       631      1304      1408    none      none      none      none      none      none      none      none      none      none  
dram[11]:        634       648       632       631      1266      1342    none      none      none      none      none      none      none      none      none      none  
dram[12]:        650       635       632       631       799      1307    none      none      none      none      none      none      none      none      none      none  
dram[13]:        635       634       657       631      1291      1365    none      none      none      none      none      none      none      none      none      none  
dram[14]:        635       634       632       632      1493      1437    none      none      none      none      none      none      none      none      none      none  
dram[15]:        633       649       657       639      1391      1489    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        657       646       646       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       646       646       646       646       648         0         0         0         0         0         0         0         0         0         0
dram[2]:        647       652       646       647       649       647         0         0         0         0         0         0         0         0         0         0
dram[3]:        646       647       646       650       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       646       647       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       646       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       646       646       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       646       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       655       646       646       648       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       651       646       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        646       649       646       646       646       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        651       646       652       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646       648       646       851       647         0         0         0         0         0         0         0         0         0         0
dram[13]:        650       651       646       646       647       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646       647       646       646       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       646       646       654       649       648         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=481214 n_nop=481020 n_act=6 n_pre=0 n_ref_event=0 n_req=188 n_rd=131 n_rd_L2_A=0 n_write=57 n_wr_bk=0 bw_util=0.0003907
n_activity=8900 dram_eff=0.02112
bk0: 21a 481027i bk1: 21a 481036i bk2: 17a 481057i bk3: 23a 481096i bk4: 24a 480909i bk5: 25a 480875i bk6: 0a 481214i bk7: 0a 481214i bk8: 0a 481214i bk9: 0a 481214i bk10: 0a 481214i bk11: 0a 481214i bk12: 0a 481214i bk13: 0a 481214i bk14: 0a 481214i bk15: 0a 481214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968085
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.131437
Bank_Level_Parallism_Col = 1.118056
Bank_Level_Parallism_Ready = 1.015957
write_to_read_ratio_blp_rw_average = 0.151620
GrpLevelPara = 1.118056 

BW Util details:
bwutil = 0.000391 
total_CMD = 481214 
util_bw = 188 
Wasted_Col = 1113 
Wasted_Row = 0 
Idle = 479913 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 124 
RTWc_limit = 157 
CCDLc_limit = 387 
rwq = 0 
CCDLc_limit_alone = 378 
WTRc_limit_alone = 115 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 481214 
n_nop = 481020 
Read = 131 
Write = 57 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 188 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000989165
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=481214 n_nop=481019 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=105 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0003928
n_activity=8489 dram_eff=0.02226
bk0: 14a 481101i bk1: 19a 481038i bk2: 15a 481092i bk3: 16a 481056i bk4: 19a 480854i bk5: 22a 481008i bk6: 0a 481214i bk7: 0a 481214i bk8: 0a 481214i bk9: 0a 481214i bk10: 0a 481214i bk11: 0a 481214i bk12: 0a 481214i bk13: 0a 481214i bk14: 0a 481214i bk15: 0a 481214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.016117
Bank_Level_Parallism_Col = 1.015408
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.238444
GrpLevelPara = 1.015408 

BW Util details:
bwutil = 0.000393 
total_CMD = 481214 
util_bw = 189 
Wasted_Col = 1114 
Wasted_Row = 0 
Idle = 479911 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 219 
CCDLc_limit = 292 
rwq = 0 
CCDLc_limit_alone = 283 
WTRc_limit_alone = 32 
RTWc_limit_alone = 210 

Commands details: 
total_CMD = 481214 
n_nop = 481019 
Read = 105 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000393 
Either_Row_CoL_Bus_Util = 0.000405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00091851
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=481214 n_nop=481003 n_act=6 n_pre=0 n_ref_event=0 n_req=205 n_rd=107 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.000426
n_activity=8659 dram_eff=0.02367
bk0: 20a 481072i bk1: 23a 480974i bk2: 16a 481098i bk3: 6a 481087i bk4: 20a 481049i bk5: 22a 480893i bk6: 0a 481214i bk7: 0a 481214i bk8: 0a 481214i bk9: 0a 481214i bk10: 0a 481214i bk11: 0a 481214i bk12: 0a 481214i bk13: 0a 481214i bk14: 0a 481214i bk15: 0a 481214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970732
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.102178
Bank_Level_Parallism_Col = 1.100840
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.182353
GrpLevelPara = 1.100840 

BW Util details:
bwutil = 0.000426 
total_CMD = 481214 
util_bw = 205 
Wasted_Col = 989 
Wasted_Row = 0 
Idle = 480020 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 104 
CCDLc_limit = 406 
rwq = 0 
CCDLc_limit_alone = 406 
WTRc_limit_alone = 0 
RTWc_limit_alone = 104 

Commands details: 
total_CMD = 481214 
n_nop = 481003 
Read = 107 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 205 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000426 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00151907
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=481214 n_nop=481007 n_act=6 n_pre=0 n_ref_event=0 n_req=201 n_rd=112 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004177
n_activity=8883 dram_eff=0.02263
bk0: 15a 481042i bk1: 23a 481067i bk2: 14a 481096i bk3: 21a 481031i bk4: 22a 480860i bk5: 17a 481034i bk6: 0a 481214i bk7: 0a 481214i bk8: 0a 481214i bk9: 0a 481214i bk10: 0a 481214i bk11: 0a 481214i bk12: 0a 481214i bk13: 0a 481214i bk14: 0a 481214i bk15: 0a 481214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.101626
Bank_Level_Parallism_Col = 1.101225
Bank_Level_Parallism_Ready = 1.004975
write_to_read_ratio_blp_rw_average = 0.223673
GrpLevelPara = 1.101225 

BW Util details:
bwutil = 0.000418 
total_CMD = 481214 
util_bw = 201 
Wasted_Col = 1029 
Wasted_Row = 0 
Idle = 479984 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 154 
CCDLc_limit = 392 
rwq = 0 
CCDLc_limit_alone = 392 
WTRc_limit_alone = 3 
RTWc_limit_alone = 154 

Commands details: 
total_CMD = 481214 
n_nop = 481007 
Read = 112 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 201 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00149829
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=481214 n_nop=481024 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=107 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003824
n_activity=8760 dram_eff=0.021
bk0: 14a 481093i bk1: 24a 481032i bk2: 11a 481106i bk3: 12a 481105i bk4: 23a 480806i bk5: 23a 480906i bk6: 0a 481214i bk7: 0a 481214i bk8: 0a 481214i bk9: 0a 481214i bk10: 0a 481214i bk11: 0a 481214i bk12: 0a 481214i bk13: 0a 481214i bk14: 0a 481214i bk15: 0a 481214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.072508
Bank_Level_Parallism_Col = 1.072024
Bank_Level_Parallism_Ready = 1.005435
write_to_read_ratio_blp_rw_average = 0.323730
GrpLevelPara = 1.072024 

BW Util details:
bwutil = 0.000382 
total_CMD = 481214 
util_bw = 184 
Wasted_Col = 1140 
Wasted_Row = 0 
Idle = 479890 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 333 
CCDLc_limit = 308 
rwq = 0 
CCDLc_limit_alone = 296 
WTRc_limit_alone = 9 
RTWc_limit_alone = 321 

Commands details: 
total_CMD = 481214 
n_nop = 481024 
Read = 107 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000382 
Either_Row_CoL_Bus_Util = 0.000395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00112216
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=481214 n_nop=481018 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=105 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0003948
n_activity=8661 dram_eff=0.02194
bk0: 20a 481038i bk1: 15a 481102i bk2: 16a 481074i bk3: 12a 481103i bk4: 21a 480993i bk5: 21a 481024i bk6: 0a 481214i bk7: 0a 481214i bk8: 0a 481214i bk9: 0a 481214i bk10: 0a 481214i bk11: 0a 481214i bk12: 0a 481214i bk13: 0a 481214i bk14: 0a 481214i bk15: 0a 481214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.034483
Bank_Level_Parallism_Col = 1.033728
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.110301
GrpLevelPara = 1.033728 

BW Util details:
bwutil = 0.000395 
total_CMD = 481214 
util_bw = 190 
Wasted_Col = 912 
Wasted_Row = 0 
Idle = 480112 

BW Util Bottlenecks: 
RCDc_limit = 593 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 5 
CCDLc_limit = 321 
rwq = 0 
CCDLc_limit_alone = 321 
WTRc_limit_alone = 29 
RTWc_limit_alone = 5 

Commands details: 
total_CMD = 481214 
n_nop = 481018 
Read = 105 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000407 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000968384
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=481214 n_nop=481018 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=110 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0003948
n_activity=8454 dram_eff=0.02247
bk0: 19a 481006i bk1: 21a 481040i bk2: 16a 481103i bk3: 9a 481112i bk4: 22a 480919i bk5: 23a 480841i bk6: 0a 481214i bk7: 0a 481214i bk8: 0a 481214i bk9: 0a 481214i bk10: 0a 481214i bk11: 0a 481214i bk12: 0a 481214i bk13: 0a 481214i bk14: 0a 481214i bk15: 0a 481214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.085138
Bank_Level_Parallism_Col = 1.084708
Bank_Level_Parallism_Ready = 1.005263
write_to_read_ratio_blp_rw_average = 0.258621
GrpLevelPara = 1.084708 

BW Util details:
bwutil = 0.000395 
total_CMD = 481214 
util_bw = 190 
Wasted_Col = 1149 
Wasted_Row = 0 
Idle = 479875 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 225 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 432 
WTRc_limit_alone = 0 
RTWc_limit_alone = 216 

Commands details: 
total_CMD = 481214 
n_nop = 481018 
Read = 110 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000407 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00131542
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=481214 n_nop=481030 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=117 n_rd_L2_A=0 n_write=61 n_wr_bk=0 bw_util=0.0003699
n_activity=8114 dram_eff=0.02194
bk0: 20a 481036i bk1: 21a 480994i bk2: 10a 481096i bk3: 19a 481107i bk4: 23a 481029i bk5: 24a 480974i bk6: 0a 481214i bk7: 0a 481214i bk8: 0a 481214i bk9: 0a 481214i bk10: 0a 481214i bk11: 0a 481214i bk12: 0a 481214i bk13: 0a 481214i bk14: 0a 481214i bk15: 0a 481214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.232161
Bank_Level_Parallism_Col = 1.219980
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.070636
GrpLevelPara = 1.219980 

BW Util details:
bwutil = 0.000370 
total_CMD = 481214 
util_bw = 178 
Wasted_Col = 817 
Wasted_Row = 0 
Idle = 480219 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 425 
rwq = 0 
CCDLc_limit_alone = 425 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 481214 
n_nop = 481030 
Read = 117 
Write = 61 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000370 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000829153
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=481214 n_nop=481011 n_act=6 n_pre=0 n_ref_event=0 n_req=197 n_rd=96 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0004094
n_activity=8852 dram_eff=0.02225
bk0: 15a 481090i bk1: 22a 481017i bk2: 8a 481106i bk3: 11a 481098i bk4: 22a 480901i bk5: 18a 480834i bk6: 0a 481214i bk7: 0a 481214i bk8: 0a 481214i bk9: 0a 481214i bk10: 0a 481214i bk11: 0a 481214i bk12: 0a 481214i bk13: 0a 481214i bk14: 0a 481214i bk15: 0a 481214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969543
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080572
Bank_Level_Parallism_Col = 1.080121
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.321240
GrpLevelPara = 1.080121 

BW Util details:
bwutil = 0.000409 
total_CMD = 481214 
util_bw = 197 
Wasted_Col = 1131 
Wasted_Row = 0 
Idle = 479886 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 242 
CCDLc_limit = 378 
rwq = 0 
CCDLc_limit_alone = 364 
WTRc_limit_alone = 32 
RTWc_limit_alone = 228 

Commands details: 
total_CMD = 481214 
n_nop = 481011 
Read = 96 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 197 
total_req = 197 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 197 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000409 
Either_Row_CoL_Bus_Util = 0.000422 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00205314
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=481214 n_nop=481037 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=92 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0003554
n_activity=7709 dram_eff=0.02218
bk0: 12a 481094i bk1: 20a 480966i bk2: 7a 481106i bk3: 12a 481079i bk4: 21a 481012i bk5: 20a 481023i bk6: 0a 481214i bk7: 0a 481214i bk8: 0a 481214i bk9: 0a 481214i bk10: 0a 481214i bk11: 0a 481214i bk12: 0a 481214i bk13: 0a 481214i bk14: 0a 481214i bk15: 0a 481214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.122254
Bank_Level_Parallism_Col = 1.120805
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.147651
GrpLevelPara = 1.120805 

BW Util details:
bwutil = 0.000355 
total_CMD = 481214 
util_bw = 171 
Wasted_Col = 876 
Wasted_Row = 0 
Idle = 480167 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 351 
rwq = 0 
CCDLc_limit_alone = 351 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 481214 
n_nop = 481037 
Read = 92 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000355 
Either_Row_CoL_Bus_Util = 0.000368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000812528
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=481214 n_nop=481025 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=100 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0003803
n_activity=8787 dram_eff=0.02083
bk0: 16a 481075i bk1: 17a 481032i bk2: 14a 481108i bk3: 14a 481074i bk4: 19a 481034i bk5: 20a 481070i bk6: 0a 481214i bk7: 0a 481214i bk8: 0a 481214i bk9: 0a 481214i bk10: 0a 481214i bk11: 0a 481214i bk12: 0a 481214i bk13: 0a 481214i bk14: 0a 481214i bk15: 0a 481214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.095918
Bank_Level_Parallism_Col = 1.095385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.097436
GrpLevelPara = 1.095385 

BW Util details:
bwutil = 0.000380 
total_CMD = 481214 
util_bw = 183 
Wasted_Col = 797 
Wasted_Row = 0 
Idle = 480234 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 261 
rwq = 0 
CCDLc_limit_alone = 261 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 481214 
n_nop = 481025 
Read = 100 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000380 
Either_Row_CoL_Bus_Util = 0.000393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00129049
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=481214 n_nop=481005 n_act=6 n_pre=0 n_ref_event=0 n_req=203 n_rd=113 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004218
n_activity=8645 dram_eff=0.02348
bk0: 23a 481016i bk1: 17a 480996i bk2: 16a 481012i bk3: 20a 481068i bk4: 17a 481027i bk5: 20a 480937i bk6: 0a 481214i bk7: 0a 481214i bk8: 0a 481214i bk9: 0a 481214i bk10: 0a 481214i bk11: 0a 481214i bk12: 0a 481214i bk13: 0a 481214i bk14: 0a 481214i bk15: 0a 481214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970443
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.247602
Bank_Level_Parallism_Col = 1.222222
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.199913
GrpLevelPara = 1.222222 

BW Util details:
bwutil = 0.000422 
total_CMD = 481214 
util_bw = 203 
Wasted_Col = 944 
Wasted_Row = 0 
Idle = 480067 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 104 
RTWc_limit = 133 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 104 
RTWc_limit_alone = 133 

Commands details: 
total_CMD = 481214 
n_nop = 481005 
Read = 113 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 203 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000422 
Either_Row_CoL_Bus_Util = 0.000434 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00114086
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=481214 n_nop=480704 n_act=6 n_pre=0 n_ref_event=0 n_req=504 n_rd=100 n_rd_L2_A=0 n_write=404 n_wr_bk=0 bw_util=0.001047
n_activity=13826 dram_eff=0.03645
bk0: 14a 481070i bk1: 14a 481053i bk2: 17a 481018i bk3: 16a 481083i bk4: 20a 477006i bk5: 19a 481040i bk6: 0a 481214i bk7: 0a 481214i bk8: 0a 481214i bk9: 0a 481214i bk10: 0a 481214i bk11: 0a 481214i bk12: 0a 481214i bk13: 0a 481214i bk14: 0a 481214i bk15: 0a 481214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.042509
Bank_Level_Parallism_Col = 1.042163
Bank_Level_Parallism_Ready = 1.001984
write_to_read_ratio_blp_rw_average = 0.848743
GrpLevelPara = 1.042163 

BW Util details:
bwutil = 0.001047 
total_CMD = 481214 
util_bw = 504 
Wasted_Col = 4789 
Wasted_Row = 0 
Idle = 475921 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 90 
RTWc_limit = 33 
CCDLc_limit = 4284 
rwq = 0 
CCDLc_limit_alone = 4284 
WTRc_limit_alone = 90 
RTWc_limit_alone = 33 

Commands details: 
total_CMD = 481214 
n_nop = 480704 
Read = 100 
Write = 404 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 504 
total_req = 504 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 504 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.001047 
Either_Row_CoL_Bus_Util = 0.001060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.250639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.250639
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=481214 n_nop=481018 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=100 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0003948
n_activity=8236 dram_eff=0.02307
bk0: 19a 481022i bk1: 16a 481077i bk2: 9a 481086i bk3: 15a 481092i bk4: 20a 480966i bk5: 21a 480976i bk6: 0a 481214i bk7: 0a 481214i bk8: 0a 481214i bk9: 0a 481214i bk10: 0a 481214i bk11: 0a 481214i bk12: 0a 481214i bk13: 0a 481214i bk14: 0a 481214i bk15: 0a 481214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.175094
Bank_Level_Parallism_Col = 1.152256
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.223684
GrpLevelPara = 1.152256 

BW Util details:
bwutil = 0.000395 
total_CMD = 481214 
util_bw = 190 
Wasted_Col = 878 
Wasted_Row = 0 
Idle = 480146 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 20 
RTWc_limit = 90 
CCDLc_limit = 336 
rwq = 0 
CCDLc_limit_alone = 336 
WTRc_limit_alone = 20 
RTWc_limit_alone = 90 

Commands details: 
total_CMD = 481214 
n_nop = 481018 
Read = 100 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000407 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00064836
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=481214 n_nop=481026 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=113 n_rd_L2_A=0 n_write=69 n_wr_bk=0 bw_util=0.0003782
n_activity=8644 dram_eff=0.02106
bk0: 20a 481001i bk1: 17a 481040i bk2: 16a 481007i bk3: 16a 481055i bk4: 23a 480990i bk5: 21a 481009i bk6: 0a 481214i bk7: 0a 481214i bk8: 0a 481214i bk9: 0a 481214i bk10: 0a 481214i bk11: 0a 481214i bk12: 0a 481214i bk13: 0a 481214i bk14: 0a 481214i bk15: 0a 481214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.129139
Bank_Level_Parallism_Col = 1.128844
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.095594
GrpLevelPara = 1.128844 

BW Util details:
bwutil = 0.000378 
total_CMD = 481214 
util_bw = 182 
Wasted_Col = 1026 
Wasted_Row = 0 
Idle = 480006 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 96 
RTWc_limit = 46 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 432 
WTRc_limit_alone = 87 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 481214 
n_nop = 481026 
Read = 113 
Write = 69 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000378 
Either_Row_CoL_Bus_Util = 0.000391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00134659
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=481214 n_nop=481035 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=96 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003595
n_activity=7716 dram_eff=0.02242
bk0: 14a 481100i bk1: 15a 481090i bk2: 9a 481115i bk3: 12a 481031i bk4: 21a 480955i bk5: 25a 480954i bk6: 0a 481214i bk7: 0a 481214i bk8: 0a 481214i bk9: 0a 481214i bk10: 0a 481214i bk11: 0a 481214i bk12: 0a 481214i bk13: 0a 481214i bk14: 0a 481214i bk15: 0a 481214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.270440
Bank_Level_Parallism_Col = 1.251579
Bank_Level_Parallism_Ready = 1.005780
write_to_read_ratio_blp_rw_average = 0.191579
GrpLevelPara = 1.251579 

BW Util details:
bwutil = 0.000360 
total_CMD = 481214 
util_bw = 173 
Wasted_Col = 781 
Wasted_Row = 0 
Idle = 480260 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 86 
CCDLc_limit = 332 
rwq = 0 
CCDLc_limit_alone = 332 
WTRc_limit_alone = 0 
RTWc_limit_alone = 86 

Commands details: 
total_CMD = 481214 
n_nop = 481035 
Read = 96 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000360 
Either_Row_CoL_Bus_Util = 0.000372 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00161674

========= L2 cache stats =========
L2_cache_bank[0]: Access = 323, Miss = 100, Miss_rate = 0.310, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 299, Miss = 85, Miss_rate = 0.284, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 291, Miss = 106, Miss_rate = 0.364, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 82, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 306, Miss = 114, Miss_rate = 0.373, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 294, Miss = 90, Miss_rate = 0.306, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 296, Miss = 98, Miss_rate = 0.331, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 295, Miss = 102, Miss_rate = 0.346, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 290, Miss = 79, Miss_rate = 0.272, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 282, Miss = 103, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 293, Miss = 102, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 282, Miss = 86, Miss_rate = 0.305, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 95, Miss_rate = 0.330, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 281, Miss = 89, Miss_rate = 0.317, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 289, Miss = 83, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 299, Miss = 94, Miss_rate = 0.314, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 286, Miss = 96, Miss_rate = 0.336, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 297, Miss = 98, Miss_rate = 0.330, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 278, Miss = 87, Miss_rate = 0.313, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 289, Miss = 83, Miss_rate = 0.287, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 282, Miss = 100, Miss_rate = 0.355, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 282, Miss = 83, Miss_rate = 0.294, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 287, Miss = 103, Miss_rate = 0.359, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 286, Miss = 99, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 286, Miss = 100, Miss_rate = 0.350, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 590, Miss = 402, Miss_rate = 0.681, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 265, Miss = 85, Miss_rate = 0.321, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 317, Miss = 103, Miss_rate = 0.325, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 281, Miss = 93, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 302, Miss = 89, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 307, Miss = 87, Miss_rate = 0.283, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 292, Miss = 85, Miss_rate = 0.291, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9623
L2_total_cache_misses = 3301
L2_total_cache_miss_rate = 0.3430
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4278
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9623
icnt_total_pkts_simt_to_mem=9623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9623
Req_Network_cycles = 82483
Req_Network_injected_packets_per_cycle =       0.1167 
Req_Network_conflicts_per_cycle =       0.0158
Req_Network_conflicts_per_cycle_util =       0.2494
Req_Bank_Level_Parallism =       1.8435
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0242
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0036

Reply_Network_injected_packets_num = 9623
Reply_Network_cycles = 82483
Reply_Network_injected_packets_per_cycle =        0.1167
Reply_Network_conflicts_per_cycle =        0.0127
Reply_Network_conflicts_per_cycle_util =       0.1849
Reply_Bank_Level_Parallism =       1.6981
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0005
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0146
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 59022 (inst/sec)
gpgpu_simulation_rate = 10310 (cycle/sec)
gpgpu_silicon_slowdown = 116391x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 14040
gpu_sim_insn = 248289
gpu_ipc =      17.6844
gpu_tot_sim_cycle = 96523
gpu_tot_sim_insn = 720472
gpu_tot_ipc =       7.4643
gpu_tot_issued_cta = 72
gpu_occupancy = 27.4010% 
gpu_tot_occupancy = 17.9404% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9820
partiton_level_parallism_total  =       0.2425
partiton_level_parallism_util =       2.5565
partiton_level_parallism_util_total  =       2.2058
L2_BW  =      37.7080 GB/Sec
L2_BW_total  =       9.3133 GB/Sec
gpu_total_sim_rate=72047

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7643, Miss = 2796, Miss_rate = 0.366, Pending_hits = 92, Reservation_fails = 320
	L1D_cache_core[1]: Access = 7861, Miss = 2922, Miss_rate = 0.372, Pending_hits = 87, Reservation_fails = 348
	L1D_cache_core[2]: Access = 7758, Miss = 2840, Miss_rate = 0.366, Pending_hits = 79, Reservation_fails = 329
	L1D_cache_core[3]: Access = 7336, Miss = 2739, Miss_rate = 0.373, Pending_hits = 97, Reservation_fails = 286
	L1D_cache_core[4]: Access = 7416, Miss = 2761, Miss_rate = 0.372, Pending_hits = 100, Reservation_fails = 285
	L1D_cache_core[5]: Access = 7273, Miss = 2673, Miss_rate = 0.368, Pending_hits = 85, Reservation_fails = 270
	L1D_cache_core[6]: Access = 6866, Miss = 2581, Miss_rate = 0.376, Pending_hits = 83, Reservation_fails = 228
	L1D_cache_core[7]: Access = 7613, Miss = 2821, Miss_rate = 0.371, Pending_hits = 94, Reservation_fails = 300
	L1D_total_cache_accesses = 59766
	L1D_total_cache_misses = 22133
	L1D_total_cache_miss_rate = 0.3703
	L1D_total_cache_pending_hits = 717
	L1D_total_cache_reservation_fails = 2366
	L1D_cache_data_port_util = 0.116
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 686
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2283
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 83
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
791, 652, 654, 425, 679, 909, 937, 704, 755, 753, 754, 603, 731, 758, 780, 836, 
gpgpu_n_tot_thrd_icount = 3112832
gpgpu_n_tot_w_icount = 97276
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8168
gpgpu_n_mem_write_global = 15242
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 86186
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14187	W0_Idle:445854	W0_Scoreboard:724877	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1920	W11:1576	W12:1964	W13:1422	W14:1024	W15:504	W16:142	W17:219	W18:83	W19:34	W20:42	W21:28	W22:34	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:12565
single_issue_nums: WS0:25199	WS1:24207	WS2:23711	WS3:24159	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65344 {8:8168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 609680 {40:15242,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 326720 {40:8168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121936 {8:15242,}
maxmflatency = 851 
max_icnt2mem_latency = 144 
maxmrqlatency = 165 
max_icnt2sh_latency = 20 
averagemflatency = 340 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:5428 	92 	73 	91 	49 	61 	85 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16951 	509 	5950 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	22096 	1255 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21405 	1838 	163 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	57 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5459      5424      6123      6169      5165      5167         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5421      5443      6147      6118      5180      5156         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5456      5459      6135      6148      5165      5176         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5454      5427      6141      6133      5169      5158         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5455      6135      6116      6139      5164      5173         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5422      6164      6145      5181      5155         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5864      5416      6140      6108      5163      5178         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5416      6142      6131      5159      5162         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5430      6159      6131      5165      5174         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5443      5422      9666      6145      5163      5155         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5429      5441      6141      6130      5163      5173         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5427      6132      6132      5170      5164         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6601      5438      6122      6114      5161      5166         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5428      6137      6149      5164      5157         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5442      6173      6115      6144      5157      5169         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5446      5441      6155      6140      5168      5166         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 79.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 72.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 69.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 82.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 68.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 77.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 385.000000 97.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 91.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 75.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5937/96 = 61.843750
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        54        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        40        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        49        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       357        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        64        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        48        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1790
min_bank_accesses = 0!
chip skew: 427/66 = 6.47
average mf latency per bank:
dram[0]:        738       734       685       675      2691      2507    none      none      none      none      none      none      none      none      none      none  
dram[1]:        697       696       686       682      2169      2560    none      none      none      none      none      none      none      none      none      none  
dram[2]:        740       742       681       671      2182      2347    none      none      none      none      none      none      none      none      none      none  
dram[3]:        714       719       674       669      2466      1969    none      none      none      none      none      none      none      none      none      none  
dram[4]:        711       699       675       669      2448      2671    none      none      none      none      none      none      none      none      none      none  
dram[5]:        717       708       674       679      2217      2182    none      none      none      none      none      none      none      none      none      none  
dram[6]:        690       704       696       692      2356      2413    none      none      none      none      none      none      none      none      none      none  
dram[7]:        717       715       675       686      2540      2945    none      none      none      none      none      none      none      none      none      none  
dram[8]:        706       722       661       672      2339      2003    none      none      none      none      none      none      none      none      none      none  
dram[9]:        694       712       648       670      2373      2518    none      none      none      none      none      none      none      none      none      none  
dram[10]:        693       697       671       690      2144      2364    none      none      none      none      none      none      none      none      none      none  
dram[11]:        714       715       657       694      2334      2335    none      none      none      none      none      none      none      none      none      none  
dram[12]:        719       704       670       681       987      1926    none      none      none      none      none      none      none      none      none      none  
dram[13]:        718       694       676       675      1878      2299    none      none      none      none      none      none      none      none      none      none  
dram[14]:        710       707       672       677      2276      2112    none      none      none      none      none      none      none      none      none      none  
dram[15]:        682       713       671       685      2226      2839    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        719       732       711       725       646       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        722       719       714       726       646       648         0         0         0         0         0         0         0         0         0         0
dram[2]:        735       717       735       735       649       647         0         0         0         0         0         0         0         0         0         0
dram[3]:        723       710       712       718       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        726       712       729       732       647       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        716       716       711       711       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        710       710       729       729       646       649         0         0         0         0         0         0         0         0         0         0
dram[7]:        711       710       732       727       646       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        731       731       725       725       648       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        715       713       705       728       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        723       732       725       725       646       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        706       723       703       724       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        724       724       710       726       851       647         0         0         0         0         0         0         0         0         0         0
dram[13]:        716       728       724       725       647       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        717       723       706       711       646       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        721       723       703       706       649       648         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563126 n_nop=562778 n_act=6 n_pre=0 n_ref_event=0 n_req=342 n_rd=271 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0006073
n_activity=14336 dram_eff=0.02386
bk0: 49a 562833i bk1: 54a 562862i bk2: 56a 562865i bk3: 56a 562892i bk4: 28a 562737i bk5: 28a 562787i bk6: 0a 563126i bk7: 0a 563126i bk8: 0a 563126i bk9: 0a 563126i bk10: 0a 563126i bk11: 0a 563126i bk12: 0a 563126i bk13: 0a 563126i bk14: 0a 563126i bk15: 0a 563126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982456
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.133547
Bank_Level_Parallism_Col = 1.124264
Bank_Level_Parallism_Ready = 1.008772
write_to_read_ratio_blp_rw_average = 0.156133
GrpLevelPara = 1.124264 

BW Util details:
bwutil = 0.000607 
total_CMD = 563126 
util_bw = 342 
Wasted_Col = 1530 
Wasted_Row = 0 
Idle = 561254 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 124 
RTWc_limit = 238 
CCDLc_limit = 791 
rwq = 0 
CCDLc_limit_alone = 773 
WTRc_limit_alone = 115 
RTWc_limit_alone = 229 

Commands details: 
total_CMD = 563126 
n_nop = 562778 
Read = 271 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 342 
total_req = 342 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 342 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000607 
Either_Row_CoL_Bus_Util = 0.000618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00103707
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563126 n_nop=562774 n_act=6 n_pre=0 n_ref_event=0 n_req=346 n_rd=258 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0006144
n_activity=14233 dram_eff=0.02431
bk0: 54a 562902i bk1: 52a 562850i bk2: 51a 562951i bk3: 45a 562898i bk4: 28a 562727i bk5: 28a 562901i bk6: 0a 563126i bk7: 0a 563126i bk8: 0a 563126i bk9: 0a 563126i bk10: 0a 563126i bk11: 0a 563126i bk12: 0a 563126i bk13: 0a 563126i bk14: 0a 563126i bk15: 0a 563126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982659
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.034807
Bank_Level_Parallism_Col = 1.034349
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.175346
GrpLevelPara = 1.034349 

BW Util details:
bwutil = 0.000614 
total_CMD = 563126 
util_bw = 346 
Wasted_Col = 1464 
Wasted_Row = 0 
Idle = 561316 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 222 
CCDLc_limit = 667 
rwq = 0 
CCDLc_limit_alone = 658 
WTRc_limit_alone = 32 
RTWc_limit_alone = 213 

Commands details: 
total_CMD = 563126 
n_nop = 562774 
Read = 258 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 346 
total_req = 346 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 346 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000614 
Either_Row_CoL_Bus_Util = 0.000625 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000868367
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563126 n_nop=562771 n_act=6 n_pre=0 n_ref_event=0 n_req=349 n_rd=250 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0006198
n_activity=13977 dram_eff=0.02497
bk0: 53a 562925i bk1: 49a 562802i bk2: 49a 562918i bk3: 43a 562889i bk4: 28a 562948i bk5: 28a 562768i bk6: 0a 563126i bk7: 0a 563126i bk8: 0a 563126i bk9: 0a 563126i bk10: 0a 563126i bk11: 0a 563126i bk12: 0a 563126i bk13: 0a 563126i bk14: 0a 563126i bk15: 0a 563126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982808
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097633
Bank_Level_Parallism_Col = 1.096678
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.145907
GrpLevelPara = 1.096678 

BW Util details:
bwutil = 0.000620 
total_CMD = 563126 
util_bw = 349 
Wasted_Col = 1341 
Wasted_Row = 0 
Idle = 561436 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 132 
CCDLc_limit = 755 
rwq = 0 
CCDLc_limit_alone = 755 
WTRc_limit_alone = 0 
RTWc_limit_alone = 132 

Commands details: 
total_CMD = 563126 
n_nop = 562771 
Read = 250 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 349 
total_req = 349 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 349 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000620 
Either_Row_CoL_Bus_Util = 0.000630 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00146326
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563126 n_nop=562752 n_act=6 n_pre=0 n_ref_event=0 n_req=368 n_rd=261 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0006535
n_activity=14188 dram_eff=0.02594
bk0: 53a 562888i bk1: 58a 562886i bk2: 44a 562996i bk3: 50a 562899i bk4: 28a 562746i bk5: 28a 562817i bk6: 0a 563126i bk7: 0a 563126i bk8: 0a 563126i bk9: 0a 563126i bk10: 0a 563126i bk11: 0a 563126i bk12: 0a 563126i bk13: 0a 563126i bk14: 0a 563126i bk15: 0a 563126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983696
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.081143
Bank_Level_Parallism_Col = 1.080802
Bank_Level_Parallism_Ready = 1.002717
write_to_read_ratio_blp_rw_average = 0.214900
GrpLevelPara = 1.080802 

BW Util details:
bwutil = 0.000653 
total_CMD = 563126 
util_bw = 368 
Wasted_Col = 1382 
Wasted_Row = 0 
Idle = 561376 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 229 
CCDLc_limit = 679 
rwq = 0 
CCDLc_limit_alone = 676 
WTRc_limit_alone = 3 
RTWc_limit_alone = 226 

Commands details: 
total_CMD = 563126 
n_nop = 562752 
Read = 261 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 368 
total_req = 368 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 368 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000653 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133008
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563126 n_nop=562776 n_act=6 n_pre=0 n_ref_event=0 n_req=344 n_rd=267 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0006109
n_activity=14186 dram_eff=0.02425
bk0: 57a 562902i bk1: 58a 562827i bk2: 47a 562907i bk3: 49a 562925i bk4: 28a 562686i bk5: 28a 562809i bk6: 0a 563126i bk7: 0a 563126i bk8: 0a 563126i bk9: 0a 563126i bk10: 0a 563126i bk11: 0a 563126i bk12: 0a 563126i bk13: 0a 563126i bk14: 0a 563126i bk15: 0a 563126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982558
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.083775
Bank_Level_Parallism_Col = 1.083466
Bank_Level_Parallism_Ready = 1.002907
write_to_read_ratio_blp_rw_average = 0.227007
GrpLevelPara = 1.083466 

BW Util details:
bwutil = 0.000611 
total_CMD = 563126 
util_bw = 344 
Wasted_Col = 1542 
Wasted_Row = 0 
Idle = 561240 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 333 
CCDLc_limit = 749 
rwq = 0 
CCDLc_limit_alone = 737 
WTRc_limit_alone = 9 
RTWc_limit_alone = 321 

Commands details: 
total_CMD = 563126 
n_nop = 562776 
Read = 267 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 344 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000611 
Either_Row_CoL_Bus_Util = 0.000622 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00118979
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563126 n_nop=562757 n_act=6 n_pre=0 n_ref_event=0 n_req=363 n_rd=259 n_rd_L2_A=0 n_write=104 n_wr_bk=0 bw_util=0.0006446
n_activity=15144 dram_eff=0.02397
bk0: 50a 562894i bk1: 56a 562903i bk2: 50a 562905i bk3: 47a 562940i bk4: 28a 562891i bk5: 28a 562927i bk6: 0a 563126i bk7: 0a 563126i bk8: 0a 563126i bk9: 0a 563126i bk10: 0a 563126i bk11: 0a 563126i bk12: 0a 563126i bk13: 0a 563126i bk14: 0a 563126i bk15: 0a 563126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983471
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.034935
Bank_Level_Parallism_Col = 1.034418
Bank_Level_Parallism_Ready = 1.002755
write_to_read_ratio_blp_rw_average = 0.090738
GrpLevelPara = 1.034418 

BW Util details:
bwutil = 0.000645 
total_CMD = 563126 
util_bw = 363 
Wasted_Col = 1240 
Wasted_Row = 0 
Idle = 561523 

BW Util Bottlenecks: 
RCDc_limit = 593 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 10 
CCDLc_limit = 646 
rwq = 0 
CCDLc_limit_alone = 646 
WTRc_limit_alone = 29 
RTWc_limit_alone = 10 

Commands details: 
total_CMD = 563126 
n_nop = 562757 
Read = 259 
Write = 104 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 363 
total_req = 363 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 363 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000645 
Either_Row_CoL_Bus_Util = 0.000655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000879022
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563126 n_nop=562775 n_act=6 n_pre=0 n_ref_event=0 n_req=345 n_rd=260 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0006127
n_activity=13258 dram_eff=0.02602
bk0: 56a 562829i bk1: 53a 562865i bk2: 52a 562880i bk3: 43a 562947i bk4: 28a 562819i bk5: 28a 562668i bk6: 0a 563126i bk7: 0a 563126i bk8: 0a 563126i bk9: 0a 563126i bk10: 0a 563126i bk11: 0a 563126i bk12: 0a 563126i bk13: 0a 563126i bk14: 0a 563126i bk15: 0a 563126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.083333
Bank_Level_Parallism_Col = 1.083031
Bank_Level_Parallism_Ready = 1.008696
write_to_read_ratio_blp_rw_average = 0.216399
GrpLevelPara = 1.083031 

BW Util details:
bwutil = 0.000613 
total_CMD = 563126 
util_bw = 345 
Wasted_Col = 1587 
Wasted_Row = 0 
Idle = 561194 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 292 
CCDLc_limit = 843 
rwq = 0 
CCDLc_limit_alone = 834 
WTRc_limit_alone = 0 
RTWc_limit_alone = 283 

Commands details: 
total_CMD = 563126 
n_nop = 562775 
Read = 260 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 345 
total_req = 345 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 345 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000613 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00122353
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563126 n_nop=562794 n_act=6 n_pre=0 n_ref_event=0 n_req=326 n_rd=260 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005789
n_activity=13276 dram_eff=0.02456
bk0: 57a 562890i bk1: 56a 562883i bk2: 42a 562914i bk3: 49a 562983i bk4: 28a 562925i bk5: 28a 562886i bk6: 0a 563126i bk7: 0a 563126i bk8: 0a 563126i bk9: 0a 563126i bk10: 0a 563126i bk11: 0a 563126i bk12: 0a 563126i bk13: 0a 563126i bk14: 0a 563126i bk15: 0a 563126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.192107
Bank_Level_Parallism_Col = 1.182972
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.056012
GrpLevelPara = 1.182972 

BW Util details:
bwutil = 0.000579 
total_CMD = 563126 
util_bw = 326 
Wasted_Col = 1017 
Wasted_Row = 0 
Idle = 561783 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 644 
rwq = 0 
CCDLc_limit_alone = 644 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 563126 
n_nop = 562794 
Read = 260 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 326 
total_req = 326 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 326 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000579 
Either_Row_CoL_Bus_Util = 0.000590 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000740509
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563126 n_nop=562763 n_act=6 n_pre=0 n_ref_event=0 n_req=357 n_rd=254 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.000634
n_activity=14091 dram_eff=0.02534
bk0: 52a 562892i bk1: 56a 562877i bk2: 46a 562958i bk3: 44a 562963i bk4: 28a 562795i bk5: 28a 562679i bk6: 0a 563126i bk7: 0a 563126i bk8: 0a 563126i bk9: 0a 563126i bk10: 0a 563126i bk11: 0a 563126i bk12: 0a 563126i bk13: 0a 563126i bk14: 0a 563126i bk15: 0a 563126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.079778
Bank_Level_Parallism_Col = 1.079444
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.237222
GrpLevelPara = 1.079444 

BW Util details:
bwutil = 0.000634 
total_CMD = 563126 
util_bw = 357 
Wasted_Col = 1448 
Wasted_Row = 0 
Idle = 561321 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 242 
CCDLc_limit = 714 
rwq = 0 
CCDLc_limit_alone = 700 
WTRc_limit_alone = 32 
RTWc_limit_alone = 228 

Commands details: 
total_CMD = 563126 
n_nop = 562763 
Read = 254 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 357 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 357 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000634 
Either_Row_CoL_Bus_Util = 0.000645 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00180777
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563126 n_nop=562781 n_act=6 n_pre=0 n_ref_event=0 n_req=339 n_rd=257 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.000602
n_activity=13432 dram_eff=0.02524
bk0: 52a 562829i bk1: 54a 562753i bk2: 46a 562896i bk3: 49a 562926i bk4: 28a 562918i bk5: 28a 562908i bk6: 0a 563126i bk7: 0a 563126i bk8: 0a 563126i bk9: 0a 563126i bk10: 0a 563126i bk11: 0a 563126i bk12: 0a 563126i bk13: 0a 563126i bk14: 0a 563126i bk15: 0a 563126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982301
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.132362
Bank_Level_Parallism_Col = 1.131467
Bank_Level_Parallism_Ready = 1.002950
write_to_read_ratio_blp_rw_average = 0.095557
GrpLevelPara = 1.131467 

BW Util details:
bwutil = 0.000602 
total_CMD = 563126 
util_bw = 339 
Wasted_Col = 1308 
Wasted_Row = 0 
Idle = 561479 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 846 
rwq = 0 
CCDLc_limit_alone = 846 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 563126 
n_nop = 562781 
Read = 257 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 339 
total_req = 339 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 339 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000602 
Either_Row_CoL_Bus_Util = 0.000613 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00105483
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563126 n_nop=562761 n_act=6 n_pre=0 n_ref_event=0 n_req=359 n_rd=264 n_rd_L2_A=0 n_write=95 n_wr_bk=0 bw_util=0.0006375
n_activity=14515 dram_eff=0.02473
bk0: 55a 562897i bk1: 56a 562819i bk2: 47a 562939i bk3: 50a 562887i bk4: 28a 562909i bk5: 28a 562963i bk6: 0a 563126i bk7: 0a 563126i bk8: 0a 563126i bk9: 0a 563126i bk10: 0a 563126i bk11: 0a 563126i bk12: 0a 563126i bk13: 0a 563126i bk14: 0a 563126i bk15: 0a 563126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983287
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097419
Bank_Level_Parallism_Col = 1.097087
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.069256
GrpLevelPara = 1.097087 

BW Util details:
bwutil = 0.000638 
total_CMD = 563126 
util_bw = 359 
Wasted_Col = 1191 
Wasted_Row = 0 
Idle = 561576 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 693 
rwq = 0 
CCDLc_limit_alone = 693 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 563126 
n_nop = 562761 
Read = 264 
Write = 95 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 359 
total_req = 359 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 359 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000638 
Either_Row_CoL_Bus_Util = 0.000648 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00138335
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563126 n_nop=562770 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=260 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0006215
n_activity=13053 dram_eff=0.02681
bk0: 57a 562823i bk1: 54a 562809i bk2: 45a 562806i bk3: 48a 562873i bk4: 28a 562873i bk5: 28a 562803i bk6: 0a 563126i bk7: 0a 563126i bk8: 0a 563126i bk9: 0a 563126i bk10: 0a 563126i bk11: 0a 563126i bk12: 0a 563126i bk13: 0a 563126i bk14: 0a 563126i bk15: 0a 563126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.207407
Bank_Level_Parallism_Col = 1.190748
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.130497
GrpLevelPara = 1.190748 

BW Util details:
bwutil = 0.000622 
total_CMD = 563126 
util_bw = 350 
Wasted_Col = 1405 
Wasted_Row = 0 
Idle = 561371 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 104 
RTWc_limit = 133 
CCDLc_limit = 870 
rwq = 0 
CCDLc_limit_alone = 870 
WTRc_limit_alone = 104 
RTWc_limit_alone = 133 

Commands details: 
total_CMD = 563126 
n_nop = 562770 
Read = 260 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000622 
Either_Row_CoL_Bus_Util = 0.000632 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00126082
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563126 n_nop=562435 n_act=6 n_pre=0 n_ref_event=0 n_req=685 n_rd=258 n_rd_L2_A=0 n_write=427 n_wr_bk=0 bw_util=0.001216
n_activity=19261 dram_eff=0.03556
bk0: 52a 562842i bk1: 52a 562809i bk2: 46a 562843i bk3: 53a 562885i bk4: 28a 558888i bk5: 27a 562867i bk6: 0a 563126i bk7: 0a 563126i bk8: 0a 563126i bk9: 0a 563126i bk10: 0a 563126i bk11: 0a 563126i bk12: 0a 563126i bk13: 0a 563126i bk14: 0a 563126i bk15: 0a 563126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991241
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.058399
Bank_Level_Parallism_Col = 1.058102
Bank_Level_Parallism_Ready = 1.002920
write_to_read_ratio_blp_rw_average = 0.766919
GrpLevelPara = 1.058102 

BW Util details:
bwutil = 0.001216 
total_CMD = 563126 
util_bw = 685 
Wasted_Col = 5274 
Wasted_Row = 0 
Idle = 557167 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 90 
RTWc_limit = 74 
CCDLc_limit = 4820 
rwq = 0 
CCDLc_limit_alone = 4820 
WTRc_limit_alone = 90 
RTWc_limit_alone = 74 

Commands details: 
total_CMD = 563126 
n_nop = 562435 
Read = 258 
Write = 427 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 685 
total_req = 685 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 685 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.001216 
Either_Row_CoL_Bus_Util = 0.001227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.214293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.214293
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563126 n_nop=562746 n_act=6 n_pre=0 n_ref_event=0 n_req=374 n_rd=263 n_rd_L2_A=0 n_write=111 n_wr_bk=0 bw_util=0.0006641
n_activity=14128 dram_eff=0.02647
bk0: 54a 562866i bk1: 57a 562868i bk2: 48a 562914i bk3: 49a 562815i bk4: 27a 562660i bk5: 28a 562869i bk6: 0a 563126i bk7: 0a 563126i bk8: 0a 563126i bk9: 0a 563126i bk10: 0a 563126i bk11: 0a 563126i bk12: 0a 563126i bk13: 0a 563126i bk14: 0a 563126i bk15: 0a 563126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983957
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.165758
Bank_Level_Parallism_Col = 1.152459
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.258743
GrpLevelPara = 1.152459 

BW Util details:
bwutil = 0.000664 
total_CMD = 563126 
util_bw = 374 
Wasted_Col = 1460 
Wasted_Row = 0 
Idle = 561292 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 52 
RTWc_limit = 304 
CCDLc_limit = 760 
rwq = 0 
CCDLc_limit_alone = 760 
WTRc_limit_alone = 52 
RTWc_limit_alone = 304 

Commands details: 
total_CMD = 563126 
n_nop = 562746 
Read = 263 
Write = 111 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 374 
total_req = 374 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 374 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000664 
Either_Row_CoL_Bus_Util = 0.000675 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000973139
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563126 n_nop=562761 n_act=6 n_pre=0 n_ref_event=0 n_req=359 n_rd=257 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0006375
n_activity=14746 dram_eff=0.02435
bk0: 56a 562803i bk1: 56a 562860i bk2: 47a 562752i bk3: 43a 562933i bk4: 27a 562728i bk5: 28a 562804i bk6: 0a 563126i bk7: 0a 563126i bk8: 0a 563126i bk9: 0a 563126i bk10: 0a 563126i bk11: 0a 563126i bk12: 0a 563126i bk13: 0a 563126i bk14: 0a 563126i bk15: 0a 563126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983287
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097741
Bank_Level_Parallism_Col = 1.097489
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.194732
GrpLevelPara = 1.097489 

BW Util details:
bwutil = 0.000638 
total_CMD = 563126 
util_bw = 359 
Wasted_Col = 1677 
Wasted_Row = 0 
Idle = 561090 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 130 
RTWc_limit = 285 
CCDLc_limit = 856 
rwq = 0 
CCDLc_limit_alone = 837 
WTRc_limit_alone = 111 
RTWc_limit_alone = 285 

Commands details: 
total_CMD = 563126 
n_nop = 562761 
Read = 257 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 359 
total_req = 359 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 359 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000638 
Either_Row_CoL_Bus_Util = 0.000648 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00129634
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563126 n_nop=562789 n_act=6 n_pre=0 n_ref_event=0 n_req=331 n_rd=248 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005878
n_activity=13626 dram_eff=0.02429
bk0: 51a 562865i bk1: 54a 562836i bk2: 45a 562922i bk3: 42a 562911i bk4: 28a 562849i bk5: 28a 562785i bk6: 0a 563126i bk7: 0a 563126i bk8: 0a 563126i bk9: 0a 563126i bk10: 0a 563126i bk11: 0a 563126i bk12: 0a 563126i bk13: 0a 563126i bk14: 0a 563126i bk15: 0a 563126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981873
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.225415
Bank_Level_Parallism_Col = 1.213828
Bank_Level_Parallism_Ready = 1.006042
write_to_read_ratio_blp_rw_average = 0.166453
GrpLevelPara = 1.213828 

BW Util details:
bwutil = 0.000588 
total_CMD = 563126 
util_bw = 331 
Wasted_Col = 1235 
Wasted_Row = 0 
Idle = 561560 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 158 
CCDLc_limit = 757 
rwq = 0 
CCDLc_limit_alone = 757 
WTRc_limit_alone = 35 
RTWc_limit_alone = 158 

Commands details: 
total_CMD = 563126 
n_nop = 562789 
Read = 248 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 331 
total_req = 331 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 331 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000588 
Either_Row_CoL_Bus_Util = 0.000598 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00155205

========= L2 cache stats =========
L2_cache_bank[0]: Access = 759, Miss = 173, Miss_rate = 0.228, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 691, Miss = 159, Miss_rate = 0.230, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 711, Miss = 180, Miss_rate = 0.253, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 718, Miss = 163, Miss_rate = 0.227, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 732, Miss = 184, Miss_rate = 0.251, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 729, Miss = 164, Miss_rate = 0.225, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 751, Miss = 177, Miss_rate = 0.236, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 732, Miss = 187, Miss_rate = 0.255, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 707, Miss = 161, Miss_rate = 0.228, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 758, Miss = 181, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 751, Miss = 183, Miss_rate = 0.244, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 170, Miss_rate = 0.237, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 735, Miss = 178, Miss_rate = 0.242, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 695, Miss = 159, Miss_rate = 0.229, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 733, Miss = 155, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 168, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 693, Miss = 177, Miss_rate = 0.255, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 720, Miss = 175, Miss_rate = 0.243, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 725, Miss = 170, Miss_rate = 0.234, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 699, Miss = 165, Miss_rate = 0.236, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 719, Miss = 191, Miss_rate = 0.266, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 712, Miss = 162, Miss_rate = 0.228, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 714, Miss = 171, Miss_rate = 0.239, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 731, Miss = 178, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 721, Miss = 195, Miss_rate = 0.270, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1021, Miss = 485, Miss_rate = 0.475, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 694, Miss = 174, Miss_rate = 0.251, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 729, Miss = 193, Miss_rate = 0.265, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 713, Miss = 171, Miss_rate = 0.240, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 720, Miss = 183, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 734, Miss = 166, Miss_rate = 0.226, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 729, Miss = 159, Miss_rate = 0.218, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 23410
L2_total_cache_misses = 5857
L2_total_cache_miss_rate = 0.2502
L2_total_cache_pending_hits = 98
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4003
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13452
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 80
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1067
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=23410
icnt_total_pkts_simt_to_mem=23410
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23410
Req_Network_cycles = 96523
Req_Network_injected_packets_per_cycle =       0.2425 
Req_Network_conflicts_per_cycle =       0.0207
Req_Network_conflicts_per_cycle_util =       0.1882
Req_Bank_Level_Parallism =       2.2058
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0238
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0076

Reply_Network_injected_packets_num = 23410
Reply_Network_cycles = 96523
Reply_Network_injected_packets_per_cycle =        0.2425
Reply_Network_conflicts_per_cycle =        0.0668
Reply_Network_conflicts_per_cycle_util =       0.5667
Reply_Bank_Level_Parallism =       2.0586
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0028
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0303
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 72047 (inst/sec)
gpgpu_simulation_rate = 9652 (cycle/sec)
gpgpu_silicon_slowdown = 124326x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 5769
gpu_sim_insn = 76900
gpu_ipc =      13.3299
gpu_tot_sim_cycle = 102292
gpu_tot_sim_insn = 797372
gpu_tot_ipc =       7.7951
gpu_tot_issued_cta = 80
gpu_occupancy = 29.6188% 
gpu_tot_occupancy = 18.2914% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1109
partiton_level_parallism_total  =       0.2351
partiton_level_parallism_util =       3.1373
partiton_level_parallism_util_total  =       2.2234
L2_BW  =       4.2600 GB/Sec
L2_BW_total  =       9.0283 GB/Sec
gpu_total_sim_rate=79737

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7723, Miss = 2860, Miss_rate = 0.370, Pending_hits = 92, Reservation_fails = 320
	L1D_cache_core[1]: Access = 7941, Miss = 2986, Miss_rate = 0.376, Pending_hits = 87, Reservation_fails = 348
	L1D_cache_core[2]: Access = 7838, Miss = 2904, Miss_rate = 0.371, Pending_hits = 79, Reservation_fails = 329
	L1D_cache_core[3]: Access = 7416, Miss = 2803, Miss_rate = 0.378, Pending_hits = 97, Reservation_fails = 286
	L1D_cache_core[4]: Access = 7496, Miss = 2825, Miss_rate = 0.377, Pending_hits = 100, Reservation_fails = 285
	L1D_cache_core[5]: Access = 7353, Miss = 2737, Miss_rate = 0.372, Pending_hits = 85, Reservation_fails = 270
	L1D_cache_core[6]: Access = 6946, Miss = 2645, Miss_rate = 0.381, Pending_hits = 83, Reservation_fails = 228
	L1D_cache_core[7]: Access = 7693, Miss = 2885, Miss_rate = 0.375, Pending_hits = 94, Reservation_fails = 300
	L1D_total_cache_accesses = 60406
	L1D_total_cache_misses = 22645
	L1D_total_cache_miss_rate = 0.3749
	L1D_total_cache_pending_hits = 717
	L1D_total_cache_reservation_fails = 2366
	L1D_cache_data_port_util = 0.113
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 686
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2283
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 83
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
819, 680, 682, 453, 707, 937, 965, 732, 783, 781, 782, 631, 759, 786, 808, 864, 
gpgpu_n_tot_thrd_icount = 3227520
gpgpu_n_tot_w_icount = 100860
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8296
gpgpu_n_mem_write_global = 15754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15677	W0_Idle:472748	W0_Scoreboard:732637	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1952	W11:1668	W12:2163	W13:1563	W14:1291	W15:737	W16:430	W17:578	W18:280	W19:133	W20:115	W21:64	W22:66	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:13973
single_issue_nums: WS0:26105	WS1:25115	WS2:24586	WS3:25054	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66368 {8:8296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 630160 {40:15754,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331840 {40:8296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126032 {8:15754,}
maxmflatency = 852 
max_icnt2mem_latency = 144 
maxmrqlatency = 165 
max_icnt2sh_latency = 20 
averagemflatency = 338 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:5432 	94 	75 	98 	61 	83 	129 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17365 	607 	6078 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	22596 	1395 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22017 	1866 	163 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	58 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5459      5424      6123      6169      5165      5167         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5421      5443      6147      6118      5180      5156         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5456      5459      6135      6148      5165      5176         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5454      5427      6141      6133      5169      5158         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5455      6135      6116      6139      5164      5173         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5422      6164      6145      5181      5155         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5864      5416      6140      6108      5163      5178         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5416      6142      6131      5159      5162         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5430      6159      6131      5165      5174         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5443      5422      9666      6145      5163      5155         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5429      5441      6141      6130      5163      5173         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5427      6132      6132      5170      5164         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6601      5438      6122      6114      5161      5166         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5428      6137      6149      5164      5157         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5442      6173      6115      6144      5157      5169         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5446      5441      6155      6140      5168      5166         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 79.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 72.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 69.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 82.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 68.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 77.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 513.000000 97.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 91.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 75.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6065/96 = 63.177082
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        54        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        40        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        49        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       485        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        64        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        48        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1918
min_bank_accesses = 0!
chip skew: 555/66 = 8.41
average mf latency per bank:
dram[0]:        738       734       685       675      2752      2566    none      none      none      none      none      none      none      none      none      none  
dram[1]:        697       696       686       682      2218      2618    none      none      none      none      none      none      none      none      none      none  
dram[2]:        740       742       681       671      2229      2399    none      none      none      none      none      none      none      none      none      none  
dram[3]:        714       719       674       669      2520      2010    none      none      none      none      none      none      none      none      none      none  
dram[4]:        711       699       675       669      2502      2732    none      none      none      none      none      none      none      none      none      none  
dram[5]:        717       708       674       679      2265      2230    none      none      none      none      none      none      none      none      none      none  
dram[6]:        690       704       696       692      2408      2471    none      none      none      none      none      none      none      none      none      none  
dram[7]:        717       715       675       686      2600      3012    none      none      none      none      none      none      none      none      none      none  
dram[8]:        706       722       661       672      2393      2047    none      none      none      none      none      none      none      none      none      none  
dram[9]:        694       712       648       670      2431      2571    none      none      none      none      none      none      none      none      none      none  
dram[10]:        693       697       671       690      2194      2418    none      none      none      none      none      none      none      none      none      none  
dram[11]:        714       715       657       694      2387      2387    none      none      none      none      none      none      none      none      none      none  
dram[12]:        719       704       670       681       927      1969    none      none      none      none      none      none      none      none      none      none  
dram[13]:        718       694       676       675      1924      2351    none      none      none      none      none      none      none      none      none      none  
dram[14]:        710       707       672       677      2327      2164    none      none      none      none      none      none      none      none      none      none  
dram[15]:        682       713       671       685      2281      2900    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        719       732       711       725       646       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        722       719       714       726       646       648         0         0         0         0         0         0         0         0         0         0
dram[2]:        735       717       735       735       649       647         0         0         0         0         0         0         0         0         0         0
dram[3]:        723       710       712       718       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        726       712       729       732       647       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        716       716       711       711       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        710       710       729       729       646       649         0         0         0         0         0         0         0         0         0         0
dram[7]:        711       710       732       727       646       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        731       731       725       725       648       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        715       713       705       728       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        723       732       725       725       646       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        706       723       703       724       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        724       724       710       726       852       647         0         0         0         0         0         0         0         0         0         0
dram[13]:        716       728       724       725       647       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        717       723       706       711       646       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        721       723       703       706       649       648         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=596783 n_nop=596435 n_act=6 n_pre=0 n_ref_event=0 n_req=342 n_rd=271 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0005731
n_activity=14336 dram_eff=0.02386
bk0: 49a 596490i bk1: 54a 596519i bk2: 56a 596522i bk3: 56a 596549i bk4: 28a 596394i bk5: 28a 596444i bk6: 0a 596783i bk7: 0a 596783i bk8: 0a 596783i bk9: 0a 596783i bk10: 0a 596783i bk11: 0a 596783i bk12: 0a 596783i bk13: 0a 596783i bk14: 0a 596783i bk15: 0a 596783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982456
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.133547
Bank_Level_Parallism_Col = 1.124264
Bank_Level_Parallism_Ready = 1.008772
write_to_read_ratio_blp_rw_average = 0.156133
GrpLevelPara = 1.124264 

BW Util details:
bwutil = 0.000573 
total_CMD = 596783 
util_bw = 342 
Wasted_Col = 1530 
Wasted_Row = 0 
Idle = 594911 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 124 
RTWc_limit = 238 
CCDLc_limit = 791 
rwq = 0 
CCDLc_limit_alone = 773 
WTRc_limit_alone = 115 
RTWc_limit_alone = 229 

Commands details: 
total_CMD = 596783 
n_nop = 596435 
Read = 271 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 342 
total_req = 342 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 342 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000583 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00097858
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=596783 n_nop=596431 n_act=6 n_pre=0 n_ref_event=0 n_req=346 n_rd=258 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0005798
n_activity=14233 dram_eff=0.02431
bk0: 54a 596559i bk1: 52a 596507i bk2: 51a 596608i bk3: 45a 596555i bk4: 28a 596384i bk5: 28a 596558i bk6: 0a 596783i bk7: 0a 596783i bk8: 0a 596783i bk9: 0a 596783i bk10: 0a 596783i bk11: 0a 596783i bk12: 0a 596783i bk13: 0a 596783i bk14: 0a 596783i bk15: 0a 596783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982659
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.034807
Bank_Level_Parallism_Col = 1.034349
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.175346
GrpLevelPara = 1.034349 

BW Util details:
bwutil = 0.000580 
total_CMD = 596783 
util_bw = 346 
Wasted_Col = 1464 
Wasted_Row = 0 
Idle = 594973 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 222 
CCDLc_limit = 667 
rwq = 0 
CCDLc_limit_alone = 658 
WTRc_limit_alone = 32 
RTWc_limit_alone = 213 

Commands details: 
total_CMD = 596783 
n_nop = 596431 
Read = 258 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 346 
total_req = 346 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 346 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000580 
Either_Row_CoL_Bus_Util = 0.000590 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000819393
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=596783 n_nop=596428 n_act=6 n_pre=0 n_ref_event=0 n_req=349 n_rd=250 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0005848
n_activity=13977 dram_eff=0.02497
bk0: 53a 596582i bk1: 49a 596459i bk2: 49a 596575i bk3: 43a 596546i bk4: 28a 596605i bk5: 28a 596425i bk6: 0a 596783i bk7: 0a 596783i bk8: 0a 596783i bk9: 0a 596783i bk10: 0a 596783i bk11: 0a 596783i bk12: 0a 596783i bk13: 0a 596783i bk14: 0a 596783i bk15: 0a 596783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982808
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097633
Bank_Level_Parallism_Col = 1.096678
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.145907
GrpLevelPara = 1.096678 

BW Util details:
bwutil = 0.000585 
total_CMD = 596783 
util_bw = 349 
Wasted_Col = 1341 
Wasted_Row = 0 
Idle = 595093 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 132 
CCDLc_limit = 755 
rwq = 0 
CCDLc_limit_alone = 755 
WTRc_limit_alone = 0 
RTWc_limit_alone = 132 

Commands details: 
total_CMD = 596783 
n_nop = 596428 
Read = 250 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 349 
total_req = 349 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 349 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000585 
Either_Row_CoL_Bus_Util = 0.000595 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00138074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=596783 n_nop=596409 n_act=6 n_pre=0 n_ref_event=0 n_req=368 n_rd=261 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0006166
n_activity=14188 dram_eff=0.02594
bk0: 53a 596545i bk1: 58a 596543i bk2: 44a 596653i bk3: 50a 596556i bk4: 28a 596403i bk5: 28a 596474i bk6: 0a 596783i bk7: 0a 596783i bk8: 0a 596783i bk9: 0a 596783i bk10: 0a 596783i bk11: 0a 596783i bk12: 0a 596783i bk13: 0a 596783i bk14: 0a 596783i bk15: 0a 596783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983696
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.081143
Bank_Level_Parallism_Col = 1.080802
Bank_Level_Parallism_Ready = 1.002717
write_to_read_ratio_blp_rw_average = 0.214900
GrpLevelPara = 1.080802 

BW Util details:
bwutil = 0.000617 
total_CMD = 596783 
util_bw = 368 
Wasted_Col = 1382 
Wasted_Row = 0 
Idle = 595033 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 229 
CCDLc_limit = 679 
rwq = 0 
CCDLc_limit_alone = 676 
WTRc_limit_alone = 3 
RTWc_limit_alone = 226 

Commands details: 
total_CMD = 596783 
n_nop = 596409 
Read = 261 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 368 
total_req = 368 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 368 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000617 
Either_Row_CoL_Bus_Util = 0.000627 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125506
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=596783 n_nop=596433 n_act=6 n_pre=0 n_ref_event=0 n_req=344 n_rd=267 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0005764
n_activity=14186 dram_eff=0.02425
bk0: 57a 596559i bk1: 58a 596484i bk2: 47a 596564i bk3: 49a 596582i bk4: 28a 596343i bk5: 28a 596466i bk6: 0a 596783i bk7: 0a 596783i bk8: 0a 596783i bk9: 0a 596783i bk10: 0a 596783i bk11: 0a 596783i bk12: 0a 596783i bk13: 0a 596783i bk14: 0a 596783i bk15: 0a 596783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982558
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.083775
Bank_Level_Parallism_Col = 1.083466
Bank_Level_Parallism_Ready = 1.002907
write_to_read_ratio_blp_rw_average = 0.227007
GrpLevelPara = 1.083466 

BW Util details:
bwutil = 0.000576 
total_CMD = 596783 
util_bw = 344 
Wasted_Col = 1542 
Wasted_Row = 0 
Idle = 594897 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 333 
CCDLc_limit = 749 
rwq = 0 
CCDLc_limit_alone = 737 
WTRc_limit_alone = 9 
RTWc_limit_alone = 321 

Commands details: 
total_CMD = 596783 
n_nop = 596433 
Read = 267 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 344 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000576 
Either_Row_CoL_Bus_Util = 0.000586 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00112269
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=596783 n_nop=596414 n_act=6 n_pre=0 n_ref_event=0 n_req=363 n_rd=259 n_rd_L2_A=0 n_write=104 n_wr_bk=0 bw_util=0.0006083
n_activity=15144 dram_eff=0.02397
bk0: 50a 596551i bk1: 56a 596560i bk2: 50a 596562i bk3: 47a 596597i bk4: 28a 596548i bk5: 28a 596584i bk6: 0a 596783i bk7: 0a 596783i bk8: 0a 596783i bk9: 0a 596783i bk10: 0a 596783i bk11: 0a 596783i bk12: 0a 596783i bk13: 0a 596783i bk14: 0a 596783i bk15: 0a 596783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983471
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.034935
Bank_Level_Parallism_Col = 1.034418
Bank_Level_Parallism_Ready = 1.002755
write_to_read_ratio_blp_rw_average = 0.090738
GrpLevelPara = 1.034418 

BW Util details:
bwutil = 0.000608 
total_CMD = 596783 
util_bw = 363 
Wasted_Col = 1240 
Wasted_Row = 0 
Idle = 595180 

BW Util Bottlenecks: 
RCDc_limit = 593 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 10 
CCDLc_limit = 646 
rwq = 0 
CCDLc_limit_alone = 646 
WTRc_limit_alone = 29 
RTWc_limit_alone = 10 

Commands details: 
total_CMD = 596783 
n_nop = 596414 
Read = 259 
Write = 104 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 363 
total_req = 363 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 363 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000608 
Either_Row_CoL_Bus_Util = 0.000618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000829447
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=596783 n_nop=596432 n_act=6 n_pre=0 n_ref_event=0 n_req=345 n_rd=260 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0005781
n_activity=13258 dram_eff=0.02602
bk0: 56a 596486i bk1: 53a 596522i bk2: 52a 596537i bk3: 43a 596604i bk4: 28a 596476i bk5: 28a 596325i bk6: 0a 596783i bk7: 0a 596783i bk8: 0a 596783i bk9: 0a 596783i bk10: 0a 596783i bk11: 0a 596783i bk12: 0a 596783i bk13: 0a 596783i bk14: 0a 596783i bk15: 0a 596783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.083333
Bank_Level_Parallism_Col = 1.083031
Bank_Level_Parallism_Ready = 1.008696
write_to_read_ratio_blp_rw_average = 0.216399
GrpLevelPara = 1.083031 

BW Util details:
bwutil = 0.000578 
total_CMD = 596783 
util_bw = 345 
Wasted_Col = 1587 
Wasted_Row = 0 
Idle = 594851 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 292 
CCDLc_limit = 843 
rwq = 0 
CCDLc_limit_alone = 834 
WTRc_limit_alone = 0 
RTWc_limit_alone = 283 

Commands details: 
total_CMD = 596783 
n_nop = 596432 
Read = 260 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 345 
total_req = 345 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 345 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000578 
Either_Row_CoL_Bus_Util = 0.000588 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00115452
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=596783 n_nop=596451 n_act=6 n_pre=0 n_ref_event=0 n_req=326 n_rd=260 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005463
n_activity=13276 dram_eff=0.02456
bk0: 57a 596547i bk1: 56a 596540i bk2: 42a 596571i bk3: 49a 596640i bk4: 28a 596582i bk5: 28a 596543i bk6: 0a 596783i bk7: 0a 596783i bk8: 0a 596783i bk9: 0a 596783i bk10: 0a 596783i bk11: 0a 596783i bk12: 0a 596783i bk13: 0a 596783i bk14: 0a 596783i bk15: 0a 596783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.192107
Bank_Level_Parallism_Col = 1.182972
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.056012
GrpLevelPara = 1.182972 

BW Util details:
bwutil = 0.000546 
total_CMD = 596783 
util_bw = 326 
Wasted_Col = 1017 
Wasted_Row = 0 
Idle = 595440 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 644 
rwq = 0 
CCDLc_limit_alone = 644 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 596783 
n_nop = 596451 
Read = 260 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 326 
total_req = 326 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 326 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000556 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000698746
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=596783 n_nop=596420 n_act=6 n_pre=0 n_ref_event=0 n_req=357 n_rd=254 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005982
n_activity=14091 dram_eff=0.02534
bk0: 52a 596549i bk1: 56a 596534i bk2: 46a 596615i bk3: 44a 596620i bk4: 28a 596452i bk5: 28a 596336i bk6: 0a 596783i bk7: 0a 596783i bk8: 0a 596783i bk9: 0a 596783i bk10: 0a 596783i bk11: 0a 596783i bk12: 0a 596783i bk13: 0a 596783i bk14: 0a 596783i bk15: 0a 596783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.079778
Bank_Level_Parallism_Col = 1.079444
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.237222
GrpLevelPara = 1.079444 

BW Util details:
bwutil = 0.000598 
total_CMD = 596783 
util_bw = 357 
Wasted_Col = 1448 
Wasted_Row = 0 
Idle = 594978 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 242 
CCDLc_limit = 714 
rwq = 0 
CCDLc_limit_alone = 700 
WTRc_limit_alone = 32 
RTWc_limit_alone = 228 

Commands details: 
total_CMD = 596783 
n_nop = 596420 
Read = 254 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 357 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 357 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000608 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00170581
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=596783 n_nop=596438 n_act=6 n_pre=0 n_ref_event=0 n_req=339 n_rd=257 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.000568
n_activity=13432 dram_eff=0.02524
bk0: 52a 596486i bk1: 54a 596410i bk2: 46a 596553i bk3: 49a 596583i bk4: 28a 596575i bk5: 28a 596565i bk6: 0a 596783i bk7: 0a 596783i bk8: 0a 596783i bk9: 0a 596783i bk10: 0a 596783i bk11: 0a 596783i bk12: 0a 596783i bk13: 0a 596783i bk14: 0a 596783i bk15: 0a 596783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982301
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.132362
Bank_Level_Parallism_Col = 1.131467
Bank_Level_Parallism_Ready = 1.002950
write_to_read_ratio_blp_rw_average = 0.095557
GrpLevelPara = 1.131467 

BW Util details:
bwutil = 0.000568 
total_CMD = 596783 
util_bw = 339 
Wasted_Col = 1308 
Wasted_Row = 0 
Idle = 595136 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 846 
rwq = 0 
CCDLc_limit_alone = 846 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 596783 
n_nop = 596438 
Read = 257 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 339 
total_req = 339 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 339 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000568 
Either_Row_CoL_Bus_Util = 0.000578 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000995337
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=596783 n_nop=596418 n_act=6 n_pre=0 n_ref_event=0 n_req=359 n_rd=264 n_rd_L2_A=0 n_write=95 n_wr_bk=0 bw_util=0.0006016
n_activity=14515 dram_eff=0.02473
bk0: 55a 596554i bk1: 56a 596476i bk2: 47a 596596i bk3: 50a 596544i bk4: 28a 596566i bk5: 28a 596620i bk6: 0a 596783i bk7: 0a 596783i bk8: 0a 596783i bk9: 0a 596783i bk10: 0a 596783i bk11: 0a 596783i bk12: 0a 596783i bk13: 0a 596783i bk14: 0a 596783i bk15: 0a 596783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983287
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097419
Bank_Level_Parallism_Col = 1.097087
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.069256
GrpLevelPara = 1.097087 

BW Util details:
bwutil = 0.000602 
total_CMD = 596783 
util_bw = 359 
Wasted_Col = 1191 
Wasted_Row = 0 
Idle = 595233 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 693 
rwq = 0 
CCDLc_limit_alone = 693 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 596783 
n_nop = 596418 
Read = 264 
Write = 95 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 359 
total_req = 359 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 359 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000602 
Either_Row_CoL_Bus_Util = 0.000612 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00130533
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=596783 n_nop=596427 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=260 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005865
n_activity=13053 dram_eff=0.02681
bk0: 57a 596480i bk1: 54a 596466i bk2: 45a 596463i bk3: 48a 596530i bk4: 28a 596530i bk5: 28a 596460i bk6: 0a 596783i bk7: 0a 596783i bk8: 0a 596783i bk9: 0a 596783i bk10: 0a 596783i bk11: 0a 596783i bk12: 0a 596783i bk13: 0a 596783i bk14: 0a 596783i bk15: 0a 596783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.207407
Bank_Level_Parallism_Col = 1.190748
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.130497
GrpLevelPara = 1.190748 

BW Util details:
bwutil = 0.000586 
total_CMD = 596783 
util_bw = 350 
Wasted_Col = 1405 
Wasted_Row = 0 
Idle = 595028 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 104 
RTWc_limit = 133 
CCDLc_limit = 870 
rwq = 0 
CCDLc_limit_alone = 870 
WTRc_limit_alone = 104 
RTWc_limit_alone = 133 

Commands details: 
total_CMD = 596783 
n_nop = 596427 
Read = 260 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000597 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00118971
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=596783 n_nop=595964 n_act=6 n_pre=0 n_ref_event=0 n_req=813 n_rd=258 n_rd_L2_A=0 n_write=555 n_wr_bk=0 bw_util=0.001362
n_activity=21203 dram_eff=0.03834
bk0: 52a 596499i bk1: 52a 596466i bk2: 46a 596500i bk3: 53a 596542i bk4: 28a 590780i bk5: 27a 596524i bk6: 0a 596783i bk7: 0a 596783i bk8: 0a 596783i bk9: 0a 596783i bk10: 0a 596783i bk11: 0a 596783i bk12: 0a 596783i bk13: 0a 596783i bk14: 0a 596783i bk15: 0a 596783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.992620
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.044320
Bank_Level_Parallism_Col = 1.044088
Bank_Level_Parallism_Ready = 1.002460
write_to_read_ratio_blp_rw_average = 0.823140
GrpLevelPara = 1.044088 

BW Util details:
bwutil = 0.001362 
total_CMD = 596783 
util_bw = 813 
Wasted_Col = 7039 
Wasted_Row = 0 
Idle = 588931 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 90 
RTWc_limit = 74 
CCDLc_limit = 6585 
rwq = 0 
CCDLc_limit_alone = 6585 
WTRc_limit_alone = 90 
RTWc_limit_alone = 74 

Commands details: 
total_CMD = 596783 
n_nop = 595964 
Read = 258 
Write = 555 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 813 
total_req = 813 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 813 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.001362 
Either_Row_CoL_Bus_Util = 0.001372 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.309711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.309711
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=596783 n_nop=596403 n_act=6 n_pre=0 n_ref_event=0 n_req=374 n_rd=263 n_rd_L2_A=0 n_write=111 n_wr_bk=0 bw_util=0.0006267
n_activity=14128 dram_eff=0.02647
bk0: 54a 596523i bk1: 57a 596525i bk2: 48a 596571i bk3: 49a 596472i bk4: 27a 596317i bk5: 28a 596526i bk6: 0a 596783i bk7: 0a 596783i bk8: 0a 596783i bk9: 0a 596783i bk10: 0a 596783i bk11: 0a 596783i bk12: 0a 596783i bk13: 0a 596783i bk14: 0a 596783i bk15: 0a 596783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983957
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.165758
Bank_Level_Parallism_Col = 1.152459
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.258743
GrpLevelPara = 1.152459 

BW Util details:
bwutil = 0.000627 
total_CMD = 596783 
util_bw = 374 
Wasted_Col = 1460 
Wasted_Row = 0 
Idle = 594949 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 52 
RTWc_limit = 304 
CCDLc_limit = 760 
rwq = 0 
CCDLc_limit_alone = 760 
WTRc_limit_alone = 52 
RTWc_limit_alone = 304 

Commands details: 
total_CMD = 596783 
n_nop = 596403 
Read = 263 
Write = 111 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 374 
total_req = 374 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 374 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000637 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000918257
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=596783 n_nop=596418 n_act=6 n_pre=0 n_ref_event=0 n_req=359 n_rd=257 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0006016
n_activity=14746 dram_eff=0.02435
bk0: 56a 596460i bk1: 56a 596517i bk2: 47a 596409i bk3: 43a 596590i bk4: 27a 596385i bk5: 28a 596461i bk6: 0a 596783i bk7: 0a 596783i bk8: 0a 596783i bk9: 0a 596783i bk10: 0a 596783i bk11: 0a 596783i bk12: 0a 596783i bk13: 0a 596783i bk14: 0a 596783i bk15: 0a 596783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983287
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097741
Bank_Level_Parallism_Col = 1.097489
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.194732
GrpLevelPara = 1.097489 

BW Util details:
bwutil = 0.000602 
total_CMD = 596783 
util_bw = 359 
Wasted_Col = 1677 
Wasted_Row = 0 
Idle = 594747 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 130 
RTWc_limit = 285 
CCDLc_limit = 856 
rwq = 0 
CCDLc_limit_alone = 837 
WTRc_limit_alone = 111 
RTWc_limit_alone = 285 

Commands details: 
total_CMD = 596783 
n_nop = 596418 
Read = 257 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 359 
total_req = 359 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 359 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000602 
Either_Row_CoL_Bus_Util = 0.000612 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00122323
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=596783 n_nop=596446 n_act=6 n_pre=0 n_ref_event=0 n_req=331 n_rd=248 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005546
n_activity=13626 dram_eff=0.02429
bk0: 51a 596522i bk1: 54a 596493i bk2: 45a 596579i bk3: 42a 596568i bk4: 28a 596506i bk5: 28a 596442i bk6: 0a 596783i bk7: 0a 596783i bk8: 0a 596783i bk9: 0a 596783i bk10: 0a 596783i bk11: 0a 596783i bk12: 0a 596783i bk13: 0a 596783i bk14: 0a 596783i bk15: 0a 596783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981873
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.225415
Bank_Level_Parallism_Col = 1.213828
Bank_Level_Parallism_Ready = 1.006042
write_to_read_ratio_blp_rw_average = 0.166453
GrpLevelPara = 1.213828 

BW Util details:
bwutil = 0.000555 
total_CMD = 596783 
util_bw = 331 
Wasted_Col = 1235 
Wasted_Row = 0 
Idle = 595217 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 158 
CCDLc_limit = 757 
rwq = 0 
CCDLc_limit_alone = 757 
WTRc_limit_alone = 35 
RTWc_limit_alone = 158 

Commands details: 
total_CMD = 596783 
n_nop = 596446 
Read = 248 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 331 
total_req = 331 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 331 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000555 
Either_Row_CoL_Bus_Util = 0.000565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00146452

========= L2 cache stats =========
L2_cache_bank[0]: Access = 775, Miss = 173, Miss_rate = 0.223, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 707, Miss = 159, Miss_rate = 0.225, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 727, Miss = 180, Miss_rate = 0.248, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 734, Miss = 163, Miss_rate = 0.222, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 748, Miss = 184, Miss_rate = 0.246, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 745, Miss = 164, Miss_rate = 0.220, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 767, Miss = 177, Miss_rate = 0.231, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 723, Miss = 161, Miss_rate = 0.223, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 774, Miss = 181, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 767, Miss = 183, Miss_rate = 0.239, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 732, Miss = 170, Miss_rate = 0.232, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 751, Miss = 178, Miss_rate = 0.237, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 711, Miss = 159, Miss_rate = 0.224, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 749, Miss = 155, Miss_rate = 0.207, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 734, Miss = 168, Miss_rate = 0.229, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 709, Miss = 177, Miss_rate = 0.250, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 175, Miss_rate = 0.238, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 741, Miss = 170, Miss_rate = 0.229, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 715, Miss = 165, Miss_rate = 0.231, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 735, Miss = 191, Miss_rate = 0.260, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 728, Miss = 162, Miss_rate = 0.223, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 730, Miss = 171, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 747, Miss = 178, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 737, Miss = 195, Miss_rate = 0.265, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1165, Miss = 613, Miss_rate = 0.526, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 710, Miss = 174, Miss_rate = 0.245, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 745, Miss = 193, Miss_rate = 0.259, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 729, Miss = 171, Miss_rate = 0.235, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 736, Miss = 183, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 750, Miss = 166, Miss_rate = 0.221, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 745, Miss = 159, Miss_rate = 0.213, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 24050
L2_total_cache_misses = 5985
L2_total_cache_miss_rate = 0.2489
L2_total_cache_pending_hits = 98
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13836
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 80
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 771
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1067
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=24050
icnt_total_pkts_simt_to_mem=24050
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24050
Req_Network_cycles = 102292
Req_Network_injected_packets_per_cycle =       0.2351 
Req_Network_conflicts_per_cycle =       0.0241
Req_Network_conflicts_per_cycle_util =       0.2278
Req_Bank_Level_Parallism =       2.2234
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0303
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0073

Reply_Network_injected_packets_num = 24050
Reply_Network_cycles = 102292
Reply_Network_injected_packets_per_cycle =        0.2351
Reply_Network_conflicts_per_cycle =        0.0641
Reply_Network_conflicts_per_cycle_util =       0.5602
Reply_Bank_Level_Parallism =       2.0563
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0026
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0294
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 79737 (inst/sec)
gpgpu_simulation_rate = 10229 (cycle/sec)
gpgpu_silicon_slowdown = 117313x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 11575
gpu_sim_insn = 235345
gpu_ipc =      20.3322
gpu_tot_sim_cycle = 113867
gpu_tot_sim_insn = 1032717
gpu_tot_ipc =       9.0695
gpu_tot_issued_cta = 88
gpu_occupancy = 26.2906% 
gpu_tot_occupancy = 19.3936% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5537
partiton_level_parallism_total  =       0.2675
partiton_level_parallism_util =       2.3263
partiton_level_parallism_util_total  =       2.2443
L2_BW  =      21.2618 GB/Sec
L2_BW_total  =      10.2719 GB/Sec
gpu_total_sim_rate=86059

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11019, Miss = 3631, Miss_rate = 0.330, Pending_hits = 148, Reservation_fails = 608
	L1D_cache_core[1]: Access = 11200, Miss = 3761, Miss_rate = 0.336, Pending_hits = 145, Reservation_fails = 636
	L1D_cache_core[2]: Access = 11141, Miss = 3689, Miss_rate = 0.331, Pending_hits = 153, Reservation_fails = 631
	L1D_cache_core[3]: Access = 10684, Miss = 3572, Miss_rate = 0.334, Pending_hits = 150, Reservation_fails = 544
	L1D_cache_core[4]: Access = 10874, Miss = 3612, Miss_rate = 0.332, Pending_hits = 161, Reservation_fails = 534
	L1D_cache_core[5]: Access = 10762, Miss = 3520, Miss_rate = 0.327, Pending_hits = 158, Reservation_fails = 566
	L1D_cache_core[6]: Access = 10475, Miss = 3420, Miss_rate = 0.326, Pending_hits = 165, Reservation_fails = 524
	L1D_cache_core[7]: Access = 11112, Miss = 3677, Miss_rate = 0.331, Pending_hits = 175, Reservation_fails = 590
	L1D_total_cache_accesses = 87267
	L1D_total_cache_misses = 28882
	L1D_total_cache_miss_rate = 0.3310
	L1D_total_cache_pending_hits = 1255
	L1D_total_cache_reservation_fails = 4633
	L1D_cache_data_port_util = 0.150
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1224
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4550
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 83
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1152, 963, 964, 738, 1016, 1194, 1196, 990, 1165, 1013, 1015, 863, 1042, 1092, 1116, 1222, 
gpgpu_n_tot_thrd_icount = 4381152
gpgpu_n_tot_w_icount = 136911
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13011
gpgpu_n_mem_write_global = 17448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 123247
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26589	W0_Idle:497319	W0_Scoreboard:879994	W1:35500	W2:15665	W3:10934	W4:7041	W5:5018	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:15253
single_issue_nums: WS0:35020	WS1:34251	WS2:33613	WS3:34027	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104088 {8:13011,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 697920 {40:17448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 520440 {40:13011,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139584 {8:17448,}
maxmflatency = 852 
max_icnt2mem_latency = 144 
maxmrqlatency = 165 
max_icnt2sh_latency = 38 
averagemflatency = 331 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:6268 	100 	77 	98 	61 	83 	129 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22072 	1465 	6922 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28035 	2194 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27510 	2506 	325 	116 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	62 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5459      5424      6123      6169      5165      5167         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5421      5443      6147      6118      5180      5156         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5456      5459      6135      6148      5165      5176         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5454      5427      6141      6133      5169      5158         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5455      6135      6116      6139      5164      5173         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5422      6164      6145      5181      5155         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5864      5416      6140      6108      5163      5178         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5416      6142      6131      5159      5162         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5430      6159      6131      5165      5174         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5443      5422      9666      6145      5163      5155         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5429      5441      6141      6130      5163      5173         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5427      6132      6132      5170      5164         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6601      5438      6122      6114      5161      5166         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5428      6137      6149      5164      5157         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5442      6173      6115      6144      5157      5169         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5446      5441      6155      6140      5168      5166         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 82.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 68.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 77.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 513.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 76.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6909/96 = 71.968750
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4989
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        54        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        40        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        49        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       485        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        48        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1920
min_bank_accesses = 0!
chip skew: 555/66 = 8.41
average mf latency per bank:
dram[0]:        889       885       801       812      3179      3027    none      none      none      none      none      none      none      none      none      none  
dram[1]:        860       851       802       771      2520      3089    none      none      none      none      none      none      none      none      none      none  
dram[2]:        891       879       813       769      2516      2705    none      none      none      none      none      none      none      none      none      none  
dram[3]:        866       876       777       795      2804      2246    none      none      none      none      none      none      none      none      none      none  
dram[4]:        900       886       799       781      2903      3111    none      none      none      none      none      none      none      none      none      none  
dram[5]:        860       896       806       807      2595      2491    none      none      none      none      none      none      none      none      none      none  
dram[6]:        889       872       826       801      2722      2845    none      none      none      none      none      none      none      none      none      none  
dram[7]:        894       868       750       795      3018      3461    none      none      none      none      none      none      none      none      none      none  
dram[8]:        880       901       758       779      2732      2304    none      none      none      none      none      none      none      none      none      none  
dram[9]:        857       890       766       773      2732      2859    none      none      none      none      none      none      none      none      none      none  
dram[10]:        880       886       785       785      2518      2719    none      none      none      none      none      none      none      none      none      none  
dram[11]:        891       876       771       787      2680      2723    none      none      none      none      none      none      none      none      none      none  
dram[12]:        892       867       757       794       976      2239    none      none      none      none      none      none      none      none      none      none  
dram[13]:        885       894       770       791      2187      2641    none      none      none      none      none      none      none      none      none      none  
dram[14]:        906       873       764       753      2575      2371    none      none      none      none      none      none      none      none      none      none  
dram[15]:        858       873       787       792      2576      3191    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        719       732       711       725       646       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        722       719       714       726       646       648         0         0         0         0         0         0         0         0         0         0
dram[2]:        735       717       735       735       649       647         0         0         0         0         0         0         0         0         0         0
dram[3]:        723       715       712       718       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        726       712       729       732       647       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        720       719       711       711       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        710       710       729       729       646       649         0         0         0         0         0         0         0         0         0         0
dram[7]:        711       710       732       727       646       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        731       731       725       725       648       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        718       713       705       728       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        723       732       725       725       646       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        706       723       703       724       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        724       724       710       726       852       647         0         0         0         0         0         0         0         0         0         0
dram[13]:        720       728       724       725       647       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        717       725       706       711       646       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        721       723       703       706       649       648         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=664314 n_nop=663925 n_act=6 n_pre=0 n_ref_event=0 n_req=383 n_rd=312 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0005765
n_activity=16299 dram_eff=0.0235
bk0: 64a 664008i bk1: 64a 664039i bk2: 64a 664048i bk3: 64a 664080i bk4: 28a 663925i bk5: 28a 663975i bk6: 0a 664314i bk7: 0a 664314i bk8: 0a 664314i bk9: 0a 664314i bk10: 0a 664314i bk11: 0a 664314i bk12: 0a 664314i bk13: 0a 664314i bk14: 0a 664314i bk15: 0a 664314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984334
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.128733
Bank_Level_Parallism_Col = 1.119773
Bank_Level_Parallism_Ready = 1.007833
write_to_read_ratio_blp_rw_average = 0.150490
GrpLevelPara = 1.119773 

BW Util details:
bwutil = 0.000577 
total_CMD = 664314 
util_bw = 383 
Wasted_Col = 1559 
Wasted_Row = 0 
Idle = 662372 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 124 
RTWc_limit = 238 
CCDLc_limit = 820 
rwq = 0 
CCDLc_limit_alone = 802 
WTRc_limit_alone = 115 
RTWc_limit_alone = 229 

Commands details: 
total_CMD = 664314 
n_nop = 663925 
Read = 312 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 383 
total_req = 383 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 383 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000577 
Either_Row_CoL_Bus_Util = 0.000586 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000879102
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=664314 n_nop=663908 n_act=6 n_pre=0 n_ref_event=0 n_req=400 n_rd=312 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0006021
n_activity=16990 dram_eff=0.02354
bk0: 64a 664081i bk1: 64a 664029i bk2: 64a 664121i bk3: 64a 664028i bk4: 28a 663915i bk5: 28a 664089i bk6: 0a 664314i bk7: 0a 664314i bk8: 0a 664314i bk9: 0a 664314i bk10: 0a 664314i bk11: 0a 664314i bk12: 0a 664314i bk13: 0a 664314i bk14: 0a 664314i bk15: 0a 664314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985000
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.033231
Bank_Level_Parallism_Col = 1.032804
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.162225
GrpLevelPara = 1.032804 

BW Util details:
bwutil = 0.000602 
total_CMD = 664314 
util_bw = 400 
Wasted_Col = 1556 
Wasted_Row = 0 
Idle = 662358 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 222 
CCDLc_limit = 759 
rwq = 0 
CCDLc_limit_alone = 750 
WTRc_limit_alone = 32 
RTWc_limit_alone = 213 

Commands details: 
total_CMD = 664314 
n_nop = 663908 
Read = 312 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 400 
total_req = 400 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 400 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000602 
Either_Row_CoL_Bus_Util = 0.000611 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000755667
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=664314 n_nop=663897 n_act=6 n_pre=0 n_ref_event=0 n_req=411 n_rd=312 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0006187
n_activity=16549 dram_eff=0.02484
bk0: 64a 664095i bk1: 64a 663990i bk2: 64a 664056i bk3: 64a 664006i bk4: 28a 664136i bk5: 28a 663956i bk6: 0a 664314i bk7: 0a 664314i bk8: 0a 664314i bk9: 0a 664314i bk10: 0a 664314i bk11: 0a 664314i bk12: 0a 664314i bk13: 0a 664314i bk14: 0a 664314i bk15: 0a 664314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985401
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088407
Bank_Level_Parallism_Col = 1.087533
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.130504
GrpLevelPara = 1.087533 

BW Util details:
bwutil = 0.000619 
total_CMD = 664314 
util_bw = 411 
Wasted_Col = 1478 
Wasted_Row = 0 
Idle = 662425 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 132 
CCDLc_limit = 892 
rwq = 0 
CCDLc_limit_alone = 892 
WTRc_limit_alone = 0 
RTWc_limit_alone = 132 

Commands details: 
total_CMD = 664314 
n_nop = 663897 
Read = 312 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 411 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000619 
Either_Row_CoL_Bus_Util = 0.000628 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00125242
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=664314 n_nop=663889 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0006307
n_activity=16346 dram_eff=0.02563
bk0: 64a 664067i bk1: 64a 664074i bk2: 64a 664145i bk3: 64a 664075i bk4: 28a 663934i bk5: 28a 664005i bk6: 0a 664314i bk7: 0a 664314i bk8: 0a 664314i bk9: 0a 664314i bk10: 0a 664314i bk11: 0a 664314i bk12: 0a 664314i bk13: 0a 664314i bk14: 0a 664314i bk15: 0a 664314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.076882
Bank_Level_Parallism_Col = 1.076550
Bank_Level_Parallism_Ready = 1.002387
write_to_read_ratio_blp_rw_average = 0.202156
GrpLevelPara = 1.076550 

BW Util details:
bwutil = 0.000631 
total_CMD = 664314 
util_bw = 419 
Wasted_Col = 1441 
Wasted_Row = 0 
Idle = 662454 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 229 
CCDLc_limit = 738 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 3 
RTWc_limit_alone = 226 

Commands details: 
total_CMD = 664314 
n_nop = 663889 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000631 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00112748
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=664314 n_nop=663919 n_act=6 n_pre=0 n_ref_event=0 n_req=389 n_rd=312 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0005856
n_activity=15970 dram_eff=0.02436
bk0: 64a 664090i bk1: 64a 664015i bk2: 64a 664071i bk3: 64a 664092i bk4: 28a 663874i bk5: 28a 663997i bk6: 0a 664314i bk7: 0a 664314i bk8: 0a 664314i bk9: 0a 664314i bk10: 0a 664314i bk11: 0a 664314i bk12: 0a 664314i bk13: 0a 664314i bk14: 0a 664314i bk15: 0a 664314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984576
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080506
Bank_Level_Parallism_Col = 1.080203
Bank_Level_Parallism_Ready = 1.002571
write_to_read_ratio_blp_rw_average = 0.216751
GrpLevelPara = 1.080203 

BW Util details:
bwutil = 0.000586 
total_CMD = 664314 
util_bw = 389 
Wasted_Col = 1586 
Wasted_Row = 0 
Idle = 662339 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 333 
CCDLc_limit = 793 
rwq = 0 
CCDLc_limit_alone = 781 
WTRc_limit_alone = 9 
RTWc_limit_alone = 321 

Commands details: 
total_CMD = 664314 
n_nop = 663919 
Read = 312 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 389 
total_req = 389 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 389 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000595 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00100856
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=664314 n_nop=663893 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=311 n_rd_L2_A=0 n_write=104 n_wr_bk=0 bw_util=0.0006247
n_activity=17294 dram_eff=0.024
bk0: 64a 664065i bk1: 64a 664089i bk2: 63a 664067i bk3: 64a 664072i bk4: 28a 664079i bk5: 28a 664115i bk6: 0a 664314i bk7: 0a 664314i bk8: 0a 664314i bk9: 0a 664314i bk10: 0a 664314i bk11: 0a 664314i bk12: 0a 664314i bk13: 0a 664314i bk14: 0a 664314i bk15: 0a 664314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.033067
Bank_Level_Parallism_Col = 1.032590
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.082905
GrpLevelPara = 1.032590 

BW Util details:
bwutil = 0.000625 
total_CMD = 664314 
util_bw = 415 
Wasted_Col = 1339 
Wasted_Row = 0 
Idle = 662560 

BW Util Bottlenecks: 
RCDc_limit = 593 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 10 
CCDLc_limit = 745 
rwq = 0 
CCDLc_limit_alone = 745 
WTRc_limit_alone = 29 
RTWc_limit_alone = 10 

Commands details: 
total_CMD = 664314 
n_nop = 663893 
Read = 311 
Write = 104 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000625 
Either_Row_CoL_Bus_Util = 0.000634 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000758677
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=664314 n_nop=663911 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0005976
n_activity=15144 dram_eff=0.02622
bk0: 64a 664017i bk1: 64a 664039i bk2: 64a 664025i bk3: 64a 664048i bk4: 28a 664007i bk5: 28a 663856i bk6: 0a 664314i bk7: 0a 664314i bk8: 0a 664314i bk9: 0a 664314i bk10: 0a 664314i bk11: 0a 664314i bk12: 0a 664314i bk13: 0a 664314i bk14: 0a 664314i bk15: 0a 664314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.087928
Bank_Level_Parallism_Col = 1.087661
Bank_Level_Parallism_Ready = 1.007557
write_to_read_ratio_blp_rw_average = 0.198666
GrpLevelPara = 1.087661 

BW Util details:
bwutil = 0.000598 
total_CMD = 664314 
util_bw = 397 
Wasted_Col = 1707 
Wasted_Row = 0 
Idle = 662210 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 292 
CCDLc_limit = 978 
rwq = 0 
CCDLc_limit_alone = 969 
WTRc_limit_alone = 0 
RTWc_limit_alone = 283 

Commands details: 
total_CMD = 664314 
n_nop = 663911 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000607 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00108684
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=664314 n_nop=663931 n_act=6 n_pre=0 n_ref_event=0 n_req=377 n_rd=311 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005675
n_activity=15514 dram_eff=0.0243
bk0: 64a 664069i bk1: 64a 664040i bk2: 64a 664015i bk3: 63a 664162i bk4: 28a 664113i bk5: 28a 664074i bk6: 0a 664314i bk7: 0a 664314i bk8: 0a 664314i bk9: 0a 664314i bk10: 0a 664314i bk11: 0a 664314i bk12: 0a 664314i bk13: 0a 664314i bk14: 0a 664314i bk15: 0a 664314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984085
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.171691
Bank_Level_Parallism_Col = 1.163601
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049277
GrpLevelPara = 1.163601 

BW Util details:
bwutil = 0.000568 
total_CMD = 664314 
util_bw = 377 
Wasted_Col = 1149 
Wasted_Row = 0 
Idle = 662788 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 779 
rwq = 0 
CCDLc_limit_alone = 779 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 664314 
n_nop = 663931 
Read = 311 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 377 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 377 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000568 
Either_Row_CoL_Bus_Util = 0.000577 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000693949
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=664314 n_nop=663893 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0006247
n_activity=16415 dram_eff=0.02528
bk0: 64a 664076i bk1: 64a 664056i bk2: 64a 664127i bk3: 64a 664105i bk4: 28a 663983i bk5: 28a 663867i bk6: 0a 664314i bk7: 0a 664314i bk8: 0a 664314i bk9: 0a 664314i bk10: 0a 664314i bk11: 0a 664314i bk12: 0a 664314i bk13: 0a 664314i bk14: 0a 664314i bk15: 0a 664314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.074742
Bank_Level_Parallism_Col = 1.074419
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.220672
GrpLevelPara = 1.074419 

BW Util details:
bwutil = 0.000625 
total_CMD = 664314 
util_bw = 415 
Wasted_Col = 1525 
Wasted_Row = 0 
Idle = 662374 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 242 
CCDLc_limit = 791 
rwq = 0 
CCDLc_limit_alone = 777 
WTRc_limit_alone = 32 
RTWc_limit_alone = 228 

Commands details: 
total_CMD = 664314 
n_nop = 663893 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000625 
Either_Row_CoL_Bus_Util = 0.000634 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00153993
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=664314 n_nop=663914 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005931
n_activity=15694 dram_eff=0.02511
bk0: 64a 663970i bk1: 64a 663941i bk2: 64a 664026i bk3: 64a 664078i bk4: 28a 664106i bk5: 28a 664096i bk6: 0a 664314i bk7: 0a 664314i bk8: 0a 664314i bk9: 0a 664314i bk10: 0a 664314i bk11: 0a 664314i bk12: 0a 664314i bk13: 0a 664314i bk14: 0a 664314i bk15: 0a 664314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125000
Bank_Level_Parallism_Col = 1.124179
Bank_Level_Parallism_Ready = 1.002538
write_to_read_ratio_blp_rw_average = 0.085886
GrpLevelPara = 1.124179 

BW Util details:
bwutil = 0.000593 
total_CMD = 664314 
util_bw = 394 
Wasted_Col = 1438 
Wasted_Row = 0 
Idle = 662482 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 984 
rwq = 0 
CCDLc_limit_alone = 984 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 664314 
n_nop = 663914 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000593 
Either_Row_CoL_Bus_Util = 0.000602 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000925767
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=664314 n_nop=663902 n_act=6 n_pre=0 n_ref_event=0 n_req=406 n_rd=311 n_rd_L2_A=0 n_write=95 n_wr_bk=0 bw_util=0.0006112
n_activity=16764 dram_eff=0.02422
bk0: 64a 664062i bk1: 64a 664003i bk2: 63a 664114i bk3: 64a 664057i bk4: 28a 664097i bk5: 28a 664151i bk6: 0a 664314i bk7: 0a 664314i bk8: 0a 664314i bk9: 0a 664314i bk10: 0a 664314i bk11: 0a 664314i bk12: 0a 664314i bk13: 0a 664314i bk14: 0a 664314i bk15: 0a 664314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985222
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.091898
Bank_Level_Parallism_Col = 1.091571
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.064888
GrpLevelPara = 1.091571 

BW Util details:
bwutil = 0.000611 
total_CMD = 664314 
util_bw = 406 
Wasted_Col = 1248 
Wasted_Row = 0 
Idle = 662660 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 750 
rwq = 0 
CCDLc_limit_alone = 750 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 664314 
n_nop = 663902 
Read = 311 
Write = 95 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 406 
total_req = 406 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 406 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000611 
Either_Row_CoL_Bus_Util = 0.000620 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00117866
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=664314 n_nop=663906 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0006051
n_activity=15412 dram_eff=0.02608
bk0: 64a 663993i bk1: 64a 663997i bk2: 64a 663918i bk3: 64a 664039i bk4: 28a 664061i bk5: 28a 663991i bk6: 0a 664314i bk7: 0a 664314i bk8: 0a 664314i bk9: 0a 664314i bk10: 0a 664314i bk11: 0a 664314i bk12: 0a 664314i bk13: 0a 664314i bk14: 0a 664314i bk15: 0a 664314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.192388
Bank_Level_Parallism_Col = 1.177116
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.119383
GrpLevelPara = 1.177116 

BW Util details:
bwutil = 0.000605 
total_CMD = 664314 
util_bw = 402 
Wasted_Col = 1516 
Wasted_Row = 0 
Idle = 662396 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 104 
RTWc_limit = 133 
CCDLc_limit = 984 
rwq = 0 
CCDLc_limit_alone = 984 
WTRc_limit_alone = 104 
RTWc_limit_alone = 133 

Commands details: 
total_CMD = 664314 
n_nop = 663906 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000605 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00114554
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=664314 n_nop=663441 n_act=6 n_pre=0 n_ref_event=0 n_req=867 n_rd=312 n_rd_L2_A=0 n_write=555 n_wr_bk=0 bw_util=0.001305
n_activity=23601 dram_eff=0.03674
bk0: 64a 664020i bk1: 64a 663984i bk2: 64a 664019i bk3: 64a 664064i bk4: 28a 658311i bk5: 28a 664055i bk6: 0a 664314i bk7: 0a 664314i bk8: 0a 664314i bk9: 0a 664314i bk10: 0a 664314i bk11: 0a 664314i bk12: 0a 664314i bk13: 0a 664314i bk14: 0a 664314i bk15: 0a 664314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993080
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.043905
Bank_Level_Parallism_Col = 1.043675
Bank_Level_Parallism_Ready = 1.002307
write_to_read_ratio_blp_rw_average = 0.813090
GrpLevelPara = 1.043675 

BW Util details:
bwutil = 0.001305 
total_CMD = 664314 
util_bw = 867 
Wasted_Col = 7082 
Wasted_Row = 0 
Idle = 656365 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 90 
RTWc_limit = 74 
CCDLc_limit = 6628 
rwq = 0 
CCDLc_limit_alone = 6628 
WTRc_limit_alone = 90 
RTWc_limit_alone = 74 

Commands details: 
total_CMD = 664314 
n_nop = 663441 
Read = 312 
Write = 555 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 867 
total_req = 867 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 867 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.001305 
Either_Row_CoL_Bus_Util = 0.001314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.278227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.278227
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=664314 n_nop=663883 n_act=6 n_pre=0 n_ref_event=0 n_req=425 n_rd=312 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.0006398
n_activity=16684 dram_eff=0.02547
bk0: 64a 664054i bk1: 64a 664043i bk2: 64a 664058i bk3: 64a 663934i bk4: 28a 663848i bk5: 28a 664057i bk6: 0a 664314i bk7: 0a 664314i bk8: 0a 664314i bk9: 0a 664314i bk10: 0a 664314i bk11: 0a 664314i bk12: 0a 664314i bk13: 0a 664314i bk14: 0a 664314i bk15: 0a 664314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985882
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.152315
Bank_Level_Parallism_Col = 1.140150
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.237157
GrpLevelPara = 1.140150 

BW Util details:
bwutil = 0.000640 
total_CMD = 664314 
util_bw = 425 
Wasted_Col = 1584 
Wasted_Row = 0 
Idle = 662305 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 52 
RTWc_limit = 304 
CCDLc_limit = 884 
rwq = 0 
CCDLc_limit_alone = 884 
WTRc_limit_alone = 52 
RTWc_limit_alone = 304 

Commands details: 
total_CMD = 664314 
n_nop = 663883 
Read = 312 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 425 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000640 
Either_Row_CoL_Bus_Util = 0.000649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00084448
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=664314 n_nop=663894 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0006232
n_activity=16525 dram_eff=0.02505
bk0: 64a 663991i bk1: 64a 664045i bk2: 64a 663874i bk3: 64a 664027i bk4: 28a 663916i bk5: 28a 663992i bk6: 0a 664314i bk7: 0a 664314i bk8: 0a 664314i bk9: 0a 664314i bk10: 0a 664314i bk11: 0a 664314i bk12: 0a 664314i bk13: 0a 664314i bk14: 0a 664314i bk15: 0a 664314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088771
Bank_Level_Parallism_Col = 1.088523
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.175934
GrpLevelPara = 1.088523 

BW Util details:
bwutil = 0.000623 
total_CMD = 664314 
util_bw = 414 
Wasted_Col = 1839 
Wasted_Row = 0 
Idle = 662061 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 130 
RTWc_limit = 285 
CCDLc_limit = 1018 
rwq = 0 
CCDLc_limit_alone = 999 
WTRc_limit_alone = 111 
RTWc_limit_alone = 285 

Commands details: 
total_CMD = 664314 
n_nop = 663894 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000623 
Either_Row_CoL_Bus_Util = 0.000632 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00116511
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=664314 n_nop=663913 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005946
n_activity=16453 dram_eff=0.02401
bk0: 64a 664027i bk1: 64a 664024i bk2: 64a 664048i bk3: 64a 664045i bk4: 28a 664037i bk5: 28a 663973i bk6: 0a 664314i bk7: 0a 664314i bk8: 0a 664314i bk9: 0a 664314i bk10: 0a 664314i bk11: 0a 664314i bk12: 0a 664314i bk13: 0a 664314i bk14: 0a 664314i bk15: 0a 664314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.212900
Bank_Level_Parallism_Col = 1.202517
Bank_Level_Parallism_Ready = 1.005063
write_to_read_ratio_blp_rw_average = 0.148741
GrpLevelPara = 1.202517 

BW Util details:
bwutil = 0.000595 
total_CMD = 664314 
util_bw = 395 
Wasted_Col = 1357 
Wasted_Row = 0 
Idle = 662562 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 158 
CCDLc_limit = 894 
rwq = 0 
CCDLc_limit_alone = 894 
WTRc_limit_alone = 35 
RTWc_limit_alone = 158 

Commands details: 
total_CMD = 664314 
n_nop = 663913 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000595 
Either_Row_CoL_Bus_Util = 0.000604 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0013322

========= L2 cache stats =========
L2_cache_bank[0]: Access = 964, Miss = 187, Miss_rate = 0.194, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 951, Miss = 186, Miss_rate = 0.196, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 942, Miss = 212, Miss_rate = 0.225, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 945, Miss = 185, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 951, Miss = 213, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 940, Miss = 197, Miss_rate = 0.210, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 947, Miss = 204, Miss_rate = 0.215, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 936, Miss = 211, Miss_rate = 0.225, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 949, Miss = 185, Miss_rate = 0.195, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 974, Miss = 202, Miss_rate = 0.207, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 975, Miss = 207, Miss_rate = 0.212, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 930, Miss = 198, Miss_rate = 0.213, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 943, Miss = 198, Miss_rate = 0.210, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 940, Miss = 191, Miss_rate = 0.203, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 957, Miss = 183, Miss_rate = 0.191, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 935, Miss = 191, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 902, Miss = 207, Miss_rate = 0.229, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 942, Miss = 203, Miss_rate = 0.215, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 921, Miss = 198, Miss_rate = 0.215, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 907, Miss = 192, Miss_rate = 0.212, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 940, Miss = 208, Miss_rate = 0.221, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 922, Miss = 192, Miss_rate = 0.208, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 923, Miss = 200, Miss_rate = 0.217, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 940, Miss = 201, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 925, Miss = 219, Miss_rate = 0.237, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1392, Miss = 643, Miss_rate = 0.462, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 937, Miss = 201, Miss_rate = 0.215, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 932, Miss = 215, Miss_rate = 0.231, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 900, Miss = 199, Miss_rate = 0.221, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 917, Miss = 210, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 942, Miss = 195, Miss_rate = 0.207, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 938, Miss = 194, Miss_rate = 0.207, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 30459
L2_total_cache_misses = 6827
L2_total_cache_miss_rate = 0.2241
L2_total_cache_pending_hits = 101
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8003
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 82
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 771
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1067
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13011
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=30459
icnt_total_pkts_simt_to_mem=30459
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30459
Req_Network_cycles = 113867
Req_Network_injected_packets_per_cycle =       0.2675 
Req_Network_conflicts_per_cycle =       0.0246
Req_Network_conflicts_per_cycle_util =       0.2065
Req_Bank_Level_Parallism =       2.2443
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0287
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0084

Reply_Network_injected_packets_num = 30459
Reply_Network_cycles = 113867
Reply_Network_injected_packets_per_cycle =        0.2675
Reply_Network_conflicts_per_cycle =        0.0808
Reply_Network_conflicts_per_cycle_util =       0.6315
Reply_Bank_Level_Parallism =       2.0910
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0040
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0334
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 86059 (inst/sec)
gpgpu_simulation_rate = 9488 (cycle/sec)
gpgpu_silicon_slowdown = 126475x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 5718
gpu_sim_insn = 52582
gpu_ipc =       9.1959
gpu_tot_sim_cycle = 119585
gpu_tot_sim_insn = 1085299
gpu_tot_ipc =       9.0755
gpu_tot_issued_cta = 96
gpu_occupancy = 27.0958% 
gpu_tot_occupancy = 19.5808% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0993
partiton_level_parallism_total  =       0.2595
partiton_level_parallism_util =       3.0374
partiton_level_parallism_util_total  =       2.2550
L2_BW  =       3.8145 GB/Sec
L2_BW_total  =       9.9631 GB/Sec
gpu_total_sim_rate=90441

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11087, Miss = 3686, Miss_rate = 0.332, Pending_hits = 148, Reservation_fails = 608
	L1D_cache_core[1]: Access = 11268, Miss = 3816, Miss_rate = 0.339, Pending_hits = 145, Reservation_fails = 636
	L1D_cache_core[2]: Access = 11209, Miss = 3744, Miss_rate = 0.334, Pending_hits = 153, Reservation_fails = 631
	L1D_cache_core[3]: Access = 10760, Miss = 3633, Miss_rate = 0.338, Pending_hits = 150, Reservation_fails = 544
	L1D_cache_core[4]: Access = 10946, Miss = 3670, Miss_rate = 0.335, Pending_hits = 161, Reservation_fails = 534
	L1D_cache_core[5]: Access = 10834, Miss = 3578, Miss_rate = 0.330, Pending_hits = 158, Reservation_fails = 566
	L1D_cache_core[6]: Access = 10543, Miss = 3475, Miss_rate = 0.330, Pending_hits = 165, Reservation_fails = 524
	L1D_cache_core[7]: Access = 11188, Miss = 3738, Miss_rate = 0.334, Pending_hits = 175, Reservation_fails = 590
	L1D_total_cache_accesses = 87835
	L1D_total_cache_misses = 29340
	L1D_total_cache_miss_rate = 0.3340
	L1D_total_cache_pending_hits = 1255
	L1D_total_cache_reservation_fails = 4633
	L1D_cache_data_port_util = 0.146
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1224
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4550
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 83
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1180, 991, 992, 751, 1044, 1222, 1224, 1018, 1193, 1041, 1043, 891, 1070, 1120, 1129, 1235, 
gpgpu_n_tot_thrd_icount = 4487200
gpgpu_n_tot_w_icount = 140225
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13139
gpgpu_n_mem_write_global = 17888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27837	W0_Idle:523246	W0_Scoreboard:887693	W1:36025	W2:16205	W3:11249	W4:7266	W5:5063	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:21	W28:57	W29:99	W30:110	W31:180	W32:16679
single_issue_nums: WS0:35849	WS1:35085	WS2:34441	WS3:34850	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105112 {8:13139,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 715520 {40:17888,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 525560 {40:13139,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143104 {8:17888,}
maxmflatency = 852 
max_icnt2mem_latency = 144 
maxmrqlatency = 165 
max_icnt2sh_latency = 38 
averagemflatency = 330 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:6272 	101 	81 	103 	73 	106 	171 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22473 	1522 	7032 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28522 	2275 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28053 	2531 	325 	116 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	63 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5459      5424      6123      6169      5165      5167         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5421      5443      6147      6118      5180      5156         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5456      5459      6135      6148      5165      5176         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5454      5427      6141      6133      5169      5158         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5455      6135      6116      6139      5164      5173         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5422      6164      6145      5181      5155         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5864      5416      6140      6108      5163      5178         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5416      6142      6131      5159      5162         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5430      6159      6131      5165      5174         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5443      5422      9666      6145      5163      5155         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5429      5441      6141      6130      5163      5173         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5427      6132      6132      5170      5164         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6601      5438      6122      6114      5161      5166         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5428      6137      6149      5164      5157         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5442      6173      6115      6144      5157      5169         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5446      5441      6155      6140      5168      5166         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 82.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 68.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 77.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 623.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 76.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7019/96 = 73.114586
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4989
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        54        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        40        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        49        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       595        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        48        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 665/66 = 10.08
average mf latency per bank:
dram[0]:        889       885       801       812      3225      3082    none      none      none      none      none      none      none      none      none      none  
dram[1]:        860       851       802       771      2569      3143    none      none      none      none      none      none      none      none      none      none  
dram[2]:        891       879       813       769      2557      2750    none      none      none      none      none      none      none      none      none      none  
dram[3]:        866       876       777       795      2858      2282    none      none      none      none      none      none      none      none      none      none  
dram[4]:        900       886       799       781      2954      3159    none      none      none      none      none      none      none      none      none      none  
dram[5]:        860       896       806       807      2643      2536    none      none      none      none      none      none      none      none      none      none  
dram[6]:        889       872       826       801      2767      2891    none      none      none      none      none      none      none      none      none      none  
dram[7]:        894       868       750       795      3077      3519    none      none      none      none      none      none      none      none      none      none  
dram[8]:        880       901       758       779      2786      2337    none      none      none      none      none      none      none      none      none      none  
dram[9]:        857       890       766       773      2779      2905    none      none      none      none      none      none      none      none      none      none  
dram[10]:        880       886       785       785      2567      2755    none      none      none      none      none      none      none      none      none      none  
dram[11]:        891       876       771       787      2722      2772    none      none      none      none      none      none      none      none      none      none  
dram[12]:        892       867       757       794       934      2278    none      none      none      none      none      none      none      none      none      none  
dram[13]:        885       894       770       791      2227      2685    none      none      none      none      none      none      none      none      none      none  
dram[14]:        906       873       764       753      2619      2414    none      none      none      none      none      none      none      none      none      none  
dram[15]:        858       873       787       792      2623      3247    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        719       732       711       725       646       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        722       719       714       726       646       648         0         0         0         0         0         0         0         0         0         0
dram[2]:        735       717       735       735       649       647         0         0         0         0         0         0         0         0         0         0
dram[3]:        723       715       712       718       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        726       712       729       732       647       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        720       719       711       711       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        710       710       729       729       646       649         0         0         0         0         0         0         0         0         0         0
dram[7]:        711       710       732       727       646       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        731       731       725       725       648       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        718       713       705       728       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        723       732       725       725       646       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        706       723       703       724       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        724       724       710       726       852       647         0         0         0         0         0         0         0         0         0         0
dram[13]:        720       728       724       725       647       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        717       725       706       711       646       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        721       723       703       706       649       648         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=697673 n_nop=697284 n_act=6 n_pre=0 n_ref_event=0 n_req=383 n_rd=312 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.000549
n_activity=16299 dram_eff=0.0235
bk0: 64a 697367i bk1: 64a 697398i bk2: 64a 697407i bk3: 64a 697439i bk4: 28a 697284i bk5: 28a 697334i bk6: 0a 697673i bk7: 0a 697673i bk8: 0a 697673i bk9: 0a 697673i bk10: 0a 697673i bk11: 0a 697673i bk12: 0a 697673i bk13: 0a 697673i bk14: 0a 697673i bk15: 0a 697673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984334
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.128733
Bank_Level_Parallism_Col = 1.119773
Bank_Level_Parallism_Ready = 1.007833
write_to_read_ratio_blp_rw_average = 0.150490
GrpLevelPara = 1.119773 

BW Util details:
bwutil = 0.000549 
total_CMD = 697673 
util_bw = 383 
Wasted_Col = 1559 
Wasted_Row = 0 
Idle = 695731 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 124 
RTWc_limit = 238 
CCDLc_limit = 820 
rwq = 0 
CCDLc_limit_alone = 802 
WTRc_limit_alone = 115 
RTWc_limit_alone = 229 

Commands details: 
total_CMD = 697673 
n_nop = 697284 
Read = 312 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 383 
total_req = 383 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 383 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000549 
Either_Row_CoL_Bus_Util = 0.000558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000837068
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=697673 n_nop=697267 n_act=6 n_pre=0 n_ref_event=0 n_req=400 n_rd=312 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0005733
n_activity=16990 dram_eff=0.02354
bk0: 64a 697440i bk1: 64a 697388i bk2: 64a 697480i bk3: 64a 697387i bk4: 28a 697274i bk5: 28a 697448i bk6: 0a 697673i bk7: 0a 697673i bk8: 0a 697673i bk9: 0a 697673i bk10: 0a 697673i bk11: 0a 697673i bk12: 0a 697673i bk13: 0a 697673i bk14: 0a 697673i bk15: 0a 697673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985000
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.033231
Bank_Level_Parallism_Col = 1.032804
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.162225
GrpLevelPara = 1.032804 

BW Util details:
bwutil = 0.000573 
total_CMD = 697673 
util_bw = 400 
Wasted_Col = 1556 
Wasted_Row = 0 
Idle = 695717 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 222 
CCDLc_limit = 759 
rwq = 0 
CCDLc_limit_alone = 750 
WTRc_limit_alone = 32 
RTWc_limit_alone = 213 

Commands details: 
total_CMD = 697673 
n_nop = 697267 
Read = 312 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 400 
total_req = 400 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 400 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000719535
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=697673 n_nop=697256 n_act=6 n_pre=0 n_ref_event=0 n_req=411 n_rd=312 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0005891
n_activity=16549 dram_eff=0.02484
bk0: 64a 697454i bk1: 64a 697349i bk2: 64a 697415i bk3: 64a 697365i bk4: 28a 697495i bk5: 28a 697315i bk6: 0a 697673i bk7: 0a 697673i bk8: 0a 697673i bk9: 0a 697673i bk10: 0a 697673i bk11: 0a 697673i bk12: 0a 697673i bk13: 0a 697673i bk14: 0a 697673i bk15: 0a 697673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985401
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088407
Bank_Level_Parallism_Col = 1.087533
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.130504
GrpLevelPara = 1.087533 

BW Util details:
bwutil = 0.000589 
total_CMD = 697673 
util_bw = 411 
Wasted_Col = 1478 
Wasted_Row = 0 
Idle = 695784 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 132 
CCDLc_limit = 892 
rwq = 0 
CCDLc_limit_alone = 892 
WTRc_limit_alone = 0 
RTWc_limit_alone = 132 

Commands details: 
total_CMD = 697673 
n_nop = 697256 
Read = 312 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 411 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000589 
Either_Row_CoL_Bus_Util = 0.000598 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00119254
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=697673 n_nop=697248 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0006006
n_activity=16346 dram_eff=0.02563
bk0: 64a 697426i bk1: 64a 697433i bk2: 64a 697504i bk3: 64a 697434i bk4: 28a 697293i bk5: 28a 697364i bk6: 0a 697673i bk7: 0a 697673i bk8: 0a 697673i bk9: 0a 697673i bk10: 0a 697673i bk11: 0a 697673i bk12: 0a 697673i bk13: 0a 697673i bk14: 0a 697673i bk15: 0a 697673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.076882
Bank_Level_Parallism_Col = 1.076550
Bank_Level_Parallism_Ready = 1.002387
write_to_read_ratio_blp_rw_average = 0.202156
GrpLevelPara = 1.076550 

BW Util details:
bwutil = 0.000601 
total_CMD = 697673 
util_bw = 419 
Wasted_Col = 1441 
Wasted_Row = 0 
Idle = 695813 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 229 
CCDLc_limit = 738 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 3 
RTWc_limit_alone = 226 

Commands details: 
total_CMD = 697673 
n_nop = 697248 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000601 
Either_Row_CoL_Bus_Util = 0.000609 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107357
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=697673 n_nop=697278 n_act=6 n_pre=0 n_ref_event=0 n_req=389 n_rd=312 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0005576
n_activity=15970 dram_eff=0.02436
bk0: 64a 697449i bk1: 64a 697374i bk2: 64a 697430i bk3: 64a 697451i bk4: 28a 697233i bk5: 28a 697356i bk6: 0a 697673i bk7: 0a 697673i bk8: 0a 697673i bk9: 0a 697673i bk10: 0a 697673i bk11: 0a 697673i bk12: 0a 697673i bk13: 0a 697673i bk14: 0a 697673i bk15: 0a 697673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984576
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080506
Bank_Level_Parallism_Col = 1.080203
Bank_Level_Parallism_Ready = 1.002571
write_to_read_ratio_blp_rw_average = 0.216751
GrpLevelPara = 1.080203 

BW Util details:
bwutil = 0.000558 
total_CMD = 697673 
util_bw = 389 
Wasted_Col = 1586 
Wasted_Row = 0 
Idle = 695698 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 333 
CCDLc_limit = 793 
rwq = 0 
CCDLc_limit_alone = 781 
WTRc_limit_alone = 9 
RTWc_limit_alone = 321 

Commands details: 
total_CMD = 697673 
n_nop = 697278 
Read = 312 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 389 
total_req = 389 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 389 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000558 
Either_Row_CoL_Bus_Util = 0.000566 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000960335
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=697673 n_nop=697252 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=311 n_rd_L2_A=0 n_write=104 n_wr_bk=0 bw_util=0.0005948
n_activity=17294 dram_eff=0.024
bk0: 64a 697424i bk1: 64a 697448i bk2: 63a 697426i bk3: 64a 697431i bk4: 28a 697438i bk5: 28a 697474i bk6: 0a 697673i bk7: 0a 697673i bk8: 0a 697673i bk9: 0a 697673i bk10: 0a 697673i bk11: 0a 697673i bk12: 0a 697673i bk13: 0a 697673i bk14: 0a 697673i bk15: 0a 697673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.033067
Bank_Level_Parallism_Col = 1.032590
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.082905
GrpLevelPara = 1.032590 

BW Util details:
bwutil = 0.000595 
total_CMD = 697673 
util_bw = 415 
Wasted_Col = 1339 
Wasted_Row = 0 
Idle = 695919 

BW Util Bottlenecks: 
RCDc_limit = 593 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 10 
CCDLc_limit = 745 
rwq = 0 
CCDLc_limit_alone = 745 
WTRc_limit_alone = 29 
RTWc_limit_alone = 10 

Commands details: 
total_CMD = 697673 
n_nop = 697252 
Read = 311 
Write = 104 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000595 
Either_Row_CoL_Bus_Util = 0.000603 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000722401
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=697673 n_nop=697270 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.000569
n_activity=15144 dram_eff=0.02622
bk0: 64a 697376i bk1: 64a 697398i bk2: 64a 697384i bk3: 64a 697407i bk4: 28a 697366i bk5: 28a 697215i bk6: 0a 697673i bk7: 0a 697673i bk8: 0a 697673i bk9: 0a 697673i bk10: 0a 697673i bk11: 0a 697673i bk12: 0a 697673i bk13: 0a 697673i bk14: 0a 697673i bk15: 0a 697673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.087928
Bank_Level_Parallism_Col = 1.087661
Bank_Level_Parallism_Ready = 1.007557
write_to_read_ratio_blp_rw_average = 0.198666
GrpLevelPara = 1.087661 

BW Util details:
bwutil = 0.000569 
total_CMD = 697673 
util_bw = 397 
Wasted_Col = 1707 
Wasted_Row = 0 
Idle = 695569 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 292 
CCDLc_limit = 978 
rwq = 0 
CCDLc_limit_alone = 969 
WTRc_limit_alone = 0 
RTWc_limit_alone = 283 

Commands details: 
total_CMD = 697673 
n_nop = 697270 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000569 
Either_Row_CoL_Bus_Util = 0.000578 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00103487
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=697673 n_nop=697290 n_act=6 n_pre=0 n_ref_event=0 n_req=377 n_rd=311 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005404
n_activity=15514 dram_eff=0.0243
bk0: 64a 697428i bk1: 64a 697399i bk2: 64a 697374i bk3: 63a 697521i bk4: 28a 697472i bk5: 28a 697433i bk6: 0a 697673i bk7: 0a 697673i bk8: 0a 697673i bk9: 0a 697673i bk10: 0a 697673i bk11: 0a 697673i bk12: 0a 697673i bk13: 0a 697673i bk14: 0a 697673i bk15: 0a 697673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984085
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.171691
Bank_Level_Parallism_Col = 1.163601
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049277
GrpLevelPara = 1.163601 

BW Util details:
bwutil = 0.000540 
total_CMD = 697673 
util_bw = 377 
Wasted_Col = 1149 
Wasted_Row = 0 
Idle = 696147 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 779 
rwq = 0 
CCDLc_limit_alone = 779 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 697673 
n_nop = 697290 
Read = 311 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 377 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 377 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000540 
Either_Row_CoL_Bus_Util = 0.000549 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000660768
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=697673 n_nop=697252 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005948
n_activity=16415 dram_eff=0.02528
bk0: 64a 697435i bk1: 64a 697415i bk2: 64a 697486i bk3: 64a 697464i bk4: 28a 697342i bk5: 28a 697226i bk6: 0a 697673i bk7: 0a 697673i bk8: 0a 697673i bk9: 0a 697673i bk10: 0a 697673i bk11: 0a 697673i bk12: 0a 697673i bk13: 0a 697673i bk14: 0a 697673i bk15: 0a 697673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.074742
Bank_Level_Parallism_Col = 1.074419
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.220672
GrpLevelPara = 1.074419 

BW Util details:
bwutil = 0.000595 
total_CMD = 697673 
util_bw = 415 
Wasted_Col = 1525 
Wasted_Row = 0 
Idle = 695733 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 242 
CCDLc_limit = 791 
rwq = 0 
CCDLc_limit_alone = 777 
WTRc_limit_alone = 32 
RTWc_limit_alone = 228 

Commands details: 
total_CMD = 697673 
n_nop = 697252 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000595 
Either_Row_CoL_Bus_Util = 0.000603 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0014663
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=697673 n_nop=697273 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005647
n_activity=15694 dram_eff=0.02511
bk0: 64a 697329i bk1: 64a 697300i bk2: 64a 697385i bk3: 64a 697437i bk4: 28a 697465i bk5: 28a 697455i bk6: 0a 697673i bk7: 0a 697673i bk8: 0a 697673i bk9: 0a 697673i bk10: 0a 697673i bk11: 0a 697673i bk12: 0a 697673i bk13: 0a 697673i bk14: 0a 697673i bk15: 0a 697673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125000
Bank_Level_Parallism_Col = 1.124179
Bank_Level_Parallism_Ready = 1.002538
write_to_read_ratio_blp_rw_average = 0.085886
GrpLevelPara = 1.124179 

BW Util details:
bwutil = 0.000565 
total_CMD = 697673 
util_bw = 394 
Wasted_Col = 1438 
Wasted_Row = 0 
Idle = 695841 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 984 
rwq = 0 
CCDLc_limit_alone = 984 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 697673 
n_nop = 697273 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000565 
Either_Row_CoL_Bus_Util = 0.000573 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000881502
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=697673 n_nop=697261 n_act=6 n_pre=0 n_ref_event=0 n_req=406 n_rd=311 n_rd_L2_A=0 n_write=95 n_wr_bk=0 bw_util=0.0005819
n_activity=16764 dram_eff=0.02422
bk0: 64a 697421i bk1: 64a 697362i bk2: 63a 697473i bk3: 64a 697416i bk4: 28a 697456i bk5: 28a 697510i bk6: 0a 697673i bk7: 0a 697673i bk8: 0a 697673i bk9: 0a 697673i bk10: 0a 697673i bk11: 0a 697673i bk12: 0a 697673i bk13: 0a 697673i bk14: 0a 697673i bk15: 0a 697673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985222
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.091898
Bank_Level_Parallism_Col = 1.091571
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.064888
GrpLevelPara = 1.091571 

BW Util details:
bwutil = 0.000582 
total_CMD = 697673 
util_bw = 406 
Wasted_Col = 1248 
Wasted_Row = 0 
Idle = 696019 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 750 
rwq = 0 
CCDLc_limit_alone = 750 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 697673 
n_nop = 697261 
Read = 311 
Write = 95 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 406 
total_req = 406 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 406 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000582 
Either_Row_CoL_Bus_Util = 0.000591 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0011223
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=697673 n_nop=697265 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005762
n_activity=15412 dram_eff=0.02608
bk0: 64a 697352i bk1: 64a 697356i bk2: 64a 697277i bk3: 64a 697398i bk4: 28a 697420i bk5: 28a 697350i bk6: 0a 697673i bk7: 0a 697673i bk8: 0a 697673i bk9: 0a 697673i bk10: 0a 697673i bk11: 0a 697673i bk12: 0a 697673i bk13: 0a 697673i bk14: 0a 697673i bk15: 0a 697673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.192388
Bank_Level_Parallism_Col = 1.177116
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.119383
GrpLevelPara = 1.177116 

BW Util details:
bwutil = 0.000576 
total_CMD = 697673 
util_bw = 402 
Wasted_Col = 1516 
Wasted_Row = 0 
Idle = 695755 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 104 
RTWc_limit = 133 
CCDLc_limit = 984 
rwq = 0 
CCDLc_limit_alone = 984 
WTRc_limit_alone = 104 
RTWc_limit_alone = 133 

Commands details: 
total_CMD = 697673 
n_nop = 697265 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000576 
Either_Row_CoL_Bus_Util = 0.000585 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00109077
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=697673 n_nop=696690 n_act=6 n_pre=0 n_ref_event=0 n_req=977 n_rd=312 n_rd_L2_A=0 n_write=665 n_wr_bk=0 bw_util=0.0014
n_activity=25286 dram_eff=0.03864
bk0: 64a 697379i bk1: 64a 697343i bk2: 64a 697378i bk3: 64a 697423i bk4: 28a 690162i bk5: 28a 697414i bk6: 0a 697673i bk7: 0a 697673i bk8: 0a 697673i bk9: 0a 697673i bk10: 0a 697673i bk11: 0a 697673i bk12: 0a 697673i bk13: 0a 697673i bk14: 0a 697673i bk15: 0a 697673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993859
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.036480
Bank_Level_Parallism_Col = 1.036286
Bank_Level_Parallism_Ready = 1.002047
write_to_read_ratio_blp_rw_average = 0.844714
GrpLevelPara = 1.036286 

BW Util details:
bwutil = 0.001400 
total_CMD = 697673 
util_bw = 977 
Wasted_Col = 8590 
Wasted_Row = 0 
Idle = 688106 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 90 
RTWc_limit = 74 
CCDLc_limit = 8136 
rwq = 0 
CCDLc_limit_alone = 8136 
WTRc_limit_alone = 90 
RTWc_limit_alone = 74 

Commands details: 
total_CMD = 697673 
n_nop = 696690 
Read = 312 
Write = 665 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 977 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.001400 
Either_Row_CoL_Bus_Util = 0.001409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.333722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333722
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=697673 n_nop=697242 n_act=6 n_pre=0 n_ref_event=0 n_req=425 n_rd=312 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.0006092
n_activity=16684 dram_eff=0.02547
bk0: 64a 697413i bk1: 64a 697402i bk2: 64a 697417i bk3: 64a 697293i bk4: 28a 697207i bk5: 28a 697416i bk6: 0a 697673i bk7: 0a 697673i bk8: 0a 697673i bk9: 0a 697673i bk10: 0a 697673i bk11: 0a 697673i bk12: 0a 697673i bk13: 0a 697673i bk14: 0a 697673i bk15: 0a 697673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985882
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.152315
Bank_Level_Parallism_Col = 1.140150
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.237157
GrpLevelPara = 1.140150 

BW Util details:
bwutil = 0.000609 
total_CMD = 697673 
util_bw = 425 
Wasted_Col = 1584 
Wasted_Row = 0 
Idle = 695664 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 52 
RTWc_limit = 304 
CCDLc_limit = 884 
rwq = 0 
CCDLc_limit_alone = 884 
WTRc_limit_alone = 52 
RTWc_limit_alone = 304 

Commands details: 
total_CMD = 697673 
n_nop = 697242 
Read = 312 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 425 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000609 
Either_Row_CoL_Bus_Util = 0.000618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000804102
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=697673 n_nop=697253 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0005934
n_activity=16525 dram_eff=0.02505
bk0: 64a 697350i bk1: 64a 697404i bk2: 64a 697233i bk3: 64a 697386i bk4: 28a 697275i bk5: 28a 697351i bk6: 0a 697673i bk7: 0a 697673i bk8: 0a 697673i bk9: 0a 697673i bk10: 0a 697673i bk11: 0a 697673i bk12: 0a 697673i bk13: 0a 697673i bk14: 0a 697673i bk15: 0a 697673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088771
Bank_Level_Parallism_Col = 1.088523
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.175934
GrpLevelPara = 1.088523 

BW Util details:
bwutil = 0.000593 
total_CMD = 697673 
util_bw = 414 
Wasted_Col = 1839 
Wasted_Row = 0 
Idle = 695420 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 130 
RTWc_limit = 285 
CCDLc_limit = 1018 
rwq = 0 
CCDLc_limit_alone = 999 
WTRc_limit_alone = 111 
RTWc_limit_alone = 285 

Commands details: 
total_CMD = 697673 
n_nop = 697253 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000593 
Either_Row_CoL_Bus_Util = 0.000602 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0011094
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=697673 n_nop=697272 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005662
n_activity=16453 dram_eff=0.02401
bk0: 64a 697386i bk1: 64a 697383i bk2: 64a 697407i bk3: 64a 697404i bk4: 28a 697396i bk5: 28a 697332i bk6: 0a 697673i bk7: 0a 697673i bk8: 0a 697673i bk9: 0a 697673i bk10: 0a 697673i bk11: 0a 697673i bk12: 0a 697673i bk13: 0a 697673i bk14: 0a 697673i bk15: 0a 697673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.212900
Bank_Level_Parallism_Col = 1.202517
Bank_Level_Parallism_Ready = 1.005063
write_to_read_ratio_blp_rw_average = 0.148741
GrpLevelPara = 1.202517 

BW Util details:
bwutil = 0.000566 
total_CMD = 697673 
util_bw = 395 
Wasted_Col = 1357 
Wasted_Row = 0 
Idle = 695921 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 158 
CCDLc_limit = 894 
rwq = 0 
CCDLc_limit_alone = 894 
WTRc_limit_alone = 35 
RTWc_limit_alone = 158 

Commands details: 
total_CMD = 697673 
n_nop = 697272 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000566 
Either_Row_CoL_Bus_Util = 0.000575 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0012685

========= L2 cache stats =========
L2_cache_bank[0]: Access = 975, Miss = 187, Miss_rate = 0.192, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 967, Miss = 186, Miss_rate = 0.192, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 957, Miss = 212, Miss_rate = 0.222, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 961, Miss = 185, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 967, Miss = 213, Miss_rate = 0.220, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 952, Miss = 197, Miss_rate = 0.207, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 963, Miss = 204, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 950, Miss = 211, Miss_rate = 0.222, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 964, Miss = 185, Miss_rate = 0.192, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 987, Miss = 202, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 990, Miss = 207, Miss_rate = 0.209, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 946, Miss = 198, Miss_rate = 0.209, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 956, Miss = 198, Miss_rate = 0.207, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 954, Miss = 191, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 973, Miss = 183, Miss_rate = 0.188, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 949, Miss = 191, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 916, Miss = 207, Miss_rate = 0.226, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 956, Miss = 203, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 935, Miss = 198, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 920, Miss = 192, Miss_rate = 0.209, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 955, Miss = 208, Miss_rate = 0.218, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 934, Miss = 192, Miss_rate = 0.206, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 936, Miss = 200, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 955, Miss = 201, Miss_rate = 0.210, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 940, Miss = 219, Miss_rate = 0.233, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1517, Miss = 753, Miss_rate = 0.496, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 953, Miss = 201, Miss_rate = 0.211, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 945, Miss = 215, Miss_rate = 0.228, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 914, Miss = 199, Miss_rate = 0.218, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 931, Miss = 210, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 955, Miss = 195, Miss_rate = 0.204, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 954, Miss = 194, Miss_rate = 0.203, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 31027
L2_total_cache_misses = 6937
L2_total_cache_miss_rate = 0.2236
L2_total_cache_pending_hits = 101
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 82
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1067
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31027
icnt_total_pkts_simt_to_mem=31027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31027
Req_Network_cycles = 119585
Req_Network_injected_packets_per_cycle =       0.2595 
Req_Network_conflicts_per_cycle =       0.0268
Req_Network_conflicts_per_cycle_util =       0.2329
Req_Bank_Level_Parallism =       2.2550
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0316
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0081

Reply_Network_injected_packets_num = 31027
Reply_Network_cycles = 119585
Reply_Network_injected_packets_per_cycle =        0.2595
Reply_Network_conflicts_per_cycle =        0.0777
Reply_Network_conflicts_per_cycle_util =       0.6252
Reply_Bank_Level_Parallism =       2.0873
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0038
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0324
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 90441 (inst/sec)
gpgpu_simulation_rate = 9965 (cycle/sec)
gpgpu_silicon_slowdown = 120421x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 8469
gpu_sim_insn = 60069
gpu_ipc =       7.0928
gpu_tot_sim_cycle = 128054
gpu_tot_sim_insn = 1145368
gpu_tot_ipc =       8.9444
gpu_tot_issued_cta = 104
gpu_occupancy = 19.8781% 
gpu_tot_occupancy = 19.6001% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1588
partiton_level_parallism_total  =       0.2528
partiton_level_parallism_util =       2.0348
partiton_level_parallism_util_total  =       2.2449
L2_BW  =       6.0985 GB/Sec
L2_BW_total  =       9.7075 GB/Sec
gpu_total_sim_rate=88105

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11359, Miss = 3828, Miss_rate = 0.337, Pending_hits = 154, Reservation_fails = 608
	L1D_cache_core[1]: Access = 11563, Miss = 3969, Miss_rate = 0.343, Pending_hits = 150, Reservation_fails = 636
	L1D_cache_core[2]: Access = 11384, Miss = 3845, Miss_rate = 0.338, Pending_hits = 156, Reservation_fails = 631
	L1D_cache_core[3]: Access = 11114, Miss = 3822, Miss_rate = 0.344, Pending_hits = 156, Reservation_fails = 544
	L1D_cache_core[4]: Access = 11265, Miss = 3829, Miss_rate = 0.340, Pending_hits = 165, Reservation_fails = 534
	L1D_cache_core[5]: Access = 11146, Miss = 3735, Miss_rate = 0.335, Pending_hits = 164, Reservation_fails = 566
	L1D_cache_core[6]: Access = 10863, Miss = 3640, Miss_rate = 0.335, Pending_hits = 176, Reservation_fails = 524
	L1D_cache_core[7]: Access = 11531, Miss = 3907, Miss_rate = 0.339, Pending_hits = 181, Reservation_fails = 590
	L1D_total_cache_accesses = 90225
	L1D_total_cache_misses = 30575
	L1D_total_cache_miss_rate = 0.3389
	L1D_total_cache_pending_hits = 1302
	L1D_total_cache_reservation_fails = 4633
	L1D_cache_data_port_util = 0.139
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1271
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4550
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 83
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1257, 1143, 1095, 763, 1223, 1299, 1403, 1145, 1271, 1220, 1196, 968, 1224, 1297, 1141, 1247, 
gpgpu_n_tot_thrd_icount = 4979520
gpgpu_n_tot_w_icount = 155610
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14368
gpgpu_n_mem_write_global = 18004
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 133658
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34425	W0_Idle:542013	W0_Scoreboard:961352	W1:40199	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:215	W32:17977
single_issue_nums: WS0:39863	WS1:39258	WS2:38057	WS3:38432	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114944 {8:14368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720160 {40:18004,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 574720 {40:14368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144032 {8:18004,}
maxmflatency = 852 
max_icnt2mem_latency = 144 
maxmrqlatency = 165 
max_icnt2sh_latency = 38 
averagemflatency = 327 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:6275 	101 	81 	103 	73 	106 	171 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23815 	1522 	7035 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29867 	2275 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29328 	2596 	330 	116 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	63 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5459      5424      6123      6169      5165      5167         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5421      5443      6147      6118      5180      5156         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5456      5459      6135      6148      5165      5176         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5454      5427      6141      6133      5169      5158         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5455      6135      6116      6139      5164      5173         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5422      6164      6145      5181      5155         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5864      5416      6140      6108      5163      5178         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5416      6142      6131      5159      5162         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5430      6159      6131      5165      5174         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5443      5422      9666      6145      5163      5155         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5429      5441      6141      6130      5163      5173         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5427      6132      6132      5170      5164         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6601      5438      6122      6114      5161      5166         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5428      6137      6149      5164      5157         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5442      6173      6115      6144      5157      5169         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5446      5441      6155      6140      5168      5166         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 82.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 68.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 77.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 623.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 76.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7022/96 = 73.145836
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        54        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        40        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        49        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       595        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        48        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2030
min_bank_accesses = 0!
chip skew: 665/66 = 10.08
average mf latency per bank:
dram[0]:        934       922       838       827      3321      3178    none      none      none      none      none      none      none      none      none      none  
dram[1]:        904       884       836       793      2652      3251    none      none      none      none      none      none      none      none      none      none  
dram[2]:        920       931       824       794      2635      2817    none      none      none      none      none      none      none      none      none      none  
dram[3]:        899       906       802       817      2959      2354    none      none      none      none      none      none      none      none      none      none  
dram[4]:        930       927       817       796      3039      3273    none      none      none      none      none      none      none      none      none      none  
dram[5]:        908       933       833       844      2729      2599    none      none      none      none      none      none      none      none      none      none  
dram[6]:        930       887       851       819      2841      2998    none      none      none      none      none      none      none      none      none      none  
dram[7]:        924       916       775       803      3166      3628    none      none      none      none      none      none      none      none      none      none  
dram[8]:        905       934       810       794      2873      2392    none      none      none      none      none      none      none      none      none      none  
dram[9]:        909       908       799       803      2861      2986    none      none      none      none      none      none      none      none      none      none  
dram[10]:        921       927       816       807      2658      2831    none      none      none      none      none      none      none      none      none      none  
dram[11]:        939       921       789       802      2814      2840    none      none      none      none      none      none      none      none      none      none  
dram[12]:        943       889       779       820       943      2335    none      none      none      none      none      none      none      none      none      none  
dram[13]:        914       909       795       816      2279      2776    none      none      none      none      none      none      none      none      none      none  
dram[14]:        946       884       790       779      2706      2488    none      none      none      none      none      none      none      none      none      none  
dram[15]:        887       921       794       807      2691      3333    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        719       732       711       725       646       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        722       719       714       726       646       648         0         0         0         0         0         0         0         0         0         0
dram[2]:        735       717       735       735       649       647         0         0         0         0         0         0         0         0         0         0
dram[3]:        723       715       712       718       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        726       712       729       732       647       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        720       719       711       711       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        710       710       729       729       646       649         0         0         0         0         0         0         0         0         0         0
dram[7]:        711       710       732       727       646       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        731       731       725       725       648       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        718       713       705       728       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        723       732       725       725       646       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        706       723       703       724       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        724       724       710       726       852       647         0         0         0         0         0         0         0         0         0         0
dram[13]:        720       728       724       725       647       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        717       725       706       711       646       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        721       723       703       706       649       648         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=747083 n_nop=746694 n_act=6 n_pre=0 n_ref_event=0 n_req=383 n_rd=312 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0005127
n_activity=16299 dram_eff=0.0235
bk0: 64a 746777i bk1: 64a 746808i bk2: 64a 746817i bk3: 64a 746849i bk4: 28a 746694i bk5: 28a 746744i bk6: 0a 747083i bk7: 0a 747083i bk8: 0a 747083i bk9: 0a 747083i bk10: 0a 747083i bk11: 0a 747083i bk12: 0a 747083i bk13: 0a 747083i bk14: 0a 747083i bk15: 0a 747083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984334
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.128733
Bank_Level_Parallism_Col = 1.119773
Bank_Level_Parallism_Ready = 1.007833
write_to_read_ratio_blp_rw_average = 0.150490
GrpLevelPara = 1.119773 

BW Util details:
bwutil = 0.000513 
total_CMD = 747083 
util_bw = 383 
Wasted_Col = 1559 
Wasted_Row = 0 
Idle = 745141 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 124 
RTWc_limit = 238 
CCDLc_limit = 820 
rwq = 0 
CCDLc_limit_alone = 802 
WTRc_limit_alone = 115 
RTWc_limit_alone = 229 

Commands details: 
total_CMD = 747083 
n_nop = 746694 
Read = 312 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 383 
total_req = 383 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 383 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000513 
Either_Row_CoL_Bus_Util = 0.000521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000781707
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=747083 n_nop=746677 n_act=6 n_pre=0 n_ref_event=0 n_req=400 n_rd=312 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0005354
n_activity=16990 dram_eff=0.02354
bk0: 64a 746850i bk1: 64a 746798i bk2: 64a 746890i bk3: 64a 746797i bk4: 28a 746684i bk5: 28a 746858i bk6: 0a 747083i bk7: 0a 747083i bk8: 0a 747083i bk9: 0a 747083i bk10: 0a 747083i bk11: 0a 747083i bk12: 0a 747083i bk13: 0a 747083i bk14: 0a 747083i bk15: 0a 747083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985000
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.033231
Bank_Level_Parallism_Col = 1.032804
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.162225
GrpLevelPara = 1.032804 

BW Util details:
bwutil = 0.000535 
total_CMD = 747083 
util_bw = 400 
Wasted_Col = 1556 
Wasted_Row = 0 
Idle = 745127 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 222 
CCDLc_limit = 759 
rwq = 0 
CCDLc_limit_alone = 750 
WTRc_limit_alone = 32 
RTWc_limit_alone = 213 

Commands details: 
total_CMD = 747083 
n_nop = 746677 
Read = 312 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 400 
total_req = 400 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 400 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000535 
Either_Row_CoL_Bus_Util = 0.000543 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000671947
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=747083 n_nop=746666 n_act=6 n_pre=0 n_ref_event=0 n_req=411 n_rd=312 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0005501
n_activity=16549 dram_eff=0.02484
bk0: 64a 746864i bk1: 64a 746759i bk2: 64a 746825i bk3: 64a 746775i bk4: 28a 746905i bk5: 28a 746725i bk6: 0a 747083i bk7: 0a 747083i bk8: 0a 747083i bk9: 0a 747083i bk10: 0a 747083i bk11: 0a 747083i bk12: 0a 747083i bk13: 0a 747083i bk14: 0a 747083i bk15: 0a 747083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985401
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088407
Bank_Level_Parallism_Col = 1.087533
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.130504
GrpLevelPara = 1.087533 

BW Util details:
bwutil = 0.000550 
total_CMD = 747083 
util_bw = 411 
Wasted_Col = 1478 
Wasted_Row = 0 
Idle = 745194 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 132 
CCDLc_limit = 892 
rwq = 0 
CCDLc_limit_alone = 892 
WTRc_limit_alone = 0 
RTWc_limit_alone = 132 

Commands details: 
total_CMD = 747083 
n_nop = 746666 
Read = 312 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 411 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000550 
Either_Row_CoL_Bus_Util = 0.000558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00111366
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=747083 n_nop=746658 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0005608
n_activity=16346 dram_eff=0.02563
bk0: 64a 746836i bk1: 64a 746843i bk2: 64a 746914i bk3: 64a 746844i bk4: 28a 746703i bk5: 28a 746774i bk6: 0a 747083i bk7: 0a 747083i bk8: 0a 747083i bk9: 0a 747083i bk10: 0a 747083i bk11: 0a 747083i bk12: 0a 747083i bk13: 0a 747083i bk14: 0a 747083i bk15: 0a 747083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.076882
Bank_Level_Parallism_Col = 1.076550
Bank_Level_Parallism_Ready = 1.002387
write_to_read_ratio_blp_rw_average = 0.202156
GrpLevelPara = 1.076550 

BW Util details:
bwutil = 0.000561 
total_CMD = 747083 
util_bw = 419 
Wasted_Col = 1441 
Wasted_Row = 0 
Idle = 745223 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 229 
CCDLc_limit = 738 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 3 
RTWc_limit_alone = 226 

Commands details: 
total_CMD = 747083 
n_nop = 746658 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000561 
Either_Row_CoL_Bus_Util = 0.000569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00100257
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=747083 n_nop=746688 n_act=6 n_pre=0 n_ref_event=0 n_req=389 n_rd=312 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0005207
n_activity=15970 dram_eff=0.02436
bk0: 64a 746859i bk1: 64a 746784i bk2: 64a 746840i bk3: 64a 746861i bk4: 28a 746643i bk5: 28a 746766i bk6: 0a 747083i bk7: 0a 747083i bk8: 0a 747083i bk9: 0a 747083i bk10: 0a 747083i bk11: 0a 747083i bk12: 0a 747083i bk13: 0a 747083i bk14: 0a 747083i bk15: 0a 747083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984576
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080506
Bank_Level_Parallism_Col = 1.080203
Bank_Level_Parallism_Ready = 1.002571
write_to_read_ratio_blp_rw_average = 0.216751
GrpLevelPara = 1.080203 

BW Util details:
bwutil = 0.000521 
total_CMD = 747083 
util_bw = 389 
Wasted_Col = 1586 
Wasted_Row = 0 
Idle = 745108 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 333 
CCDLc_limit = 793 
rwq = 0 
CCDLc_limit_alone = 781 
WTRc_limit_alone = 9 
RTWc_limit_alone = 321 

Commands details: 
total_CMD = 747083 
n_nop = 746688 
Read = 312 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 389 
total_req = 389 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 389 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000521 
Either_Row_CoL_Bus_Util = 0.000529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000896821
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=747083 n_nop=746661 n_act=6 n_pre=0 n_ref_event=0 n_req=416 n_rd=312 n_rd_L2_A=0 n_write=104 n_wr_bk=0 bw_util=0.0005568
n_activity=17381 dram_eff=0.02393
bk0: 64a 746834i bk1: 64a 746858i bk2: 64a 746836i bk3: 64a 746841i bk4: 28a 746848i bk5: 28a 746884i bk6: 0a 747083i bk7: 0a 747083i bk8: 0a 747083i bk9: 0a 747083i bk10: 0a 747083i bk11: 0a 747083i bk12: 0a 747083i bk13: 0a 747083i bk14: 0a 747083i bk15: 0a 747083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.033048
Bank_Level_Parallism_Col = 1.032571
Bank_Level_Parallism_Ready = 1.002404
write_to_read_ratio_blp_rw_average = 0.082857
GrpLevelPara = 1.032571 

BW Util details:
bwutil = 0.000557 
total_CMD = 747083 
util_bw = 416 
Wasted_Col = 1339 
Wasted_Row = 0 
Idle = 745328 

BW Util Bottlenecks: 
RCDc_limit = 593 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 10 
CCDLc_limit = 745 
rwq = 0 
CCDLc_limit_alone = 745 
WTRc_limit_alone = 29 
RTWc_limit_alone = 10 

Commands details: 
total_CMD = 747083 
n_nop = 746661 
Read = 312 
Write = 104 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 416 
total_req = 416 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 416 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000557 
Either_Row_CoL_Bus_Util = 0.000565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000674624
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=747083 n_nop=746680 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0005314
n_activity=15144 dram_eff=0.02622
bk0: 64a 746786i bk1: 64a 746808i bk2: 64a 746794i bk3: 64a 746817i bk4: 28a 746776i bk5: 28a 746625i bk6: 0a 747083i bk7: 0a 747083i bk8: 0a 747083i bk9: 0a 747083i bk10: 0a 747083i bk11: 0a 747083i bk12: 0a 747083i bk13: 0a 747083i bk14: 0a 747083i bk15: 0a 747083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.087928
Bank_Level_Parallism_Col = 1.087661
Bank_Level_Parallism_Ready = 1.007557
write_to_read_ratio_blp_rw_average = 0.198666
GrpLevelPara = 1.087661 

BW Util details:
bwutil = 0.000531 
total_CMD = 747083 
util_bw = 397 
Wasted_Col = 1707 
Wasted_Row = 0 
Idle = 744979 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 292 
CCDLc_limit = 978 
rwq = 0 
CCDLc_limit_alone = 969 
WTRc_limit_alone = 0 
RTWc_limit_alone = 283 

Commands details: 
total_CMD = 747083 
n_nop = 746680 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000531 
Either_Row_CoL_Bus_Util = 0.000539 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000966425
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=747083 n_nop=746699 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.000506
n_activity=15601 dram_eff=0.02423
bk0: 64a 746838i bk1: 64a 746809i bk2: 64a 746784i bk3: 64a 746931i bk4: 28a 746882i bk5: 28a 746843i bk6: 0a 747083i bk7: 0a 747083i bk8: 0a 747083i bk9: 0a 747083i bk10: 0a 747083i bk11: 0a 747083i bk12: 0a 747083i bk13: 0a 747083i bk14: 0a 747083i bk15: 0a 747083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.171578
Bank_Level_Parallism_Col = 1.163493
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049245
GrpLevelPara = 1.163493 

BW Util details:
bwutil = 0.000506 
total_CMD = 747083 
util_bw = 378 
Wasted_Col = 1149 
Wasted_Row = 0 
Idle = 745556 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 779 
rwq = 0 
CCDLc_limit_alone = 779 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 747083 
n_nop = 746699 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000506 
Either_Row_CoL_Bus_Util = 0.000514 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000617067
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=747083 n_nop=746662 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005555
n_activity=16415 dram_eff=0.02528
bk0: 64a 746845i bk1: 64a 746825i bk2: 64a 746896i bk3: 64a 746874i bk4: 28a 746752i bk5: 28a 746636i bk6: 0a 747083i bk7: 0a 747083i bk8: 0a 747083i bk9: 0a 747083i bk10: 0a 747083i bk11: 0a 747083i bk12: 0a 747083i bk13: 0a 747083i bk14: 0a 747083i bk15: 0a 747083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.074742
Bank_Level_Parallism_Col = 1.074419
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.220672
GrpLevelPara = 1.074419 

BW Util details:
bwutil = 0.000555 
total_CMD = 747083 
util_bw = 415 
Wasted_Col = 1525 
Wasted_Row = 0 
Idle = 745143 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 242 
CCDLc_limit = 791 
rwq = 0 
CCDLc_limit_alone = 777 
WTRc_limit_alone = 32 
RTWc_limit_alone = 228 

Commands details: 
total_CMD = 747083 
n_nop = 746662 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000555 
Either_Row_CoL_Bus_Util = 0.000564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00136933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=747083 n_nop=746683 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005274
n_activity=15694 dram_eff=0.02511
bk0: 64a 746739i bk1: 64a 746710i bk2: 64a 746795i bk3: 64a 746847i bk4: 28a 746875i bk5: 28a 746865i bk6: 0a 747083i bk7: 0a 747083i bk8: 0a 747083i bk9: 0a 747083i bk10: 0a 747083i bk11: 0a 747083i bk12: 0a 747083i bk13: 0a 747083i bk14: 0a 747083i bk15: 0a 747083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125000
Bank_Level_Parallism_Col = 1.124179
Bank_Level_Parallism_Ready = 1.002538
write_to_read_ratio_blp_rw_average = 0.085886
GrpLevelPara = 1.124179 

BW Util details:
bwutil = 0.000527 
total_CMD = 747083 
util_bw = 394 
Wasted_Col = 1438 
Wasted_Row = 0 
Idle = 745251 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 984 
rwq = 0 
CCDLc_limit_alone = 984 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 747083 
n_nop = 746683 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000527 
Either_Row_CoL_Bus_Util = 0.000535 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000823202
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=747083 n_nop=746670 n_act=6 n_pre=0 n_ref_event=0 n_req=407 n_rd=312 n_rd_L2_A=0 n_write=95 n_wr_bk=0 bw_util=0.0005448
n_activity=16851 dram_eff=0.02415
bk0: 64a 746831i bk1: 64a 746772i bk2: 64a 746883i bk3: 64a 746826i bk4: 28a 746866i bk5: 28a 746920i bk6: 0a 747083i bk7: 0a 747083i bk8: 0a 747083i bk9: 0a 747083i bk10: 0a 747083i bk11: 0a 747083i bk12: 0a 747083i bk13: 0a 747083i bk14: 0a 747083i bk15: 0a 747083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985258
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.091843
Bank_Level_Parallism_Col = 1.091515
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.064848
GrpLevelPara = 1.091515 

BW Util details:
bwutil = 0.000545 
total_CMD = 747083 
util_bw = 407 
Wasted_Col = 1248 
Wasted_Row = 0 
Idle = 745428 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 750 
rwq = 0 
CCDLc_limit_alone = 750 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 747083 
n_nop = 746670 
Read = 312 
Write = 95 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 407 
total_req = 407 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 407 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000545 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00104808
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=747083 n_nop=746675 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005381
n_activity=15412 dram_eff=0.02608
bk0: 64a 746762i bk1: 64a 746766i bk2: 64a 746687i bk3: 64a 746808i bk4: 28a 746830i bk5: 28a 746760i bk6: 0a 747083i bk7: 0a 747083i bk8: 0a 747083i bk9: 0a 747083i bk10: 0a 747083i bk11: 0a 747083i bk12: 0a 747083i bk13: 0a 747083i bk14: 0a 747083i bk15: 0a 747083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.192388
Bank_Level_Parallism_Col = 1.177116
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.119383
GrpLevelPara = 1.177116 

BW Util details:
bwutil = 0.000538 
total_CMD = 747083 
util_bw = 402 
Wasted_Col = 1516 
Wasted_Row = 0 
Idle = 745165 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 104 
RTWc_limit = 133 
CCDLc_limit = 984 
rwq = 0 
CCDLc_limit_alone = 984 
WTRc_limit_alone = 104 
RTWc_limit_alone = 133 

Commands details: 
total_CMD = 747083 
n_nop = 746675 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000538 
Either_Row_CoL_Bus_Util = 0.000546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00101863
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=747083 n_nop=746100 n_act=6 n_pre=0 n_ref_event=0 n_req=977 n_rd=312 n_rd_L2_A=0 n_write=665 n_wr_bk=0 bw_util=0.001308
n_activity=25289 dram_eff=0.03863
bk0: 64a 746789i bk1: 64a 746753i bk2: 64a 746788i bk3: 64a 746833i bk4: 28a 739572i bk5: 28a 746824i bk6: 0a 747083i bk7: 0a 747083i bk8: 0a 747083i bk9: 0a 747083i bk10: 0a 747083i bk11: 0a 747083i bk12: 0a 747083i bk13: 0a 747083i bk14: 0a 747083i bk15: 0a 747083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993859
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.036480
Bank_Level_Parallism_Col = 1.036286
Bank_Level_Parallism_Ready = 1.002047
write_to_read_ratio_blp_rw_average = 0.844714
GrpLevelPara = 1.036286 

BW Util details:
bwutil = 0.001308 
total_CMD = 747083 
util_bw = 977 
Wasted_Col = 8590 
Wasted_Row = 0 
Idle = 737516 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 90 
RTWc_limit = 74 
CCDLc_limit = 8136 
rwq = 0 
CCDLc_limit_alone = 8136 
WTRc_limit_alone = 90 
RTWc_limit_alone = 74 

Commands details: 
total_CMD = 747083 
n_nop = 746100 
Read = 312 
Write = 665 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 977 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.001308 
Either_Row_CoL_Bus_Util = 0.001316 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.311651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.311651
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=747083 n_nop=746652 n_act=6 n_pre=0 n_ref_event=0 n_req=425 n_rd=312 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.0005689
n_activity=16684 dram_eff=0.02547
bk0: 64a 746823i bk1: 64a 746812i bk2: 64a 746827i bk3: 64a 746703i bk4: 28a 746617i bk5: 28a 746826i bk6: 0a 747083i bk7: 0a 747083i bk8: 0a 747083i bk9: 0a 747083i bk10: 0a 747083i bk11: 0a 747083i bk12: 0a 747083i bk13: 0a 747083i bk14: 0a 747083i bk15: 0a 747083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985882
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.152315
Bank_Level_Parallism_Col = 1.140150
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.237157
GrpLevelPara = 1.140150 

BW Util details:
bwutil = 0.000569 
total_CMD = 747083 
util_bw = 425 
Wasted_Col = 1584 
Wasted_Row = 0 
Idle = 745074 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 52 
RTWc_limit = 304 
CCDLc_limit = 884 
rwq = 0 
CCDLc_limit_alone = 884 
WTRc_limit_alone = 52 
RTWc_limit_alone = 304 

Commands details: 
total_CMD = 747083 
n_nop = 746652 
Read = 312 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 425 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000569 
Either_Row_CoL_Bus_Util = 0.000577 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000750921
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=747083 n_nop=746663 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0005542
n_activity=16525 dram_eff=0.02505
bk0: 64a 746760i bk1: 64a 746814i bk2: 64a 746643i bk3: 64a 746796i bk4: 28a 746685i bk5: 28a 746761i bk6: 0a 747083i bk7: 0a 747083i bk8: 0a 747083i bk9: 0a 747083i bk10: 0a 747083i bk11: 0a 747083i bk12: 0a 747083i bk13: 0a 747083i bk14: 0a 747083i bk15: 0a 747083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088771
Bank_Level_Parallism_Col = 1.088523
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.175934
GrpLevelPara = 1.088523 

BW Util details:
bwutil = 0.000554 
total_CMD = 747083 
util_bw = 414 
Wasted_Col = 1839 
Wasted_Row = 0 
Idle = 744830 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 130 
RTWc_limit = 285 
CCDLc_limit = 1018 
rwq = 0 
CCDLc_limit_alone = 999 
WTRc_limit_alone = 111 
RTWc_limit_alone = 285 

Commands details: 
total_CMD = 747083 
n_nop = 746663 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000554 
Either_Row_CoL_Bus_Util = 0.000562 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00103603
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=747083 n_nop=746682 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005287
n_activity=16453 dram_eff=0.02401
bk0: 64a 746796i bk1: 64a 746793i bk2: 64a 746817i bk3: 64a 746814i bk4: 28a 746806i bk5: 28a 746742i bk6: 0a 747083i bk7: 0a 747083i bk8: 0a 747083i bk9: 0a 747083i bk10: 0a 747083i bk11: 0a 747083i bk12: 0a 747083i bk13: 0a 747083i bk14: 0a 747083i bk15: 0a 747083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.212900
Bank_Level_Parallism_Col = 1.202517
Bank_Level_Parallism_Ready = 1.005063
write_to_read_ratio_blp_rw_average = 0.148741
GrpLevelPara = 1.202517 

BW Util details:
bwutil = 0.000529 
total_CMD = 747083 
util_bw = 395 
Wasted_Col = 1357 
Wasted_Row = 0 
Idle = 745331 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 158 
CCDLc_limit = 894 
rwq = 0 
CCDLc_limit_alone = 894 
WTRc_limit_alone = 35 
RTWc_limit_alone = 158 

Commands details: 
total_CMD = 747083 
n_nop = 746682 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000529 
Either_Row_CoL_Bus_Util = 0.000537 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00118461

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1020, Miss = 187, Miss_rate = 0.183, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 1010, Miss = 186, Miss_rate = 0.184, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1002, Miss = 212, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1010, Miss = 185, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1005, Miss = 213, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 994, Miss = 197, Miss_rate = 0.198, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1011, Miss = 204, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 991, Miss = 211, Miss_rate = 0.213, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1007, Miss = 185, Miss_rate = 0.184, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1028, Miss = 202, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1034, Miss = 208, Miss_rate = 0.201, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 995, Miss = 198, Miss_rate = 0.199, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 998, Miss = 198, Miss_rate = 0.198, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 993, Miss = 191, Miss_rate = 0.192, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1018, Miss = 184, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 987, Miss = 191, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 954, Miss = 207, Miss_rate = 0.217, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 999, Miss = 203, Miss_rate = 0.203, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 972, Miss = 198, Miss_rate = 0.204, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 967, Miss = 192, Miss_rate = 0.199, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 996, Miss = 208, Miss_rate = 0.209, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 985, Miss = 193, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 974, Miss = 200, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1001, Miss = 201, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 979, Miss = 219, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1560, Miss = 753, Miss_rate = 0.483, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 997, Miss = 201, Miss_rate = 0.202, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 977, Miss = 215, Miss_rate = 0.220, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 953, Miss = 199, Miss_rate = 0.209, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 974, Miss = 210, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 988, Miss = 195, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 993, Miss = 194, Miss_rate = 0.195, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32372
L2_total_cache_misses = 6940
L2_total_cache_miss_rate = 0.2144
L2_total_cache_pending_hits = 101
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15974
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 82
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1067
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32372
icnt_total_pkts_simt_to_mem=32372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32372
Req_Network_cycles = 128054
Req_Network_injected_packets_per_cycle =       0.2528 
Req_Network_conflicts_per_cycle =       0.0253
Req_Network_conflicts_per_cycle_util =       0.2251
Req_Bank_Level_Parallism =       2.2449
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0296
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0079

Reply_Network_injected_packets_num = 32372
Reply_Network_cycles = 128054
Reply_Network_injected_packets_per_cycle =        0.2528
Reply_Network_conflicts_per_cycle =        0.0740
Reply_Network_conflicts_per_cycle_util =       0.6100
Reply_Bank_Level_Parallism =       2.0846
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0036
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0316
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 88105 (inst/sec)
gpgpu_simulation_rate = 9850 (cycle/sec)
gpgpu_silicon_slowdown = 121827x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 5466
gpu_sim_insn = 49180
gpu_ipc =       8.9974
gpu_tot_sim_cycle = 133520
gpu_tot_sim_insn = 1194548
gpu_tot_ipc =       8.9466
gpu_tot_issued_cta = 112
gpu_occupancy = 21.8681% 
gpu_tot_occupancy = 19.6212% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0249
partiton_level_parallism_total  =       0.2435
partiton_level_parallism_util =       2.4727
partiton_level_parallism_util_total  =       2.2458
L2_BW  =       0.9554 GB/Sec
L2_BW_total  =       9.3492 GB/Sec
gpu_total_sim_rate=91888

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11375, Miss = 3844, Miss_rate = 0.338, Pending_hits = 154, Reservation_fails = 608
	L1D_cache_core[1]: Access = 11579, Miss = 3985, Miss_rate = 0.344, Pending_hits = 150, Reservation_fails = 636
	L1D_cache_core[2]: Access = 11400, Miss = 3861, Miss_rate = 0.339, Pending_hits = 156, Reservation_fails = 631
	L1D_cache_core[3]: Access = 11130, Miss = 3838, Miss_rate = 0.345, Pending_hits = 156, Reservation_fails = 544
	L1D_cache_core[4]: Access = 11285, Miss = 3848, Miss_rate = 0.341, Pending_hits = 165, Reservation_fails = 534
	L1D_cache_core[5]: Access = 11166, Miss = 3754, Miss_rate = 0.336, Pending_hits = 164, Reservation_fails = 566
	L1D_cache_core[6]: Access = 10879, Miss = 3656, Miss_rate = 0.336, Pending_hits = 176, Reservation_fails = 524
	L1D_cache_core[7]: Access = 11547, Miss = 3923, Miss_rate = 0.340, Pending_hits = 181, Reservation_fails = 590
	L1D_total_cache_accesses = 90361
	L1D_total_cache_misses = 30709
	L1D_total_cache_miss_rate = 0.3398
	L1D_total_cache_pending_hits = 1302
	L1D_total_cache_reservation_fails = 4633
	L1D_cache_data_port_util = 0.138
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1271
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4550
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 83
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1270, 1156, 1108, 776, 1236, 1312, 1416, 1158, 1284, 1233, 1209, 981, 1237, 1310, 1154, 1260, 
gpgpu_n_tot_thrd_icount = 5033728
gpgpu_n_tot_w_icount = 157304
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14496
gpgpu_n_mem_write_global = 18012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:35027	W0_Idle:547639	W0_Scoreboard:969270	W1:40229	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:217	W32:19511
single_issue_nums: WS0:40289	WS1:39684	WS2:38482	WS3:38849	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115968 {8:14496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720480 {40:18012,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 579840 {40:14496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144096 {8:18012,}
maxmflatency = 852 
max_icnt2mem_latency = 144 
maxmrqlatency = 165 
max_icnt2sh_latency = 38 
averagemflatency = 326 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:6277 	101 	81 	103 	73 	106 	171 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23949 	1522 	7037 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	30003 	2275 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29464 	2596 	330 	116 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	63 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5459      5424      6123      6169      5165      5167         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5421      5443      6147      6118      5180      5156         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5456      5459      6135      6148      5165      5176         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5454      5427      6141      6133      5169      5158         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5455      6135      6116      6139      5164      5173         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5422      6164      6145      5181      5155         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5864      5416      6140      6108      5163      5178         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5416      6142      6131      5159      5162         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5430      6159      6131      5165      5174         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5443      5422      9666      6145      5163      5155         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5429      5441      6141      6130      5163      5173         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5427      6132      6132      5170      5164         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6601      5438      6122      6114      5161      5166         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5428      6137      6149      5164      5157         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5442      6173      6115      6144      5157      5169         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5446      5441      6155      6140      5168      5166         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 82.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 68.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 77.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 76.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7024/96 = 73.166664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        54        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        40        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        49        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        48        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2032
min_bank_accesses = 0!
chip skew: 667/66 = 10.11
average mf latency per bank:
dram[0]:        934       922       838       827      3340      3192    none      none      none      none      none      none      none      none      none      none  
dram[1]:        904       884       836       793      2664      3273    none      none      none      none      none      none      none      none      none      none  
dram[2]:        920       931       824       794      2652      2829    none      none      none      none      none      none      none      none      none      none  
dram[3]:        899       906       802       817      2972      2367    none      none      none      none      none      none      none      none      none      none  
dram[4]:        930       927       817       796      3053      3287    none      none      none      none      none      none      none      none      none      none  
dram[5]:        908       933       833       844      2740      2611    none      none      none      none      none      none      none      none      none      none  
dram[6]:        930       887       851       819      2853      3012    none      none      none      none      none      none      none      none      none      none  
dram[7]:        924       916       775       803      3180      3645    none      none      none      none      none      none      none      none      none      none  
dram[8]:        905       934       810       794      2887      2403    none      none      none      none      none      none      none      none      none      none  
dram[9]:        909       908       799       803      2875      2999    none      none      none      none      none      none      none      none      none      none  
dram[10]:        921       927       816       807      2670      2844    none      none      none      none      none      none      none      none      none      none  
dram[11]:        939       921       789       802      2827      2853    none      none      none      none      none      none      none      none      none      none  
dram[12]:        943       889       779       820       943      2345    none      none      none      none      none      none      none      none      none      none  
dram[13]:        914       909       795       816      2289      2788    none      none      none      none      none      none      none      none      none      none  
dram[14]:        946       884       790       779      2718      2500    none      none      none      none      none      none      none      none      none      none  
dram[15]:        887       921       794       807      2703      3348    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        719       732       711       725       646       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        722       719       714       726       646       648         0         0         0         0         0         0         0         0         0         0
dram[2]:        735       717       735       735       649       647         0         0         0         0         0         0         0         0         0         0
dram[3]:        723       715       712       718       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        726       712       729       732       647       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        720       719       711       711       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        710       710       729       729       646       649         0         0         0         0         0         0         0         0         0         0
dram[7]:        711       710       732       727       646       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        731       731       725       725       648       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        718       713       705       728       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        723       732       725       725       646       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        706       723       703       724       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        724       724       710       726       852       647         0         0         0         0         0         0         0         0         0         0
dram[13]:        720       728       724       725       647       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        717       725       706       711       646       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        721       723       703       706       649       648         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778973 n_nop=778584 n_act=6 n_pre=0 n_ref_event=0 n_req=383 n_rd=312 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0004917
n_activity=16299 dram_eff=0.0235
bk0: 64a 778667i bk1: 64a 778698i bk2: 64a 778707i bk3: 64a 778739i bk4: 28a 778584i bk5: 28a 778634i bk6: 0a 778973i bk7: 0a 778973i bk8: 0a 778973i bk9: 0a 778973i bk10: 0a 778973i bk11: 0a 778973i bk12: 0a 778973i bk13: 0a 778973i bk14: 0a 778973i bk15: 0a 778973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984334
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.128733
Bank_Level_Parallism_Col = 1.119773
Bank_Level_Parallism_Ready = 1.007833
write_to_read_ratio_blp_rw_average = 0.150490
GrpLevelPara = 1.119773 

BW Util details:
bwutil = 0.000492 
total_CMD = 778973 
util_bw = 383 
Wasted_Col = 1559 
Wasted_Row = 0 
Idle = 777031 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 124 
RTWc_limit = 238 
CCDLc_limit = 820 
rwq = 0 
CCDLc_limit_alone = 802 
WTRc_limit_alone = 115 
RTWc_limit_alone = 229 

Commands details: 
total_CMD = 778973 
n_nop = 778584 
Read = 312 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 383 
total_req = 383 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 383 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000492 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000749705
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778973 n_nop=778567 n_act=6 n_pre=0 n_ref_event=0 n_req=400 n_rd=312 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0005135
n_activity=16990 dram_eff=0.02354
bk0: 64a 778740i bk1: 64a 778688i bk2: 64a 778780i bk3: 64a 778687i bk4: 28a 778574i bk5: 28a 778748i bk6: 0a 778973i bk7: 0a 778973i bk8: 0a 778973i bk9: 0a 778973i bk10: 0a 778973i bk11: 0a 778973i bk12: 0a 778973i bk13: 0a 778973i bk14: 0a 778973i bk15: 0a 778973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985000
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.033231
Bank_Level_Parallism_Col = 1.032804
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.162225
GrpLevelPara = 1.032804 

BW Util details:
bwutil = 0.000513 
total_CMD = 778973 
util_bw = 400 
Wasted_Col = 1556 
Wasted_Row = 0 
Idle = 777017 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 222 
CCDLc_limit = 759 
rwq = 0 
CCDLc_limit_alone = 750 
WTRc_limit_alone = 32 
RTWc_limit_alone = 213 

Commands details: 
total_CMD = 778973 
n_nop = 778567 
Read = 312 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 400 
total_req = 400 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 400 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000513 
Either_Row_CoL_Bus_Util = 0.000521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000644438
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778973 n_nop=778556 n_act=6 n_pre=0 n_ref_event=0 n_req=411 n_rd=312 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0005276
n_activity=16549 dram_eff=0.02484
bk0: 64a 778754i bk1: 64a 778649i bk2: 64a 778715i bk3: 64a 778665i bk4: 28a 778795i bk5: 28a 778615i bk6: 0a 778973i bk7: 0a 778973i bk8: 0a 778973i bk9: 0a 778973i bk10: 0a 778973i bk11: 0a 778973i bk12: 0a 778973i bk13: 0a 778973i bk14: 0a 778973i bk15: 0a 778973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985401
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088407
Bank_Level_Parallism_Col = 1.087533
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.130504
GrpLevelPara = 1.087533 

BW Util details:
bwutil = 0.000528 
total_CMD = 778973 
util_bw = 411 
Wasted_Col = 1478 
Wasted_Row = 0 
Idle = 777084 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 132 
CCDLc_limit = 892 
rwq = 0 
CCDLc_limit_alone = 892 
WTRc_limit_alone = 0 
RTWc_limit_alone = 132 

Commands details: 
total_CMD = 778973 
n_nop = 778556 
Read = 312 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 411 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000528 
Either_Row_CoL_Bus_Util = 0.000535 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00106807
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778973 n_nop=778548 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0005379
n_activity=16346 dram_eff=0.02563
bk0: 64a 778726i bk1: 64a 778733i bk2: 64a 778804i bk3: 64a 778734i bk4: 28a 778593i bk5: 28a 778664i bk6: 0a 778973i bk7: 0a 778973i bk8: 0a 778973i bk9: 0a 778973i bk10: 0a 778973i bk11: 0a 778973i bk12: 0a 778973i bk13: 0a 778973i bk14: 0a 778973i bk15: 0a 778973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.076882
Bank_Level_Parallism_Col = 1.076550
Bank_Level_Parallism_Ready = 1.002387
write_to_read_ratio_blp_rw_average = 0.202156
GrpLevelPara = 1.076550 

BW Util details:
bwutil = 0.000538 
total_CMD = 778973 
util_bw = 419 
Wasted_Col = 1441 
Wasted_Row = 0 
Idle = 777113 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 229 
CCDLc_limit = 738 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 3 
RTWc_limit_alone = 226 

Commands details: 
total_CMD = 778973 
n_nop = 778548 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000538 
Either_Row_CoL_Bus_Util = 0.000546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000961522
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778973 n_nop=778578 n_act=6 n_pre=0 n_ref_event=0 n_req=389 n_rd=312 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0004994
n_activity=15970 dram_eff=0.02436
bk0: 64a 778749i bk1: 64a 778674i bk2: 64a 778730i bk3: 64a 778751i bk4: 28a 778533i bk5: 28a 778656i bk6: 0a 778973i bk7: 0a 778973i bk8: 0a 778973i bk9: 0a 778973i bk10: 0a 778973i bk11: 0a 778973i bk12: 0a 778973i bk13: 0a 778973i bk14: 0a 778973i bk15: 0a 778973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984576
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080506
Bank_Level_Parallism_Col = 1.080203
Bank_Level_Parallism_Ready = 1.002571
write_to_read_ratio_blp_rw_average = 0.216751
GrpLevelPara = 1.080203 

BW Util details:
bwutil = 0.000499 
total_CMD = 778973 
util_bw = 389 
Wasted_Col = 1586 
Wasted_Row = 0 
Idle = 776998 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 333 
CCDLc_limit = 793 
rwq = 0 
CCDLc_limit_alone = 781 
WTRc_limit_alone = 9 
RTWc_limit_alone = 321 

Commands details: 
total_CMD = 778973 
n_nop = 778578 
Read = 312 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 389 
total_req = 389 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 389 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000499 
Either_Row_CoL_Bus_Util = 0.000507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000860107
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778973 n_nop=778551 n_act=6 n_pre=0 n_ref_event=0 n_req=416 n_rd=312 n_rd_L2_A=0 n_write=104 n_wr_bk=0 bw_util=0.000534
n_activity=17381 dram_eff=0.02393
bk0: 64a 778724i bk1: 64a 778748i bk2: 64a 778726i bk3: 64a 778731i bk4: 28a 778738i bk5: 28a 778774i bk6: 0a 778973i bk7: 0a 778973i bk8: 0a 778973i bk9: 0a 778973i bk10: 0a 778973i bk11: 0a 778973i bk12: 0a 778973i bk13: 0a 778973i bk14: 0a 778973i bk15: 0a 778973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.033048
Bank_Level_Parallism_Col = 1.032571
Bank_Level_Parallism_Ready = 1.002404
write_to_read_ratio_blp_rw_average = 0.082857
GrpLevelPara = 1.032571 

BW Util details:
bwutil = 0.000534 
total_CMD = 778973 
util_bw = 416 
Wasted_Col = 1339 
Wasted_Row = 0 
Idle = 777218 

BW Util Bottlenecks: 
RCDc_limit = 593 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 10 
CCDLc_limit = 745 
rwq = 0 
CCDLc_limit_alone = 745 
WTRc_limit_alone = 29 
RTWc_limit_alone = 10 

Commands details: 
total_CMD = 778973 
n_nop = 778551 
Read = 312 
Write = 104 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 416 
total_req = 416 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 416 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000534 
Either_Row_CoL_Bus_Util = 0.000542 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000647006
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778973 n_nop=778570 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0005096
n_activity=15144 dram_eff=0.02622
bk0: 64a 778676i bk1: 64a 778698i bk2: 64a 778684i bk3: 64a 778707i bk4: 28a 778666i bk5: 28a 778515i bk6: 0a 778973i bk7: 0a 778973i bk8: 0a 778973i bk9: 0a 778973i bk10: 0a 778973i bk11: 0a 778973i bk12: 0a 778973i bk13: 0a 778973i bk14: 0a 778973i bk15: 0a 778973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.087928
Bank_Level_Parallism_Col = 1.087661
Bank_Level_Parallism_Ready = 1.007557
write_to_read_ratio_blp_rw_average = 0.198666
GrpLevelPara = 1.087661 

BW Util details:
bwutil = 0.000510 
total_CMD = 778973 
util_bw = 397 
Wasted_Col = 1707 
Wasted_Row = 0 
Idle = 776869 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 292 
CCDLc_limit = 978 
rwq = 0 
CCDLc_limit_alone = 969 
WTRc_limit_alone = 0 
RTWc_limit_alone = 283 

Commands details: 
total_CMD = 778973 
n_nop = 778570 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000517 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000926861
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778973 n_nop=778589 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004853
n_activity=15601 dram_eff=0.02423
bk0: 64a 778728i bk1: 64a 778699i bk2: 64a 778674i bk3: 64a 778821i bk4: 28a 778772i bk5: 28a 778733i bk6: 0a 778973i bk7: 0a 778973i bk8: 0a 778973i bk9: 0a 778973i bk10: 0a 778973i bk11: 0a 778973i bk12: 0a 778973i bk13: 0a 778973i bk14: 0a 778973i bk15: 0a 778973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.171578
Bank_Level_Parallism_Col = 1.163493
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049245
GrpLevelPara = 1.163493 

BW Util details:
bwutil = 0.000485 
total_CMD = 778973 
util_bw = 378 
Wasted_Col = 1149 
Wasted_Row = 0 
Idle = 777446 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 779 
rwq = 0 
CCDLc_limit_alone = 779 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778973 
n_nop = 778589 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000485 
Either_Row_CoL_Bus_Util = 0.000493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000591805
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778973 n_nop=778552 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005328
n_activity=16415 dram_eff=0.02528
bk0: 64a 778735i bk1: 64a 778715i bk2: 64a 778786i bk3: 64a 778764i bk4: 28a 778642i bk5: 28a 778526i bk6: 0a 778973i bk7: 0a 778973i bk8: 0a 778973i bk9: 0a 778973i bk10: 0a 778973i bk11: 0a 778973i bk12: 0a 778973i bk13: 0a 778973i bk14: 0a 778973i bk15: 0a 778973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.074742
Bank_Level_Parallism_Col = 1.074419
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.220672
GrpLevelPara = 1.074419 

BW Util details:
bwutil = 0.000533 
total_CMD = 778973 
util_bw = 415 
Wasted_Col = 1525 
Wasted_Row = 0 
Idle = 777033 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 242 
CCDLc_limit = 791 
rwq = 0 
CCDLc_limit_alone = 777 
WTRc_limit_alone = 32 
RTWc_limit_alone = 228 

Commands details: 
total_CMD = 778973 
n_nop = 778552 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00131327
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778973 n_nop=778573 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005058
n_activity=15694 dram_eff=0.02511
bk0: 64a 778629i bk1: 64a 778600i bk2: 64a 778685i bk3: 64a 778737i bk4: 28a 778765i bk5: 28a 778755i bk6: 0a 778973i bk7: 0a 778973i bk8: 0a 778973i bk9: 0a 778973i bk10: 0a 778973i bk11: 0a 778973i bk12: 0a 778973i bk13: 0a 778973i bk14: 0a 778973i bk15: 0a 778973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125000
Bank_Level_Parallism_Col = 1.124179
Bank_Level_Parallism_Ready = 1.002538
write_to_read_ratio_blp_rw_average = 0.085886
GrpLevelPara = 1.124179 

BW Util details:
bwutil = 0.000506 
total_CMD = 778973 
util_bw = 394 
Wasted_Col = 1438 
Wasted_Row = 0 
Idle = 777141 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 984 
rwq = 0 
CCDLc_limit_alone = 984 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 778973 
n_nop = 778573 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000506 
Either_Row_CoL_Bus_Util = 0.000513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000789501
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778973 n_nop=778560 n_act=6 n_pre=0 n_ref_event=0 n_req=407 n_rd=312 n_rd_L2_A=0 n_write=95 n_wr_bk=0 bw_util=0.0005225
n_activity=16851 dram_eff=0.02415
bk0: 64a 778721i bk1: 64a 778662i bk2: 64a 778773i bk3: 64a 778716i bk4: 28a 778756i bk5: 28a 778810i bk6: 0a 778973i bk7: 0a 778973i bk8: 0a 778973i bk9: 0a 778973i bk10: 0a 778973i bk11: 0a 778973i bk12: 0a 778973i bk13: 0a 778973i bk14: 0a 778973i bk15: 0a 778973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985258
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.091843
Bank_Level_Parallism_Col = 1.091515
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.064848
GrpLevelPara = 1.091515 

BW Util details:
bwutil = 0.000522 
total_CMD = 778973 
util_bw = 407 
Wasted_Col = 1248 
Wasted_Row = 0 
Idle = 777318 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 750 
rwq = 0 
CCDLc_limit_alone = 750 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 778973 
n_nop = 778560 
Read = 312 
Write = 95 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 407 
total_req = 407 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 407 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000522 
Either_Row_CoL_Bus_Util = 0.000530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00100517
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778973 n_nop=778565 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005161
n_activity=15412 dram_eff=0.02608
bk0: 64a 778652i bk1: 64a 778656i bk2: 64a 778577i bk3: 64a 778698i bk4: 28a 778720i bk5: 28a 778650i bk6: 0a 778973i bk7: 0a 778973i bk8: 0a 778973i bk9: 0a 778973i bk10: 0a 778973i bk11: 0a 778973i bk12: 0a 778973i bk13: 0a 778973i bk14: 0a 778973i bk15: 0a 778973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.192388
Bank_Level_Parallism_Col = 1.177116
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.119383
GrpLevelPara = 1.177116 

BW Util details:
bwutil = 0.000516 
total_CMD = 778973 
util_bw = 402 
Wasted_Col = 1516 
Wasted_Row = 0 
Idle = 777055 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 104 
RTWc_limit = 133 
CCDLc_limit = 984 
rwq = 0 
CCDLc_limit_alone = 984 
WTRc_limit_alone = 104 
RTWc_limit_alone = 133 

Commands details: 
total_CMD = 778973 
n_nop = 778565 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000516 
Either_Row_CoL_Bus_Util = 0.000524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000976927
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778973 n_nop=777988 n_act=6 n_pre=0 n_ref_event=0 n_req=979 n_rd=312 n_rd_L2_A=0 n_write=667 n_wr_bk=0 bw_util=0.001257
n_activity=25365 dram_eff=0.0386
bk0: 64a 778679i bk1: 64a 778643i bk2: 64a 778678i bk3: 64a 778723i bk4: 28a 771462i bk5: 28a 778714i bk6: 0a 778973i bk7: 0a 778973i bk8: 0a 778973i bk9: 0a 778973i bk10: 0a 778973i bk11: 0a 778973i bk12: 0a 778973i bk13: 0a 778973i bk14: 0a 778973i bk15: 0a 778973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993871
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.036472
Bank_Level_Parallism_Col = 1.036278
Bank_Level_Parallism_Ready = 1.002043
write_to_read_ratio_blp_rw_average = 0.844746
GrpLevelPara = 1.036278 

BW Util details:
bwutil = 0.001257 
total_CMD = 778973 
util_bw = 979 
Wasted_Col = 8590 
Wasted_Row = 0 
Idle = 769404 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 90 
RTWc_limit = 74 
CCDLc_limit = 8136 
rwq = 0 
CCDLc_limit_alone = 8136 
WTRc_limit_alone = 90 
RTWc_limit_alone = 74 

Commands details: 
total_CMD = 778973 
n_nop = 777988 
Read = 312 
Write = 667 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 979 
total_req = 979 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 979 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.001257 
Either_Row_CoL_Bus_Util = 0.001264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.298892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298892
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778973 n_nop=778542 n_act=6 n_pre=0 n_ref_event=0 n_req=425 n_rd=312 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.0005456
n_activity=16684 dram_eff=0.02547
bk0: 64a 778713i bk1: 64a 778702i bk2: 64a 778717i bk3: 64a 778593i bk4: 28a 778507i bk5: 28a 778716i bk6: 0a 778973i bk7: 0a 778973i bk8: 0a 778973i bk9: 0a 778973i bk10: 0a 778973i bk11: 0a 778973i bk12: 0a 778973i bk13: 0a 778973i bk14: 0a 778973i bk15: 0a 778973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985882
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.152315
Bank_Level_Parallism_Col = 1.140150
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.237157
GrpLevelPara = 1.140150 

BW Util details:
bwutil = 0.000546 
total_CMD = 778973 
util_bw = 425 
Wasted_Col = 1584 
Wasted_Row = 0 
Idle = 776964 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 52 
RTWc_limit = 304 
CCDLc_limit = 884 
rwq = 0 
CCDLc_limit_alone = 884 
WTRc_limit_alone = 52 
RTWc_limit_alone = 304 

Commands details: 
total_CMD = 778973 
n_nop = 778542 
Read = 312 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 425 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000720179
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778973 n_nop=778553 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0005315
n_activity=16525 dram_eff=0.02505
bk0: 64a 778650i bk1: 64a 778704i bk2: 64a 778533i bk3: 64a 778686i bk4: 28a 778575i bk5: 28a 778651i bk6: 0a 778973i bk7: 0a 778973i bk8: 0a 778973i bk9: 0a 778973i bk10: 0a 778973i bk11: 0a 778973i bk12: 0a 778973i bk13: 0a 778973i bk14: 0a 778973i bk15: 0a 778973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088771
Bank_Level_Parallism_Col = 1.088523
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.175934
GrpLevelPara = 1.088523 

BW Util details:
bwutil = 0.000531 
total_CMD = 778973 
util_bw = 414 
Wasted_Col = 1839 
Wasted_Row = 0 
Idle = 776720 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 130 
RTWc_limit = 285 
CCDLc_limit = 1018 
rwq = 0 
CCDLc_limit_alone = 999 
WTRc_limit_alone = 111 
RTWc_limit_alone = 285 

Commands details: 
total_CMD = 778973 
n_nop = 778553 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000531 
Either_Row_CoL_Bus_Util = 0.000539 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000993616
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=778973 n_nop=778572 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005071
n_activity=16453 dram_eff=0.02401
bk0: 64a 778686i bk1: 64a 778683i bk2: 64a 778707i bk3: 64a 778704i bk4: 28a 778696i bk5: 28a 778632i bk6: 0a 778973i bk7: 0a 778973i bk8: 0a 778973i bk9: 0a 778973i bk10: 0a 778973i bk11: 0a 778973i bk12: 0a 778973i bk13: 0a 778973i bk14: 0a 778973i bk15: 0a 778973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.212900
Bank_Level_Parallism_Col = 1.202517
Bank_Level_Parallism_Ready = 1.005063
write_to_read_ratio_blp_rw_average = 0.148741
GrpLevelPara = 1.202517 

BW Util details:
bwutil = 0.000507 
total_CMD = 778973 
util_bw = 395 
Wasted_Col = 1357 
Wasted_Row = 0 
Idle = 777221 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 158 
CCDLc_limit = 894 
rwq = 0 
CCDLc_limit_alone = 894 
WTRc_limit_alone = 35 
RTWc_limit_alone = 158 

Commands details: 
total_CMD = 778973 
n_nop = 778572 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00113611

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1024, Miss = 187, Miss_rate = 0.183, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 1015, Miss = 186, Miss_rate = 0.183, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1006, Miss = 212, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1016, Miss = 185, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1011, Miss = 213, Miss_rate = 0.211, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 998, Miss = 197, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1016, Miss = 204, Miss_rate = 0.201, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 995, Miss = 211, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1011, Miss = 185, Miss_rate = 0.183, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1032, Miss = 202, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1038, Miss = 208, Miss_rate = 0.200, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 999, Miss = 198, Miss_rate = 0.198, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 1002, Miss = 198, Miss_rate = 0.198, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 997, Miss = 191, Miss_rate = 0.192, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1022, Miss = 184, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 991, Miss = 191, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 958, Miss = 207, Miss_rate = 0.216, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 1003, Miss = 203, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 976, Miss = 198, Miss_rate = 0.203, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 971, Miss = 192, Miss_rate = 0.198, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1000, Miss = 208, Miss_rate = 0.208, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 989, Miss = 193, Miss_rate = 0.195, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 978, Miss = 200, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1005, Miss = 201, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 983, Miss = 219, Miss_rate = 0.223, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1566, Miss = 755, Miss_rate = 0.482, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1001, Miss = 201, Miss_rate = 0.201, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 981, Miss = 215, Miss_rate = 0.219, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 957, Miss = 199, Miss_rate = 0.208, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 978, Miss = 210, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 992, Miss = 195, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 997, Miss = 194, Miss_rate = 0.195, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32508
L2_total_cache_misses = 6942
L2_total_cache_miss_rate = 0.2135
L2_total_cache_pending_hits = 101
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9485
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 82
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1067
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32508
icnt_total_pkts_simt_to_mem=32508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32508
Req_Network_cycles = 133520
Req_Network_injected_packets_per_cycle =       0.2435 
Req_Network_conflicts_per_cycle =       0.0243
Req_Network_conflicts_per_cycle_util =       0.2242
Req_Bank_Level_Parallism =       2.2458
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0284
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0076

Reply_Network_injected_packets_num = 32508
Reply_Network_cycles = 133520
Reply_Network_injected_packets_per_cycle =        0.2435
Reply_Network_conflicts_per_cycle =        0.0709
Reply_Network_conflicts_per_cycle_util =       0.6079
Reply_Bank_Level_Parallism =       2.0860
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0035
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0304
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 91888 (inst/sec)
gpgpu_simulation_rate = 10270 (cycle/sec)
gpgpu_silicon_slowdown = 116845x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 5987
gpu_sim_insn = 45122
gpu_ipc =       7.5367
gpu_tot_sim_cycle = 139507
gpu_tot_sim_insn = 1239670
gpu_tot_ipc =       8.8861
gpu_tot_issued_cta = 120
gpu_occupancy = 18.6116% 
gpu_tot_occupancy = 19.6103% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0229
partiton_level_parallism_total  =       0.2340
partiton_level_parallism_util =       2.5370
partiton_level_parallism_util_total  =       2.2469
L2_BW  =       0.8787 GB/Sec
L2_BW_total  =       8.9857 GB/Sec
gpu_total_sim_rate=88547

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11391, Miss = 3860, Miss_rate = 0.339, Pending_hits = 154, Reservation_fails = 608
	L1D_cache_core[1]: Access = 11595, Miss = 4001, Miss_rate = 0.345, Pending_hits = 150, Reservation_fails = 636
	L1D_cache_core[2]: Access = 11416, Miss = 3877, Miss_rate = 0.340, Pending_hits = 156, Reservation_fails = 631
	L1D_cache_core[3]: Access = 11146, Miss = 3854, Miss_rate = 0.346, Pending_hits = 156, Reservation_fails = 544
	L1D_cache_core[4]: Access = 11306, Miss = 3867, Miss_rate = 0.342, Pending_hits = 165, Reservation_fails = 534
	L1D_cache_core[5]: Access = 11189, Miss = 3774, Miss_rate = 0.337, Pending_hits = 164, Reservation_fails = 566
	L1D_cache_core[6]: Access = 10895, Miss = 3672, Miss_rate = 0.337, Pending_hits = 176, Reservation_fails = 524
	L1D_cache_core[7]: Access = 11563, Miss = 3939, Miss_rate = 0.341, Pending_hits = 181, Reservation_fails = 590
	L1D_total_cache_accesses = 90501
	L1D_total_cache_misses = 30844
	L1D_total_cache_miss_rate = 0.3408
	L1D_total_cache_pending_hits = 1302
	L1D_total_cache_reservation_fails = 4633
	L1D_cache_data_port_util = 0.137
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1271
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4550
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 83
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1282, 1168, 1120, 788, 1248, 1324, 1428, 1170, 1296, 1245, 1221, 993, 1249, 1322, 1166, 1272, 
gpgpu_n_tot_thrd_icount = 5086240
gpgpu_n_tot_w_icount = 158945
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14631
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 141860
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:35587	W0_Idle:553818	W0_Scoreboard:979515	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:20917
single_issue_nums: WS0:40690	WS1:40104	WS2:38914	WS3:39237	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 117048 {8:14631,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 585240 {40:14631,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 852 
max_icnt2mem_latency = 144 
maxmrqlatency = 165 
max_icnt2sh_latency = 38 
averagemflatency = 326 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:6277 	101 	81 	103 	73 	106 	171 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24086 	1522 	7037 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	30140 	2275 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29601 	2596 	330 	116 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	64 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5459      5424      6123      6169      5165      5167         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5421      5443      6147      6118      5180      5156         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5456      5459      6135      6148      5165      5176         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5454      5427      6141      6133      5169      5158         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5455      6135      6116      6139      5164      5173         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5422      6164      6145      5181      5155         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5864      5416      6140      6108      5163      5178         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5416      6142      6131      5159      5162         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5430      6159      6131      5165      5174         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5443      5422      9666      6145      5163      5155         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5429      5441      6141      6130      5163      5173         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5427      6132      6132      5170      5164         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6601      5438      6122      6114      5161      5166         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5428      6137      6149      5164      5157         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5442      6173      6115      6144      5157      5169         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5446      5441      6155      6140      5168      5166         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 82.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 68.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 77.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 76.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7024/96 = 73.166664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        54        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        40        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        49        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        48        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2032
min_bank_accesses = 0!
chip skew: 667/66 = 10.11
average mf latency per bank:
dram[0]:        934       922       838       827      3355      3206    none      none      none      none      none      none      none      none      none      none  
dram[1]:        904       884       836       793      2676      3291    none      none      none      none      none      none      none      none      none      none  
dram[2]:        920       931       824       794      2670      2842    none      none      none      none      none      none      none      none      none      none  
dram[3]:        899       906       802       817      2985      2378    none      none      none      none      none      none      none      none      none      none  
dram[4]:        930       927       817       796      3066      3302    none      none      none      none      none      none      none      none      none      none  
dram[5]:        908       936       833       844      2751      2626    none      none      none      none      none      none      none      none      none      none  
dram[6]:        930       887       851       819      2866      3025    none      none      none      none      none      none      none      none      none      none  
dram[7]:        924       916       775       803      3194      3662    none      none      none      none      none      none      none      none      none      none  
dram[8]:        905       934       810       794      2900      2413    none      none      none      none      none      none      none      none      none      none  
dram[9]:        909       908       799       803      2889      3012    none      none      none      none      none      none      none      none      none      none  
dram[10]:        925       927       816       807      2682      2856    none      none      none      none      none      none      none      none      none      none  
dram[11]:        939       921       789       802      2840      2866    none      none      none      none      none      none      none      none      none      none  
dram[12]:        943       889       779       820       945      2354    none      none      none      none      none      none      none      none      none      none  
dram[13]:        914       909       795       816      2299      2801    none      none      none      none      none      none      none      none      none      none  
dram[14]:        946       884       793       783      2730      2511    none      none      none      none      none      none      none      none      none      none  
dram[15]:        887       921       794       807      2718      3362    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        719       732       711       725       646       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        722       719       714       726       646       648         0         0         0         0         0         0         0         0         0         0
dram[2]:        735       717       735       735       649       647         0         0         0         0         0         0         0         0         0         0
dram[3]:        723       715       712       718       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        726       712       729       732       647       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        720       719       711       711       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        710       710       729       729       646       649         0         0         0         0         0         0         0         0         0         0
dram[7]:        711       710       732       727       646       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        731       731       725       725       648       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        718       713       705       728       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        723       732       725       725       646       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        706       723       703       724       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        724       724       710       726       852       647         0         0         0         0         0         0         0         0         0         0
dram[13]:        720       728       724       725       647       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        717       725       706       711       646       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        721       723       703       706       649       648         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=813902 n_nop=813513 n_act=6 n_pre=0 n_ref_event=0 n_req=383 n_rd=312 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0004706
n_activity=16299 dram_eff=0.0235
bk0: 64a 813596i bk1: 64a 813627i bk2: 64a 813636i bk3: 64a 813668i bk4: 28a 813513i bk5: 28a 813563i bk6: 0a 813902i bk7: 0a 813902i bk8: 0a 813902i bk9: 0a 813902i bk10: 0a 813902i bk11: 0a 813902i bk12: 0a 813902i bk13: 0a 813902i bk14: 0a 813902i bk15: 0a 813902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984334
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.128733
Bank_Level_Parallism_Col = 1.119773
Bank_Level_Parallism_Ready = 1.007833
write_to_read_ratio_blp_rw_average = 0.150490
GrpLevelPara = 1.119773 

BW Util details:
bwutil = 0.000471 
total_CMD = 813902 
util_bw = 383 
Wasted_Col = 1559 
Wasted_Row = 0 
Idle = 811960 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 124 
RTWc_limit = 238 
CCDLc_limit = 820 
rwq = 0 
CCDLc_limit_alone = 802 
WTRc_limit_alone = 115 
RTWc_limit_alone = 229 

Commands details: 
total_CMD = 813902 
n_nop = 813513 
Read = 312 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 383 
total_req = 383 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 383 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000471 
Either_Row_CoL_Bus_Util = 0.000478 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000717531
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=813902 n_nop=813496 n_act=6 n_pre=0 n_ref_event=0 n_req=400 n_rd=312 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0004915
n_activity=16990 dram_eff=0.02354
bk0: 64a 813669i bk1: 64a 813617i bk2: 64a 813709i bk3: 64a 813616i bk4: 28a 813503i bk5: 28a 813677i bk6: 0a 813902i bk7: 0a 813902i bk8: 0a 813902i bk9: 0a 813902i bk10: 0a 813902i bk11: 0a 813902i bk12: 0a 813902i bk13: 0a 813902i bk14: 0a 813902i bk15: 0a 813902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985000
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.033231
Bank_Level_Parallism_Col = 1.032804
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.162225
GrpLevelPara = 1.032804 

BW Util details:
bwutil = 0.000491 
total_CMD = 813902 
util_bw = 400 
Wasted_Col = 1556 
Wasted_Row = 0 
Idle = 811946 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 222 
CCDLc_limit = 759 
rwq = 0 
CCDLc_limit_alone = 750 
WTRc_limit_alone = 32 
RTWc_limit_alone = 213 

Commands details: 
total_CMD = 813902 
n_nop = 813496 
Read = 312 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 400 
total_req = 400 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 400 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000616782
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=813902 n_nop=813485 n_act=6 n_pre=0 n_ref_event=0 n_req=411 n_rd=312 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.000505
n_activity=16549 dram_eff=0.02484
bk0: 64a 813683i bk1: 64a 813578i bk2: 64a 813644i bk3: 64a 813594i bk4: 28a 813724i bk5: 28a 813544i bk6: 0a 813902i bk7: 0a 813902i bk8: 0a 813902i bk9: 0a 813902i bk10: 0a 813902i bk11: 0a 813902i bk12: 0a 813902i bk13: 0a 813902i bk14: 0a 813902i bk15: 0a 813902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985401
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088407
Bank_Level_Parallism_Col = 1.087533
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.130504
GrpLevelPara = 1.087533 

BW Util details:
bwutil = 0.000505 
total_CMD = 813902 
util_bw = 411 
Wasted_Col = 1478 
Wasted_Row = 0 
Idle = 812013 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 132 
CCDLc_limit = 892 
rwq = 0 
CCDLc_limit_alone = 892 
WTRc_limit_alone = 0 
RTWc_limit_alone = 132 

Commands details: 
total_CMD = 813902 
n_nop = 813485 
Read = 312 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 411 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000505 
Either_Row_CoL_Bus_Util = 0.000512 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00102224
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=813902 n_nop=813477 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0005148
n_activity=16346 dram_eff=0.02563
bk0: 64a 813655i bk1: 64a 813662i bk2: 64a 813733i bk3: 64a 813663i bk4: 28a 813522i bk5: 28a 813593i bk6: 0a 813902i bk7: 0a 813902i bk8: 0a 813902i bk9: 0a 813902i bk10: 0a 813902i bk11: 0a 813902i bk12: 0a 813902i bk13: 0a 813902i bk14: 0a 813902i bk15: 0a 813902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.076882
Bank_Level_Parallism_Col = 1.076550
Bank_Level_Parallism_Ready = 1.002387
write_to_read_ratio_blp_rw_average = 0.202156
GrpLevelPara = 1.076550 

BW Util details:
bwutil = 0.000515 
total_CMD = 813902 
util_bw = 419 
Wasted_Col = 1441 
Wasted_Row = 0 
Idle = 812042 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 229 
CCDLc_limit = 738 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 3 
RTWc_limit_alone = 226 

Commands details: 
total_CMD = 813902 
n_nop = 813477 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000920258
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=813902 n_nop=813507 n_act=6 n_pre=0 n_ref_event=0 n_req=389 n_rd=312 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0004779
n_activity=15970 dram_eff=0.02436
bk0: 64a 813678i bk1: 64a 813603i bk2: 64a 813659i bk3: 64a 813680i bk4: 28a 813462i bk5: 28a 813585i bk6: 0a 813902i bk7: 0a 813902i bk8: 0a 813902i bk9: 0a 813902i bk10: 0a 813902i bk11: 0a 813902i bk12: 0a 813902i bk13: 0a 813902i bk14: 0a 813902i bk15: 0a 813902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984576
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080506
Bank_Level_Parallism_Col = 1.080203
Bank_Level_Parallism_Ready = 1.002571
write_to_read_ratio_blp_rw_average = 0.216751
GrpLevelPara = 1.080203 

BW Util details:
bwutil = 0.000478 
total_CMD = 813902 
util_bw = 389 
Wasted_Col = 1586 
Wasted_Row = 0 
Idle = 811927 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 333 
CCDLc_limit = 793 
rwq = 0 
CCDLc_limit_alone = 781 
WTRc_limit_alone = 9 
RTWc_limit_alone = 321 

Commands details: 
total_CMD = 813902 
n_nop = 813507 
Read = 312 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 389 
total_req = 389 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 389 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000485 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000823195
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=813902 n_nop=813480 n_act=6 n_pre=0 n_ref_event=0 n_req=416 n_rd=312 n_rd_L2_A=0 n_write=104 n_wr_bk=0 bw_util=0.0005111
n_activity=17381 dram_eff=0.02393
bk0: 64a 813653i bk1: 64a 813677i bk2: 64a 813655i bk3: 64a 813660i bk4: 28a 813667i bk5: 28a 813703i bk6: 0a 813902i bk7: 0a 813902i bk8: 0a 813902i bk9: 0a 813902i bk10: 0a 813902i bk11: 0a 813902i bk12: 0a 813902i bk13: 0a 813902i bk14: 0a 813902i bk15: 0a 813902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.033048
Bank_Level_Parallism_Col = 1.032571
Bank_Level_Parallism_Ready = 1.002404
write_to_read_ratio_blp_rw_average = 0.082857
GrpLevelPara = 1.032571 

BW Util details:
bwutil = 0.000511 
total_CMD = 813902 
util_bw = 416 
Wasted_Col = 1339 
Wasted_Row = 0 
Idle = 812147 

BW Util Bottlenecks: 
RCDc_limit = 593 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 10 
CCDLc_limit = 745 
rwq = 0 
CCDLc_limit_alone = 745 
WTRc_limit_alone = 29 
RTWc_limit_alone = 10 

Commands details: 
total_CMD = 813902 
n_nop = 813480 
Read = 312 
Write = 104 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 416 
total_req = 416 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 416 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000619239
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=813902 n_nop=813499 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0004878
n_activity=15144 dram_eff=0.02622
bk0: 64a 813605i bk1: 64a 813627i bk2: 64a 813613i bk3: 64a 813636i bk4: 28a 813595i bk5: 28a 813444i bk6: 0a 813902i bk7: 0a 813902i bk8: 0a 813902i bk9: 0a 813902i bk10: 0a 813902i bk11: 0a 813902i bk12: 0a 813902i bk13: 0a 813902i bk14: 0a 813902i bk15: 0a 813902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.087928
Bank_Level_Parallism_Col = 1.087661
Bank_Level_Parallism_Ready = 1.007557
write_to_read_ratio_blp_rw_average = 0.198666
GrpLevelPara = 1.087661 

BW Util details:
bwutil = 0.000488 
total_CMD = 813902 
util_bw = 397 
Wasted_Col = 1707 
Wasted_Row = 0 
Idle = 811798 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 292 
CCDLc_limit = 978 
rwq = 0 
CCDLc_limit_alone = 969 
WTRc_limit_alone = 0 
RTWc_limit_alone = 283 

Commands details: 
total_CMD = 813902 
n_nop = 813499 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000488 
Either_Row_CoL_Bus_Util = 0.000495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000887085
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=813902 n_nop=813518 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004644
n_activity=15601 dram_eff=0.02423
bk0: 64a 813657i bk1: 64a 813628i bk2: 64a 813603i bk3: 64a 813750i bk4: 28a 813701i bk5: 28a 813662i bk6: 0a 813902i bk7: 0a 813902i bk8: 0a 813902i bk9: 0a 813902i bk10: 0a 813902i bk11: 0a 813902i bk12: 0a 813902i bk13: 0a 813902i bk14: 0a 813902i bk15: 0a 813902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.171578
Bank_Level_Parallism_Col = 1.163493
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049245
GrpLevelPara = 1.163493 

BW Util details:
bwutil = 0.000464 
total_CMD = 813902 
util_bw = 378 
Wasted_Col = 1149 
Wasted_Row = 0 
Idle = 812375 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 779 
rwq = 0 
CCDLc_limit_alone = 779 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 813902 
n_nop = 813518 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000464 
Either_Row_CoL_Bus_Util = 0.000472 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000566407
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=813902 n_nop=813481 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005099
n_activity=16415 dram_eff=0.02528
bk0: 64a 813664i bk1: 64a 813644i bk2: 64a 813715i bk3: 64a 813693i bk4: 28a 813571i bk5: 28a 813455i bk6: 0a 813902i bk7: 0a 813902i bk8: 0a 813902i bk9: 0a 813902i bk10: 0a 813902i bk11: 0a 813902i bk12: 0a 813902i bk13: 0a 813902i bk14: 0a 813902i bk15: 0a 813902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.074742
Bank_Level_Parallism_Col = 1.074419
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.220672
GrpLevelPara = 1.074419 

BW Util details:
bwutil = 0.000510 
total_CMD = 813902 
util_bw = 415 
Wasted_Col = 1525 
Wasted_Row = 0 
Idle = 811962 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 242 
CCDLc_limit = 791 
rwq = 0 
CCDLc_limit_alone = 777 
WTRc_limit_alone = 32 
RTWc_limit_alone = 228 

Commands details: 
total_CMD = 813902 
n_nop = 813481 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000517 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00125691
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=813902 n_nop=813502 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0004841
n_activity=15694 dram_eff=0.02511
bk0: 64a 813558i bk1: 64a 813529i bk2: 64a 813614i bk3: 64a 813666i bk4: 28a 813694i bk5: 28a 813684i bk6: 0a 813902i bk7: 0a 813902i bk8: 0a 813902i bk9: 0a 813902i bk10: 0a 813902i bk11: 0a 813902i bk12: 0a 813902i bk13: 0a 813902i bk14: 0a 813902i bk15: 0a 813902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125000
Bank_Level_Parallism_Col = 1.124179
Bank_Level_Parallism_Ready = 1.002538
write_to_read_ratio_blp_rw_average = 0.085886
GrpLevelPara = 1.124179 

BW Util details:
bwutil = 0.000484 
total_CMD = 813902 
util_bw = 394 
Wasted_Col = 1438 
Wasted_Row = 0 
Idle = 812070 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 984 
rwq = 0 
CCDLc_limit_alone = 984 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 813902 
n_nop = 813502 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000484 
Either_Row_CoL_Bus_Util = 0.000491 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000755619
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=813902 n_nop=813489 n_act=6 n_pre=0 n_ref_event=0 n_req=407 n_rd=312 n_rd_L2_A=0 n_write=95 n_wr_bk=0 bw_util=0.0005001
n_activity=16851 dram_eff=0.02415
bk0: 64a 813650i bk1: 64a 813591i bk2: 64a 813702i bk3: 64a 813645i bk4: 28a 813685i bk5: 28a 813739i bk6: 0a 813902i bk7: 0a 813902i bk8: 0a 813902i bk9: 0a 813902i bk10: 0a 813902i bk11: 0a 813902i bk12: 0a 813902i bk13: 0a 813902i bk14: 0a 813902i bk15: 0a 813902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985258
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.091843
Bank_Level_Parallism_Col = 1.091515
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.064848
GrpLevelPara = 1.091515 

BW Util details:
bwutil = 0.000500 
total_CMD = 813902 
util_bw = 407 
Wasted_Col = 1248 
Wasted_Row = 0 
Idle = 812247 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 750 
rwq = 0 
CCDLc_limit_alone = 750 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 813902 
n_nop = 813489 
Read = 312 
Write = 95 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 407 
total_req = 407 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 407 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000500 
Either_Row_CoL_Bus_Util = 0.000507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000962032
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=813902 n_nop=813494 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004939
n_activity=15412 dram_eff=0.02608
bk0: 64a 813581i bk1: 64a 813585i bk2: 64a 813506i bk3: 64a 813627i bk4: 28a 813649i bk5: 28a 813579i bk6: 0a 813902i bk7: 0a 813902i bk8: 0a 813902i bk9: 0a 813902i bk10: 0a 813902i bk11: 0a 813902i bk12: 0a 813902i bk13: 0a 813902i bk14: 0a 813902i bk15: 0a 813902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.192388
Bank_Level_Parallism_Col = 1.177116
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.119383
GrpLevelPara = 1.177116 

BW Util details:
bwutil = 0.000494 
total_CMD = 813902 
util_bw = 402 
Wasted_Col = 1516 
Wasted_Row = 0 
Idle = 811984 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 104 
RTWc_limit = 133 
CCDLc_limit = 984 
rwq = 0 
CCDLc_limit_alone = 984 
WTRc_limit_alone = 104 
RTWc_limit_alone = 133 

Commands details: 
total_CMD = 813902 
n_nop = 813494 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000494 
Either_Row_CoL_Bus_Util = 0.000501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000935002
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=813902 n_nop=812917 n_act=6 n_pre=0 n_ref_event=0 n_req=979 n_rd=312 n_rd_L2_A=0 n_write=667 n_wr_bk=0 bw_util=0.001203
n_activity=25365 dram_eff=0.0386
bk0: 64a 813608i bk1: 64a 813572i bk2: 64a 813607i bk3: 64a 813652i bk4: 28a 806391i bk5: 28a 813643i bk6: 0a 813902i bk7: 0a 813902i bk8: 0a 813902i bk9: 0a 813902i bk10: 0a 813902i bk11: 0a 813902i bk12: 0a 813902i bk13: 0a 813902i bk14: 0a 813902i bk15: 0a 813902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993871
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.036472
Bank_Level_Parallism_Col = 1.036278
Bank_Level_Parallism_Ready = 1.002043
write_to_read_ratio_blp_rw_average = 0.844746
GrpLevelPara = 1.036278 

BW Util details:
bwutil = 0.001203 
total_CMD = 813902 
util_bw = 979 
Wasted_Col = 8590 
Wasted_Row = 0 
Idle = 804333 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 90 
RTWc_limit = 74 
CCDLc_limit = 8136 
rwq = 0 
CCDLc_limit_alone = 8136 
WTRc_limit_alone = 90 
RTWc_limit_alone = 74 

Commands details: 
total_CMD = 813902 
n_nop = 812917 
Read = 312 
Write = 667 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 979 
total_req = 979 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 979 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.001203 
Either_Row_CoL_Bus_Util = 0.001210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.286065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.286065
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=813902 n_nop=813471 n_act=6 n_pre=0 n_ref_event=0 n_req=425 n_rd=312 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.0005222
n_activity=16684 dram_eff=0.02547
bk0: 64a 813642i bk1: 64a 813631i bk2: 64a 813646i bk3: 64a 813522i bk4: 28a 813436i bk5: 28a 813645i bk6: 0a 813902i bk7: 0a 813902i bk8: 0a 813902i bk9: 0a 813902i bk10: 0a 813902i bk11: 0a 813902i bk12: 0a 813902i bk13: 0a 813902i bk14: 0a 813902i bk15: 0a 813902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985882
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.152315
Bank_Level_Parallism_Col = 1.140150
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.237157
GrpLevelPara = 1.140150 

BW Util details:
bwutil = 0.000522 
total_CMD = 813902 
util_bw = 425 
Wasted_Col = 1584 
Wasted_Row = 0 
Idle = 811893 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 52 
RTWc_limit = 304 
CCDLc_limit = 884 
rwq = 0 
CCDLc_limit_alone = 884 
WTRc_limit_alone = 52 
RTWc_limit_alone = 304 

Commands details: 
total_CMD = 813902 
n_nop = 813471 
Read = 312 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 425 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000522 
Either_Row_CoL_Bus_Util = 0.000530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000689272
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=813902 n_nop=813482 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0005087
n_activity=16525 dram_eff=0.02505
bk0: 64a 813579i bk1: 64a 813633i bk2: 64a 813462i bk3: 64a 813615i bk4: 28a 813504i bk5: 28a 813580i bk6: 0a 813902i bk7: 0a 813902i bk8: 0a 813902i bk9: 0a 813902i bk10: 0a 813902i bk11: 0a 813902i bk12: 0a 813902i bk13: 0a 813902i bk14: 0a 813902i bk15: 0a 813902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088771
Bank_Level_Parallism_Col = 1.088523
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.175934
GrpLevelPara = 1.088523 

BW Util details:
bwutil = 0.000509 
total_CMD = 813902 
util_bw = 414 
Wasted_Col = 1839 
Wasted_Row = 0 
Idle = 811649 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 130 
RTWc_limit = 285 
CCDLc_limit = 1018 
rwq = 0 
CCDLc_limit_alone = 999 
WTRc_limit_alone = 111 
RTWc_limit_alone = 285 

Commands details: 
total_CMD = 813902 
n_nop = 813482 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000950974
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=813902 n_nop=813501 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0004853
n_activity=16453 dram_eff=0.02401
bk0: 64a 813615i bk1: 64a 813612i bk2: 64a 813636i bk3: 64a 813633i bk4: 28a 813625i bk5: 28a 813561i bk6: 0a 813902i bk7: 0a 813902i bk8: 0a 813902i bk9: 0a 813902i bk10: 0a 813902i bk11: 0a 813902i bk12: 0a 813902i bk13: 0a 813902i bk14: 0a 813902i bk15: 0a 813902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.212900
Bank_Level_Parallism_Col = 1.202517
Bank_Level_Parallism_Ready = 1.005063
write_to_read_ratio_blp_rw_average = 0.148741
GrpLevelPara = 1.202517 

BW Util details:
bwutil = 0.000485 
total_CMD = 813902 
util_bw = 395 
Wasted_Col = 1357 
Wasted_Row = 0 
Idle = 812150 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 158 
CCDLc_limit = 894 
rwq = 0 
CCDLc_limit_alone = 894 
WTRc_limit_alone = 35 
RTWc_limit_alone = 158 

Commands details: 
total_CMD = 813902 
n_nop = 813501 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000485 
Either_Row_CoL_Bus_Util = 0.000493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00108735

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1028, Miss = 187, Miss_rate = 0.182, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 1019, Miss = 186, Miss_rate = 0.183, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1010, Miss = 212, Miss_rate = 0.210, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1021, Miss = 185, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1016, Miss = 213, Miss_rate = 0.210, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 1003, Miss = 197, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1020, Miss = 204, Miss_rate = 0.200, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 999, Miss = 211, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1015, Miss = 185, Miss_rate = 0.182, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1036, Miss = 202, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1043, Miss = 208, Miss_rate = 0.199, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 1004, Miss = 198, Miss_rate = 0.197, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 1006, Miss = 198, Miss_rate = 0.197, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 1001, Miss = 191, Miss_rate = 0.191, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1026, Miss = 184, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 995, Miss = 191, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 962, Miss = 207, Miss_rate = 0.215, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 1007, Miss = 203, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 980, Miss = 198, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 975, Miss = 192, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1005, Miss = 208, Miss_rate = 0.207, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 993, Miss = 193, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 982, Miss = 200, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1009, Miss = 201, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 987, Miss = 219, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1570, Miss = 755, Miss_rate = 0.481, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1005, Miss = 201, Miss_rate = 0.200, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 985, Miss = 215, Miss_rate = 0.218, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 962, Miss = 199, Miss_rate = 0.207, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 983, Miss = 210, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 996, Miss = 195, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1002, Miss = 194, Miss_rate = 0.194, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32645
L2_total_cache_misses = 6942
L2_total_cache_miss_rate = 0.2127
L2_total_cache_pending_hits = 101
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9620
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 82
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1067
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32645
icnt_total_pkts_simt_to_mem=32645
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32645
Req_Network_cycles = 139507
Req_Network_injected_packets_per_cycle =       0.2340 
Req_Network_conflicts_per_cycle =       0.0233
Req_Network_conflicts_per_cycle_util =       0.2234
Req_Bank_Level_Parallism =       2.2469
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0272
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0073

Reply_Network_injected_packets_num = 32645
Reply_Network_cycles = 139507
Reply_Network_injected_packets_per_cycle =        0.2340
Reply_Network_conflicts_per_cycle =        0.0679
Reply_Network_conflicts_per_cycle_util =       0.6058
Reply_Bank_Level_Parallism =       2.0875
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0033
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0293
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 88547 (inst/sec)
gpgpu_simulation_rate = 9964 (cycle/sec)
gpgpu_silicon_slowdown = 120433x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 4865
gpu_sim_insn = 49152
gpu_ipc =      10.1032
gpu_tot_sim_cycle = 144372
gpu_tot_sim_insn = 1288822
gpu_tot_ipc =       8.9271
gpu_tot_issued_cta = 128
gpu_occupancy = 30.6528% 
gpu_tot_occupancy = 19.6801% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0263
partiton_level_parallism_total  =       0.2270
partiton_level_parallism_util =       2.6667
partiton_level_parallism_util_total  =       2.2483
L2_BW  =       1.0103 GB/Sec
L2_BW_total  =       8.7169 GB/Sec
gpu_total_sim_rate=92058

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11407, Miss = 3876, Miss_rate = 0.340, Pending_hits = 154, Reservation_fails = 608
	L1D_cache_core[1]: Access = 11611, Miss = 4017, Miss_rate = 0.346, Pending_hits = 150, Reservation_fails = 636
	L1D_cache_core[2]: Access = 11432, Miss = 3893, Miss_rate = 0.341, Pending_hits = 156, Reservation_fails = 631
	L1D_cache_core[3]: Access = 11162, Miss = 3870, Miss_rate = 0.347, Pending_hits = 156, Reservation_fails = 544
	L1D_cache_core[4]: Access = 11322, Miss = 3883, Miss_rate = 0.343, Pending_hits = 165, Reservation_fails = 534
	L1D_cache_core[5]: Access = 11205, Miss = 3790, Miss_rate = 0.338, Pending_hits = 164, Reservation_fails = 566
	L1D_cache_core[6]: Access = 10911, Miss = 3688, Miss_rate = 0.338, Pending_hits = 176, Reservation_fails = 524
	L1D_cache_core[7]: Access = 11579, Miss = 3955, Miss_rate = 0.342, Pending_hits = 181, Reservation_fails = 590
	L1D_total_cache_accesses = 90629
	L1D_total_cache_misses = 30972
	L1D_total_cache_miss_rate = 0.3417
	L1D_total_cache_pending_hits = 1302
	L1D_total_cache_reservation_fails = 4633
	L1D_cache_data_port_util = 0.136
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1271
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4550
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 83
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1295, 1181, 1133, 801, 1261, 1337, 1441, 1183, 1309, 1258, 1234, 1006, 1262, 1335, 1179, 1285, 
gpgpu_n_tot_thrd_icount = 5139488
gpgpu_n_tot_w_icount = 160609
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14759
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36153	W0_Idle:554672	W0_Scoreboard:987447	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:22453
single_issue_nums: WS0:41122	WS1:40524	WS2:39327	WS3:39636	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118072 {8:14759,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 590360 {40:14759,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 852 
max_icnt2mem_latency = 144 
maxmrqlatency = 165 
max_icnt2sh_latency = 38 
averagemflatency = 326 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:6277 	101 	81 	103 	73 	106 	171 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24214 	1522 	7037 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	30268 	2275 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29729 	2596 	330 	116 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	64 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5459      5424      6123      6169      5165      5167         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5421      5443      6147      6118      5180      5156         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5456      5459      6135      6148      5165      5176         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5454      5427      6141      6133      5169      5158         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5455      6135      6116      6139      5164      5173         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5422      6164      6145      5181      5155         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5864      5416      6140      6108      5163      5178         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5444      5416      6142      6131      5159      5162         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5441      5430      6159      6131      5165      5174         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5443      5422      9666      6145      5163      5155         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5429      5441      6141      6130      5163      5173         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5427      6132      6132      5170      5164         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6601      5438      6122      6114      5161      5166         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5428      6137      6149      5164      5157         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5442      6173      6115      6144      5157      5169         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5446      5441      6155      6140      5168      5166         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 82.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 68.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 77.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 76.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7024/96 = 73.166664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        46         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        63         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        54        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        40        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        49        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        48        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2032
min_bank_accesses = 0!
chip skew: 667/66 = 10.11
average mf latency per bank:
dram[0]:        934       922       838       827      3371      3220    none      none      none      none      none      none      none      none      none      none  
dram[1]:        904       884       836       793      2688      3305    none      none      none      none      none      none      none      none      none      none  
dram[2]:        920       931       824       794      2681      2854    none      none      none      none      none      none      none      none      none      none  
dram[3]:        899       906       802       817      2998      2388    none      none      none      none      none      none      none      none      none      none  
dram[4]:        930       927       817       796      3080      3317    none      none      none      none      none      none      none      none      none      none  
dram[5]:        908       936       833       844      2763      2638    none      none      none      none      none      none      none      none      none      none  
dram[6]:        930       887       851       819      2879      3039    none      none      none      none      none      none      none      none      none      none  
dram[7]:        924       916       775       803      3208      3678    none      none      none      none      none      none      none      none      none      none  
dram[8]:        905       934       810       794      2913      2424    none      none      none      none      none      none      none      none      none      none  
dram[9]:        909       908       799       803      2903      3026    none      none      none      none      none      none      none      none      none      none  
dram[10]:        925       927       816       807      2695      2869    none      none      none      none      none      none      none      none      none      none  
dram[11]:        939       921       789       802      2852      2879    none      none      none      none      none      none      none      none      none      none  
dram[12]:        943       889       779       820       946      2364    none      none      none      none      none      none      none      none      none      none  
dram[13]:        914       909       795       816      2309      2813    none      none      none      none      none      none      none      none      none      none  
dram[14]:        946       884       793       783      2743      2522    none      none      none      none      none      none      none      none      none      none  
dram[15]:        887       921       794       807      2731      3377    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        719       732       711       725       646       649         0         0         0         0         0         0         0         0         0         0
dram[1]:        722       719       714       726       646       648         0         0         0         0         0         0         0         0         0         0
dram[2]:        735       717       735       735       649       647         0         0         0         0         0         0         0         0         0         0
dram[3]:        723       715       712       718       646       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        726       712       729       732       647       650         0         0         0         0         0         0         0         0         0         0
dram[5]:        720       719       711       711       646       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        710       710       729       729       646       649         0         0         0         0         0         0         0         0         0         0
dram[7]:        711       710       732       727       646       649         0         0         0         0         0         0         0         0         0         0
dram[8]:        731       731       725       725       648       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        718       713       705       728       646       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        723       732       725       725       646       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        706       723       703       724       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        724       724       710       726       852       647         0         0         0         0         0         0         0         0         0         0
dram[13]:        720       728       724       725       647       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        717       725       706       711       646       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        721       723       703       706       649       648         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=842285 n_nop=841896 n_act=6 n_pre=0 n_ref_event=0 n_req=383 n_rd=312 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0004547
n_activity=16299 dram_eff=0.0235
bk0: 64a 841979i bk1: 64a 842010i bk2: 64a 842019i bk3: 64a 842051i bk4: 28a 841896i bk5: 28a 841946i bk6: 0a 842285i bk7: 0a 842285i bk8: 0a 842285i bk9: 0a 842285i bk10: 0a 842285i bk11: 0a 842285i bk12: 0a 842285i bk13: 0a 842285i bk14: 0a 842285i bk15: 0a 842285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984334
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.128733
Bank_Level_Parallism_Col = 1.119773
Bank_Level_Parallism_Ready = 1.007833
write_to_read_ratio_blp_rw_average = 0.150490
GrpLevelPara = 1.119773 

BW Util details:
bwutil = 0.000455 
total_CMD = 842285 
util_bw = 383 
Wasted_Col = 1559 
Wasted_Row = 0 
Idle = 840343 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 124 
RTWc_limit = 238 
CCDLc_limit = 820 
rwq = 0 
CCDLc_limit_alone = 802 
WTRc_limit_alone = 115 
RTWc_limit_alone = 229 

Commands details: 
total_CMD = 842285 
n_nop = 841896 
Read = 312 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 383 
total_req = 383 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 383 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000455 
Either_Row_CoL_Bus_Util = 0.000462 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000693352
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=842285 n_nop=841879 n_act=6 n_pre=0 n_ref_event=0 n_req=400 n_rd=312 n_rd_L2_A=0 n_write=88 n_wr_bk=0 bw_util=0.0004749
n_activity=16990 dram_eff=0.02354
bk0: 64a 842052i bk1: 64a 842000i bk2: 64a 842092i bk3: 64a 841999i bk4: 28a 841886i bk5: 28a 842060i bk6: 0a 842285i bk7: 0a 842285i bk8: 0a 842285i bk9: 0a 842285i bk10: 0a 842285i bk11: 0a 842285i bk12: 0a 842285i bk13: 0a 842285i bk14: 0a 842285i bk15: 0a 842285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985000
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.033231
Bank_Level_Parallism_Col = 1.032804
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.162225
GrpLevelPara = 1.032804 

BW Util details:
bwutil = 0.000475 
total_CMD = 842285 
util_bw = 400 
Wasted_Col = 1556 
Wasted_Row = 0 
Idle = 840329 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 222 
CCDLc_limit = 759 
rwq = 0 
CCDLc_limit_alone = 750 
WTRc_limit_alone = 32 
RTWc_limit_alone = 213 

Commands details: 
total_CMD = 842285 
n_nop = 841879 
Read = 312 
Write = 88 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 400 
total_req = 400 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 400 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000475 
Either_Row_CoL_Bus_Util = 0.000482 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000595998
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=842285 n_nop=841868 n_act=6 n_pre=0 n_ref_event=0 n_req=411 n_rd=312 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.000488
n_activity=16549 dram_eff=0.02484
bk0: 64a 842066i bk1: 64a 841961i bk2: 64a 842027i bk3: 64a 841977i bk4: 28a 842107i bk5: 28a 841927i bk6: 0a 842285i bk7: 0a 842285i bk8: 0a 842285i bk9: 0a 842285i bk10: 0a 842285i bk11: 0a 842285i bk12: 0a 842285i bk13: 0a 842285i bk14: 0a 842285i bk15: 0a 842285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985401
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088407
Bank_Level_Parallism_Col = 1.087533
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.130504
GrpLevelPara = 1.087533 

BW Util details:
bwutil = 0.000488 
total_CMD = 842285 
util_bw = 411 
Wasted_Col = 1478 
Wasted_Row = 0 
Idle = 840396 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 132 
CCDLc_limit = 892 
rwq = 0 
CCDLc_limit_alone = 892 
WTRc_limit_alone = 0 
RTWc_limit_alone = 132 

Commands details: 
total_CMD = 842285 
n_nop = 841868 
Read = 312 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 411 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000488 
Either_Row_CoL_Bus_Util = 0.000495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000987789
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=842285 n_nop=841860 n_act=6 n_pre=0 n_ref_event=0 n_req=419 n_rd=312 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0004975
n_activity=16346 dram_eff=0.02563
bk0: 64a 842038i bk1: 64a 842045i bk2: 64a 842116i bk3: 64a 842046i bk4: 28a 841905i bk5: 28a 841976i bk6: 0a 842285i bk7: 0a 842285i bk8: 0a 842285i bk9: 0a 842285i bk10: 0a 842285i bk11: 0a 842285i bk12: 0a 842285i bk13: 0a 842285i bk14: 0a 842285i bk15: 0a 842285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985680
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.076882
Bank_Level_Parallism_Col = 1.076550
Bank_Level_Parallism_Ready = 1.002387
write_to_read_ratio_blp_rw_average = 0.202156
GrpLevelPara = 1.076550 

BW Util details:
bwutil = 0.000497 
total_CMD = 842285 
util_bw = 419 
Wasted_Col = 1441 
Wasted_Row = 0 
Idle = 840425 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 229 
CCDLc_limit = 738 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 3 
RTWc_limit_alone = 226 

Commands details: 
total_CMD = 842285 
n_nop = 841860 
Read = 312 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 419 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000497 
Either_Row_CoL_Bus_Util = 0.000505 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000889248
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=842285 n_nop=841890 n_act=6 n_pre=0 n_ref_event=0 n_req=389 n_rd=312 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0004618
n_activity=15970 dram_eff=0.02436
bk0: 64a 842061i bk1: 64a 841986i bk2: 64a 842042i bk3: 64a 842063i bk4: 28a 841845i bk5: 28a 841968i bk6: 0a 842285i bk7: 0a 842285i bk8: 0a 842285i bk9: 0a 842285i bk10: 0a 842285i bk11: 0a 842285i bk12: 0a 842285i bk13: 0a 842285i bk14: 0a 842285i bk15: 0a 842285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984576
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.080506
Bank_Level_Parallism_Col = 1.080203
Bank_Level_Parallism_Ready = 1.002571
write_to_read_ratio_blp_rw_average = 0.216751
GrpLevelPara = 1.080203 

BW Util details:
bwutil = 0.000462 
total_CMD = 842285 
util_bw = 389 
Wasted_Col = 1586 
Wasted_Row = 0 
Idle = 840310 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 333 
CCDLc_limit = 793 
rwq = 0 
CCDLc_limit_alone = 781 
WTRc_limit_alone = 9 
RTWc_limit_alone = 321 

Commands details: 
total_CMD = 842285 
n_nop = 841890 
Read = 312 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 389 
total_req = 389 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 389 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000462 
Either_Row_CoL_Bus_Util = 0.000469 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000795455
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=842285 n_nop=841863 n_act=6 n_pre=0 n_ref_event=0 n_req=416 n_rd=312 n_rd_L2_A=0 n_write=104 n_wr_bk=0 bw_util=0.0004939
n_activity=17381 dram_eff=0.02393
bk0: 64a 842036i bk1: 64a 842060i bk2: 64a 842038i bk3: 64a 842043i bk4: 28a 842050i bk5: 28a 842086i bk6: 0a 842285i bk7: 0a 842285i bk8: 0a 842285i bk9: 0a 842285i bk10: 0a 842285i bk11: 0a 842285i bk12: 0a 842285i bk13: 0a 842285i bk14: 0a 842285i bk15: 0a 842285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.033048
Bank_Level_Parallism_Col = 1.032571
Bank_Level_Parallism_Ready = 1.002404
write_to_read_ratio_blp_rw_average = 0.082857
GrpLevelPara = 1.032571 

BW Util details:
bwutil = 0.000494 
total_CMD = 842285 
util_bw = 416 
Wasted_Col = 1339 
Wasted_Row = 0 
Idle = 840530 

BW Util Bottlenecks: 
RCDc_limit = 593 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 10 
CCDLc_limit = 745 
rwq = 0 
CCDLc_limit_alone = 745 
WTRc_limit_alone = 29 
RTWc_limit_alone = 10 

Commands details: 
total_CMD = 842285 
n_nop = 841863 
Read = 312 
Write = 104 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 416 
total_req = 416 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 416 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000494 
Either_Row_CoL_Bus_Util = 0.000501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000598372
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=842285 n_nop=841882 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0004713
n_activity=15144 dram_eff=0.02622
bk0: 64a 841988i bk1: 64a 842010i bk2: 64a 841996i bk3: 64a 842019i bk4: 28a 841978i bk5: 28a 841827i bk6: 0a 842285i bk7: 0a 842285i bk8: 0a 842285i bk9: 0a 842285i bk10: 0a 842285i bk11: 0a 842285i bk12: 0a 842285i bk13: 0a 842285i bk14: 0a 842285i bk15: 0a 842285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.087928
Bank_Level_Parallism_Col = 1.087661
Bank_Level_Parallism_Ready = 1.007557
write_to_read_ratio_blp_rw_average = 0.198666
GrpLevelPara = 1.087661 

BW Util details:
bwutil = 0.000471 
total_CMD = 842285 
util_bw = 397 
Wasted_Col = 1707 
Wasted_Row = 0 
Idle = 840181 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 292 
CCDLc_limit = 978 
rwq = 0 
CCDLc_limit_alone = 969 
WTRc_limit_alone = 0 
RTWc_limit_alone = 283 

Commands details: 
total_CMD = 842285 
n_nop = 841882 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000471 
Either_Row_CoL_Bus_Util = 0.000478 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000857192
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=842285 n_nop=841901 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004488
n_activity=15601 dram_eff=0.02423
bk0: 64a 842040i bk1: 64a 842011i bk2: 64a 841986i bk3: 64a 842133i bk4: 28a 842084i bk5: 28a 842045i bk6: 0a 842285i bk7: 0a 842285i bk8: 0a 842285i bk9: 0a 842285i bk10: 0a 842285i bk11: 0a 842285i bk12: 0a 842285i bk13: 0a 842285i bk14: 0a 842285i bk15: 0a 842285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.171578
Bank_Level_Parallism_Col = 1.163493
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049245
GrpLevelPara = 1.163493 

BW Util details:
bwutil = 0.000449 
total_CMD = 842285 
util_bw = 378 
Wasted_Col = 1149 
Wasted_Row = 0 
Idle = 840758 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 779 
rwq = 0 
CCDLc_limit_alone = 779 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 842285 
n_nop = 841901 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000449 
Either_Row_CoL_Bus_Util = 0.000456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000547321
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=842285 n_nop=841864 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0004927
n_activity=16415 dram_eff=0.02528
bk0: 64a 842047i bk1: 64a 842027i bk2: 64a 842098i bk3: 64a 842076i bk4: 28a 841954i bk5: 28a 841838i bk6: 0a 842285i bk7: 0a 842285i bk8: 0a 842285i bk9: 0a 842285i bk10: 0a 842285i bk11: 0a 842285i bk12: 0a 842285i bk13: 0a 842285i bk14: 0a 842285i bk15: 0a 842285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.074742
Bank_Level_Parallism_Col = 1.074419
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.220672
GrpLevelPara = 1.074419 

BW Util details:
bwutil = 0.000493 
total_CMD = 842285 
util_bw = 415 
Wasted_Col = 1525 
Wasted_Row = 0 
Idle = 840345 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 242 
CCDLc_limit = 791 
rwq = 0 
CCDLc_limit_alone = 777 
WTRc_limit_alone = 32 
RTWc_limit_alone = 228 

Commands details: 
total_CMD = 842285 
n_nop = 841864 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000493 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00121455
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=842285 n_nop=841885 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0004678
n_activity=15694 dram_eff=0.02511
bk0: 64a 841941i bk1: 64a 841912i bk2: 64a 841997i bk3: 64a 842049i bk4: 28a 842077i bk5: 28a 842067i bk6: 0a 842285i bk7: 0a 842285i bk8: 0a 842285i bk9: 0a 842285i bk10: 0a 842285i bk11: 0a 842285i bk12: 0a 842285i bk13: 0a 842285i bk14: 0a 842285i bk15: 0a 842285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125000
Bank_Level_Parallism_Col = 1.124179
Bank_Level_Parallism_Ready = 1.002538
write_to_read_ratio_blp_rw_average = 0.085886
GrpLevelPara = 1.124179 

BW Util details:
bwutil = 0.000468 
total_CMD = 842285 
util_bw = 394 
Wasted_Col = 1438 
Wasted_Row = 0 
Idle = 840453 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 52 
CCDLc_limit = 984 
rwq = 0 
CCDLc_limit_alone = 984 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 842285 
n_nop = 841885 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000730157
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=842285 n_nop=841872 n_act=6 n_pre=0 n_ref_event=0 n_req=407 n_rd=312 n_rd_L2_A=0 n_write=95 n_wr_bk=0 bw_util=0.0004832
n_activity=16851 dram_eff=0.02415
bk0: 64a 842033i bk1: 64a 841974i bk2: 64a 842085i bk3: 64a 842028i bk4: 28a 842068i bk5: 28a 842122i bk6: 0a 842285i bk7: 0a 842285i bk8: 0a 842285i bk9: 0a 842285i bk10: 0a 842285i bk11: 0a 842285i bk12: 0a 842285i bk13: 0a 842285i bk14: 0a 842285i bk15: 0a 842285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985258
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.091843
Bank_Level_Parallism_Col = 1.091515
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.064848
GrpLevelPara = 1.091515 

BW Util details:
bwutil = 0.000483 
total_CMD = 842285 
util_bw = 407 
Wasted_Col = 1248 
Wasted_Row = 0 
Idle = 840630 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 750 
rwq = 0 
CCDLc_limit_alone = 750 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 842285 
n_nop = 841872 
Read = 312 
Write = 95 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 407 
total_req = 407 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 407 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000483 
Either_Row_CoL_Bus_Util = 0.000490 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000929614
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=842285 n_nop=841877 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004773
n_activity=15412 dram_eff=0.02608
bk0: 64a 841964i bk1: 64a 841968i bk2: 64a 841889i bk3: 64a 842010i bk4: 28a 842032i bk5: 28a 841962i bk6: 0a 842285i bk7: 0a 842285i bk8: 0a 842285i bk9: 0a 842285i bk10: 0a 842285i bk11: 0a 842285i bk12: 0a 842285i bk13: 0a 842285i bk14: 0a 842285i bk15: 0a 842285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.192388
Bank_Level_Parallism_Col = 1.177116
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.119383
GrpLevelPara = 1.177116 

BW Util details:
bwutil = 0.000477 
total_CMD = 842285 
util_bw = 402 
Wasted_Col = 1516 
Wasted_Row = 0 
Idle = 840367 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 104 
RTWc_limit = 133 
CCDLc_limit = 984 
rwq = 0 
CCDLc_limit_alone = 984 
WTRc_limit_alone = 104 
RTWc_limit_alone = 133 

Commands details: 
total_CMD = 842285 
n_nop = 841877 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000477 
Either_Row_CoL_Bus_Util = 0.000484 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000903495
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=842285 n_nop=841300 n_act=6 n_pre=0 n_ref_event=0 n_req=979 n_rd=312 n_rd_L2_A=0 n_write=667 n_wr_bk=0 bw_util=0.001162
n_activity=25365 dram_eff=0.0386
bk0: 64a 841991i bk1: 64a 841955i bk2: 64a 841990i bk3: 64a 842035i bk4: 28a 834774i bk5: 28a 842026i bk6: 0a 842285i bk7: 0a 842285i bk8: 0a 842285i bk9: 0a 842285i bk10: 0a 842285i bk11: 0a 842285i bk12: 0a 842285i bk13: 0a 842285i bk14: 0a 842285i bk15: 0a 842285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993871
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.036472
Bank_Level_Parallism_Col = 1.036278
Bank_Level_Parallism_Ready = 1.002043
write_to_read_ratio_blp_rw_average = 0.844746
GrpLevelPara = 1.036278 

BW Util details:
bwutil = 0.001162 
total_CMD = 842285 
util_bw = 979 
Wasted_Col = 8590 
Wasted_Row = 0 
Idle = 832716 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 90 
RTWc_limit = 74 
CCDLc_limit = 8136 
rwq = 0 
CCDLc_limit_alone = 8136 
WTRc_limit_alone = 90 
RTWc_limit_alone = 74 

Commands details: 
total_CMD = 842285 
n_nop = 841300 
Read = 312 
Write = 667 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 979 
total_req = 979 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 979 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.001162 
Either_Row_CoL_Bus_Util = 0.001169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.276425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276425
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=842285 n_nop=841854 n_act=6 n_pre=0 n_ref_event=0 n_req=425 n_rd=312 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.0005046
n_activity=16684 dram_eff=0.02547
bk0: 64a 842025i bk1: 64a 842014i bk2: 64a 842029i bk3: 64a 841905i bk4: 28a 841819i bk5: 28a 842028i bk6: 0a 842285i bk7: 0a 842285i bk8: 0a 842285i bk9: 0a 842285i bk10: 0a 842285i bk11: 0a 842285i bk12: 0a 842285i bk13: 0a 842285i bk14: 0a 842285i bk15: 0a 842285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985882
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.152315
Bank_Level_Parallism_Col = 1.140150
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.237157
GrpLevelPara = 1.140150 

BW Util details:
bwutil = 0.000505 
total_CMD = 842285 
util_bw = 425 
Wasted_Col = 1584 
Wasted_Row = 0 
Idle = 840276 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 52 
RTWc_limit = 304 
CCDLc_limit = 884 
rwq = 0 
CCDLc_limit_alone = 884 
WTRc_limit_alone = 52 
RTWc_limit_alone = 304 

Commands details: 
total_CMD = 842285 
n_nop = 841854 
Read = 312 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 425 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000505 
Either_Row_CoL_Bus_Util = 0.000512 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000666045
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=842285 n_nop=841865 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0004915
n_activity=16525 dram_eff=0.02505
bk0: 64a 841962i bk1: 64a 842016i bk2: 64a 841845i bk3: 64a 841998i bk4: 28a 841887i bk5: 28a 841963i bk6: 0a 842285i bk7: 0a 842285i bk8: 0a 842285i bk9: 0a 842285i bk10: 0a 842285i bk11: 0a 842285i bk12: 0a 842285i bk13: 0a 842285i bk14: 0a 842285i bk15: 0a 842285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088771
Bank_Level_Parallism_Col = 1.088523
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.175934
GrpLevelPara = 1.088523 

BW Util details:
bwutil = 0.000492 
total_CMD = 842285 
util_bw = 414 
Wasted_Col = 1839 
Wasted_Row = 0 
Idle = 840032 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 130 
RTWc_limit = 285 
CCDLc_limit = 1018 
rwq = 0 
CCDLc_limit_alone = 999 
WTRc_limit_alone = 111 
RTWc_limit_alone = 285 

Commands details: 
total_CMD = 842285 
n_nop = 841865 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000492 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000918929
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=842285 n_nop=841884 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.000469
n_activity=16453 dram_eff=0.02401
bk0: 64a 841998i bk1: 64a 841995i bk2: 64a 842019i bk3: 64a 842016i bk4: 28a 842008i bk5: 28a 841944i bk6: 0a 842285i bk7: 0a 842285i bk8: 0a 842285i bk9: 0a 842285i bk10: 0a 842285i bk11: 0a 842285i bk12: 0a 842285i bk13: 0a 842285i bk14: 0a 842285i bk15: 0a 842285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.212900
Bank_Level_Parallism_Col = 1.202517
Bank_Level_Parallism_Ready = 1.005063
write_to_read_ratio_blp_rw_average = 0.148741
GrpLevelPara = 1.202517 

BW Util details:
bwutil = 0.000469 
total_CMD = 842285 
util_bw = 395 
Wasted_Col = 1357 
Wasted_Row = 0 
Idle = 840533 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 158 
CCDLc_limit = 894 
rwq = 0 
CCDLc_limit_alone = 894 
WTRc_limit_alone = 35 
RTWc_limit_alone = 158 

Commands details: 
total_CMD = 842285 
n_nop = 841884 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000469 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00105071

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1032, Miss = 187, Miss_rate = 0.181, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 1023, Miss = 186, Miss_rate = 0.182, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1014, Miss = 212, Miss_rate = 0.209, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 1025, Miss = 185, Miss_rate = 0.180, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1020, Miss = 213, Miss_rate = 0.209, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 1007, Miss = 197, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1024, Miss = 204, Miss_rate = 0.199, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1003, Miss = 211, Miss_rate = 0.210, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1019, Miss = 185, Miss_rate = 0.182, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1040, Miss = 202, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1047, Miss = 208, Miss_rate = 0.199, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 1008, Miss = 198, Miss_rate = 0.196, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 1010, Miss = 198, Miss_rate = 0.196, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 1005, Miss = 191, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1030, Miss = 184, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 999, Miss = 191, Miss_rate = 0.191, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 966, Miss = 207, Miss_rate = 0.214, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 1011, Miss = 203, Miss_rate = 0.201, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 984, Miss = 198, Miss_rate = 0.201, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 979, Miss = 192, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1009, Miss = 208, Miss_rate = 0.206, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 997, Miss = 193, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 986, Miss = 200, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1013, Miss = 201, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 991, Miss = 219, Miss_rate = 0.221, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1574, Miss = 755, Miss_rate = 0.480, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1009, Miss = 201, Miss_rate = 0.199, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 989, Miss = 215, Miss_rate = 0.217, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 966, Miss = 199, Miss_rate = 0.206, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 987, Miss = 210, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1000, Miss = 195, Miss_rate = 0.195, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1006, Miss = 194, Miss_rate = 0.193, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32773
L2_total_cache_misses = 6942
L2_total_cache_miss_rate = 0.2118
L2_total_cache_pending_hits = 101
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 82
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1067
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32773
icnt_total_pkts_simt_to_mem=32773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32773
Req_Network_cycles = 144372
Req_Network_injected_packets_per_cycle =       0.2270 
Req_Network_conflicts_per_cycle =       0.0225
Req_Network_conflicts_per_cycle_util =       0.2227
Req_Bank_Level_Parallism =       2.2483
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0262
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0071

Reply_Network_injected_packets_num = 32773
Reply_Network_cycles = 144372
Reply_Network_injected_packets_per_cycle =        0.2270
Reply_Network_conflicts_per_cycle =        0.0656
Reply_Network_conflicts_per_cycle_util =       0.6039
Reply_Bank_Level_Parallism =       2.0893
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0032
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0284
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 92058 (inst/sec)
gpgpu_simulation_rate = 10312 (cycle/sec)
gpgpu_silicon_slowdown = 116369x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
