
theLast.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003aa0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  08003c40  08003c40  00004c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040a8  080040a8  0000609c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080040a8  080040a8  000050a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080040b0  080040b0  0000609c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040b0  080040b0  000050b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080040b4  080040b4  000050b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  080040b8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  2000009c  08004154  0000609c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000300  08004154  00006300  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000609c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006f0c  00000000  00000000  000060cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016da  00000000  00000000  0000cfd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000780  00000000  00000000  0000e6b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000597  00000000  00000000  0000ee38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000159dd  00000000  00000000  0000f3cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000087ed  00000000  00000000  00024dac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085124  00000000  00000000  0002d599  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b26bd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000022d4  00000000  00000000  000b2700  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000b49d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000009c 	.word	0x2000009c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003c28 	.word	0x08003c28

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a0 	.word	0x200000a0
 80001dc:	08003c28 	.word	0x08003c28

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <delay_cpu>:
static uint8_t button_pressed(void);

/* ADC */
static uint16_t read_potentiometer(void);

static void delay_cpu(volatile uint32_t d) { while (d--) { __NOP(); } }
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	e000      	b.n	80005b8 <delay_cpu+0xc>
 80005b6:	bf00      	nop
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	1e5a      	subs	r2, r3, #1
 80005bc:	607a      	str	r2, [r7, #4]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d1f9      	bne.n	80005b6 <delay_cpu+0xa>
 80005c2:	bf00      	nop
 80005c4:	bf00      	nop
 80005c6:	370c      	adds	r7, #12
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr

080005d0 <add_to_cart>:
    { 0xC1,0x32,0x4D,0x3D,0x83 }  // Comb   <--- NEW
};

/* ----------------- Cart Management ----------------- */
static void add_to_cart(uint8_t product_idx)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b085      	sub	sp, #20
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	4603      	mov	r3, r0
 80005d8:	71fb      	strb	r3, [r7, #7]
    // Check if product already in cart
    for (uint8_t i = 0; i < unique_item_count; ++i) {
 80005da:	2300      	movs	r3, #0
 80005dc:	73fb      	strb	r3, [r7, #15]
 80005de:	e022      	b.n	8000626 <add_to_cart+0x56>
        if (cart[i].product_idx == product_idx) {
 80005e0:	7bfa      	ldrb	r2, [r7, #15]
 80005e2:	492e      	ldr	r1, [pc, #184]	@ (800069c <add_to_cart+0xcc>)
 80005e4:	4613      	mov	r3, r2
 80005e6:	005b      	lsls	r3, r3, #1
 80005e8:	4413      	add	r3, r2
 80005ea:	005b      	lsls	r3, r3, #1
 80005ec:	440b      	add	r3, r1
 80005ee:	781b      	ldrb	r3, [r3, #0]
 80005f0:	79fa      	ldrb	r2, [r7, #7]
 80005f2:	429a      	cmp	r2, r3
 80005f4:	d114      	bne.n	8000620 <add_to_cart+0x50>
            cart[i].quantity++;
 80005f6:	7bfa      	ldrb	r2, [r7, #15]
 80005f8:	4928      	ldr	r1, [pc, #160]	@ (800069c <add_to_cart+0xcc>)
 80005fa:	4613      	mov	r3, r2
 80005fc:	005b      	lsls	r3, r3, #1
 80005fe:	4413      	add	r3, r2
 8000600:	005b      	lsls	r3, r3, #1
 8000602:	440b      	add	r3, r1
 8000604:	3304      	adds	r3, #4
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	3301      	adds	r3, #1
 800060a:	b2d8      	uxtb	r0, r3
 800060c:	4923      	ldr	r1, [pc, #140]	@ (800069c <add_to_cart+0xcc>)
 800060e:	4613      	mov	r3, r2
 8000610:	005b      	lsls	r3, r3, #1
 8000612:	4413      	add	r3, r2
 8000614:	005b      	lsls	r3, r3, #1
 8000616:	440b      	add	r3, r1
 8000618:	3304      	adds	r3, #4
 800061a:	4602      	mov	r2, r0
 800061c:	701a      	strb	r2, [r3, #0]
            return;
 800061e:	e038      	b.n	8000692 <add_to_cart+0xc2>
    for (uint8_t i = 0; i < unique_item_count; ++i) {
 8000620:	7bfb      	ldrb	r3, [r7, #15]
 8000622:	3301      	adds	r3, #1
 8000624:	73fb      	strb	r3, [r7, #15]
 8000626:	4b1e      	ldr	r3, [pc, #120]	@ (80006a0 <add_to_cart+0xd0>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	7bfa      	ldrb	r2, [r7, #15]
 800062c:	429a      	cmp	r2, r3
 800062e:	d3d7      	bcc.n	80005e0 <add_to_cart+0x10>
        }
    }

    // Add new item to cart
    if (unique_item_count < MAX_UNIQUE_PRODUCTS) {
 8000630:	4b1b      	ldr	r3, [pc, #108]	@ (80006a0 <add_to_cart+0xd0>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b13      	cmp	r3, #19
 8000636:	d82c      	bhi.n	8000692 <add_to_cart+0xc2>
        cart[unique_item_count].product_idx = product_idx;
 8000638:	4b19      	ldr	r3, [pc, #100]	@ (80006a0 <add_to_cart+0xd0>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	4619      	mov	r1, r3
 800063e:	4a17      	ldr	r2, [pc, #92]	@ (800069c <add_to_cart+0xcc>)
 8000640:	460b      	mov	r3, r1
 8000642:	005b      	lsls	r3, r3, #1
 8000644:	440b      	add	r3, r1
 8000646:	005b      	lsls	r3, r3, #1
 8000648:	4413      	add	r3, r2
 800064a:	79fa      	ldrb	r2, [r7, #7]
 800064c:	701a      	strb	r2, [r3, #0]
        cart[unique_item_count].price = product_prices[product_idx];
 800064e:	79fb      	ldrb	r3, [r7, #7]
 8000650:	4a13      	ldr	r2, [pc, #76]	@ (80006a0 <add_to_cart+0xd0>)
 8000652:	7812      	ldrb	r2, [r2, #0]
 8000654:	4611      	mov	r1, r2
 8000656:	4a13      	ldr	r2, [pc, #76]	@ (80006a4 <add_to_cart+0xd4>)
 8000658:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 800065c:	4a0f      	ldr	r2, [pc, #60]	@ (800069c <add_to_cart+0xcc>)
 800065e:	460b      	mov	r3, r1
 8000660:	005b      	lsls	r3, r3, #1
 8000662:	440b      	add	r3, r1
 8000664:	005b      	lsls	r3, r3, #1
 8000666:	4413      	add	r3, r2
 8000668:	3302      	adds	r3, #2
 800066a:	4602      	mov	r2, r0
 800066c:	801a      	strh	r2, [r3, #0]
        cart[unique_item_count].quantity = 1;
 800066e:	4b0c      	ldr	r3, [pc, #48]	@ (80006a0 <add_to_cart+0xd0>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	4619      	mov	r1, r3
 8000674:	4a09      	ldr	r2, [pc, #36]	@ (800069c <add_to_cart+0xcc>)
 8000676:	460b      	mov	r3, r1
 8000678:	005b      	lsls	r3, r3, #1
 800067a:	440b      	add	r3, r1
 800067c:	005b      	lsls	r3, r3, #1
 800067e:	4413      	add	r3, r2
 8000680:	3304      	adds	r3, #4
 8000682:	2201      	movs	r2, #1
 8000684:	701a      	strb	r2, [r3, #0]
        unique_item_count++;
 8000686:	4b06      	ldr	r3, [pc, #24]	@ (80006a0 <add_to_cart+0xd0>)
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	3301      	adds	r3, #1
 800068c:	b2da      	uxtb	r2, r3
 800068e:	4b04      	ldr	r3, [pc, #16]	@ (80006a0 <add_to_cart+0xd0>)
 8000690:	701a      	strb	r2, [r3, #0]
    }
}
 8000692:	3714      	adds	r7, #20
 8000694:	46bd      	mov	sp, r7
 8000696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069a:	4770      	bx	lr
 800069c:	20000128 	.word	0x20000128
 80006a0:	200001a0 	.word	0x200001a0
 80006a4:	08003e18 	.word	0x08003e18

080006a8 <get_cart_total>:

static uint32_t get_cart_total(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b083      	sub	sp, #12
 80006ac:	af00      	add	r7, sp, #0
    uint32_t total = 0;
 80006ae:	2300      	movs	r3, #0
 80006b0:	607b      	str	r3, [r7, #4]
    for (uint8_t i = 0; i < unique_item_count; ++i) {
 80006b2:	2300      	movs	r3, #0
 80006b4:	70fb      	strb	r3, [r7, #3]
 80006b6:	e01b      	b.n	80006f0 <get_cart_total+0x48>
        total += (cart[i].price * cart[i].quantity);
 80006b8:	78fa      	ldrb	r2, [r7, #3]
 80006ba:	4913      	ldr	r1, [pc, #76]	@ (8000708 <get_cart_total+0x60>)
 80006bc:	4613      	mov	r3, r2
 80006be:	005b      	lsls	r3, r3, #1
 80006c0:	4413      	add	r3, r2
 80006c2:	005b      	lsls	r3, r3, #1
 80006c4:	440b      	add	r3, r1
 80006c6:	3302      	adds	r3, #2
 80006c8:	881b      	ldrh	r3, [r3, #0]
 80006ca:	4618      	mov	r0, r3
 80006cc:	78fa      	ldrb	r2, [r7, #3]
 80006ce:	490e      	ldr	r1, [pc, #56]	@ (8000708 <get_cart_total+0x60>)
 80006d0:	4613      	mov	r3, r2
 80006d2:	005b      	lsls	r3, r3, #1
 80006d4:	4413      	add	r3, r2
 80006d6:	005b      	lsls	r3, r3, #1
 80006d8:	440b      	add	r3, r1
 80006da:	3304      	adds	r3, #4
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	fb00 f303 	mul.w	r3, r0, r3
 80006e2:	461a      	mov	r2, r3
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	4413      	add	r3, r2
 80006e8:	607b      	str	r3, [r7, #4]
    for (uint8_t i = 0; i < unique_item_count; ++i) {
 80006ea:	78fb      	ldrb	r3, [r7, #3]
 80006ec:	3301      	adds	r3, #1
 80006ee:	70fb      	strb	r3, [r7, #3]
 80006f0:	4b06      	ldr	r3, [pc, #24]	@ (800070c <get_cart_total+0x64>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	78fa      	ldrb	r2, [r7, #3]
 80006f6:	429a      	cmp	r2, r3
 80006f8:	d3de      	bcc.n	80006b8 <get_cart_total+0x10>
    }
    return total;
 80006fa:	687b      	ldr	r3, [r7, #4]
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	370c      	adds	r7, #12
 8000700:	46bd      	mov	sp, r7
 8000702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000706:	4770      	bx	lr
 8000708:	20000128 	.word	0x20000128
 800070c:	200001a0 	.word	0x200001a0

08000710 <get_total_item_count>:

static uint8_t get_total_item_count(void)
{
 8000710:	b480      	push	{r7}
 8000712:	b083      	sub	sp, #12
 8000714:	af00      	add	r7, sp, #0
    uint8_t total = 0;
 8000716:	2300      	movs	r3, #0
 8000718:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < unique_item_count; ++i) {
 800071a:	2300      	movs	r3, #0
 800071c:	71bb      	strb	r3, [r7, #6]
 800071e:	e00e      	b.n	800073e <get_total_item_count+0x2e>
        total += cart[i].quantity;
 8000720:	79ba      	ldrb	r2, [r7, #6]
 8000722:	490d      	ldr	r1, [pc, #52]	@ (8000758 <get_total_item_count+0x48>)
 8000724:	4613      	mov	r3, r2
 8000726:	005b      	lsls	r3, r3, #1
 8000728:	4413      	add	r3, r2
 800072a:	005b      	lsls	r3, r3, #1
 800072c:	440b      	add	r3, r1
 800072e:	3304      	adds	r3, #4
 8000730:	781a      	ldrb	r2, [r3, #0]
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	4413      	add	r3, r2
 8000736:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < unique_item_count; ++i) {
 8000738:	79bb      	ldrb	r3, [r7, #6]
 800073a:	3301      	adds	r3, #1
 800073c:	71bb      	strb	r3, [r7, #6]
 800073e:	4b07      	ldr	r3, [pc, #28]	@ (800075c <get_total_item_count+0x4c>)
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	79ba      	ldrb	r2, [r7, #6]
 8000744:	429a      	cmp	r2, r3
 8000746:	d3eb      	bcc.n	8000720 <get_total_item_count+0x10>
    }
    return total;
 8000748:	79fb      	ldrb	r3, [r7, #7]
}
 800074a:	4618      	mov	r0, r3
 800074c:	370c      	adds	r7, #12
 800074e:	46bd      	mov	sp, r7
 8000750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000754:	4770      	bx	lr
 8000756:	bf00      	nop
 8000758:	20000128 	.word	0x20000128
 800075c:	200001a0 	.word	0x200001a0

08000760 <i2c1_init>:

/* ----------------- I2C / SSD1306 implementation ----------------- */
static void i2c1_init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= (1U << 1);
 8000764:	4b33      	ldr	r3, [pc, #204]	@ (8000834 <i2c1_init+0xd4>)
 8000766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000768:	4a32      	ldr	r2, [pc, #200]	@ (8000834 <i2c1_init+0xd4>)
 800076a:	f043 0302 	orr.w	r3, r3, #2
 800076e:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB1ENR |= (1U << 21);
 8000770:	4b30      	ldr	r3, [pc, #192]	@ (8000834 <i2c1_init+0xd4>)
 8000772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000774:	4a2f      	ldr	r2, [pc, #188]	@ (8000834 <i2c1_init+0xd4>)
 8000776:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800077a:	6413      	str	r3, [r2, #64]	@ 0x40

    GPIOB->MODER &= ~((3U << (6*2)) | (3U << (7*2)));
 800077c:	4b2e      	ldr	r3, [pc, #184]	@ (8000838 <i2c1_init+0xd8>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4a2d      	ldr	r2, [pc, #180]	@ (8000838 <i2c1_init+0xd8>)
 8000782:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000786:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  ((2U << (6*2)) | (2U << (7*2)));
 8000788:	4b2b      	ldr	r3, [pc, #172]	@ (8000838 <i2c1_init+0xd8>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a2a      	ldr	r2, [pc, #168]	@ (8000838 <i2c1_init+0xd8>)
 800078e:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 8000792:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER |= (1U << 6) | (1U << 7);
 8000794:	4b28      	ldr	r3, [pc, #160]	@ (8000838 <i2c1_init+0xd8>)
 8000796:	685b      	ldr	r3, [r3, #4]
 8000798:	4a27      	ldr	r2, [pc, #156]	@ (8000838 <i2c1_init+0xd8>)
 800079a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800079e:	6053      	str	r3, [r2, #4]
    GPIOB->OSPEEDR &= ~((3U << (6*2)) | (3U << (7*2)));
 80007a0:	4b25      	ldr	r3, [pc, #148]	@ (8000838 <i2c1_init+0xd8>)
 80007a2:	689b      	ldr	r3, [r3, #8]
 80007a4:	4a24      	ldr	r2, [pc, #144]	@ (8000838 <i2c1_init+0xd8>)
 80007a6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80007aa:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |=  ((2U << (6*2)) | (2U << (7*2)));
 80007ac:	4b22      	ldr	r3, [pc, #136]	@ (8000838 <i2c1_init+0xd8>)
 80007ae:	689b      	ldr	r3, [r3, #8]
 80007b0:	4a21      	ldr	r2, [pc, #132]	@ (8000838 <i2c1_init+0xd8>)
 80007b2:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 80007b6:	6093      	str	r3, [r2, #8]
    GPIOB->PUPDR &= ~((3U << (6*2)) | (3U << (7*2)));
 80007b8:	4b1f      	ldr	r3, [pc, #124]	@ (8000838 <i2c1_init+0xd8>)
 80007ba:	68db      	ldr	r3, [r3, #12]
 80007bc:	4a1e      	ldr	r2, [pc, #120]	@ (8000838 <i2c1_init+0xd8>)
 80007be:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80007c2:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR |=  ((1U << (6*2)) | (1U << (7*2)));
 80007c4:	4b1c      	ldr	r3, [pc, #112]	@ (8000838 <i2c1_init+0xd8>)
 80007c6:	68db      	ldr	r3, [r3, #12]
 80007c8:	4a1b      	ldr	r2, [pc, #108]	@ (8000838 <i2c1_init+0xd8>)
 80007ca:	f443 43a0 	orr.w	r3, r3, #20480	@ 0x5000
 80007ce:	60d3      	str	r3, [r2, #12]
    GPIOB->AFR[0] &= ~((0xFU << (6*4)) | (0xFU << (7*4)));
 80007d0:	4b19      	ldr	r3, [pc, #100]	@ (8000838 <i2c1_init+0xd8>)
 80007d2:	6a1b      	ldr	r3, [r3, #32]
 80007d4:	4a18      	ldr	r2, [pc, #96]	@ (8000838 <i2c1_init+0xd8>)
 80007d6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80007da:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] |=  ((4U << (6*4)) | (4U << (7*4)));
 80007dc:	4b16      	ldr	r3, [pc, #88]	@ (8000838 <i2c1_init+0xd8>)
 80007de:	6a1b      	ldr	r3, [r3, #32]
 80007e0:	4a15      	ldr	r2, [pc, #84]	@ (8000838 <i2c1_init+0xd8>)
 80007e2:	f043 4388 	orr.w	r3, r3, #1140850688	@ 0x44000000
 80007e6:	6213      	str	r3, [r2, #32]

    I2C1->CR1 = (1U << 15);
 80007e8:	4b14      	ldr	r3, [pc, #80]	@ (800083c <i2c1_init+0xdc>)
 80007ea:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80007ee:	601a      	str	r2, [r3, #0]
    delay_cpu(1000);
 80007f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007f4:	f7ff feda 	bl	80005ac <delay_cpu>
    I2C1->CR1 = 0;
 80007f8:	4b10      	ldr	r3, [pc, #64]	@ (800083c <i2c1_init+0xdc>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	601a      	str	r2, [r3, #0]
    I2C1->CR2 = 42U & 0x3F;
 80007fe:	4b0f      	ldr	r3, [pc, #60]	@ (800083c <i2c1_init+0xdc>)
 8000800:	222a      	movs	r2, #42	@ 0x2a
 8000802:	605a      	str	r2, [r3, #4]
    I2C1->CCR = 210U & 0x0FFF;
 8000804:	4b0d      	ldr	r3, [pc, #52]	@ (800083c <i2c1_init+0xdc>)
 8000806:	22d2      	movs	r2, #210	@ 0xd2
 8000808:	61da      	str	r2, [r3, #28]
    I2C1->TRISE = 43U & 0x3F;
 800080a:	4b0c      	ldr	r3, [pc, #48]	@ (800083c <i2c1_init+0xdc>)
 800080c:	222b      	movs	r2, #43	@ 0x2b
 800080e:	621a      	str	r2, [r3, #32]
    I2C1->CR1 |= (1U << 10);
 8000810:	4b0a      	ldr	r3, [pc, #40]	@ (800083c <i2c1_init+0xdc>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a09      	ldr	r2, [pc, #36]	@ (800083c <i2c1_init+0xdc>)
 8000816:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800081a:	6013      	str	r3, [r2, #0]
    I2C1->CR1 |= (1U << 0);
 800081c:	4b07      	ldr	r3, [pc, #28]	@ (800083c <i2c1_init+0xdc>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a06      	ldr	r2, [pc, #24]	@ (800083c <i2c1_init+0xdc>)
 8000822:	f043 0301 	orr.w	r3, r3, #1
 8000826:	6013      	str	r3, [r2, #0]
    delay_cpu(1000);
 8000828:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800082c:	f7ff febe 	bl	80005ac <delay_cpu>
}
 8000830:	bf00      	nop
 8000832:	bd80      	pop	{r7, pc}
 8000834:	40023800 	.word	0x40023800
 8000838:	40020400 	.word	0x40020400
 800083c:	40005400 	.word	0x40005400

08000840 <i2c1_start_write>:

static int i2c1_start_write(uint8_t addr)
{
 8000840:	b480      	push	{r7}
 8000842:	b085      	sub	sp, #20
 8000844:	af00      	add	r7, sp, #0
 8000846:	4603      	mov	r3, r0
 8000848:	71fb      	strb	r3, [r7, #7]
    uint32_t to = I2C_TIMEOUT;
 800084a:	4b1c      	ldr	r3, [pc, #112]	@ (80008bc <i2c1_start_write+0x7c>)
 800084c:	60fb      	str	r3, [r7, #12]
    I2C1->CR1 |= (1U << 8);
 800084e:	4b1c      	ldr	r3, [pc, #112]	@ (80008c0 <i2c1_start_write+0x80>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	4a1b      	ldr	r2, [pc, #108]	@ (80008c0 <i2c1_start_write+0x80>)
 8000854:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000858:	6013      	str	r3, [r2, #0]
    while (!(I2C1->SR1 & (1U << 0))) { if (!--to) return -1; }
 800085a:	e008      	b.n	800086e <i2c1_start_write+0x2e>
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	3b01      	subs	r3, #1
 8000860:	60fb      	str	r3, [r7, #12]
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d102      	bne.n	800086e <i2c1_start_write+0x2e>
 8000868:	f04f 33ff 	mov.w	r3, #4294967295
 800086c:	e01f      	b.n	80008ae <i2c1_start_write+0x6e>
 800086e:	4b14      	ldr	r3, [pc, #80]	@ (80008c0 <i2c1_start_write+0x80>)
 8000870:	695b      	ldr	r3, [r3, #20]
 8000872:	f003 0301 	and.w	r3, r3, #1
 8000876:	2b00      	cmp	r3, #0
 8000878:	d0f0      	beq.n	800085c <i2c1_start_write+0x1c>
    I2C1->DR = addr;
 800087a:	4a11      	ldr	r2, [pc, #68]	@ (80008c0 <i2c1_start_write+0x80>)
 800087c:	79fb      	ldrb	r3, [r7, #7]
 800087e:	6113      	str	r3, [r2, #16]
    to = I2C_TIMEOUT;
 8000880:	4b0e      	ldr	r3, [pc, #56]	@ (80008bc <i2c1_start_write+0x7c>)
 8000882:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & (1U << 1))) { if (!--to) return -2; }
 8000884:	e008      	b.n	8000898 <i2c1_start_write+0x58>
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	3b01      	subs	r3, #1
 800088a:	60fb      	str	r3, [r7, #12]
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d102      	bne.n	8000898 <i2c1_start_write+0x58>
 8000892:	f06f 0301 	mvn.w	r3, #1
 8000896:	e00a      	b.n	80008ae <i2c1_start_write+0x6e>
 8000898:	4b09      	ldr	r3, [pc, #36]	@ (80008c0 <i2c1_start_write+0x80>)
 800089a:	695b      	ldr	r3, [r3, #20]
 800089c:	f003 0302 	and.w	r3, r3, #2
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d0f0      	beq.n	8000886 <i2c1_start_write+0x46>
    (void)I2C1->SR1; (void)I2C1->SR2;
 80008a4:	4b06      	ldr	r3, [pc, #24]	@ (80008c0 <i2c1_start_write+0x80>)
 80008a6:	695b      	ldr	r3, [r3, #20]
 80008a8:	4b05      	ldr	r3, [pc, #20]	@ (80008c0 <i2c1_start_write+0x80>)
 80008aa:	699b      	ldr	r3, [r3, #24]
    return 0;
 80008ac:	2300      	movs	r3, #0
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	3714      	adds	r7, #20
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	000186a0 	.word	0x000186a0
 80008c0:	40005400 	.word	0x40005400

080008c4 <i2c1_write_bytes>:

static int i2c1_write_bytes(uint8_t *buf, uint32_t len)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b087      	sub	sp, #28
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	6039      	str	r1, [r7, #0]
    for (uint32_t i = 0; i < len; ++i)
 80008ce:	2300      	movs	r3, #0
 80008d0:	617b      	str	r3, [r7, #20]
 80008d2:	e01a      	b.n	800090a <i2c1_write_bytes+0x46>
    {
        uint32_t to = I2C_TIMEOUT;
 80008d4:	4b1b      	ldr	r3, [pc, #108]	@ (8000944 <i2c1_write_bytes+0x80>)
 80008d6:	613b      	str	r3, [r7, #16]
        while (!(I2C1->SR1 & (1U << 7))) { if (!--to) return -3; }
 80008d8:	e008      	b.n	80008ec <i2c1_write_bytes+0x28>
 80008da:	693b      	ldr	r3, [r7, #16]
 80008dc:	3b01      	subs	r3, #1
 80008de:	613b      	str	r3, [r7, #16]
 80008e0:	693b      	ldr	r3, [r7, #16]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d102      	bne.n	80008ec <i2c1_write_bytes+0x28>
 80008e6:	f06f 0302 	mvn.w	r3, #2
 80008ea:	e024      	b.n	8000936 <i2c1_write_bytes+0x72>
 80008ec:	4b16      	ldr	r3, [pc, #88]	@ (8000948 <i2c1_write_bytes+0x84>)
 80008ee:	695b      	ldr	r3, [r3, #20]
 80008f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d0f0      	beq.n	80008da <i2c1_write_bytes+0x16>
        I2C1->DR = buf[i];
 80008f8:	687a      	ldr	r2, [r7, #4]
 80008fa:	697b      	ldr	r3, [r7, #20]
 80008fc:	4413      	add	r3, r2
 80008fe:	781a      	ldrb	r2, [r3, #0]
 8000900:	4b11      	ldr	r3, [pc, #68]	@ (8000948 <i2c1_write_bytes+0x84>)
 8000902:	611a      	str	r2, [r3, #16]
    for (uint32_t i = 0; i < len; ++i)
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	3301      	adds	r3, #1
 8000908:	617b      	str	r3, [r7, #20]
 800090a:	697a      	ldr	r2, [r7, #20]
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	429a      	cmp	r2, r3
 8000910:	d3e0      	bcc.n	80008d4 <i2c1_write_bytes+0x10>
    }
    uint32_t to = I2C_TIMEOUT;
 8000912:	4b0c      	ldr	r3, [pc, #48]	@ (8000944 <i2c1_write_bytes+0x80>)
 8000914:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & (1U << 2))) { if (!--to) break; }
 8000916:	e005      	b.n	8000924 <i2c1_write_bytes+0x60>
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	3b01      	subs	r3, #1
 800091c:	60fb      	str	r3, [r7, #12]
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d006      	beq.n	8000932 <i2c1_write_bytes+0x6e>
 8000924:	4b08      	ldr	r3, [pc, #32]	@ (8000948 <i2c1_write_bytes+0x84>)
 8000926:	695b      	ldr	r3, [r3, #20]
 8000928:	f003 0304 	and.w	r3, r3, #4
 800092c:	2b00      	cmp	r3, #0
 800092e:	d0f3      	beq.n	8000918 <i2c1_write_bytes+0x54>
 8000930:	e000      	b.n	8000934 <i2c1_write_bytes+0x70>
 8000932:	bf00      	nop
    return 0;
 8000934:	2300      	movs	r3, #0
}
 8000936:	4618      	mov	r0, r3
 8000938:	371c      	adds	r7, #28
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop
 8000944:	000186a0 	.word	0x000186a0
 8000948:	40005400 	.word	0x40005400

0800094c <i2c1_stop>:

static void i2c1_stop(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
    I2C1->CR1 |= (1U << 9);
 8000950:	4b05      	ldr	r3, [pc, #20]	@ (8000968 <i2c1_stop+0x1c>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	4a04      	ldr	r2, [pc, #16]	@ (8000968 <i2c1_stop+0x1c>)
 8000956:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800095a:	6013      	str	r3, [r2, #0]
    delay_cpu(1000);
 800095c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000960:	f7ff fe24 	bl	80005ac <delay_cpu>
}
 8000964:	bf00      	nop
 8000966:	bd80      	pop	{r7, pc}
 8000968:	40005400 	.word	0x40005400

0800096c <i2c1_write_transaction>:

static int i2c1_write_transaction(uint8_t addr8, uint8_t *data, uint32_t len)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b086      	sub	sp, #24
 8000970:	af00      	add	r7, sp, #0
 8000972:	4603      	mov	r3, r0
 8000974:	60b9      	str	r1, [r7, #8]
 8000976:	607a      	str	r2, [r7, #4]
 8000978:	73fb      	strb	r3, [r7, #15]
    int r = i2c1_start_write(addr8);
 800097a:	7bfb      	ldrb	r3, [r7, #15]
 800097c:	4618      	mov	r0, r3
 800097e:	f7ff ff5f 	bl	8000840 <i2c1_start_write>
 8000982:	6178      	str	r0, [r7, #20]
    if (r) { i2c1_stop(); return r; }
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	2b00      	cmp	r3, #0
 8000988:	d003      	beq.n	8000992 <i2c1_write_transaction+0x26>
 800098a:	f7ff ffdf 	bl	800094c <i2c1_stop>
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	e007      	b.n	80009a2 <i2c1_write_transaction+0x36>
    r = i2c1_write_bytes(data, len);
 8000992:	6879      	ldr	r1, [r7, #4]
 8000994:	68b8      	ldr	r0, [r7, #8]
 8000996:	f7ff ff95 	bl	80008c4 <i2c1_write_bytes>
 800099a:	6178      	str	r0, [r7, #20]
    i2c1_stop();
 800099c:	f7ff ffd6 	bl	800094c <i2c1_stop>
    return r;
 80009a0:	697b      	ldr	r3, [r7, #20]
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	3718      	adds	r7, #24
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}

080009aa <ssd1306_command>:

static int ssd1306_command(uint8_t cmd)
{
 80009aa:	b580      	push	{r7, lr}
 80009ac:	b084      	sub	sp, #16
 80009ae:	af00      	add	r7, sp, #0
 80009b0:	4603      	mov	r3, r0
 80009b2:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[2] = {0x00, cmd};
 80009b4:	2300      	movs	r3, #0
 80009b6:	733b      	strb	r3, [r7, #12]
 80009b8:	79fb      	ldrb	r3, [r7, #7]
 80009ba:	737b      	strb	r3, [r7, #13]
    return i2c1_write_transaction(SSD1306_WRITE_ADDR, buf, 2);
 80009bc:	f107 030c 	add.w	r3, r7, #12
 80009c0:	2202      	movs	r2, #2
 80009c2:	4619      	mov	r1, r3
 80009c4:	2078      	movs	r0, #120	@ 0x78
 80009c6:	f7ff ffd1 	bl	800096c <i2c1_write_transaction>
 80009ca:	4603      	mov	r3, r0
}
 80009cc:	4618      	mov	r0, r3
 80009ce:	3710      	adds	r7, #16
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <ssd1306_data>:

static int ssd1306_data(uint8_t *data, uint32_t len)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b090      	sub	sp, #64	@ 0x40
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
 80009dc:	6039      	str	r1, [r7, #0]
    const uint32_t chunk = 32;
 80009de:	2320      	movs	r3, #32
 80009e0:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint8_t tmp[33];
    uint32_t sent = 0;
 80009e2:	2300      	movs	r3, #0
 80009e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (sent < len)
 80009e6:	e025      	b.n	8000a34 <ssd1306_data+0x60>
    {
        uint32_t c = (len - sent > chunk) ? chunk : (len - sent);
 80009e8:	683a      	ldr	r2, [r7, #0]
 80009ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80009ec:	1ad3      	subs	r3, r2, r3
 80009ee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80009f0:	4293      	cmp	r3, r2
 80009f2:	bf28      	it	cs
 80009f4:	4613      	movcs	r3, r2
 80009f6:	637b      	str	r3, [r7, #52]	@ 0x34
        tmp[0] = 0x40;
 80009f8:	2340      	movs	r3, #64	@ 0x40
 80009fa:	733b      	strb	r3, [r7, #12]
        memcpy(&tmp[1], &data[sent], c);
 80009fc:	687a      	ldr	r2, [r7, #4]
 80009fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a00:	18d1      	adds	r1, r2, r3
 8000a02:	f107 030c 	add.w	r3, r7, #12
 8000a06:	3301      	adds	r3, #1
 8000a08:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f002 fcc2 	bl	8003394 <memcpy>
        int r = i2c1_write_transaction(SSD1306_WRITE_ADDR, tmp, c + 1);
 8000a10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a12:	1c5a      	adds	r2, r3, #1
 8000a14:	f107 030c 	add.w	r3, r7, #12
 8000a18:	4619      	mov	r1, r3
 8000a1a:	2078      	movs	r0, #120	@ 0x78
 8000a1c:	f7ff ffa6 	bl	800096c <i2c1_write_transaction>
 8000a20:	6338      	str	r0, [r7, #48]	@ 0x30
        if (r) return r;
 8000a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <ssd1306_data+0x58>
 8000a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a2a:	e008      	b.n	8000a3e <ssd1306_data+0x6a>
        sent += c;
 8000a2c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000a2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a30:	4413      	add	r3, r2
 8000a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (sent < len)
 8000a34:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	429a      	cmp	r2, r3
 8000a3a:	d3d5      	bcc.n	80009e8 <ssd1306_data+0x14>
    }
    return 0;
 8000a3c:	2300      	movs	r3, #0
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	3740      	adds	r7, #64	@ 0x40
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <ssd1306_init>:

static void ssd1306_init(void)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	af00      	add	r7, sp, #0
    delay_cpu(10000);
 8000a4a:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000a4e:	f7ff fdad 	bl	80005ac <delay_cpu>
    ssd1306_command(0xAE);
 8000a52:	20ae      	movs	r0, #174	@ 0xae
 8000a54:	f7ff ffa9 	bl	80009aa <ssd1306_command>
    ssd1306_command(0xD5); ssd1306_command(0x80);
 8000a58:	20d5      	movs	r0, #213	@ 0xd5
 8000a5a:	f7ff ffa6 	bl	80009aa <ssd1306_command>
 8000a5e:	2080      	movs	r0, #128	@ 0x80
 8000a60:	f7ff ffa3 	bl	80009aa <ssd1306_command>
    ssd1306_command(0xA8); ssd1306_command(0x3F);
 8000a64:	20a8      	movs	r0, #168	@ 0xa8
 8000a66:	f7ff ffa0 	bl	80009aa <ssd1306_command>
 8000a6a:	203f      	movs	r0, #63	@ 0x3f
 8000a6c:	f7ff ff9d 	bl	80009aa <ssd1306_command>
    ssd1306_command(0xD3); ssd1306_command(0x00);
 8000a70:	20d3      	movs	r0, #211	@ 0xd3
 8000a72:	f7ff ff9a 	bl	80009aa <ssd1306_command>
 8000a76:	2000      	movs	r0, #0
 8000a78:	f7ff ff97 	bl	80009aa <ssd1306_command>
    ssd1306_command(0x40);
 8000a7c:	2040      	movs	r0, #64	@ 0x40
 8000a7e:	f7ff ff94 	bl	80009aa <ssd1306_command>
    ssd1306_command(0x8D); ssd1306_command(0x14);
 8000a82:	208d      	movs	r0, #141	@ 0x8d
 8000a84:	f7ff ff91 	bl	80009aa <ssd1306_command>
 8000a88:	2014      	movs	r0, #20
 8000a8a:	f7ff ff8e 	bl	80009aa <ssd1306_command>
    ssd1306_command(0x20); ssd1306_command(0x00);
 8000a8e:	2020      	movs	r0, #32
 8000a90:	f7ff ff8b 	bl	80009aa <ssd1306_command>
 8000a94:	2000      	movs	r0, #0
 8000a96:	f7ff ff88 	bl	80009aa <ssd1306_command>
    ssd1306_command(0xA1);
 8000a9a:	20a1      	movs	r0, #161	@ 0xa1
 8000a9c:	f7ff ff85 	bl	80009aa <ssd1306_command>
    ssd1306_command(0xC8);
 8000aa0:	20c8      	movs	r0, #200	@ 0xc8
 8000aa2:	f7ff ff82 	bl	80009aa <ssd1306_command>
    ssd1306_command(0xDA); ssd1306_command(0x12);
 8000aa6:	20da      	movs	r0, #218	@ 0xda
 8000aa8:	f7ff ff7f 	bl	80009aa <ssd1306_command>
 8000aac:	2012      	movs	r0, #18
 8000aae:	f7ff ff7c 	bl	80009aa <ssd1306_command>
    ssd1306_command(0x81); ssd1306_command(0xCF);
 8000ab2:	2081      	movs	r0, #129	@ 0x81
 8000ab4:	f7ff ff79 	bl	80009aa <ssd1306_command>
 8000ab8:	20cf      	movs	r0, #207	@ 0xcf
 8000aba:	f7ff ff76 	bl	80009aa <ssd1306_command>
    ssd1306_command(0xD9); ssd1306_command(0xF1);
 8000abe:	20d9      	movs	r0, #217	@ 0xd9
 8000ac0:	f7ff ff73 	bl	80009aa <ssd1306_command>
 8000ac4:	20f1      	movs	r0, #241	@ 0xf1
 8000ac6:	f7ff ff70 	bl	80009aa <ssd1306_command>
    ssd1306_command(0xDB); ssd1306_command(0x40);
 8000aca:	20db      	movs	r0, #219	@ 0xdb
 8000acc:	f7ff ff6d 	bl	80009aa <ssd1306_command>
 8000ad0:	2040      	movs	r0, #64	@ 0x40
 8000ad2:	f7ff ff6a 	bl	80009aa <ssd1306_command>
    ssd1306_command(0xA4);
 8000ad6:	20a4      	movs	r0, #164	@ 0xa4
 8000ad8:	f7ff ff67 	bl	80009aa <ssd1306_command>
    ssd1306_command(0xA6);
 8000adc:	20a6      	movs	r0, #166	@ 0xa6
 8000ade:	f7ff ff64 	bl	80009aa <ssd1306_command>
    ssd1306_command(0xAF);
 8000ae2:	20af      	movs	r0, #175	@ 0xaf
 8000ae4:	f7ff ff61 	bl	80009aa <ssd1306_command>
}
 8000ae8:	bf00      	nop
 8000aea:	bd80      	pop	{r7, pc}

08000aec <ssd1306_clear>:

static void ssd1306_clear(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b0a2      	sub	sp, #136	@ 0x88
 8000af0:	af00      	add	r7, sp, #0
    uint8_t zeros[128];
    memset(zeros, 0x00, sizeof(zeros));
 8000af2:	1d3b      	adds	r3, r7, #4
 8000af4:	2280      	movs	r2, #128	@ 0x80
 8000af6:	2100      	movs	r1, #0
 8000af8:	4618      	mov	r0, r3
 8000afa:	f002 fc17 	bl	800332c <memset>
    for (uint8_t page = 0; page < 8; ++page)
 8000afe:	2300      	movs	r3, #0
 8000b00:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8000b04:	e016      	b.n	8000b34 <ssd1306_clear+0x48>
    {
        ssd1306_command(0xB0 + page);
 8000b06:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000b0a:	3b50      	subs	r3, #80	@ 0x50
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f7ff ff4b 	bl	80009aa <ssd1306_command>
        ssd1306_command(0x00);
 8000b14:	2000      	movs	r0, #0
 8000b16:	f7ff ff48 	bl	80009aa <ssd1306_command>
        ssd1306_command(0x10);
 8000b1a:	2010      	movs	r0, #16
 8000b1c:	f7ff ff45 	bl	80009aa <ssd1306_command>
        ssd1306_data(zeros, 128);
 8000b20:	1d3b      	adds	r3, r7, #4
 8000b22:	2180      	movs	r1, #128	@ 0x80
 8000b24:	4618      	mov	r0, r3
 8000b26:	f7ff ff55 	bl	80009d4 <ssd1306_data>
    for (uint8_t page = 0; page < 8; ++page)
 8000b2a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000b2e:	3301      	adds	r3, #1
 8000b30:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8000b34:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000b38:	2b07      	cmp	r3, #7
 8000b3a:	d9e4      	bls.n	8000b06 <ssd1306_clear+0x1a>
    }
}
 8000b3c:	bf00      	nop
 8000b3e:	bf00      	nop
 8000b40:	3788      	adds	r7, #136	@ 0x88
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}

08000b46 <ssd1306_set_pos>:

static void ssd1306_set_pos(uint8_t page, uint8_t col)
{
 8000b46:	b580      	push	{r7, lr}
 8000b48:	b082      	sub	sp, #8
 8000b4a:	af00      	add	r7, sp, #0
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	460a      	mov	r2, r1
 8000b50:	71fb      	strb	r3, [r7, #7]
 8000b52:	4613      	mov	r3, r2
 8000b54:	71bb      	strb	r3, [r7, #6]
    ssd1306_command(0xB0 | (page & 0x07));
 8000b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b5a:	f003 0307 	and.w	r3, r3, #7
 8000b5e:	b25b      	sxtb	r3, r3
 8000b60:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8000b64:	b25b      	sxtb	r3, r3
 8000b66:	b2db      	uxtb	r3, r3
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f7ff ff1e 	bl	80009aa <ssd1306_command>
    ssd1306_command(0x00 | (col & 0x0F));
 8000b6e:	79bb      	ldrb	r3, [r7, #6]
 8000b70:	f003 030f 	and.w	r3, r3, #15
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	4618      	mov	r0, r3
 8000b78:	f7ff ff17 	bl	80009aa <ssd1306_command>
    ssd1306_command(0x10 | ((col >> 4) & 0x0F));
 8000b7c:	79bb      	ldrb	r3, [r7, #6]
 8000b7e:	091b      	lsrs	r3, r3, #4
 8000b80:	b2db      	uxtb	r3, r3
 8000b82:	b25b      	sxtb	r3, r3
 8000b84:	f043 0310 	orr.w	r3, r3, #16
 8000b88:	b25b      	sxtb	r3, r3
 8000b8a:	b2db      	uxtb	r3, r3
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f7ff ff0c 	bl	80009aa <ssd1306_command>
}
 8000b92:	bf00      	nop
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
	...

08000b9c <ssd1306_draw_char>:
{0x7C,0x14,0x14,0x14,0x08},{0x08,0x14,0x14,0x18,0x7C},{0x7C,0x08,0x04,0x04,0x08},{0x48,0x54,0x54,0x54,0x20},{0x04,0x3F,0x44,0x40,0x20},{0x3C,0x40,0x40,0x20,0x7C},{0x1C,0x20,0x40,0x20,0x1C},{0x3C,0x40,0x30,0x40,0x3C},
{0x44,0x28,0x10,0x28,0x44},{0x0C,0x50,0x50,0x50,0x3C},{0x44,0x64,0x54,0x4C,0x44}
};

static void ssd1306_draw_char(uint8_t page, uint8_t col, char ch)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b086      	sub	sp, #24
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	71fb      	strb	r3, [r7, #7]
 8000ba6:	460b      	mov	r3, r1
 8000ba8:	71bb      	strb	r3, [r7, #6]
 8000baa:	4613      	mov	r3, r2
 8000bac:	717b      	strb	r3, [r7, #5]
    if (ch < 32 || ch > 127) ch = '?';
 8000bae:	797b      	ldrb	r3, [r7, #5]
 8000bb0:	2b1f      	cmp	r3, #31
 8000bb2:	d903      	bls.n	8000bbc <ssd1306_draw_char+0x20>
 8000bb4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	da01      	bge.n	8000bc0 <ssd1306_draw_char+0x24>
 8000bbc:	233f      	movs	r3, #63	@ 0x3f
 8000bbe:	717b      	strb	r3, [r7, #5]
    const uint8_t *glyph = font5x7[ch - 32];
 8000bc0:	797b      	ldrb	r3, [r7, #5]
 8000bc2:	f1a3 0220 	sub.w	r2, r3, #32
 8000bc6:	4613      	mov	r3, r2
 8000bc8:	009b      	lsls	r3, r3, #2
 8000bca:	4413      	add	r3, r2
 8000bcc:	4a13      	ldr	r2, [pc, #76]	@ (8000c1c <ssd1306_draw_char+0x80>)
 8000bce:	4413      	add	r3, r2
 8000bd0:	613b      	str	r3, [r7, #16]
    ssd1306_set_pos(page, col);
 8000bd2:	79ba      	ldrb	r2, [r7, #6]
 8000bd4:	79fb      	ldrb	r3, [r7, #7]
 8000bd6:	4611      	mov	r1, r2
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f7ff ffb4 	bl	8000b46 <ssd1306_set_pos>
    uint8_t buf[6];
    for (int i = 0; i < 5; ++i) buf[i] = glyph[i];
 8000bde:	2300      	movs	r3, #0
 8000be0:	617b      	str	r3, [r7, #20]
 8000be2:	e00c      	b.n	8000bfe <ssd1306_draw_char+0x62>
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	4413      	add	r3, r2
 8000bea:	7819      	ldrb	r1, [r3, #0]
 8000bec:	f107 0208 	add.w	r2, r7, #8
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	4413      	add	r3, r2
 8000bf4:	460a      	mov	r2, r1
 8000bf6:	701a      	strb	r2, [r3, #0]
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	3301      	adds	r3, #1
 8000bfc:	617b      	str	r3, [r7, #20]
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	2b04      	cmp	r3, #4
 8000c02:	ddef      	ble.n	8000be4 <ssd1306_draw_char+0x48>
    buf[5] = 0x00;
 8000c04:	2300      	movs	r3, #0
 8000c06:	737b      	strb	r3, [r7, #13]
    ssd1306_data(buf, 6);
 8000c08:	f107 0308 	add.w	r3, r7, #8
 8000c0c:	2106      	movs	r1, #6
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f7ff fee0 	bl	80009d4 <ssd1306_data>
}
 8000c14:	bf00      	nop
 8000c16:	3718      	adds	r7, #24
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	08003e84 	.word	0x08003e84

08000c20 <ssd1306_print>:

static void ssd1306_print(uint8_t page, uint8_t col, const char *s)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	603a      	str	r2, [r7, #0]
 8000c2a:	71fb      	strb	r3, [r7, #7]
 8000c2c:	460b      	mov	r3, r1
 8000c2e:	71bb      	strb	r3, [r7, #6]
    uint8_t c = col; uint8_t p = page;
 8000c30:	79bb      	ldrb	r3, [r7, #6]
 8000c32:	73fb      	strb	r3, [r7, #15]
 8000c34:	79fb      	ldrb	r3, [r7, #7]
 8000c36:	73bb      	strb	r3, [r7, #14]
    while (*s) {
 8000c38:	e018      	b.n	8000c6c <ssd1306_print+0x4c>
        if (c > 122) { c = 0; if (++p > 7) p = 0; }
 8000c3a:	7bfb      	ldrb	r3, [r7, #15]
 8000c3c:	2b7a      	cmp	r3, #122	@ 0x7a
 8000c3e:	d909      	bls.n	8000c54 <ssd1306_print+0x34>
 8000c40:	2300      	movs	r3, #0
 8000c42:	73fb      	strb	r3, [r7, #15]
 8000c44:	7bbb      	ldrb	r3, [r7, #14]
 8000c46:	3301      	adds	r3, #1
 8000c48:	73bb      	strb	r3, [r7, #14]
 8000c4a:	7bbb      	ldrb	r3, [r7, #14]
 8000c4c:	2b07      	cmp	r3, #7
 8000c4e:	d901      	bls.n	8000c54 <ssd1306_print+0x34>
 8000c50:	2300      	movs	r3, #0
 8000c52:	73bb      	strb	r3, [r7, #14]
        ssd1306_draw_char(p, c, *s++);
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	1c5a      	adds	r2, r3, #1
 8000c58:	603a      	str	r2, [r7, #0]
 8000c5a:	781a      	ldrb	r2, [r3, #0]
 8000c5c:	7bf9      	ldrb	r1, [r7, #15]
 8000c5e:	7bbb      	ldrb	r3, [r7, #14]
 8000c60:	4618      	mov	r0, r3
 8000c62:	f7ff ff9b 	bl	8000b9c <ssd1306_draw_char>
        c += 6;
 8000c66:	7bfb      	ldrb	r3, [r7, #15]
 8000c68:	3306      	adds	r3, #6
 8000c6a:	73fb      	strb	r3, [r7, #15]
    while (*s) {
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d1e2      	bne.n	8000c3a <ssd1306_print+0x1a>
    }
}
 8000c74:	bf00      	nop
 8000c76:	bf00      	nop
 8000c78:	3710      	adds	r7, #16
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
	...

08000c80 <buzzer_beep>:

static void buzzer_beep(uint8_t count, uint32_t ms)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	4603      	mov	r3, r0
 8000c88:	6039      	str	r1, [r7, #0]
 8000c8a:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < count; ++i) {
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	73fb      	strb	r3, [r7, #15]
 8000c90:	e00f      	b.n	8000cb2 <buzzer_beep+0x32>
        GPIOB->BSRR = (1U << 2);
 8000c92:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc4 <buzzer_beep+0x44>)
 8000c94:	2204      	movs	r2, #4
 8000c96:	619a      	str	r2, [r3, #24]
        HAL_Delay(ms);
 8000c98:	6838      	ldr	r0, [r7, #0]
 8000c9a:	f001 f927 	bl	8001eec <HAL_Delay>
        GPIOB->BSRR = (1U << (2 + 16));
 8000c9e:	4b09      	ldr	r3, [pc, #36]	@ (8000cc4 <buzzer_beep+0x44>)
 8000ca0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000ca4:	619a      	str	r2, [r3, #24]
        HAL_Delay(80);
 8000ca6:	2050      	movs	r0, #80	@ 0x50
 8000ca8:	f001 f920 	bl	8001eec <HAL_Delay>
    for (uint8_t i = 0; i < count; ++i) {
 8000cac:	7bfb      	ldrb	r3, [r7, #15]
 8000cae:	3301      	adds	r3, #1
 8000cb0:	73fb      	strb	r3, [r7, #15]
 8000cb2:	7bfa      	ldrb	r2, [r7, #15]
 8000cb4:	79fb      	ldrb	r3, [r7, #7]
 8000cb6:	429a      	cmp	r2, r3
 8000cb8:	d3eb      	bcc.n	8000c92 <buzzer_beep+0x12>
    }
}
 8000cba:	bf00      	nop
 8000cbc:	bf00      	nop
 8000cbe:	3710      	adds	r7, #16
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	40020400 	.word	0x40020400

08000cc8 <button_pressed>:

static uint8_t button_pressed(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
    static uint8_t last_state = 1;
    uint8_t current = (GPIOA->IDR & (1U << 0)) ? 1 : 0;
 8000cce:	4b12      	ldr	r3, [pc, #72]	@ (8000d18 <button_pressed+0x50>)
 8000cd0:	691b      	ldr	r3, [r3, #16]
 8000cd2:	f003 0301 	and.w	r3, r3, #1
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	bf14      	ite	ne
 8000cda:	2301      	movne	r3, #1
 8000cdc:	2300      	moveq	r3, #0
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	71fb      	strb	r3, [r7, #7]

    if (last_state == 1 && current == 0) {
 8000ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d1c <button_pressed+0x54>)
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	2b01      	cmp	r3, #1
 8000ce8:	d10a      	bne.n	8000d00 <button_pressed+0x38>
 8000cea:	79fb      	ldrb	r3, [r7, #7]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d107      	bne.n	8000d00 <button_pressed+0x38>
        HAL_Delay(50);
 8000cf0:	2032      	movs	r0, #50	@ 0x32
 8000cf2:	f001 f8fb 	bl	8001eec <HAL_Delay>
        last_state = 0;
 8000cf6:	4b09      	ldr	r3, [pc, #36]	@ (8000d1c <button_pressed+0x54>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	701a      	strb	r2, [r3, #0]
        return 1;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	e006      	b.n	8000d0e <button_pressed+0x46>
    }
    if (current == 1) last_state = 1;
 8000d00:	79fb      	ldrb	r3, [r7, #7]
 8000d02:	2b01      	cmp	r3, #1
 8000d04:	d102      	bne.n	8000d0c <button_pressed+0x44>
 8000d06:	4b05      	ldr	r3, [pc, #20]	@ (8000d1c <button_pressed+0x54>)
 8000d08:	2201      	movs	r2, #1
 8000d0a:	701a      	strb	r2, [r3, #0]
    return 0;
 8000d0c:	2300      	movs	r3, #0
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3708      	adds	r7, #8
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40020000 	.word	0x40020000
 8000d1c:	2000003c 	.word	0x2000003c

08000d20 <read_potentiometer>:

/* Read ADC potentiometer (PA1 = ADC1_IN1) using direct register access */
static uint16_t read_potentiometer(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
    /* Start conversion */
    ADC1->CR2 |= ADC_CR2_SWSTART;
 8000d26:	4b11      	ldr	r3, [pc, #68]	@ (8000d6c <read_potentiometer+0x4c>)
 8000d28:	689b      	ldr	r3, [r3, #8]
 8000d2a:	4a10      	ldr	r2, [pc, #64]	@ (8000d6c <read_potentiometer+0x4c>)
 8000d2c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000d30:	6093      	str	r3, [r2, #8]

    /* Wait for conversion to complete */
    uint32_t timeout = 10000;
 8000d32:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000d36:	607b      	str	r3, [r7, #4]
    while (!(ADC1->SR & ADC_SR_EOC) && timeout--) { __NOP(); }
 8000d38:	e000      	b.n	8000d3c <read_potentiometer+0x1c>
 8000d3a:	bf00      	nop
 8000d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d6c <read_potentiometer+0x4c>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	f003 0302 	and.w	r3, r3, #2
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d104      	bne.n	8000d52 <read_potentiometer+0x32>
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	1e5a      	subs	r2, r3, #1
 8000d4c:	607a      	str	r2, [r7, #4]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d1f3      	bne.n	8000d3a <read_potentiometer+0x1a>

    /* Read and return result */
    return (uint16_t)(ADC1->DR & 0x0FFF);
 8000d52:	4b06      	ldr	r3, [pc, #24]	@ (8000d6c <read_potentiometer+0x4c>)
 8000d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d56:	b29b      	uxth	r3, r3
 8000d58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d5c:	b29b      	uxth	r3, r3
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	40012000 	.word	0x40012000

08000d70 <show_welcome>:

/* UI screens */
static void show_welcome(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
    ssd1306_clear();
 8000d74:	f7ff feba 	bl	8000aec <ssd1306_clear>
    ssd1306_print(2, 4, "Welcome to");
 8000d78:	4a08      	ldr	r2, [pc, #32]	@ (8000d9c <show_welcome+0x2c>)
 8000d7a:	2104      	movs	r1, #4
 8000d7c:	2002      	movs	r0, #2
 8000d7e:	f7ff ff4f 	bl	8000c20 <ssd1306_print>
    ssd1306_print(3, 6, "Amrita Mart");
 8000d82:	4a07      	ldr	r2, [pc, #28]	@ (8000da0 <show_welcome+0x30>)
 8000d84:	2106      	movs	r1, #6
 8000d86:	2003      	movs	r0, #3
 8000d88:	f7ff ff4a 	bl	8000c20 <ssd1306_print>
    ssd1306_print(5, 6, "Scan Item");
 8000d8c:	4a05      	ldr	r2, [pc, #20]	@ (8000da4 <show_welcome+0x34>)
 8000d8e:	2106      	movs	r1, #6
 8000d90:	2005      	movs	r0, #5
 8000d92:	f7ff ff45 	bl	8000c20 <ssd1306_print>
}
 8000d96:	bf00      	nop
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	08003cf4 	.word	0x08003cf4
 8000da0:	08003d00 	.word	0x08003d00
 8000da4:	08003d0c 	.word	0x08003d0c

08000da8 <show_product_with_uid>:

static void show_product_with_uid(const uint8_t uid[5], const char *name, uint16_t price)
{
 8000da8:	b5b0      	push	{r4, r5, r7, lr}
 8000daa:	b098      	sub	sp, #96	@ 0x60
 8000dac:	af04      	add	r7, sp, #16
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	4613      	mov	r3, r2
 8000db4:	80fb      	strh	r3, [r7, #6]
    char uidstr[32];
    char pricestr[32];
    snprintf(uidstr, sizeof(uidstr), "%02X %02X %02X %02X %02X",
             uid[0], uid[1], uid[2], uid[3], uid[4]);
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	781b      	ldrb	r3, [r3, #0]
    snprintf(uidstr, sizeof(uidstr), "%02X %02X %02X %02X %02X",
 8000dba:	461d      	mov	r5, r3
             uid[0], uid[1], uid[2], uid[3], uid[4]);
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	3301      	adds	r3, #1
 8000dc0:	781b      	ldrb	r3, [r3, #0]
    snprintf(uidstr, sizeof(uidstr), "%02X %02X %02X %02X %02X",
 8000dc2:	461a      	mov	r2, r3
             uid[0], uid[1], uid[2], uid[3], uid[4]);
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	3302      	adds	r3, #2
 8000dc8:	781b      	ldrb	r3, [r3, #0]
    snprintf(uidstr, sizeof(uidstr), "%02X %02X %02X %02X %02X",
 8000dca:	4619      	mov	r1, r3
             uid[0], uid[1], uid[2], uid[3], uid[4]);
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	3303      	adds	r3, #3
 8000dd0:	781b      	ldrb	r3, [r3, #0]
    snprintf(uidstr, sizeof(uidstr), "%02X %02X %02X %02X %02X",
 8000dd2:	461c      	mov	r4, r3
             uid[0], uid[1], uid[2], uid[3], uid[4]);
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	3304      	adds	r3, #4
 8000dd8:	781b      	ldrb	r3, [r3, #0]
    snprintf(uidstr, sizeof(uidstr), "%02X %02X %02X %02X %02X",
 8000dda:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8000dde:	9303      	str	r3, [sp, #12]
 8000de0:	9402      	str	r4, [sp, #8]
 8000de2:	9101      	str	r1, [sp, #4]
 8000de4:	9200      	str	r2, [sp, #0]
 8000de6:	462b      	mov	r3, r5
 8000de8:	4a14      	ldr	r2, [pc, #80]	@ (8000e3c <show_product_with_uid+0x94>)
 8000dea:	2120      	movs	r1, #32
 8000dec:	f002 fa58 	bl	80032a0 <sniprintf>
    snprintf(pricestr, sizeof(pricestr), "Rs.%u", price);
 8000df0:	88fb      	ldrh	r3, [r7, #6]
 8000df2:	f107 0010 	add.w	r0, r7, #16
 8000df6:	4a12      	ldr	r2, [pc, #72]	@ (8000e40 <show_product_with_uid+0x98>)
 8000df8:	2120      	movs	r1, #32
 8000dfa:	f002 fa51 	bl	80032a0 <sniprintf>

    ssd1306_clear();
 8000dfe:	f7ff fe75 	bl	8000aec <ssd1306_clear>
    ssd1306_print(0, 0, "ITEM ADDED:");
 8000e02:	4a10      	ldr	r2, [pc, #64]	@ (8000e44 <show_product_with_uid+0x9c>)
 8000e04:	2100      	movs	r1, #0
 8000e06:	2000      	movs	r0, #0
 8000e08:	f7ff ff0a 	bl	8000c20 <ssd1306_print>
    ssd1306_print(2, 0, uidstr);
 8000e0c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e10:	461a      	mov	r2, r3
 8000e12:	2100      	movs	r1, #0
 8000e14:	2002      	movs	r0, #2
 8000e16:	f7ff ff03 	bl	8000c20 <ssd1306_print>
    ssd1306_print(4, 0, name);
 8000e1a:	68ba      	ldr	r2, [r7, #8]
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	2004      	movs	r0, #4
 8000e20:	f7ff fefe 	bl	8000c20 <ssd1306_print>
    ssd1306_print(6, 0, pricestr);
 8000e24:	f107 0310 	add.w	r3, r7, #16
 8000e28:	461a      	mov	r2, r3
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	2006      	movs	r0, #6
 8000e2e:	f7ff fef7 	bl	8000c20 <ssd1306_print>
}
 8000e32:	bf00      	nop
 8000e34:	3750      	adds	r7, #80	@ 0x50
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bdb0      	pop	{r4, r5, r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	08003d18 	.word	0x08003d18
 8000e40:	08003d34 	.word	0x08003d34
 8000e44:	08003d3c 	.word	0x08003d3c

08000e48 <show_invalid_with_uid>:

static void show_invalid_with_uid(const uint8_t uid[5])
{
 8000e48:	b5b0      	push	{r4, r5, r7, lr}
 8000e4a:	b08e      	sub	sp, #56	@ 0x38
 8000e4c:	af04      	add	r7, sp, #16
 8000e4e:	6078      	str	r0, [r7, #4]
    char uidstr[32];
    snprintf(uidstr, sizeof(uidstr), "%02X %02X %02X %02X %02X",
             uid[0], uid[1], uid[2], uid[3], uid[4]);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	781b      	ldrb	r3, [r3, #0]
    snprintf(uidstr, sizeof(uidstr), "%02X %02X %02X %02X %02X",
 8000e54:	461d      	mov	r5, r3
             uid[0], uid[1], uid[2], uid[3], uid[4]);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	3301      	adds	r3, #1
 8000e5a:	781b      	ldrb	r3, [r3, #0]
    snprintf(uidstr, sizeof(uidstr), "%02X %02X %02X %02X %02X",
 8000e5c:	461a      	mov	r2, r3
             uid[0], uid[1], uid[2], uid[3], uid[4]);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	3302      	adds	r3, #2
 8000e62:	781b      	ldrb	r3, [r3, #0]
    snprintf(uidstr, sizeof(uidstr), "%02X %02X %02X %02X %02X",
 8000e64:	4619      	mov	r1, r3
             uid[0], uid[1], uid[2], uid[3], uid[4]);
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	3303      	adds	r3, #3
 8000e6a:	781b      	ldrb	r3, [r3, #0]
    snprintf(uidstr, sizeof(uidstr), "%02X %02X %02X %02X %02X",
 8000e6c:	461c      	mov	r4, r3
             uid[0], uid[1], uid[2], uid[3], uid[4]);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	3304      	adds	r3, #4
 8000e72:	781b      	ldrb	r3, [r3, #0]
    snprintf(uidstr, sizeof(uidstr), "%02X %02X %02X %02X %02X",
 8000e74:	f107 0008 	add.w	r0, r7, #8
 8000e78:	9303      	str	r3, [sp, #12]
 8000e7a:	9402      	str	r4, [sp, #8]
 8000e7c:	9101      	str	r1, [sp, #4]
 8000e7e:	9200      	str	r2, [sp, #0]
 8000e80:	462b      	mov	r3, r5
 8000e82:	4a0b      	ldr	r2, [pc, #44]	@ (8000eb0 <show_invalid_with_uid+0x68>)
 8000e84:	2120      	movs	r1, #32
 8000e86:	f002 fa0b 	bl	80032a0 <sniprintf>
    ssd1306_clear();
 8000e8a:	f7ff fe2f 	bl	8000aec <ssd1306_clear>
    ssd1306_print(2, 6, "INVALID TAG");
 8000e8e:	4a09      	ldr	r2, [pc, #36]	@ (8000eb4 <show_invalid_with_uid+0x6c>)
 8000e90:	2106      	movs	r1, #6
 8000e92:	2002      	movs	r0, #2
 8000e94:	f7ff fec4 	bl	8000c20 <ssd1306_print>
    ssd1306_print(4, 0, uidstr);
 8000e98:	f107 0308 	add.w	r3, r7, #8
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	2004      	movs	r0, #4
 8000ea2:	f7ff febd 	bl	8000c20 <ssd1306_print>
}
 8000ea6:	bf00      	nop
 8000ea8:	3728      	adds	r7, #40	@ 0x28
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bdb0      	pop	{r4, r5, r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	08003d18 	.word	0x08003d18
 8000eb4:	08003d48 	.word	0x08003d48

08000eb8 <show_bill_screen>:

/* Bill screen with scrolling via potentiometer */
static void show_bill_screen(uint8_t scroll_index)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	71fb      	strb	r3, [r7, #7]
    show_bill_screen_with_countdown(scroll_index, 0);
 8000ec2:	79fb      	ldrb	r3, [r7, #7]
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f000 f804 	bl	8000ed4 <show_bill_screen_with_countdown>
}
 8000ecc:	bf00      	nop
 8000ece:	3708      	adds	r7, #8
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <show_bill_screen_with_countdown>:

/* Bill screen with countdown timer */
static void show_bill_screen_with_countdown(uint8_t scroll_index, uint8_t seconds_left)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b090      	sub	sp, #64	@ 0x40
 8000ed8:	af02      	add	r7, sp, #8
 8000eda:	4603      	mov	r3, r0
 8000edc:	460a      	mov	r2, r1
 8000ede:	71fb      	strb	r3, [r7, #7]
 8000ee0:	4613      	mov	r3, r2
 8000ee2:	71bb      	strb	r3, [r7, #6]
    char line[32];

    if (unique_item_count == 0) {
 8000ee4:	4b89      	ldr	r3, [pc, #548]	@ (800110c <show_bill_screen_with_countdown+0x238>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d128      	bne.n	8000f3e <show_bill_screen_with_countdown+0x6a>
        ssd1306_clear();
 8000eec:	f7ff fdfe 	bl	8000aec <ssd1306_clear>
        ssd1306_print(2, 12, "Cart Empty");
 8000ef0:	4a87      	ldr	r2, [pc, #540]	@ (8001110 <show_bill_screen_with_countdown+0x23c>)
 8000ef2:	210c      	movs	r1, #12
 8000ef4:	2002      	movs	r0, #2
 8000ef6:	f7ff fe93 	bl	8000c20 <ssd1306_print>
        ssd1306_print(4, 6, "Total: Rs.0");
 8000efa:	4a86      	ldr	r2, [pc, #536]	@ (8001114 <show_bill_screen_with_countdown+0x240>)
 8000efc:	2106      	movs	r1, #6
 8000efe:	2004      	movs	r0, #4
 8000f00:	f7ff fe8e 	bl	8000c20 <ssd1306_print>

        if (seconds_left > 0) {
 8000f04:	79bb      	ldrb	r3, [r7, #6]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d00e      	beq.n	8000f28 <show_bill_screen_with_countdown+0x54>
            snprintf(line, sizeof(line), "Reset in %us", seconds_left);
 8000f0a:	79bb      	ldrb	r3, [r7, #6]
 8000f0c:	f107 000c 	add.w	r0, r7, #12
 8000f10:	4a81      	ldr	r2, [pc, #516]	@ (8001118 <show_bill_screen_with_countdown+0x244>)
 8000f12:	2120      	movs	r1, #32
 8000f14:	f002 f9c4 	bl	80032a0 <sniprintf>
            ssd1306_print(6, 12, line);
 8000f18:	f107 030c 	add.w	r3, r7, #12
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	210c      	movs	r1, #12
 8000f20:	2006      	movs	r0, #6
 8000f22:	f7ff fe7d 	bl	8000c20 <ssd1306_print>
        } else {
            ssd1306_print(6, 6, "Have a Nice");
            ssd1306_print(7, 18, "Day!");
        }
        return;
 8000f26:	e0ed      	b.n	8001104 <show_bill_screen_with_countdown+0x230>
            ssd1306_print(6, 6, "Have a Nice");
 8000f28:	4a7c      	ldr	r2, [pc, #496]	@ (800111c <show_bill_screen_with_countdown+0x248>)
 8000f2a:	2106      	movs	r1, #6
 8000f2c:	2006      	movs	r0, #6
 8000f2e:	f7ff fe77 	bl	8000c20 <ssd1306_print>
            ssd1306_print(7, 18, "Day!");
 8000f32:	4a7b      	ldr	r2, [pc, #492]	@ (8001120 <show_bill_screen_with_countdown+0x24c>)
 8000f34:	2112      	movs	r1, #18
 8000f36:	2007      	movs	r0, #7
 8000f38:	f7ff fe72 	bl	8000c20 <ssd1306_print>
 8000f3c:	e0e2      	b.n	8001104 <show_bill_screen_with_countdown+0x230>
    }

    /* Show item details when scrolling, or summary at top position */
    if (scroll_index == 0) {
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d152      	bne.n	8000fea <show_bill_screen_with_countdown+0x116>
        /* Summary view with countdown */
        uint32_t total = get_cart_total();
 8000f44:	f7ff fbb0 	bl	80006a8 <get_cart_total>
 8000f48:	6338      	str	r0, [r7, #48]	@ 0x30
        uint8_t total_items = get_total_item_count();
 8000f4a:	f7ff fbe1 	bl	8000710 <get_total_item_count>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

        snprintf(line, sizeof(line), "Items: %u", total_items);
 8000f54:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000f58:	f107 000c 	add.w	r0, r7, #12
 8000f5c:	4a71      	ldr	r2, [pc, #452]	@ (8001124 <show_bill_screen_with_countdown+0x250>)
 8000f5e:	2120      	movs	r1, #32
 8000f60:	f002 f99e 	bl	80032a0 <sniprintf>
        ssd1306_clear();
 8000f64:	f7ff fdc2 	bl	8000aec <ssd1306_clear>
        ssd1306_print(1, 12, "YOUR BILL");
 8000f68:	4a6f      	ldr	r2, [pc, #444]	@ (8001128 <show_bill_screen_with_countdown+0x254>)
 8000f6a:	210c      	movs	r1, #12
 8000f6c:	2001      	movs	r0, #1
 8000f6e:	f7ff fe57 	bl	8000c20 <ssd1306_print>
        ssd1306_print(2, 12, "---------");
 8000f72:	4a6e      	ldr	r2, [pc, #440]	@ (800112c <show_bill_screen_with_countdown+0x258>)
 8000f74:	210c      	movs	r1, #12
 8000f76:	2002      	movs	r0, #2
 8000f78:	f7ff fe52 	bl	8000c20 <ssd1306_print>
        ssd1306_print(3, 6, line);
 8000f7c:	f107 030c 	add.w	r3, r7, #12
 8000f80:	461a      	mov	r2, r3
 8000f82:	2106      	movs	r1, #6
 8000f84:	2003      	movs	r0, #3
 8000f86:	f7ff fe4b 	bl	8000c20 <ssd1306_print>

        snprintf(line, sizeof(line), "Total: Rs.%lu", total);
 8000f8a:	f107 000c 	add.w	r0, r7, #12
 8000f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f90:	4a67      	ldr	r2, [pc, #412]	@ (8001130 <show_bill_screen_with_countdown+0x25c>)
 8000f92:	2120      	movs	r1, #32
 8000f94:	f002 f984 	bl	80032a0 <sniprintf>
        ssd1306_print(4, 6, line);
 8000f98:	f107 030c 	add.w	r3, r7, #12
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	2106      	movs	r1, #6
 8000fa0:	2004      	movs	r0, #4
 8000fa2:	f7ff fe3d 	bl	8000c20 <ssd1306_print>

        if (seconds_left > 0) {
 8000fa6:	79bb      	ldrb	r3, [r7, #6]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d013      	beq.n	8000fd4 <show_bill_screen_with_countdown+0x100>
            snprintf(line, sizeof(line), "Reset in %us", seconds_left);
 8000fac:	79bb      	ldrb	r3, [r7, #6]
 8000fae:	f107 000c 	add.w	r0, r7, #12
 8000fb2:	4a59      	ldr	r2, [pc, #356]	@ (8001118 <show_bill_screen_with_countdown+0x244>)
 8000fb4:	2120      	movs	r1, #32
 8000fb6:	f002 f973 	bl	80032a0 <sniprintf>
            ssd1306_print(6, 12, line);
 8000fba:	f107 030c 	add.w	r3, r7, #12
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	210c      	movs	r1, #12
 8000fc2:	2006      	movs	r0, #6
 8000fc4:	f7ff fe2c 	bl	8000c20 <ssd1306_print>
            ssd1306_print(7, 6, "Or press PA0");
 8000fc8:	4a5a      	ldr	r2, [pc, #360]	@ (8001134 <show_bill_screen_with_countdown+0x260>)
 8000fca:	2106      	movs	r1, #6
 8000fcc:	2007      	movs	r0, #7
 8000fce:	f7ff fe27 	bl	8000c20 <ssd1306_print>
 8000fd2:	e097      	b.n	8001104 <show_bill_screen_with_countdown+0x230>
        } else {
            ssd1306_print(6, 6, "Have a Nice");
 8000fd4:	4a51      	ldr	r2, [pc, #324]	@ (800111c <show_bill_screen_with_countdown+0x248>)
 8000fd6:	2106      	movs	r1, #6
 8000fd8:	2006      	movs	r0, #6
 8000fda:	f7ff fe21 	bl	8000c20 <ssd1306_print>
            ssd1306_print(7, 18, "Day!");
 8000fde:	4a50      	ldr	r2, [pc, #320]	@ (8001120 <show_bill_screen_with_countdown+0x24c>)
 8000fe0:	2112      	movs	r1, #18
 8000fe2:	2007      	movs	r0, #7
 8000fe4:	f7ff fe1c 	bl	8000c20 <ssd1306_print>
 8000fe8:	e08c      	b.n	8001104 <show_bill_screen_with_countdown+0x230>
        }
    } else {
        /* Item detail view */
        uint8_t item_idx = scroll_index - 1;
 8000fea:	79fb      	ldrb	r3, [r7, #7]
 8000fec:	3b01      	subs	r3, #1
 8000fee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        if (item_idx < unique_item_count) {
 8000ff2:	4b46      	ldr	r3, [pc, #280]	@ (800110c <show_bill_screen_with_countdown+0x238>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	f080 8082 	bcs.w	8001104 <show_bill_screen_with_countdown+0x230>
            uint8_t pidx = cart[item_idx].product_idx;
 8001000:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001004:	494c      	ldr	r1, [pc, #304]	@ (8001138 <show_bill_screen_with_countdown+0x264>)
 8001006:	4613      	mov	r3, r2
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	4413      	add	r3, r2
 800100c:	005b      	lsls	r3, r3, #1
 800100e:	440b      	add	r3, r1
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
            uint16_t subtotal = cart[item_idx].price * cart[item_idx].quantity;
 8001016:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800101a:	4947      	ldr	r1, [pc, #284]	@ (8001138 <show_bill_screen_with_countdown+0x264>)
 800101c:	4613      	mov	r3, r2
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	4413      	add	r3, r2
 8001022:	005b      	lsls	r3, r3, #1
 8001024:	440b      	add	r3, r1
 8001026:	3302      	adds	r3, #2
 8001028:	8819      	ldrh	r1, [r3, #0]
 800102a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800102e:	4842      	ldr	r0, [pc, #264]	@ (8001138 <show_bill_screen_with_countdown+0x264>)
 8001030:	4613      	mov	r3, r2
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	4413      	add	r3, r2
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	4403      	add	r3, r0
 800103a:	3304      	adds	r3, #4
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	fb11 f303 	smulbb	r3, r1, r3
 8001042:	86bb      	strh	r3, [r7, #52]	@ 0x34

            snprintf(line, sizeof(line), "Item %u/%u", item_idx + 1, unique_item_count);
 8001044:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001048:	3301      	adds	r3, #1
 800104a:	4a30      	ldr	r2, [pc, #192]	@ (800110c <show_bill_screen_with_countdown+0x238>)
 800104c:	7812      	ldrb	r2, [r2, #0]
 800104e:	f107 000c 	add.w	r0, r7, #12
 8001052:	9200      	str	r2, [sp, #0]
 8001054:	4a39      	ldr	r2, [pc, #228]	@ (800113c <show_bill_screen_with_countdown+0x268>)
 8001056:	2120      	movs	r1, #32
 8001058:	f002 f922 	bl	80032a0 <sniprintf>
            ssd1306_clear();
 800105c:	f7ff fd46 	bl	8000aec <ssd1306_clear>
            ssd1306_print(0, 0, line);
 8001060:	f107 030c 	add.w	r3, r7, #12
 8001064:	461a      	mov	r2, r3
 8001066:	2100      	movs	r1, #0
 8001068:	2000      	movs	r0, #0
 800106a:	f7ff fdd9 	bl	8000c20 <ssd1306_print>
            ssd1306_print(1, 0, "-------------");
 800106e:	4a34      	ldr	r2, [pc, #208]	@ (8001140 <show_bill_screen_with_countdown+0x26c>)
 8001070:	2100      	movs	r1, #0
 8001072:	2001      	movs	r0, #1
 8001074:	f7ff fdd4 	bl	8000c20 <ssd1306_print>

            ssd1306_print(2, 0, product_names[pidx]);
 8001078:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800107c:	4a31      	ldr	r2, [pc, #196]	@ (8001144 <show_bill_screen_with_countdown+0x270>)
 800107e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001082:	461a      	mov	r2, r3
 8001084:	2100      	movs	r1, #0
 8001086:	2002      	movs	r0, #2
 8001088:	f7ff fdca 	bl	8000c20 <ssd1306_print>

            snprintf(line, sizeof(line), "Qty: %u", cart[item_idx].quantity);
 800108c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001090:	4929      	ldr	r1, [pc, #164]	@ (8001138 <show_bill_screen_with_countdown+0x264>)
 8001092:	4613      	mov	r3, r2
 8001094:	005b      	lsls	r3, r3, #1
 8001096:	4413      	add	r3, r2
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	440b      	add	r3, r1
 800109c:	3304      	adds	r3, #4
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	f107 000c 	add.w	r0, r7, #12
 80010a4:	4a28      	ldr	r2, [pc, #160]	@ (8001148 <show_bill_screen_with_countdown+0x274>)
 80010a6:	2120      	movs	r1, #32
 80010a8:	f002 f8fa 	bl	80032a0 <sniprintf>
            ssd1306_print(4, 0, line);
 80010ac:	f107 030c 	add.w	r3, r7, #12
 80010b0:	461a      	mov	r2, r3
 80010b2:	2100      	movs	r1, #0
 80010b4:	2004      	movs	r0, #4
 80010b6:	f7ff fdb3 	bl	8000c20 <ssd1306_print>

            snprintf(line, sizeof(line), "Price: Rs.%u", cart[item_idx].price);
 80010ba:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80010be:	491e      	ldr	r1, [pc, #120]	@ (8001138 <show_bill_screen_with_countdown+0x264>)
 80010c0:	4613      	mov	r3, r2
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	4413      	add	r3, r2
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	440b      	add	r3, r1
 80010ca:	3302      	adds	r3, #2
 80010cc:	881b      	ldrh	r3, [r3, #0]
 80010ce:	f107 000c 	add.w	r0, r7, #12
 80010d2:	4a1e      	ldr	r2, [pc, #120]	@ (800114c <show_bill_screen_with_countdown+0x278>)
 80010d4:	2120      	movs	r1, #32
 80010d6:	f002 f8e3 	bl	80032a0 <sniprintf>
            ssd1306_print(5, 0, line);
 80010da:	f107 030c 	add.w	r3, r7, #12
 80010de:	461a      	mov	r2, r3
 80010e0:	2100      	movs	r1, #0
 80010e2:	2005      	movs	r0, #5
 80010e4:	f7ff fd9c 	bl	8000c20 <ssd1306_print>

            snprintf(line, sizeof(line), "Subtotal: Rs.%u", subtotal);
 80010e8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80010ea:	f107 000c 	add.w	r0, r7, #12
 80010ee:	4a18      	ldr	r2, [pc, #96]	@ (8001150 <show_bill_screen_with_countdown+0x27c>)
 80010f0:	2120      	movs	r1, #32
 80010f2:	f002 f8d5 	bl	80032a0 <sniprintf>
            ssd1306_print(6, 0, line);
 80010f6:	f107 030c 	add.w	r3, r7, #12
 80010fa:	461a      	mov	r2, r3
 80010fc:	2100      	movs	r1, #0
 80010fe:	2006      	movs	r0, #6
 8001100:	f7ff fd8e 	bl	8000c20 <ssd1306_print>
        }
    }
}
 8001104:	3738      	adds	r7, #56	@ 0x38
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	200001a0 	.word	0x200001a0
 8001110:	08003d54 	.word	0x08003d54
 8001114:	08003d60 	.word	0x08003d60
 8001118:	08003d6c 	.word	0x08003d6c
 800111c:	08003d7c 	.word	0x08003d7c
 8001120:	08003d88 	.word	0x08003d88
 8001124:	08003d90 	.word	0x08003d90
 8001128:	08003d9c 	.word	0x08003d9c
 800112c:	08003da8 	.word	0x08003da8
 8001130:	08003db4 	.word	0x08003db4
 8001134:	08003dc4 	.word	0x08003dc4
 8001138:	20000128 	.word	0x20000128
 800113c:	08003dd4 	.word	0x08003dd4
 8001140:	08003de0 	.word	0x08003de0
 8001144:	20000000 	.word	0x20000000
 8001148:	08003df0 	.word	0x08003df0
 800114c:	08003df8 	.word	0x08003df8
 8001150:	08003e08 	.word	0x08003e08

08001154 <main>:

/* ----------------- Main ----------------- */
int main(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b088      	sub	sp, #32
 8001158:	af00      	add	r7, sp, #0
    HAL_Init();
 800115a:	f000 fe55 	bl	8001e08 <HAL_Init>
    SystemClock_Config();
 800115e:	f000 fac7 	bl	80016f0 <SystemClock_Config>

    MX_GPIO_Init_register();
 8001162:	f000 f94d 	bl	8001400 <MX_GPIO_Init_register>
    MX_SPI1_Init();
 8001166:	f000 fa49 	bl	80015fc <MX_SPI1_Init>
    MX_ADC1_Init();
 800116a:	f000 fa91 	bl	8001690 <MX_ADC1_Init>

    GPIOC->BSRR = (1U << (13 + 16));
 800116e:	4b97      	ldr	r3, [pc, #604]	@ (80013cc <main+0x278>)
 8001170:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001174:	619a      	str	r2, [r3, #24]
    HAL_Delay(150);
 8001176:	2096      	movs	r0, #150	@ 0x96
 8001178:	f000 feb8 	bl	8001eec <HAL_Delay>
    GPIOC->BSRR = (1U << 13);
 800117c:	4b93      	ldr	r3, [pc, #588]	@ (80013cc <main+0x278>)
 800117e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001182:	619a      	str	r2, [r3, #24]
    buzzer_beep(1, 80);
 8001184:	2150      	movs	r1, #80	@ 0x50
 8001186:	2001      	movs	r0, #1
 8001188:	f7ff fd7a 	bl	8000c80 <buzzer_beep>

    MFRC522_Init();
 800118c:	f000 fbd0 	bl	8001930 <MFRC522_Init>

    i2c1_init();
 8001190:	f7ff fae6 	bl	8000760 <i2c1_init>
    ssd1306_init();
 8001194:	f7ff fc57 	bl	8000a46 <ssd1306_init>
    ssd1306_clear();
 8001198:	f7ff fca8 	bl	8000aec <ssd1306_clear>

    show_welcome();
 800119c:	f7ff fde8 	bl	8000d70 <show_welcome>

    uint8_t last_scroll_index = 0;
 80011a0:	2300      	movs	r3, #0
 80011a2:	77fb      	strb	r3, [r7, #31]

    for (;;)
    {
        /* Check button for bill display OR manual reset */
        if (button_pressed()) {
 80011a4:	f7ff fd90 	bl	8000cc8 <button_pressed>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d02b      	beq.n	8001206 <main+0xb2>
            if (!showing_bill) {
 80011ae:	4b88      	ldr	r3, [pc, #544]	@ (80013d0 <main+0x27c>)
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d11b      	bne.n	80011ee <main+0x9a>
                /* Button pressed when not showing bill - show bill */
                showing_bill = 1;
 80011b6:	4b86      	ldr	r3, [pc, #536]	@ (80013d0 <main+0x27c>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	701a      	strb	r2, [r3, #0]
                bill_display_until = HAL_GetTick() + BILL_DISPLAY_MS;
 80011bc:	f000 fe8a 	bl	8001ed4 <HAL_GetTick>
 80011c0:	4603      	mov	r3, r0
 80011c2:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80011c6:	3310      	adds	r3, #16
 80011c8:	4a82      	ldr	r2, [pc, #520]	@ (80013d4 <main+0x280>)
 80011ca:	6013      	str	r3, [r2, #0]
                last_pot_activity = HAL_GetTick();
 80011cc:	f000 fe82 	bl	8001ed4 <HAL_GetTick>
 80011d0:	4603      	mov	r3, r0
 80011d2:	4a81      	ldr	r2, [pc, #516]	@ (80013d8 <main+0x284>)
 80011d4:	6013      	str	r3, [r2, #0]
                last_scroll_index = 0;
 80011d6:	2300      	movs	r3, #0
 80011d8:	77fb      	strb	r3, [r7, #31]
                (void)read_potentiometer();
 80011da:	f7ff fda1 	bl	8000d20 <read_potentiometer>
                show_bill_screen(0);
 80011de:	2000      	movs	r0, #0
 80011e0:	f7ff fe6a 	bl	8000eb8 <show_bill_screen>
                buzzer_beep(2, 100);
 80011e4:	2164      	movs	r1, #100	@ 0x64
 80011e6:	2002      	movs	r0, #2
 80011e8:	f7ff fd4a 	bl	8000c80 <buzzer_beep>
 80011ec:	e00b      	b.n	8001206 <main+0xb2>
            } else {
                /* Button pressed while showing bill - manual reset */
                showing_bill = 0;
 80011ee:	4b78      	ldr	r3, [pc, #480]	@ (80013d0 <main+0x27c>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	701a      	strb	r2, [r3, #0]
                unique_item_count = 0;
 80011f4:	4b79      	ldr	r3, [pc, #484]	@ (80013dc <main+0x288>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	701a      	strb	r2, [r3, #0]
                show_welcome();
 80011fa:	f7ff fdb9 	bl	8000d70 <show_welcome>
                buzzer_beep(1, 80);
 80011fe:	2150      	movs	r1, #80	@ 0x50
 8001200:	2001      	movs	r0, #1
 8001202:	f7ff fd3d 	bl	8000c80 <buzzer_beep>
            }
        }

        /* If showing bill, handle potentiometer scrolling and countdown */
        if (showing_bill) {
 8001206:	4b72      	ldr	r3, [pc, #456]	@ (80013d0 <main+0x27c>)
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d06d      	beq.n	80012ea <main+0x196>
            uint32_t now = HAL_GetTick();
 800120e:	f000 fe61 	bl	8001ed4 <HAL_GetTick>
 8001212:	60b8      	str	r0, [r7, #8]

            if (now > bill_display_until) {
 8001214:	4b6f      	ldr	r3, [pc, #444]	@ (80013d4 <main+0x280>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	68ba      	ldr	r2, [r7, #8]
 800121a:	429a      	cmp	r2, r3
 800121c:	d907      	bls.n	800122e <main+0xda>
                showing_bill = 0;
 800121e:	4b6c      	ldr	r3, [pc, #432]	@ (80013d0 <main+0x27c>)
 8001220:	2200      	movs	r2, #0
 8001222:	701a      	strb	r2, [r3, #0]
                unique_item_count = 0;
 8001224:	4b6d      	ldr	r3, [pc, #436]	@ (80013dc <main+0x288>)
 8001226:	2200      	movs	r2, #0
 8001228:	701a      	strb	r2, [r3, #0]
                show_welcome();
 800122a:	f7ff fda1 	bl	8000d70 <show_welcome>
            }

            /* Read potentiometer */
            uint16_t pot_val = read_potentiometer();
 800122e:	f7ff fd77 	bl	8000d20 <read_potentiometer>
 8001232:	4603      	mov	r3, r0
 8001234:	80fb      	strh	r3, [r7, #6]

            /* Map potentiometer to scroll index */
            uint8_t scroll_index = 0;
 8001236:	2300      	movs	r3, #0
 8001238:	77bb      	strb	r3, [r7, #30]
            if (unique_item_count > 0) {
 800123a:	4b68      	ldr	r3, [pc, #416]	@ (80013dc <main+0x288>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d013      	beq.n	800126a <main+0x116>
                scroll_index = (pot_val * (unique_item_count + 1)) / 4096;
 8001242:	88fb      	ldrh	r3, [r7, #6]
 8001244:	4a65      	ldr	r2, [pc, #404]	@ (80013dc <main+0x288>)
 8001246:	7812      	ldrb	r2, [r2, #0]
 8001248:	3201      	adds	r2, #1
 800124a:	fb02 f303 	mul.w	r3, r2, r3
 800124e:	2b00      	cmp	r3, #0
 8001250:	da01      	bge.n	8001256 <main+0x102>
 8001252:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8001256:	131b      	asrs	r3, r3, #12
 8001258:	77bb      	strb	r3, [r7, #30]
                if (scroll_index > unique_item_count) scroll_index = unique_item_count;
 800125a:	4b60      	ldr	r3, [pc, #384]	@ (80013dc <main+0x288>)
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	7fba      	ldrb	r2, [r7, #30]
 8001260:	429a      	cmp	r2, r3
 8001262:	d902      	bls.n	800126a <main+0x116>
 8001264:	4b5d      	ldr	r3, [pc, #372]	@ (80013dc <main+0x288>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	77bb      	strb	r3, [r7, #30]
            }

            /* Check if scroll position changed (potentiometer moved) */
            if (scroll_index != last_scroll_index) {
 800126a:	7fba      	ldrb	r2, [r7, #30]
 800126c:	7ffb      	ldrb	r3, [r7, #31]
 800126e:	429a      	cmp	r2, r3
 8001270:	d004      	beq.n	800127c <main+0x128>
                last_pot_activity = now;
 8001272:	4a59      	ldr	r2, [pc, #356]	@ (80013d8 <main+0x284>)
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	6013      	str	r3, [r2, #0]
                last_scroll_index = scroll_index;
 8001278:	7fbb      	ldrb	r3, [r7, #30]
 800127a:	77fb      	strb	r3, [r7, #31]
            }

            /* Calculate seconds remaining */
            uint32_t elapsed = now - last_pot_activity;
 800127c:	4b56      	ldr	r3, [pc, #344]	@ (80013d8 <main+0x284>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	68ba      	ldr	r2, [r7, #8]
 8001282:	1ad3      	subs	r3, r2, r3
 8001284:	603b      	str	r3, [r7, #0]
            uint8_t seconds_left = 0;
 8001286:	2300      	movs	r3, #0
 8001288:	777b      	strb	r3, [r7, #29]

            if (elapsed < BILL_DISPLAY_MS) {
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001290:	4293      	cmp	r3, r2
 8001292:	d80a      	bhi.n	80012aa <main+0x156>
                seconds_left = ((BILL_DISPLAY_MS - elapsed) / 1000) + 1;
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 800129a:	3310      	adds	r3, #16
 800129c:	4a50      	ldr	r2, [pc, #320]	@ (80013e0 <main+0x28c>)
 800129e:	fba2 2303 	umull	r2, r3, r2, r3
 80012a2:	099b      	lsrs	r3, r3, #6
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	3301      	adds	r3, #1
 80012a8:	777b      	strb	r3, [r7, #29]
            }

            /* Check if timeout reached (10 seconds of inactivity) */
            if (elapsed >= BILL_DISPLAY_MS) {
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	f242 720f 	movw	r2, #9999	@ 0x270f
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d908      	bls.n	80012c6 <main+0x172>
                /* Auto-reset after 10 seconds of inactivity */
                showing_bill = 0;
 80012b4:	4b46      	ldr	r3, [pc, #280]	@ (80013d0 <main+0x27c>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	701a      	strb	r2, [r3, #0]
                unique_item_count = 0;
 80012ba:	4b48      	ldr	r3, [pc, #288]	@ (80013dc <main+0x288>)
 80012bc:	2200      	movs	r2, #0
 80012be:	701a      	strb	r2, [r3, #0]
                show_welcome();
 80012c0:	f7ff fd56 	bl	8000d70 <show_welcome>
 80012c4:	e00d      	b.n	80012e2 <main+0x18e>
            } else {
                /* Update display with current scroll position and countdown */
                static uint8_t last_seconds = 0xFF;
                if (seconds_left != last_seconds) {
 80012c6:	4b47      	ldr	r3, [pc, #284]	@ (80013e4 <main+0x290>)
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	7f7a      	ldrb	r2, [r7, #29]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d008      	beq.n	80012e2 <main+0x18e>
                    show_bill_screen_with_countdown(scroll_index, seconds_left);
 80012d0:	7f7a      	ldrb	r2, [r7, #29]
 80012d2:	7fbb      	ldrb	r3, [r7, #30]
 80012d4:	4611      	mov	r1, r2
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff fdfc 	bl	8000ed4 <show_bill_screen_with_countdown>
                    last_seconds = seconds_left;
 80012dc:	4a41      	ldr	r2, [pc, #260]	@ (80013e4 <main+0x290>)
 80012de:	7f7b      	ldrb	r3, [r7, #29]
 80012e0:	7013      	strb	r3, [r2, #0]
                }
            }
            HAL_Delay(100);
 80012e2:	2064      	movs	r0, #100	@ 0x64
 80012e4:	f000 fe02 	bl	8001eec <HAL_Delay>
            continue;
 80012e8:	e06f      	b.n	80013ca <main+0x276>
        }

        /* RFID scanning */
        uint8_t status = MFRC522_Request(PICC_REQIDL, str);
 80012ea:	493f      	ldr	r1, [pc, #252]	@ (80013e8 <main+0x294>)
 80012ec:	2026      	movs	r0, #38	@ 0x26
 80012ee:	f000 fc16 	bl	8001b1e <MFRC522_Request>
 80012f2:	4603      	mov	r3, r0
 80012f4:	74fb      	strb	r3, [r7, #19]
        if (status == MI_OK) {
 80012f6:	7cfb      	ldrb	r3, [r7, #19]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d153      	bne.n	80013a4 <main+0x250>
            if (MFRC522_Anticoll(str) == MI_OK) {
 80012fc:	483a      	ldr	r0, [pc, #232]	@ (80013e8 <main+0x294>)
 80012fe:	f000 fc33 	bl	8001b68 <MFRC522_Anticoll>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d14d      	bne.n	80013a4 <main+0x250>
                memcpy(sNum, str, 5);
 8001308:	4b38      	ldr	r3, [pc, #224]	@ (80013ec <main+0x298>)
 800130a:	4a37      	ldr	r2, [pc, #220]	@ (80013e8 <main+0x294>)
 800130c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001310:	6018      	str	r0, [r3, #0]
 8001312:	3304      	adds	r3, #4
 8001314:	7019      	strb	r1, [r3, #0]
                uint32_t now = HAL_GetTick();
 8001316:	f000 fddd 	bl	8001ed4 <HAL_GetTick>
 800131a:	60f8      	str	r0, [r7, #12]
                led_on_until = now + MIN_LED_ON_MS;
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	33c8      	adds	r3, #200	@ 0xc8
 8001320:	4a33      	ldr	r2, [pc, #204]	@ (80013f0 <main+0x29c>)
 8001322:	6013      	str	r3, [r2, #0]

                int match_index = -1;
 8001324:	f04f 33ff 	mov.w	r3, #4294967295
 8001328:	61bb      	str	r3, [r7, #24]
                for (int i = 0; i < (int)PRODUCT_COUNT; ++i) {
 800132a:	2300      	movs	r3, #0
 800132c:	617b      	str	r3, [r7, #20]
 800132e:	e013      	b.n	8001358 <main+0x204>
                    if (memcmp(sNum, product_uids[i], 5) == 0) {
 8001330:	697a      	ldr	r2, [r7, #20]
 8001332:	4613      	mov	r3, r2
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	4413      	add	r3, r2
 8001338:	4a2e      	ldr	r2, [pc, #184]	@ (80013f4 <main+0x2a0>)
 800133a:	4413      	add	r3, r2
 800133c:	2205      	movs	r2, #5
 800133e:	4619      	mov	r1, r3
 8001340:	482a      	ldr	r0, [pc, #168]	@ (80013ec <main+0x298>)
 8001342:	f001 ffe3 	bl	800330c <memcmp>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d102      	bne.n	8001352 <main+0x1fe>
                        match_index = i;
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	61bb      	str	r3, [r7, #24]
                        break;
 8001350:	e005      	b.n	800135e <main+0x20a>
                for (int i = 0; i < (int)PRODUCT_COUNT; ++i) {
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	3301      	adds	r3, #1
 8001356:	617b      	str	r3, [r7, #20]
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	2b0e      	cmp	r3, #14
 800135c:	dde8      	ble.n	8001330 <main+0x1dc>
                    }
                }

                if (match_index >= 0) {
 800135e:	69bb      	ldr	r3, [r7, #24]
 8001360:	2b00      	cmp	r3, #0
 8001362:	db15      	blt.n	8001390 <main+0x23c>
                    add_to_cart((uint8_t)match_index);
 8001364:	69bb      	ldr	r3, [r7, #24]
 8001366:	b2db      	uxtb	r3, r3
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff f931 	bl	80005d0 <add_to_cart>
                    show_product_with_uid(sNum, product_names[match_index],
 800136e:	4a22      	ldr	r2, [pc, #136]	@ (80013f8 <main+0x2a4>)
 8001370:	69bb      	ldr	r3, [r7, #24]
 8001372:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
                                          product_prices[match_index]);
 8001376:	4a21      	ldr	r2, [pc, #132]	@ (80013fc <main+0x2a8>)
 8001378:	69bb      	ldr	r3, [r7, #24]
 800137a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
                    show_product_with_uid(sNum, product_names[match_index],
 800137e:	461a      	mov	r2, r3
 8001380:	481a      	ldr	r0, [pc, #104]	@ (80013ec <main+0x298>)
 8001382:	f7ff fd11 	bl	8000da8 <show_product_with_uid>
                    buzzer_beep(1, 120);
 8001386:	2178      	movs	r1, #120	@ 0x78
 8001388:	2001      	movs	r0, #1
 800138a:	f7ff fc79 	bl	8000c80 <buzzer_beep>
 800138e:	e006      	b.n	800139e <main+0x24a>
                } else {
                    show_invalid_with_uid(sNum);
 8001390:	4816      	ldr	r0, [pc, #88]	@ (80013ec <main+0x298>)
 8001392:	f7ff fd59 	bl	8000e48 <show_invalid_with_uid>
                    buzzer_beep(3, 120);
 8001396:	2178      	movs	r1, #120	@ 0x78
 8001398:	2003      	movs	r0, #3
 800139a:	f7ff fc71 	bl	8000c80 <buzzer_beep>
                }

                HAL_Delay(50);
 800139e:	2032      	movs	r0, #50	@ 0x32
 80013a0:	f000 fda4 	bl	8001eec <HAL_Delay>
            }
        }

        /* LED handling */
        if (HAL_GetTick() < led_on_until) {
 80013a4:	f000 fd96 	bl	8001ed4 <HAL_GetTick>
 80013a8:	4602      	mov	r2, r0
 80013aa:	4b11      	ldr	r3, [pc, #68]	@ (80013f0 <main+0x29c>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d204      	bcs.n	80013bc <main+0x268>
            GPIOC->BSRR = (1U << (13 + 16));
 80013b2:	4b06      	ldr	r3, [pc, #24]	@ (80013cc <main+0x278>)
 80013b4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80013b8:	619a      	str	r2, [r3, #24]
 80013ba:	e003      	b.n	80013c4 <main+0x270>
        } else {
            GPIOC->BSRR = (1U << 13);
 80013bc:	4b03      	ldr	r3, [pc, #12]	@ (80013cc <main+0x278>)
 80013be:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013c2:	619a      	str	r2, [r3, #24]
        }

        HAL_Delay(100);
 80013c4:	2064      	movs	r0, #100	@ 0x64
 80013c6:	f000 fd91 	bl	8001eec <HAL_Delay>
    {
 80013ca:	e6eb      	b.n	80011a4 <main+0x50>
 80013cc:	40020800 	.word	0x40020800
 80013d0:	200001a8 	.word	0x200001a8
 80013d4:	200001a4 	.word	0x200001a4
 80013d8:	200001ac 	.word	0x200001ac
 80013dc:	200001a0 	.word	0x200001a0
 80013e0:	10624dd3 	.word	0x10624dd3
 80013e4:	2000003d 	.word	0x2000003d
 80013e8:	20000110 	.word	0x20000110
 80013ec:	2000011c 	.word	0x2000011c
 80013f0:	20000124 	.word	0x20000124
 80013f4:	08003e38 	.word	0x08003e38
 80013f8:	20000000 	.word	0x20000000
 80013fc:	08003e18 	.word	0x08003e18

08001400 <MX_GPIO_Init_register>:
    }
}

/* ----------------- GPIO / SPI / ADC init ----------------- */
static void MX_GPIO_Init_register(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= (1U << 0);
 8001404:	4b79      	ldr	r3, [pc, #484]	@ (80015ec <MX_GPIO_Init_register+0x1ec>)
 8001406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001408:	4a78      	ldr	r2, [pc, #480]	@ (80015ec <MX_GPIO_Init_register+0x1ec>)
 800140a:	f043 0301 	orr.w	r3, r3, #1
 800140e:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->AHB1ENR |= (1U << 1);
 8001410:	4b76      	ldr	r3, [pc, #472]	@ (80015ec <MX_GPIO_Init_register+0x1ec>)
 8001412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001414:	4a75      	ldr	r2, [pc, #468]	@ (80015ec <MX_GPIO_Init_register+0x1ec>)
 8001416:	f043 0302 	orr.w	r3, r3, #2
 800141a:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->AHB1ENR |= (1U << 2);
 800141c:	4b73      	ldr	r3, [pc, #460]	@ (80015ec <MX_GPIO_Init_register+0x1ec>)
 800141e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001420:	4a72      	ldr	r2, [pc, #456]	@ (80015ec <MX_GPIO_Init_register+0x1ec>)
 8001422:	f043 0304 	orr.w	r3, r3, #4
 8001426:	6313      	str	r3, [r2, #48]	@ 0x30

    /* SPI1 pins: PA5=SCK, PA6=MISO, PA7=MOSI -> AF5 */
    GPIOA->MODER &= ~((3U << (5*2)) | (3U << (6*2)) | (3U << (7*2)));
 8001428:	4b71      	ldr	r3, [pc, #452]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a70      	ldr	r2, [pc, #448]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 800142e:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8001432:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  ((2U << (5*2)) | (2U << (6*2)) | (2U << (7*2)));
 8001434:	4b6e      	ldr	r3, [pc, #440]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a6d      	ldr	r2, [pc, #436]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 800143a:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 800143e:	6013      	str	r3, [r2, #0]
    GPIOA->OTYPER &= ~((1U << 5) | (1U << 6) | (1U << 7));
 8001440:	4b6b      	ldr	r3, [pc, #428]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	4a6a      	ldr	r2, [pc, #424]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 8001446:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 800144a:	6053      	str	r3, [r2, #4]
    GPIOA->OSPEEDR &= ~((3U << (5*2)) | (3U << (6*2)) | (3U << (7*2)));
 800144c:	4b68      	ldr	r3, [pc, #416]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	4a67      	ldr	r2, [pc, #412]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 8001452:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8001456:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  ((2U << (5*2)) | (2U << (6*2)) | (2U << (7*2)));
 8001458:	4b65      	ldr	r3, [pc, #404]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	4a64      	ldr	r2, [pc, #400]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 800145e:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 8001462:	6093      	str	r3, [r2, #8]
    GPIOA->PUPDR &= ~((3U << (5*2)) | (3U << (6*2)) | (3U << (7*2)));
 8001464:	4b62      	ldr	r3, [pc, #392]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	4a61      	ldr	r2, [pc, #388]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 800146a:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 800146e:	60d3      	str	r3, [r2, #12]
    GPIOA->AFR[0] &= ~((0xFU << (5*4)) | (0xFU << (6*4)) | (0xFU << (7*4)));
 8001470:	4b5f      	ldr	r3, [pc, #380]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 8001472:	6a1b      	ldr	r3, [r3, #32]
 8001474:	4a5e      	ldr	r2, [pc, #376]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 8001476:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800147a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |=  ((5U << (5*4)) | (5U << (6*4)) | (5U << (7*4)));
 800147c:	4b5c      	ldr	r3, [pc, #368]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 800147e:	6a1b      	ldr	r3, [r3, #32]
 8001480:	4a5b      	ldr	r2, [pc, #364]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 8001482:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 8001486:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 800148a:	6213      	str	r3, [r2, #32]

    /* MFRC522 CS on PA4 (output, idle HIGH) */
    GPIOA->MODER &= ~(3U << (4*2));
 800148c:	4b58      	ldr	r3, [pc, #352]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a57      	ldr	r2, [pc, #348]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 8001492:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001496:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (1U << (4*2));
 8001498:	4b55      	ldr	r3, [pc, #340]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a54      	ldr	r2, [pc, #336]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 800149e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014a2:	6013      	str	r3, [r2, #0]
    GPIOA->OTYPER &= ~(1U << 4);
 80014a4:	4b52      	ldr	r3, [pc, #328]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	4a51      	ldr	r2, [pc, #324]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 80014aa:	f023 0310 	bic.w	r3, r3, #16
 80014ae:	6053      	str	r3, [r2, #4]
    GPIOA->OSPEEDR &= ~(3U << (4*2));
 80014b0:	4b4f      	ldr	r3, [pc, #316]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	4a4e      	ldr	r2, [pc, #312]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 80014b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80014ba:	6093      	str	r3, [r2, #8]
    GPIOA->PUPDR &= ~(3U << (4*2));
 80014bc:	4b4c      	ldr	r3, [pc, #304]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	4a4b      	ldr	r2, [pc, #300]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 80014c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80014c6:	60d3      	str	r3, [r2, #12]
    GPIOA->BSRR = (1U << 4);
 80014c8:	4b49      	ldr	r3, [pc, #292]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 80014ca:	2210      	movs	r2, #16
 80014cc:	619a      	str	r2, [r3, #24]

    /* MFRC522 RST on PB0 (output, idle HIGH) */
    GPIOB->MODER &= ~(3U << (0*2));
 80014ce:	4b49      	ldr	r3, [pc, #292]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a48      	ldr	r2, [pc, #288]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 80014d4:	f023 0303 	bic.w	r3, r3, #3
 80014d8:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (1U << (0*2));
 80014da:	4b46      	ldr	r3, [pc, #280]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a45      	ldr	r2, [pc, #276]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 80014e0:	f043 0301 	orr.w	r3, r3, #1
 80014e4:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER &= ~(1U << 0);
 80014e6:	4b43      	ldr	r3, [pc, #268]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	4a42      	ldr	r2, [pc, #264]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 80014ec:	f023 0301 	bic.w	r3, r3, #1
 80014f0:	6053      	str	r3, [r2, #4]
    GPIOB->OSPEEDR &= ~(3U << (0*2));
 80014f2:	4b40      	ldr	r3, [pc, #256]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	4a3f      	ldr	r2, [pc, #252]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 80014f8:	f023 0303 	bic.w	r3, r3, #3
 80014fc:	6093      	str	r3, [r2, #8]
    GPIOB->PUPDR &= ~(3U << (0*2));
 80014fe:	4b3d      	ldr	r3, [pc, #244]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 8001500:	68db      	ldr	r3, [r3, #12]
 8001502:	4a3c      	ldr	r2, [pc, #240]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 8001504:	f023 0303 	bic.w	r3, r3, #3
 8001508:	60d3      	str	r3, [r2, #12]
    GPIOB->BSRR = (1U << 0);
 800150a:	4b3a      	ldr	r3, [pc, #232]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 800150c:	2201      	movs	r2, #1
 800150e:	619a      	str	r2, [r3, #24]

    /* PB2 buzzer output (LOW idle) */
    GPIOB->MODER &= ~(3U << (2*2));
 8001510:	4b38      	ldr	r3, [pc, #224]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a37      	ldr	r2, [pc, #220]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 8001516:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800151a:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (1U << (2*2));
 800151c:	4b35      	ldr	r3, [pc, #212]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a34      	ldr	r2, [pc, #208]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 8001522:	f043 0310 	orr.w	r3, r3, #16
 8001526:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER &= ~(1U << 2);
 8001528:	4b32      	ldr	r3, [pc, #200]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	4a31      	ldr	r2, [pc, #196]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 800152e:	f023 0304 	bic.w	r3, r3, #4
 8001532:	6053      	str	r3, [r2, #4]
    GPIOB->OSPEEDR &= ~(3U << (2*2));
 8001534:	4b2f      	ldr	r3, [pc, #188]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 8001536:	689b      	ldr	r3, [r3, #8]
 8001538:	4a2e      	ldr	r2, [pc, #184]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 800153a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800153e:	6093      	str	r3, [r2, #8]
    GPIOB->PUPDR &= ~(3U << (2*2));
 8001540:	4b2c      	ldr	r3, [pc, #176]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	4a2b      	ldr	r2, [pc, #172]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 8001546:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800154a:	60d3      	str	r3, [r2, #12]
    GPIOB->BSRR = (1U << (2 + 16));
 800154c:	4b29      	ldr	r3, [pc, #164]	@ (80015f4 <MX_GPIO_Init_register+0x1f4>)
 800154e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001552:	619a      	str	r2, [r3, #24]

    /* PA0 button input with pull-up */
    GPIOA->MODER &= ~(3U << (0*2));
 8001554:	4b26      	ldr	r3, [pc, #152]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a25      	ldr	r2, [pc, #148]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 800155a:	f023 0303 	bic.w	r3, r3, #3
 800155e:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR &= ~(3U << (0*2));
 8001560:	4b23      	ldr	r3, [pc, #140]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	4a22      	ldr	r2, [pc, #136]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 8001566:	f023 0303 	bic.w	r3, r3, #3
 800156a:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR |=  (1U << (0*2));
 800156c:	4b20      	ldr	r3, [pc, #128]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	4a1f      	ldr	r2, [pc, #124]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 8001572:	f043 0301 	orr.w	r3, r3, #1
 8001576:	60d3      	str	r3, [r2, #12]

    /* PA1 ADC input (analog mode) */
    GPIOA->MODER &= ~(3U << (1*2));
 8001578:	4b1d      	ldr	r3, [pc, #116]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a1c      	ldr	r2, [pc, #112]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 800157e:	f023 030c 	bic.w	r3, r3, #12
 8001582:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (3U << (1*2)); /* Analog mode */
 8001584:	4b1a      	ldr	r3, [pc, #104]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a19      	ldr	r2, [pc, #100]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 800158a:	f043 030c 	orr.w	r3, r3, #12
 800158e:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR &= ~(3U << (1*2)); /* No pull-up/down */
 8001590:	4b17      	ldr	r3, [pc, #92]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	4a16      	ldr	r2, [pc, #88]	@ (80015f0 <MX_GPIO_Init_register+0x1f0>)
 8001596:	f023 030c 	bic.w	r3, r3, #12
 800159a:	60d3      	str	r3, [r2, #12]

    /* PC13 LED (active-low) */
    GPIOC->MODER &= ~(3U << (13*2));
 800159c:	4b16      	ldr	r3, [pc, #88]	@ (80015f8 <MX_GPIO_Init_register+0x1f8>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a15      	ldr	r2, [pc, #84]	@ (80015f8 <MX_GPIO_Init_register+0x1f8>)
 80015a2:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 80015a6:	6013      	str	r3, [r2, #0]
    GPIOC->MODER |=  (1U << (13*2));
 80015a8:	4b13      	ldr	r3, [pc, #76]	@ (80015f8 <MX_GPIO_Init_register+0x1f8>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a12      	ldr	r2, [pc, #72]	@ (80015f8 <MX_GPIO_Init_register+0x1f8>)
 80015ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80015b2:	6013      	str	r3, [r2, #0]
    GPIOC->OTYPER &= ~(1U << 13);
 80015b4:	4b10      	ldr	r3, [pc, #64]	@ (80015f8 <MX_GPIO_Init_register+0x1f8>)
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	4a0f      	ldr	r2, [pc, #60]	@ (80015f8 <MX_GPIO_Init_register+0x1f8>)
 80015ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80015be:	6053      	str	r3, [r2, #4]
    GPIOC->OSPEEDR &= ~(3U << (13*2));
 80015c0:	4b0d      	ldr	r3, [pc, #52]	@ (80015f8 <MX_GPIO_Init_register+0x1f8>)
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	4a0c      	ldr	r2, [pc, #48]	@ (80015f8 <MX_GPIO_Init_register+0x1f8>)
 80015c6:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 80015ca:	6093      	str	r3, [r2, #8]
    GPIOC->PUPDR &= ~(3U << (13*2));
 80015cc:	4b0a      	ldr	r3, [pc, #40]	@ (80015f8 <MX_GPIO_Init_register+0x1f8>)
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	4a09      	ldr	r2, [pc, #36]	@ (80015f8 <MX_GPIO_Init_register+0x1f8>)
 80015d2:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 80015d6:	60d3      	str	r3, [r2, #12]
    GPIOC->BSRR = (1U << 13);
 80015d8:	4b07      	ldr	r3, [pc, #28]	@ (80015f8 <MX_GPIO_Init_register+0x1f8>)
 80015da:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015de:	619a      	str	r2, [r3, #24]
}
 80015e0:	bf00      	nop
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	40023800 	.word	0x40023800
 80015f0:	40020000 	.word	0x40020000
 80015f4:	40020400 	.word	0x40020400
 80015f8:	40020800 	.word	0x40020800

080015fc <MX_SPI1_Init>:

static void MX_SPI1_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	607b      	str	r3, [r7, #4]
 8001606:	4b1f      	ldr	r3, [pc, #124]	@ (8001684 <MX_SPI1_Init+0x88>)
 8001608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800160a:	4a1e      	ldr	r2, [pc, #120]	@ (8001684 <MX_SPI1_Init+0x88>)
 800160c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001610:	6453      	str	r3, [r2, #68]	@ 0x44
 8001612:	4b1c      	ldr	r3, [pc, #112]	@ (8001684 <MX_SPI1_Init+0x88>)
 8001614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001616:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800161a:	607b      	str	r3, [r7, #4]
 800161c:	687b      	ldr	r3, [r7, #4]

    hspi1.Instance = SPI1;
 800161e:	4b1a      	ldr	r3, [pc, #104]	@ (8001688 <MX_SPI1_Init+0x8c>)
 8001620:	4a1a      	ldr	r2, [pc, #104]	@ (800168c <MX_SPI1_Init+0x90>)
 8001622:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8001624:	4b18      	ldr	r3, [pc, #96]	@ (8001688 <MX_SPI1_Init+0x8c>)
 8001626:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800162a:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800162c:	4b16      	ldr	r3, [pc, #88]	@ (8001688 <MX_SPI1_Init+0x8c>)
 800162e:	2200      	movs	r2, #0
 8001630:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001632:	4b15      	ldr	r3, [pc, #84]	@ (8001688 <MX_SPI1_Init+0x8c>)
 8001634:	2200      	movs	r2, #0
 8001636:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001638:	4b13      	ldr	r3, [pc, #76]	@ (8001688 <MX_SPI1_Init+0x8c>)
 800163a:	2200      	movs	r2, #0
 800163c:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800163e:	4b12      	ldr	r3, [pc, #72]	@ (8001688 <MX_SPI1_Init+0x8c>)
 8001640:	2200      	movs	r2, #0
 8001642:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8001644:	4b10      	ldr	r3, [pc, #64]	@ (8001688 <MX_SPI1_Init+0x8c>)
 8001646:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800164a:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800164c:	4b0e      	ldr	r3, [pc, #56]	@ (8001688 <MX_SPI1_Init+0x8c>)
 800164e:	2210      	movs	r2, #16
 8001650:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001652:	4b0d      	ldr	r3, [pc, #52]	@ (8001688 <MX_SPI1_Init+0x8c>)
 8001654:	2200      	movs	r2, #0
 8001656:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001658:	4b0b      	ldr	r3, [pc, #44]	@ (8001688 <MX_SPI1_Init+0x8c>)
 800165a:	2200      	movs	r2, #0
 800165c:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800165e:	4b0a      	ldr	r3, [pc, #40]	@ (8001688 <MX_SPI1_Init+0x8c>)
 8001660:	2200      	movs	r2, #0
 8001662:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi1.Init.CRCPolynomial = 10;
 8001664:	4b08      	ldr	r3, [pc, #32]	@ (8001688 <MX_SPI1_Init+0x8c>)
 8001666:	220a      	movs	r2, #10
 8001668:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (HAL_SPI_Init(&hspi1) != HAL_OK) { Error_Handler(); }
 800166a:	4807      	ldr	r0, [pc, #28]	@ (8001688 <MX_SPI1_Init+0x8c>)
 800166c:	f001 fb0a 	bl	8002c84 <HAL_SPI_Init>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_SPI1_Init+0x7e>
 8001676:	f000 f891 	bl	800179c <Error_Handler>
}
 800167a:	bf00      	nop
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	40023800 	.word	0x40023800
 8001688:	200000b8 	.word	0x200000b8
 800168c:	40013000 	.word	0x40013000

08001690 <MX_ADC1_Init>:

static void MX_ADC1_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
    /* Enable ADC1 clock */
    RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8001694:	4b13      	ldr	r3, [pc, #76]	@ (80016e4 <MX_ADC1_Init+0x54>)
 8001696:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001698:	4a12      	ldr	r2, [pc, #72]	@ (80016e4 <MX_ADC1_Init+0x54>)
 800169a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800169e:	6453      	str	r3, [r2, #68]	@ 0x44
     * - No external trigger
     * - Right data alignment
     */

    /* Set prescaler (PCLK2 divided by 4) */
    ADC->CCR = (1U << 16); /* ADCPRE = 01 (div by 4) */
 80016a0:	4b11      	ldr	r3, [pc, #68]	@ (80016e8 <MX_ADC1_Init+0x58>)
 80016a2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80016a6:	605a      	str	r2, [r3, #4]

    /* Configure ADC1 */
    ADC1->CR1 = 0; /* 12-bit resolution, single channel */
 80016a8:	4b10      	ldr	r3, [pc, #64]	@ (80016ec <MX_ADC1_Init+0x5c>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	605a      	str	r2, [r3, #4]

    ADC1->CR2 = 0;
 80016ae:	4b0f      	ldr	r3, [pc, #60]	@ (80016ec <MX_ADC1_Init+0x5c>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	609a      	str	r2, [r3, #8]
    ADC1->CR2 |= ADC_CR2_ADON; /* Enable ADC */
 80016b4:	4b0d      	ldr	r3, [pc, #52]	@ (80016ec <MX_ADC1_Init+0x5c>)
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	4a0c      	ldr	r2, [pc, #48]	@ (80016ec <MX_ADC1_Init+0x5c>)
 80016ba:	f043 0301 	orr.w	r3, r3, #1
 80016be:	6093      	str	r3, [r2, #8]

    /* Configure sequence: Channel 1, rank 1 */
    ADC1->SQR3 = 1; /* Channel 1 (PA1) */
 80016c0:	4b0a      	ldr	r3, [pc, #40]	@ (80016ec <MX_ADC1_Init+0x5c>)
 80016c2:	2201      	movs	r2, #1
 80016c4:	635a      	str	r2, [r3, #52]	@ 0x34
    ADC1->SQR1 = 0; /* 1 conversion */
 80016c6:	4b09      	ldr	r3, [pc, #36]	@ (80016ec <MX_ADC1_Init+0x5c>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set sampling time for channel 1: 84 cycles */
    ADC1->SMPR2 |= (4U << 3); /* Channel 1: 101 = 84 cycles */
 80016cc:	4b07      	ldr	r3, [pc, #28]	@ (80016ec <MX_ADC1_Init+0x5c>)
 80016ce:	691b      	ldr	r3, [r3, #16]
 80016d0:	4a06      	ldr	r2, [pc, #24]	@ (80016ec <MX_ADC1_Init+0x5c>)
 80016d2:	f043 0320 	orr.w	r3, r3, #32
 80016d6:	6113      	str	r3, [r2, #16]

    /* Small delay for ADC to stabilize */
    delay_cpu(1000);
 80016d8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016dc:	f7fe ff66 	bl	80005ac <delay_cpu>
}
 80016e0:	bf00      	nop
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40023800 	.word	0x40023800
 80016e8:	40012300 	.word	0x40012300
 80016ec:	40012000 	.word	0x40012000

080016f0 <SystemClock_Config>:

void SystemClock_Config(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b092      	sub	sp, #72	@ 0x48
 80016f4:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016f6:	f107 0318 	add.w	r3, r7, #24
 80016fa:	2230      	movs	r2, #48	@ 0x30
 80016fc:	2100      	movs	r1, #0
 80016fe:	4618      	mov	r0, r3
 8001700:	f001 fe14 	bl	800332c <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001704:	1d3b      	adds	r3, r7, #4
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]
 800170a:	605a      	str	r2, [r3, #4]
 800170c:	609a      	str	r2, [r3, #8]
 800170e:	60da      	str	r2, [r3, #12]
 8001710:	611a      	str	r2, [r3, #16]

    __HAL_RCC_PWR_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	603b      	str	r3, [r7, #0]
 8001716:	4b20      	ldr	r3, [pc, #128]	@ (8001798 <SystemClock_Config+0xa8>)
 8001718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171a:	4a1f      	ldr	r2, [pc, #124]	@ (8001798 <SystemClock_Config+0xa8>)
 800171c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001720:	6413      	str	r3, [r2, #64]	@ 0x40
 8001722:	4b1d      	ldr	r3, [pc, #116]	@ (8001798 <SystemClock_Config+0xa8>)
 8001724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001726:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800172a:	603b      	str	r3, [r7, #0]
 800172c:	683b      	ldr	r3, [r7, #0]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800172e:	2302      	movs	r3, #2
 8001730:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001732:	2301      	movs	r3, #1
 8001734:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001736:	2310      	movs	r3, #16
 8001738:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800173a:	2302      	movs	r3, #2
 800173c:	633b      	str	r3, [r7, #48]	@ 0x30
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800173e:	2300      	movs	r3, #0
 8001740:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLM = 8;
 8001742:	2308      	movs	r3, #8
 8001744:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLN = 72;
 8001746:	2348      	movs	r3, #72	@ 0x48
 8001748:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800174a:	2302      	movs	r3, #2
 800174c:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLQ = 4;
 800174e:	2304      	movs	r3, #4
 8001750:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { Error_Handler(); }
 8001752:	f107 0318 	add.w	r3, r7, #24
 8001756:	4618      	mov	r0, r3
 8001758:	f000 fe70 	bl	800243c <HAL_RCC_OscConfig>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <SystemClock_Config+0x76>
 8001762:	f000 f81b 	bl	800179c <Error_Handler>

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001766:	230f      	movs	r3, #15
 8001768:	607b      	str	r3, [r7, #4]
                                | RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800176a:	2302      	movs	r3, #2
 800176c:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800176e:	2300      	movs	r3, #0
 8001770:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001772:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001776:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001778:	2300      	movs	r3, #0
 800177a:	617b      	str	r3, [r7, #20]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) { Error_Handler(); }
 800177c:	1d3b      	adds	r3, r7, #4
 800177e:	2102      	movs	r1, #2
 8001780:	4618      	mov	r0, r3
 8001782:	f001 f8d3 	bl	800292c <HAL_RCC_ClockConfig>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <SystemClock_Config+0xa0>
 800178c:	f000 f806 	bl	800179c <Error_Handler>
}
 8001790:	bf00      	nop
 8001792:	3748      	adds	r7, #72	@ 0x48
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	40023800 	.word	0x40023800

0800179c <Error_Handler>:

void Error_Handler(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017a0:	b672      	cpsid	i
}
 80017a2:	bf00      	nop
    __disable_irq();
    while (1) {
        GPIOC->BSRR = (1U << (13 + 16));
 80017a4:	4b07      	ldr	r3, [pc, #28]	@ (80017c4 <Error_Handler+0x28>)
 80017a6:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80017aa:	619a      	str	r2, [r3, #24]
        HAL_Delay(150);
 80017ac:	2096      	movs	r0, #150	@ 0x96
 80017ae:	f000 fb9d 	bl	8001eec <HAL_Delay>
        GPIOC->BSRR = (1U << 13);
 80017b2:	4b04      	ldr	r3, [pc, #16]	@ (80017c4 <Error_Handler+0x28>)
 80017b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017b8:	619a      	str	r2, [r3, #24]
        HAL_Delay(150);
 80017ba:	2096      	movs	r0, #150	@ 0x96
 80017bc:	f000 fb96 	bl	8001eec <HAL_Delay>
        GPIOC->BSRR = (1U << (13 + 16));
 80017c0:	bf00      	nop
 80017c2:	e7ef      	b.n	80017a4 <Error_Handler+0x8>
 80017c4:	40020800 	.word	0x40020800

080017c8 <RC522_SPI_Transfer>:
 * Description: A common function used by Write_MFRC522 and Read_MFRC522
 * Input Parameters: data - the value to be written
 * Returns: a byte of data read from the module
 */
uint8_t RC522_SPI_Transfer(uchar data)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af02      	add	r7, sp, #8
 80017ce:	4603      	mov	r3, r0
 80017d0:	71fb      	strb	r3, [r7, #7]
	uchar rx_data;
	HAL_SPI_TransmitReceive(HSPI_INSTANCE,&data,&rx_data,1,100);
 80017d2:	f107 020f 	add.w	r2, r7, #15
 80017d6:	1df9      	adds	r1, r7, #7
 80017d8:	2364      	movs	r3, #100	@ 0x64
 80017da:	9300      	str	r3, [sp, #0]
 80017dc:	2301      	movs	r3, #1
 80017de:	4804      	ldr	r0, [pc, #16]	@ (80017f0 <RC522_SPI_Transfer+0x28>)
 80017e0:	f001 fad9 	bl	8002d96 <HAL_SPI_TransmitReceive>

	return rx_data;
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3710      	adds	r7, #16
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	200000b8 	.word	0x200000b8

080017f4 <Write_MFRC522>:
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parameters: addr - register address; val - the value to be written
 * Return value: None
 */
void Write_MFRC522(uchar addr, uchar val)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	4603      	mov	r3, r0
 80017fc:	460a      	mov	r2, r1
 80017fe:	71fb      	strb	r3, [r7, #7]
 8001800:	4613      	mov	r3, r2
 8001802:	71bb      	strb	r3, [r7, #6]
	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8001804:	2200      	movs	r2, #0
 8001806:	2110      	movs	r1, #16
 8001808:	480c      	ldr	r0, [pc, #48]	@ (800183c <Write_MFRC522+0x48>)
 800180a:	f000 fdfd 	bl	8002408 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and clear the MSb to indicate a write
	  // - bottom 8 bits are the data bits being sent for that address, we send them
	RC522_SPI_Transfer((addr<<1)&0x7E);
 800180e:	79fb      	ldrb	r3, [r7, #7]
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	b2db      	uxtb	r3, r3
 8001814:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001818:	b2db      	uxtb	r3, r3
 800181a:	4618      	mov	r0, r3
 800181c:	f7ff ffd4 	bl	80017c8 <RC522_SPI_Transfer>
	RC522_SPI_Transfer(val);
 8001820:	79bb      	ldrb	r3, [r7, #6]
 8001822:	4618      	mov	r0, r3
 8001824:	f7ff ffd0 	bl	80017c8 <RC522_SPI_Transfer>

	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8001828:	2201      	movs	r2, #1
 800182a:	2110      	movs	r1, #16
 800182c:	4803      	ldr	r0, [pc, #12]	@ (800183c <Write_MFRC522+0x48>)
 800182e:	f000 fdeb 	bl	8002408 <HAL_GPIO_WritePin>
}
 8001832:	bf00      	nop
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40020000 	.word	0x40020000

08001840 <Read_MFRC522>:
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the module
 */
uchar Read_MFRC522(uchar addr)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	71fb      	strb	r3, [r7, #7]
	uchar val;

	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 800184a:	2200      	movs	r2, #0
 800184c:	2110      	movs	r1, #16
 800184e:	4810      	ldr	r0, [pc, #64]	@ (8001890 <Read_MFRC522+0x50>)
 8001850:	f000 fdda 	bl	8002408 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and set the MSb to indicate a read
	  // - bottom 8 bits are all 0s on a read per 8.1.2.1 Table 6
	RC522_SPI_Transfer(((addr<<1)&0x7E) | 0x80);
 8001854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	b25b      	sxtb	r3, r3
 800185c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001860:	b25b      	sxtb	r3, r3
 8001862:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001866:	b25b      	sxtb	r3, r3
 8001868:	b2db      	uxtb	r3, r3
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff ffac 	bl	80017c8 <RC522_SPI_Transfer>
	val = RC522_SPI_Transfer(0x00);
 8001870:	2000      	movs	r0, #0
 8001872:	f7ff ffa9 	bl	80017c8 <RC522_SPI_Transfer>
 8001876:	4603      	mov	r3, r0
 8001878:	73fb      	strb	r3, [r7, #15]

	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 800187a:	2201      	movs	r2, #1
 800187c:	2110      	movs	r1, #16
 800187e:	4804      	ldr	r0, [pc, #16]	@ (8001890 <Read_MFRC522+0x50>)
 8001880:	f000 fdc2 	bl	8002408 <HAL_GPIO_WritePin>

	return val;
 8001884:	7bfb      	ldrb	r3, [r7, #15]

}
 8001886:	4618      	mov	r0, r3
 8001888:	3710      	adds	r7, #16
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	40020000 	.word	0x40020000

08001894 <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(uchar reg, uchar mask)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	4603      	mov	r3, r0
 800189c:	460a      	mov	r2, r1
 800189e:	71fb      	strb	r3, [r7, #7]
 80018a0:	4613      	mov	r3, r2
 80018a2:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff ffca 	bl	8001840 <Read_MFRC522>
 80018ac:	4603      	mov	r3, r0
 80018ae:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp | mask);  // set bit mask
 80018b0:	7bfa      	ldrb	r2, [r7, #15]
 80018b2:	79bb      	ldrb	r3, [r7, #6]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	b2da      	uxtb	r2, r3
 80018b8:	79fb      	ldrb	r3, [r7, #7]
 80018ba:	4611      	mov	r1, r2
 80018bc:	4618      	mov	r0, r3
 80018be:	f7ff ff99 	bl	80017f4 <Write_MFRC522>
}
 80018c2:	bf00      	nop
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}

080018ca <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(uchar reg, uchar mask)
{
 80018ca:	b580      	push	{r7, lr}
 80018cc:	b084      	sub	sp, #16
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	4603      	mov	r3, r0
 80018d2:	460a      	mov	r2, r1
 80018d4:	71fb      	strb	r3, [r7, #7]
 80018d6:	4613      	mov	r3, r2
 80018d8:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 80018da:	79fb      	ldrb	r3, [r7, #7]
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff ffaf 	bl	8001840 <Read_MFRC522>
 80018e2:	4603      	mov	r3, r0
 80018e4:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp & (~mask));  // clear bit mask
 80018e6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80018ea:	43db      	mvns	r3, r3
 80018ec:	b25a      	sxtb	r2, r3
 80018ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018f2:	4013      	ands	r3, r2
 80018f4:	b25b      	sxtb	r3, r3
 80018f6:	b2da      	uxtb	r2, r3
 80018f8:	79fb      	ldrb	r3, [r7, #7]
 80018fa:	4611      	mov	r1, r2
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff ff79 	bl	80017f4 <Write_MFRC522>
}
 8001902:	bf00      	nop
 8001904:	3710      	adds	r7, #16
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(void)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	af00      	add	r7, sp, #0

	Read_MFRC522(TxControlReg);
 800190e:	2014      	movs	r0, #20
 8001910:	f7ff ff96 	bl	8001840 <Read_MFRC522>
	SetBitMask(TxControlReg, 0x03);
 8001914:	2103      	movs	r1, #3
 8001916:	2014      	movs	r0, #20
 8001918:	f7ff ffbc 	bl	8001894 <SetBitMask>
}
 800191c:	bf00      	nop
 800191e:	bd80      	pop	{r7, pc}

08001920 <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
    Write_MFRC522(CommandReg, PCD_RESETPHASE);
 8001924:	210f      	movs	r1, #15
 8001926:	2001      	movs	r0, #1
 8001928:	f7ff ff64 	bl	80017f4 <Write_MFRC522>
}
 800192c:	bf00      	nop
 800192e:	bd80      	pop	{r7, pc}

08001930 <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8001934:	2201      	movs	r2, #1
 8001936:	2110      	movs	r1, #16
 8001938:	4812      	ldr	r0, [pc, #72]	@ (8001984 <MFRC522_Init+0x54>)
 800193a:	f000 fd65 	bl	8002408 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MFRC522_RST_PORT,MFRC522_RST_PIN,GPIO_PIN_SET);
 800193e:	2201      	movs	r2, #1
 8001940:	2101      	movs	r1, #1
 8001942:	4811      	ldr	r0, [pc, #68]	@ (8001988 <MFRC522_Init+0x58>)
 8001944:	f000 fd60 	bl	8002408 <HAL_GPIO_WritePin>
	MFRC522_Reset();
 8001948:	f7ff ffea 	bl	8001920 <MFRC522_Reset>

	//Timer: TPrescaler*TreloadVal/6.78MHz = 24ms
	Write_MFRC522(TModeReg, 0x8D);		//Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 800194c:	218d      	movs	r1, #141	@ 0x8d
 800194e:	202a      	movs	r0, #42	@ 0x2a
 8001950:	f7ff ff50 	bl	80017f4 <Write_MFRC522>
	Write_MFRC522(TPrescalerReg, 0x3E);	//TModeReg[3..0] + TPrescalerReg
 8001954:	213e      	movs	r1, #62	@ 0x3e
 8001956:	202b      	movs	r0, #43	@ 0x2b
 8001958:	f7ff ff4c 	bl	80017f4 <Write_MFRC522>
	Write_MFRC522(TReloadRegL, 30);
 800195c:	211e      	movs	r1, #30
 800195e:	202d      	movs	r0, #45	@ 0x2d
 8001960:	f7ff ff48 	bl	80017f4 <Write_MFRC522>
	Write_MFRC522(TReloadRegH, 0);
 8001964:	2100      	movs	r1, #0
 8001966:	202c      	movs	r0, #44	@ 0x2c
 8001968:	f7ff ff44 	bl	80017f4 <Write_MFRC522>

	Write_MFRC522(TxAutoReg, 0x40);		// force 100% ASK modulation
 800196c:	2140      	movs	r1, #64	@ 0x40
 800196e:	2015      	movs	r0, #21
 8001970:	f7ff ff40 	bl	80017f4 <Write_MFRC522>
	Write_MFRC522(ModeReg, 0x3D);		// CRC Initial value 0x6363
 8001974:	213d      	movs	r1, #61	@ 0x3d
 8001976:	2011      	movs	r0, #17
 8001978:	f7ff ff3c 	bl	80017f4 <Write_MFRC522>

	AntennaOn();
 800197c:	f7ff ffc5 	bl	800190a <AntennaOn>
}
 8001980:	bf00      	nop
 8001982:	bd80      	pop	{r7, pc}
 8001984:	40020000 	.word	0x40020000
 8001988:	40020400 	.word	0x40020400

0800198c <MFRC522_ToCard>:
 *			 backData--Received the card returns data,
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
uchar MFRC522_ToCard(uchar command, uchar *sendData, uchar sendLen, uchar *backData, uint *backLen)
{
 800198c:	b590      	push	{r4, r7, lr}
 800198e:	b089      	sub	sp, #36	@ 0x24
 8001990:	af00      	add	r7, sp, #0
 8001992:	60b9      	str	r1, [r7, #8]
 8001994:	607b      	str	r3, [r7, #4]
 8001996:	4603      	mov	r3, r0
 8001998:	73fb      	strb	r3, [r7, #15]
 800199a:	4613      	mov	r3, r2
 800199c:	73bb      	strb	r3, [r7, #14]
    uchar status = MI_ERR;
 800199e:	2302      	movs	r3, #2
 80019a0:	77fb      	strb	r3, [r7, #31]
    uchar irqEn = 0x00;
 80019a2:	2300      	movs	r3, #0
 80019a4:	77bb      	strb	r3, [r7, #30]
    uchar waitIRq = 0x00;
 80019a6:	2300      	movs	r3, #0
 80019a8:	777b      	strb	r3, [r7, #29]
    uchar lastBits;
    uchar n;
    uint i;

    switch (command)
 80019aa:	7bfb      	ldrb	r3, [r7, #15]
 80019ac:	2b0c      	cmp	r3, #12
 80019ae:	d006      	beq.n	80019be <MFRC522_ToCard+0x32>
 80019b0:	2b0e      	cmp	r3, #14
 80019b2:	d109      	bne.n	80019c8 <MFRC522_ToCard+0x3c>
    {
        case PCD_AUTHENT:		// Certification cards close
		{
			irqEn = 0x12;
 80019b4:	2312      	movs	r3, #18
 80019b6:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x10;
 80019b8:	2310      	movs	r3, #16
 80019ba:	777b      	strb	r3, [r7, #29]
			break;
 80019bc:	e005      	b.n	80019ca <MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE:	// Transmit FIFO data
		{
			irqEn = 0x77;
 80019be:	2377      	movs	r3, #119	@ 0x77
 80019c0:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x30;
 80019c2:	2330      	movs	r3, #48	@ 0x30
 80019c4:	777b      	strb	r3, [r7, #29]
			break;
 80019c6:	e000      	b.n	80019ca <MFRC522_ToCard+0x3e>
		}
		default:
			break;
 80019c8:	bf00      	nop
    }

    Write_MFRC522(CommIEnReg, irqEn|0x80);	// Interrupt request
 80019ca:	7fbb      	ldrb	r3, [r7, #30]
 80019cc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	4619      	mov	r1, r3
 80019d4:	2002      	movs	r0, #2
 80019d6:	f7ff ff0d 	bl	80017f4 <Write_MFRC522>
    ClearBitMask(CommIrqReg, 0x80);			// Clear all interrupt request bit
 80019da:	2180      	movs	r1, #128	@ 0x80
 80019dc:	2004      	movs	r0, #4
 80019de:	f7ff ff74 	bl	80018ca <ClearBitMask>
    SetBitMask(FIFOLevelReg, 0x80);			// FlushBuffer=1, FIFO Initialization
 80019e2:	2180      	movs	r1, #128	@ 0x80
 80019e4:	200a      	movs	r0, #10
 80019e6:	f7ff ff55 	bl	8001894 <SetBitMask>

	Write_MFRC522(CommandReg, PCD_IDLE);	// NO action; Cancel the current command
 80019ea:	2100      	movs	r1, #0
 80019ec:	2001      	movs	r0, #1
 80019ee:	f7ff ff01 	bl	80017f4 <Write_MFRC522>

	// Writing data to the FIFO
    for (i=0; i<sendLen; i++)
 80019f2:	2300      	movs	r3, #0
 80019f4:	61bb      	str	r3, [r7, #24]
 80019f6:	e00a      	b.n	8001a0e <MFRC522_ToCard+0x82>
    {
		Write_MFRC522(FIFODataReg, sendData[i]);
 80019f8:	68ba      	ldr	r2, [r7, #8]
 80019fa:	69bb      	ldr	r3, [r7, #24]
 80019fc:	4413      	add	r3, r2
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	4619      	mov	r1, r3
 8001a02:	2009      	movs	r0, #9
 8001a04:	f7ff fef6 	bl	80017f4 <Write_MFRC522>
    for (i=0; i<sendLen; i++)
 8001a08:	69bb      	ldr	r3, [r7, #24]
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	61bb      	str	r3, [r7, #24]
 8001a0e:	7bbb      	ldrb	r3, [r7, #14]
 8001a10:	69ba      	ldr	r2, [r7, #24]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d3f0      	bcc.n	80019f8 <MFRC522_ToCard+0x6c>
	}

    // Execute the command
	Write_MFRC522(CommandReg, command);
 8001a16:	7bfb      	ldrb	r3, [r7, #15]
 8001a18:	4619      	mov	r1, r3
 8001a1a:	2001      	movs	r0, #1
 8001a1c:	f7ff feea 	bl	80017f4 <Write_MFRC522>
    if (command == PCD_TRANSCEIVE)
 8001a20:	7bfb      	ldrb	r3, [r7, #15]
 8001a22:	2b0c      	cmp	r3, #12
 8001a24:	d103      	bne.n	8001a2e <MFRC522_ToCard+0xa2>
    {
		SetBitMask(BitFramingReg, 0x80);		// StartSend=1,transmission of data starts
 8001a26:	2180      	movs	r1, #128	@ 0x80
 8001a28:	200d      	movs	r0, #13
 8001a2a:	f7ff ff33 	bl	8001894 <SetBitMask>
	}

    // Waiting to receive data to complete
	i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 8001a2e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001a32:	61bb      	str	r3, [r7, #24]
    do
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = Read_MFRC522(CommIrqReg);
 8001a34:	2004      	movs	r0, #4
 8001a36:	f7ff ff03 	bl	8001840 <Read_MFRC522>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	773b      	strb	r3, [r7, #28]
        i--;
 8001a3e:	69bb      	ldr	r3, [r7, #24]
 8001a40:	3b01      	subs	r3, #1
 8001a42:	61bb      	str	r3, [r7, #24]
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 8001a44:	69bb      	ldr	r3, [r7, #24]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d00a      	beq.n	8001a60 <MFRC522_ToCard+0xd4>
 8001a4a:	7f3b      	ldrb	r3, [r7, #28]
 8001a4c:	f003 0301 	and.w	r3, r3, #1
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d105      	bne.n	8001a60 <MFRC522_ToCard+0xd4>
 8001a54:	7f3a      	ldrb	r2, [r7, #28]
 8001a56:	7f7b      	ldrb	r3, [r7, #29]
 8001a58:	4013      	ands	r3, r2
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d0e9      	beq.n	8001a34 <MFRC522_ToCard+0xa8>

    ClearBitMask(BitFramingReg, 0x80);			//StartSend=0
 8001a60:	2180      	movs	r1, #128	@ 0x80
 8001a62:	200d      	movs	r0, #13
 8001a64:	f7ff ff31 	bl	80018ca <ClearBitMask>

    if (i != 0)
 8001a68:	69bb      	ldr	r3, [r7, #24]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d052      	beq.n	8001b14 <MFRC522_ToCard+0x188>
    {
        if(!(Read_MFRC522(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
 8001a6e:	2006      	movs	r0, #6
 8001a70:	f7ff fee6 	bl	8001840 <Read_MFRC522>
 8001a74:	4603      	mov	r3, r0
 8001a76:	f003 031b 	and.w	r3, r3, #27
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d148      	bne.n	8001b10 <MFRC522_ToCard+0x184>
        {
            status = MI_OK;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	77fb      	strb	r3, [r7, #31]
            if (n & irqEn & 0x01)
 8001a82:	7f3a      	ldrb	r2, [r7, #28]
 8001a84:	7fbb      	ldrb	r3, [r7, #30]
 8001a86:	4013      	ands	r3, r2
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	f003 0301 	and.w	r3, r3, #1
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <MFRC522_ToCard+0x10a>
            {
				status = MI_NOTAGERR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	77fb      	strb	r3, [r7, #31]
			}

            if (command == PCD_TRANSCEIVE)
 8001a96:	7bfb      	ldrb	r3, [r7, #15]
 8001a98:	2b0c      	cmp	r3, #12
 8001a9a:	d13b      	bne.n	8001b14 <MFRC522_ToCard+0x188>
            {
               	n = Read_MFRC522(FIFOLevelReg);
 8001a9c:	200a      	movs	r0, #10
 8001a9e:	f7ff fecf 	bl	8001840 <Read_MFRC522>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	773b      	strb	r3, [r7, #28]
              	lastBits = Read_MFRC522(ControlReg) & 0x07;
 8001aa6:	200c      	movs	r0, #12
 8001aa8:	f7ff feca 	bl	8001840 <Read_MFRC522>
 8001aac:	4603      	mov	r3, r0
 8001aae:	f003 0307 	and.w	r3, r3, #7
 8001ab2:	75fb      	strb	r3, [r7, #23]
                if (lastBits)
 8001ab4:	7dfb      	ldrb	r3, [r7, #23]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d008      	beq.n	8001acc <MFRC522_ToCard+0x140>
                {
					*backLen = (n-1)*8 + lastBits;
 8001aba:	7f3b      	ldrb	r3, [r7, #28]
 8001abc:	3b01      	subs	r3, #1
 8001abe:	00da      	lsls	r2, r3, #3
 8001ac0:	7dfb      	ldrb	r3, [r7, #23]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ac8:	601a      	str	r2, [r3, #0]
 8001aca:	e004      	b.n	8001ad6 <MFRC522_ToCard+0x14a>
				}
                else
                {
					*backLen = n*8;
 8001acc:	7f3b      	ldrb	r3, [r7, #28]
 8001ace:	00db      	lsls	r3, r3, #3
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ad4:	601a      	str	r2, [r3, #0]
				}

                if (n == 0)
 8001ad6:	7f3b      	ldrb	r3, [r7, #28]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d101      	bne.n	8001ae0 <MFRC522_ToCard+0x154>
                {
					n = 1;
 8001adc:	2301      	movs	r3, #1
 8001ade:	773b      	strb	r3, [r7, #28]
				}
                if (n > MAX_LEN)
 8001ae0:	7f3b      	ldrb	r3, [r7, #28]
 8001ae2:	2b10      	cmp	r3, #16
 8001ae4:	d901      	bls.n	8001aea <MFRC522_ToCard+0x15e>
                {
					n = MAX_LEN;
 8001ae6:	2310      	movs	r3, #16
 8001ae8:	773b      	strb	r3, [r7, #28]
				}

                // Reading the received data in FIFO
                for (i=0; i<n; i++)
 8001aea:	2300      	movs	r3, #0
 8001aec:	61bb      	str	r3, [r7, #24]
 8001aee:	e00a      	b.n	8001b06 <MFRC522_ToCard+0x17a>
                {
					backData[i] = Read_MFRC522(FIFODataReg);
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	69bb      	ldr	r3, [r7, #24]
 8001af4:	18d4      	adds	r4, r2, r3
 8001af6:	2009      	movs	r0, #9
 8001af8:	f7ff fea2 	bl	8001840 <Read_MFRC522>
 8001afc:	4603      	mov	r3, r0
 8001afe:	7023      	strb	r3, [r4, #0]
                for (i=0; i<n; i++)
 8001b00:	69bb      	ldr	r3, [r7, #24]
 8001b02:	3301      	adds	r3, #1
 8001b04:	61bb      	str	r3, [r7, #24]
 8001b06:	7f3b      	ldrb	r3, [r7, #28]
 8001b08:	69ba      	ldr	r2, [r7, #24]
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	d3f0      	bcc.n	8001af0 <MFRC522_ToCard+0x164>
 8001b0e:	e001      	b.n	8001b14 <MFRC522_ToCard+0x188>
				}
            }
        }
        else
        {
			status = MI_ERR;
 8001b10:	2302      	movs	r3, #2
 8001b12:	77fb      	strb	r3, [r7, #31]
    }

    //SetBitMask(ControlReg,0x80);           //timer stops
    //Write_MFRC522(CommandReg, PCD_IDLE);

    return status;
 8001b14:	7ffb      	ldrb	r3, [r7, #31]
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3724      	adds	r7, #36	@ 0x24
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd90      	pop	{r4, r7, pc}

08001b1e <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Request(uchar reqMode, uchar *TagType)
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b086      	sub	sp, #24
 8001b22:	af02      	add	r7, sp, #8
 8001b24:	4603      	mov	r3, r0
 8001b26:	6039      	str	r1, [r7, #0]
 8001b28:	71fb      	strb	r3, [r7, #7]
	uchar status;
	uint backBits;			 // The received data bits

	Write_MFRC522(BitFramingReg, 0x07);		//TxLastBists = BitFramingReg[2..0]
 8001b2a:	2107      	movs	r1, #7
 8001b2c:	200d      	movs	r0, #13
 8001b2e:	f7ff fe61 	bl	80017f4 <Write_MFRC522>

	TagType[0] = reqMode;
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	79fa      	ldrb	r2, [r7, #7]
 8001b36:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8001b38:	f107 0308 	add.w	r3, r7, #8
 8001b3c:	9300      	str	r3, [sp, #0]
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	2201      	movs	r2, #1
 8001b42:	6839      	ldr	r1, [r7, #0]
 8001b44:	200c      	movs	r0, #12
 8001b46:	f7ff ff21 	bl	800198c <MFRC522_ToCard>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10))
 8001b4e:	7bfb      	ldrb	r3, [r7, #15]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d102      	bne.n	8001b5a <MFRC522_Request+0x3c>
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	2b10      	cmp	r3, #16
 8001b58:	d001      	beq.n	8001b5e <MFRC522_Request+0x40>
	{
		status = MI_ERR;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	73fb      	strb	r3, [r7, #15]
	}

	return status;
 8001b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3710      	adds	r7, #16
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}

08001b68 <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Anticoll(uchar *serNum)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b086      	sub	sp, #24
 8001b6c:	af02      	add	r7, sp, #8
 8001b6e:	6078      	str	r0, [r7, #4]
    uchar status;
    uchar i;
	uchar serNumCheck=0;
 8001b70:	2300      	movs	r3, #0
 8001b72:	737b      	strb	r3, [r7, #13]
    uint unLen;

	Write_MFRC522(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
 8001b74:	2100      	movs	r1, #0
 8001b76:	200d      	movs	r0, #13
 8001b78:	f7ff fe3c 	bl	80017f4 <Write_MFRC522>

    serNum[0] = PICC_ANTICOLL;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2293      	movs	r2, #147	@ 0x93
 8001b80:	701a      	strb	r2, [r3, #0]
    serNum[1] = 0x20;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	3301      	adds	r3, #1
 8001b86:	2220      	movs	r2, #32
 8001b88:	701a      	strb	r2, [r3, #0]
    status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8001b8a:	f107 0308 	add.w	r3, r7, #8
 8001b8e:	9300      	str	r3, [sp, #0]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2202      	movs	r2, #2
 8001b94:	6879      	ldr	r1, [r7, #4]
 8001b96:	200c      	movs	r0, #12
 8001b98:	f7ff fef8 	bl	800198c <MFRC522_ToCard>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	73fb      	strb	r3, [r7, #15]

    if (status == MI_OK)
 8001ba0:	7bfb      	ldrb	r3, [r7, #15]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d118      	bne.n	8001bd8 <MFRC522_Anticoll+0x70>
	{
    	 //Check card serial number
		for (i=0; i<4; i++)
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	73bb      	strb	r3, [r7, #14]
 8001baa:	e009      	b.n	8001bc0 <MFRC522_Anticoll+0x58>
		{
		 	serNumCheck ^= serNum[i];
 8001bac:	7bbb      	ldrb	r3, [r7, #14]
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	781a      	ldrb	r2, [r3, #0]
 8001bb4:	7b7b      	ldrb	r3, [r7, #13]
 8001bb6:	4053      	eors	r3, r2
 8001bb8:	737b      	strb	r3, [r7, #13]
		for (i=0; i<4; i++)
 8001bba:	7bbb      	ldrb	r3, [r7, #14]
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	73bb      	strb	r3, [r7, #14]
 8001bc0:	7bbb      	ldrb	r3, [r7, #14]
 8001bc2:	2b03      	cmp	r3, #3
 8001bc4:	d9f2      	bls.n	8001bac <MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i])
 8001bc6:	7bbb      	ldrb	r3, [r7, #14]
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	4413      	add	r3, r2
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	7b7a      	ldrb	r2, [r7, #13]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d001      	beq.n	8001bd8 <MFRC522_Anticoll+0x70>
		{
			status = MI_ERR;
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	73fb      	strb	r3, [r7, #15]
		}
    }

    return status;
 8001bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
	...

08001be4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bea:	2300      	movs	r3, #0
 8001bec:	607b      	str	r3, [r7, #4]
 8001bee:	4b10      	ldr	r3, [pc, #64]	@ (8001c30 <HAL_MspInit+0x4c>)
 8001bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf2:	4a0f      	ldr	r2, [pc, #60]	@ (8001c30 <HAL_MspInit+0x4c>)
 8001bf4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bf8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8001c30 <HAL_MspInit+0x4c>)
 8001bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c02:	607b      	str	r3, [r7, #4]
 8001c04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	603b      	str	r3, [r7, #0]
 8001c0a:	4b09      	ldr	r3, [pc, #36]	@ (8001c30 <HAL_MspInit+0x4c>)
 8001c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0e:	4a08      	ldr	r2, [pc, #32]	@ (8001c30 <HAL_MspInit+0x4c>)
 8001c10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c14:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c16:	4b06      	ldr	r3, [pc, #24]	@ (8001c30 <HAL_MspInit+0x4c>)
 8001c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c1e:	603b      	str	r3, [r7, #0]
 8001c20:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c22:	bf00      	nop
 8001c24:	370c      	adds	r7, #12
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	40023800 	.word	0x40023800

08001c34 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08a      	sub	sp, #40	@ 0x28
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c3c:	f107 0314 	add.w	r3, r7, #20
 8001c40:	2200      	movs	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	605a      	str	r2, [r3, #4]
 8001c46:	609a      	str	r2, [r3, #8]
 8001c48:	60da      	str	r2, [r3, #12]
 8001c4a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a19      	ldr	r2, [pc, #100]	@ (8001cb8 <HAL_SPI_MspInit+0x84>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d12b      	bne.n	8001cae <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c56:	2300      	movs	r3, #0
 8001c58:	613b      	str	r3, [r7, #16]
 8001c5a:	4b18      	ldr	r3, [pc, #96]	@ (8001cbc <HAL_SPI_MspInit+0x88>)
 8001c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c5e:	4a17      	ldr	r2, [pc, #92]	@ (8001cbc <HAL_SPI_MspInit+0x88>)
 8001c60:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c64:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c66:	4b15      	ldr	r3, [pc, #84]	@ (8001cbc <HAL_SPI_MspInit+0x88>)
 8001c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c6a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c6e:	613b      	str	r3, [r7, #16]
 8001c70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c72:	2300      	movs	r3, #0
 8001c74:	60fb      	str	r3, [r7, #12]
 8001c76:	4b11      	ldr	r3, [pc, #68]	@ (8001cbc <HAL_SPI_MspInit+0x88>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7a:	4a10      	ldr	r2, [pc, #64]	@ (8001cbc <HAL_SPI_MspInit+0x88>)
 8001c7c:	f043 0301 	orr.w	r3, r3, #1
 8001c80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c82:	4b0e      	ldr	r3, [pc, #56]	@ (8001cbc <HAL_SPI_MspInit+0x88>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	60fb      	str	r3, [r7, #12]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001c8e:	23e0      	movs	r3, #224	@ 0xe0
 8001c90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c92:	2302      	movs	r3, #2
 8001c94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c96:	2300      	movs	r3, #0
 8001c98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c9e:	2305      	movs	r3, #5
 8001ca0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ca2:	f107 0314 	add.w	r3, r7, #20
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	4805      	ldr	r0, [pc, #20]	@ (8001cc0 <HAL_SPI_MspInit+0x8c>)
 8001caa:	f000 fa29 	bl	8002100 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001cae:	bf00      	nop
 8001cb0:	3728      	adds	r7, #40	@ 0x28
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40013000 	.word	0x40013000
 8001cbc:	40023800 	.word	0x40023800
 8001cc0:	40020000 	.word	0x40020000

08001cc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cc8:	bf00      	nop
 8001cca:	e7fd      	b.n	8001cc8 <NMI_Handler+0x4>

08001ccc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cd0:	bf00      	nop
 8001cd2:	e7fd      	b.n	8001cd0 <HardFault_Handler+0x4>

08001cd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cd8:	bf00      	nop
 8001cda:	e7fd      	b.n	8001cd8 <MemManage_Handler+0x4>

08001cdc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ce0:	bf00      	nop
 8001ce2:	e7fd      	b.n	8001ce0 <BusFault_Handler+0x4>

08001ce4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ce8:	bf00      	nop
 8001cea:	e7fd      	b.n	8001ce8 <UsageFault_Handler+0x4>

08001cec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cf0:	bf00      	nop
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr

08001cfa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d0c:	bf00      	nop
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr

08001d16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d1a:	f000 f8c7 	bl	8001eac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
	...

08001d24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d2c:	4a14      	ldr	r2, [pc, #80]	@ (8001d80 <_sbrk+0x5c>)
 8001d2e:	4b15      	ldr	r3, [pc, #84]	@ (8001d84 <_sbrk+0x60>)
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d38:	4b13      	ldr	r3, [pc, #76]	@ (8001d88 <_sbrk+0x64>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d102      	bne.n	8001d46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d40:	4b11      	ldr	r3, [pc, #68]	@ (8001d88 <_sbrk+0x64>)
 8001d42:	4a12      	ldr	r2, [pc, #72]	@ (8001d8c <_sbrk+0x68>)
 8001d44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d46:	4b10      	ldr	r3, [pc, #64]	@ (8001d88 <_sbrk+0x64>)
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d207      	bcs.n	8001d64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d54:	f001 faf2 	bl	800333c <__errno>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	220c      	movs	r2, #12
 8001d5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d62:	e009      	b.n	8001d78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d64:	4b08      	ldr	r3, [pc, #32]	@ (8001d88 <_sbrk+0x64>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d6a:	4b07      	ldr	r3, [pc, #28]	@ (8001d88 <_sbrk+0x64>)
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4413      	add	r3, r2
 8001d72:	4a05      	ldr	r2, [pc, #20]	@ (8001d88 <_sbrk+0x64>)
 8001d74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d76:	68fb      	ldr	r3, [r7, #12]
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3718      	adds	r7, #24
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	20010000 	.word	0x20010000
 8001d84:	00000400 	.word	0x00000400
 8001d88:	200001b0 	.word	0x200001b0
 8001d8c:	20000300 	.word	0x20000300

08001d90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d94:	4b06      	ldr	r3, [pc, #24]	@ (8001db0 <SystemInit+0x20>)
 8001d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d9a:	4a05      	ldr	r2, [pc, #20]	@ (8001db0 <SystemInit+0x20>)
 8001d9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001da0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001da4:	bf00      	nop
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	e000ed00 	.word	0xe000ed00

08001db4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001db4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001dec <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001db8:	f7ff ffea 	bl	8001d90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001dbc:	480c      	ldr	r0, [pc, #48]	@ (8001df0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001dbe:	490d      	ldr	r1, [pc, #52]	@ (8001df4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001dc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001df8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001dc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dc4:	e002      	b.n	8001dcc <LoopCopyDataInit>

08001dc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dca:	3304      	adds	r3, #4

08001dcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dd0:	d3f9      	bcc.n	8001dc6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dd2:	4a0a      	ldr	r2, [pc, #40]	@ (8001dfc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001dd4:	4c0a      	ldr	r4, [pc, #40]	@ (8001e00 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001dd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dd8:	e001      	b.n	8001dde <LoopFillZerobss>

08001dda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ddc:	3204      	adds	r2, #4

08001dde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001de0:	d3fb      	bcc.n	8001dda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001de2:	f001 fab1 	bl	8003348 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001de6:	f7ff f9b5 	bl	8001154 <main>
  bx  lr
 8001dea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001dec:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001df0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001df4:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8001df8:	080040b8 	.word	0x080040b8
  ldr r2, =_sbss
 8001dfc:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8001e00:	20000300 	.word	0x20000300

08001e04 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e04:	e7fe      	b.n	8001e04 <ADC_IRQHandler>
	...

08001e08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e0c:	4b0e      	ldr	r3, [pc, #56]	@ (8001e48 <HAL_Init+0x40>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a0d      	ldr	r2, [pc, #52]	@ (8001e48 <HAL_Init+0x40>)
 8001e12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e18:	4b0b      	ldr	r3, [pc, #44]	@ (8001e48 <HAL_Init+0x40>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a0a      	ldr	r2, [pc, #40]	@ (8001e48 <HAL_Init+0x40>)
 8001e1e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e24:	4b08      	ldr	r3, [pc, #32]	@ (8001e48 <HAL_Init+0x40>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a07      	ldr	r2, [pc, #28]	@ (8001e48 <HAL_Init+0x40>)
 8001e2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e30:	2003      	movs	r0, #3
 8001e32:	f000 f931 	bl	8002098 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e36:	200f      	movs	r0, #15
 8001e38:	f000 f808 	bl	8001e4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e3c:	f7ff fed2 	bl	8001be4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e40:	2300      	movs	r3, #0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	40023c00 	.word	0x40023c00

08001e4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e54:	4b12      	ldr	r3, [pc, #72]	@ (8001ea0 <HAL_InitTick+0x54>)
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	4b12      	ldr	r3, [pc, #72]	@ (8001ea4 <HAL_InitTick+0x58>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e62:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f000 f93b 	bl	80020e6 <HAL_SYSTICK_Config>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e00e      	b.n	8001e98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2b0f      	cmp	r3, #15
 8001e7e:	d80a      	bhi.n	8001e96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e80:	2200      	movs	r2, #0
 8001e82:	6879      	ldr	r1, [r7, #4]
 8001e84:	f04f 30ff 	mov.w	r0, #4294967295
 8001e88:	f000 f911 	bl	80020ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e8c:	4a06      	ldr	r2, [pc, #24]	@ (8001ea8 <HAL_InitTick+0x5c>)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e92:	2300      	movs	r3, #0
 8001e94:	e000      	b.n	8001e98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	20000040 	.word	0x20000040
 8001ea4:	20000048 	.word	0x20000048
 8001ea8:	20000044 	.word	0x20000044

08001eac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001eb0:	4b06      	ldr	r3, [pc, #24]	@ (8001ecc <HAL_IncTick+0x20>)
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	4b06      	ldr	r3, [pc, #24]	@ (8001ed0 <HAL_IncTick+0x24>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4413      	add	r3, r2
 8001ebc:	4a04      	ldr	r2, [pc, #16]	@ (8001ed0 <HAL_IncTick+0x24>)
 8001ebe:	6013      	str	r3, [r2, #0]
}
 8001ec0:	bf00      	nop
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	20000048 	.word	0x20000048
 8001ed0:	200001b4 	.word	0x200001b4

08001ed4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ed8:	4b03      	ldr	r3, [pc, #12]	@ (8001ee8 <HAL_GetTick+0x14>)
 8001eda:	681b      	ldr	r3, [r3, #0]
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	200001b4 	.word	0x200001b4

08001eec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ef4:	f7ff ffee 	bl	8001ed4 <HAL_GetTick>
 8001ef8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f04:	d005      	beq.n	8001f12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f06:	4b0a      	ldr	r3, [pc, #40]	@ (8001f30 <HAL_Delay+0x44>)
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	4413      	add	r3, r2
 8001f10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f12:	bf00      	nop
 8001f14:	f7ff ffde 	bl	8001ed4 <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	68fa      	ldr	r2, [r7, #12]
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d8f7      	bhi.n	8001f14 <HAL_Delay+0x28>
  {
  }
}
 8001f24:	bf00      	nop
 8001f26:	bf00      	nop
 8001f28:	3710      	adds	r7, #16
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	20000048 	.word	0x20000048

08001f34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f003 0307 	and.w	r3, r3, #7
 8001f42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f44:	4b0c      	ldr	r3, [pc, #48]	@ (8001f78 <__NVIC_SetPriorityGrouping+0x44>)
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f4a:	68ba      	ldr	r2, [r7, #8]
 8001f4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f50:	4013      	ands	r3, r2
 8001f52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f66:	4a04      	ldr	r2, [pc, #16]	@ (8001f78 <__NVIC_SetPriorityGrouping+0x44>)
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	60d3      	str	r3, [r2, #12]
}
 8001f6c:	bf00      	nop
 8001f6e:	3714      	adds	r7, #20
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr
 8001f78:	e000ed00 	.word	0xe000ed00

08001f7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f80:	4b04      	ldr	r3, [pc, #16]	@ (8001f94 <__NVIC_GetPriorityGrouping+0x18>)
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	0a1b      	lsrs	r3, r3, #8
 8001f86:	f003 0307 	and.w	r3, r3, #7
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr
 8001f94:	e000ed00 	.word	0xe000ed00

08001f98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	6039      	str	r1, [r7, #0]
 8001fa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	db0a      	blt.n	8001fc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	b2da      	uxtb	r2, r3
 8001fb0:	490c      	ldr	r1, [pc, #48]	@ (8001fe4 <__NVIC_SetPriority+0x4c>)
 8001fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb6:	0112      	lsls	r2, r2, #4
 8001fb8:	b2d2      	uxtb	r2, r2
 8001fba:	440b      	add	r3, r1
 8001fbc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fc0:	e00a      	b.n	8001fd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	b2da      	uxtb	r2, r3
 8001fc6:	4908      	ldr	r1, [pc, #32]	@ (8001fe8 <__NVIC_SetPriority+0x50>)
 8001fc8:	79fb      	ldrb	r3, [r7, #7]
 8001fca:	f003 030f 	and.w	r3, r3, #15
 8001fce:	3b04      	subs	r3, #4
 8001fd0:	0112      	lsls	r2, r2, #4
 8001fd2:	b2d2      	uxtb	r2, r2
 8001fd4:	440b      	add	r3, r1
 8001fd6:	761a      	strb	r2, [r3, #24]
}
 8001fd8:	bf00      	nop
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr
 8001fe4:	e000e100 	.word	0xe000e100
 8001fe8:	e000ed00 	.word	0xe000ed00

08001fec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b089      	sub	sp, #36	@ 0x24
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	60f8      	str	r0, [r7, #12]
 8001ff4:	60b9      	str	r1, [r7, #8]
 8001ff6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f003 0307 	and.w	r3, r3, #7
 8001ffe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	f1c3 0307 	rsb	r3, r3, #7
 8002006:	2b04      	cmp	r3, #4
 8002008:	bf28      	it	cs
 800200a:	2304      	movcs	r3, #4
 800200c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	3304      	adds	r3, #4
 8002012:	2b06      	cmp	r3, #6
 8002014:	d902      	bls.n	800201c <NVIC_EncodePriority+0x30>
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	3b03      	subs	r3, #3
 800201a:	e000      	b.n	800201e <NVIC_EncodePriority+0x32>
 800201c:	2300      	movs	r3, #0
 800201e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002020:	f04f 32ff 	mov.w	r2, #4294967295
 8002024:	69bb      	ldr	r3, [r7, #24]
 8002026:	fa02 f303 	lsl.w	r3, r2, r3
 800202a:	43da      	mvns	r2, r3
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	401a      	ands	r2, r3
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002034:	f04f 31ff 	mov.w	r1, #4294967295
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	fa01 f303 	lsl.w	r3, r1, r3
 800203e:	43d9      	mvns	r1, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002044:	4313      	orrs	r3, r2
         );
}
 8002046:	4618      	mov	r0, r3
 8002048:	3724      	adds	r7, #36	@ 0x24
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
	...

08002054 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	3b01      	subs	r3, #1
 8002060:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002064:	d301      	bcc.n	800206a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002066:	2301      	movs	r3, #1
 8002068:	e00f      	b.n	800208a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800206a:	4a0a      	ldr	r2, [pc, #40]	@ (8002094 <SysTick_Config+0x40>)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	3b01      	subs	r3, #1
 8002070:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002072:	210f      	movs	r1, #15
 8002074:	f04f 30ff 	mov.w	r0, #4294967295
 8002078:	f7ff ff8e 	bl	8001f98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800207c:	4b05      	ldr	r3, [pc, #20]	@ (8002094 <SysTick_Config+0x40>)
 800207e:	2200      	movs	r2, #0
 8002080:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002082:	4b04      	ldr	r3, [pc, #16]	@ (8002094 <SysTick_Config+0x40>)
 8002084:	2207      	movs	r2, #7
 8002086:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002088:	2300      	movs	r3, #0
}
 800208a:	4618      	mov	r0, r3
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	e000e010 	.word	0xe000e010

08002098 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f7ff ff47 	bl	8001f34 <__NVIC_SetPriorityGrouping>
}
 80020a6:	bf00      	nop
 80020a8:	3708      	adds	r7, #8
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}

080020ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020ae:	b580      	push	{r7, lr}
 80020b0:	b086      	sub	sp, #24
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	4603      	mov	r3, r0
 80020b6:	60b9      	str	r1, [r7, #8]
 80020b8:	607a      	str	r2, [r7, #4]
 80020ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020bc:	2300      	movs	r3, #0
 80020be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020c0:	f7ff ff5c 	bl	8001f7c <__NVIC_GetPriorityGrouping>
 80020c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020c6:	687a      	ldr	r2, [r7, #4]
 80020c8:	68b9      	ldr	r1, [r7, #8]
 80020ca:	6978      	ldr	r0, [r7, #20]
 80020cc:	f7ff ff8e 	bl	8001fec <NVIC_EncodePriority>
 80020d0:	4602      	mov	r2, r0
 80020d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020d6:	4611      	mov	r1, r2
 80020d8:	4618      	mov	r0, r3
 80020da:	f7ff ff5d 	bl	8001f98 <__NVIC_SetPriority>
}
 80020de:	bf00      	nop
 80020e0:	3718      	adds	r7, #24
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b082      	sub	sp, #8
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f7ff ffb0 	bl	8002054 <SysTick_Config>
 80020f4:	4603      	mov	r3, r0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
	...

08002100 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002100:	b480      	push	{r7}
 8002102:	b089      	sub	sp, #36	@ 0x24
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800210a:	2300      	movs	r3, #0
 800210c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800210e:	2300      	movs	r3, #0
 8002110:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002112:	2300      	movs	r3, #0
 8002114:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002116:	2300      	movs	r3, #0
 8002118:	61fb      	str	r3, [r7, #28]
 800211a:	e159      	b.n	80023d0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800211c:	2201      	movs	r2, #1
 800211e:	69fb      	ldr	r3, [r7, #28]
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	697a      	ldr	r2, [r7, #20]
 800212c:	4013      	ands	r3, r2
 800212e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002130:	693a      	ldr	r2, [r7, #16]
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	429a      	cmp	r2, r3
 8002136:	f040 8148 	bne.w	80023ca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	f003 0303 	and.w	r3, r3, #3
 8002142:	2b01      	cmp	r3, #1
 8002144:	d005      	beq.n	8002152 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800214e:	2b02      	cmp	r3, #2
 8002150:	d130      	bne.n	80021b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	2203      	movs	r2, #3
 800215e:	fa02 f303 	lsl.w	r3, r2, r3
 8002162:	43db      	mvns	r3, r3
 8002164:	69ba      	ldr	r2, [r7, #24]
 8002166:	4013      	ands	r3, r2
 8002168:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	68da      	ldr	r2, [r3, #12]
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	fa02 f303 	lsl.w	r3, r2, r3
 8002176:	69ba      	ldr	r2, [r7, #24]
 8002178:	4313      	orrs	r3, r2
 800217a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	69ba      	ldr	r2, [r7, #24]
 8002180:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002188:	2201      	movs	r2, #1
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	43db      	mvns	r3, r3
 8002192:	69ba      	ldr	r2, [r7, #24]
 8002194:	4013      	ands	r3, r2
 8002196:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	091b      	lsrs	r3, r3, #4
 800219e:	f003 0201 	and.w	r2, r3, #1
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	69ba      	ldr	r2, [r7, #24]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f003 0303 	and.w	r3, r3, #3
 80021bc:	2b03      	cmp	r3, #3
 80021be:	d017      	beq.n	80021f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	2203      	movs	r2, #3
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	43db      	mvns	r3, r3
 80021d2:	69ba      	ldr	r2, [r7, #24]
 80021d4:	4013      	ands	r3, r2
 80021d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	69ba      	ldr	r2, [r7, #24]
 80021ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f003 0303 	and.w	r3, r3, #3
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d123      	bne.n	8002244 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021fc:	69fb      	ldr	r3, [r7, #28]
 80021fe:	08da      	lsrs	r2, r3, #3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	3208      	adds	r2, #8
 8002204:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002208:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	f003 0307 	and.w	r3, r3, #7
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	220f      	movs	r2, #15
 8002214:	fa02 f303 	lsl.w	r3, r2, r3
 8002218:	43db      	mvns	r3, r3
 800221a:	69ba      	ldr	r2, [r7, #24]
 800221c:	4013      	ands	r3, r2
 800221e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	691a      	ldr	r2, [r3, #16]
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	f003 0307 	and.w	r3, r3, #7
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	fa02 f303 	lsl.w	r3, r2, r3
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	4313      	orrs	r3, r2
 8002234:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	08da      	lsrs	r2, r3, #3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	3208      	adds	r2, #8
 800223e:	69b9      	ldr	r1, [r7, #24]
 8002240:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	2203      	movs	r2, #3
 8002250:	fa02 f303 	lsl.w	r3, r2, r3
 8002254:	43db      	mvns	r3, r3
 8002256:	69ba      	ldr	r2, [r7, #24]
 8002258:	4013      	ands	r3, r2
 800225a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f003 0203 	and.w	r2, r3, #3
 8002264:	69fb      	ldr	r3, [r7, #28]
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	fa02 f303 	lsl.w	r3, r2, r3
 800226c:	69ba      	ldr	r2, [r7, #24]
 800226e:	4313      	orrs	r3, r2
 8002270:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	69ba      	ldr	r2, [r7, #24]
 8002276:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002280:	2b00      	cmp	r3, #0
 8002282:	f000 80a2 	beq.w	80023ca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002286:	2300      	movs	r3, #0
 8002288:	60fb      	str	r3, [r7, #12]
 800228a:	4b57      	ldr	r3, [pc, #348]	@ (80023e8 <HAL_GPIO_Init+0x2e8>)
 800228c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800228e:	4a56      	ldr	r2, [pc, #344]	@ (80023e8 <HAL_GPIO_Init+0x2e8>)
 8002290:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002294:	6453      	str	r3, [r2, #68]	@ 0x44
 8002296:	4b54      	ldr	r3, [pc, #336]	@ (80023e8 <HAL_GPIO_Init+0x2e8>)
 8002298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800229a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800229e:	60fb      	str	r3, [r7, #12]
 80022a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022a2:	4a52      	ldr	r2, [pc, #328]	@ (80023ec <HAL_GPIO_Init+0x2ec>)
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	089b      	lsrs	r3, r3, #2
 80022a8:	3302      	adds	r3, #2
 80022aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	f003 0303 	and.w	r3, r3, #3
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	220f      	movs	r2, #15
 80022ba:	fa02 f303 	lsl.w	r3, r2, r3
 80022be:	43db      	mvns	r3, r3
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	4013      	ands	r3, r2
 80022c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4a49      	ldr	r2, [pc, #292]	@ (80023f0 <HAL_GPIO_Init+0x2f0>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d019      	beq.n	8002302 <HAL_GPIO_Init+0x202>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a48      	ldr	r2, [pc, #288]	@ (80023f4 <HAL_GPIO_Init+0x2f4>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d013      	beq.n	80022fe <HAL_GPIO_Init+0x1fe>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a47      	ldr	r2, [pc, #284]	@ (80023f8 <HAL_GPIO_Init+0x2f8>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d00d      	beq.n	80022fa <HAL_GPIO_Init+0x1fa>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a46      	ldr	r2, [pc, #280]	@ (80023fc <HAL_GPIO_Init+0x2fc>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d007      	beq.n	80022f6 <HAL_GPIO_Init+0x1f6>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a45      	ldr	r2, [pc, #276]	@ (8002400 <HAL_GPIO_Init+0x300>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d101      	bne.n	80022f2 <HAL_GPIO_Init+0x1f2>
 80022ee:	2304      	movs	r3, #4
 80022f0:	e008      	b.n	8002304 <HAL_GPIO_Init+0x204>
 80022f2:	2307      	movs	r3, #7
 80022f4:	e006      	b.n	8002304 <HAL_GPIO_Init+0x204>
 80022f6:	2303      	movs	r3, #3
 80022f8:	e004      	b.n	8002304 <HAL_GPIO_Init+0x204>
 80022fa:	2302      	movs	r3, #2
 80022fc:	e002      	b.n	8002304 <HAL_GPIO_Init+0x204>
 80022fe:	2301      	movs	r3, #1
 8002300:	e000      	b.n	8002304 <HAL_GPIO_Init+0x204>
 8002302:	2300      	movs	r3, #0
 8002304:	69fa      	ldr	r2, [r7, #28]
 8002306:	f002 0203 	and.w	r2, r2, #3
 800230a:	0092      	lsls	r2, r2, #2
 800230c:	4093      	lsls	r3, r2
 800230e:	69ba      	ldr	r2, [r7, #24]
 8002310:	4313      	orrs	r3, r2
 8002312:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002314:	4935      	ldr	r1, [pc, #212]	@ (80023ec <HAL_GPIO_Init+0x2ec>)
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	089b      	lsrs	r3, r3, #2
 800231a:	3302      	adds	r3, #2
 800231c:	69ba      	ldr	r2, [r7, #24]
 800231e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002322:	4b38      	ldr	r3, [pc, #224]	@ (8002404 <HAL_GPIO_Init+0x304>)
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	43db      	mvns	r3, r3
 800232c:	69ba      	ldr	r2, [r7, #24]
 800232e:	4013      	ands	r3, r2
 8002330:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d003      	beq.n	8002346 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800233e:	69ba      	ldr	r2, [r7, #24]
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	4313      	orrs	r3, r2
 8002344:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002346:	4a2f      	ldr	r2, [pc, #188]	@ (8002404 <HAL_GPIO_Init+0x304>)
 8002348:	69bb      	ldr	r3, [r7, #24]
 800234a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800234c:	4b2d      	ldr	r3, [pc, #180]	@ (8002404 <HAL_GPIO_Init+0x304>)
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	43db      	mvns	r3, r3
 8002356:	69ba      	ldr	r2, [r7, #24]
 8002358:	4013      	ands	r3, r2
 800235a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002364:	2b00      	cmp	r3, #0
 8002366:	d003      	beq.n	8002370 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002368:	69ba      	ldr	r2, [r7, #24]
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	4313      	orrs	r3, r2
 800236e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002370:	4a24      	ldr	r2, [pc, #144]	@ (8002404 <HAL_GPIO_Init+0x304>)
 8002372:	69bb      	ldr	r3, [r7, #24]
 8002374:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002376:	4b23      	ldr	r3, [pc, #140]	@ (8002404 <HAL_GPIO_Init+0x304>)
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	43db      	mvns	r3, r3
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	4013      	ands	r3, r2
 8002384:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d003      	beq.n	800239a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002392:	69ba      	ldr	r2, [r7, #24]
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	4313      	orrs	r3, r2
 8002398:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800239a:	4a1a      	ldr	r2, [pc, #104]	@ (8002404 <HAL_GPIO_Init+0x304>)
 800239c:	69bb      	ldr	r3, [r7, #24]
 800239e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023a0:	4b18      	ldr	r3, [pc, #96]	@ (8002404 <HAL_GPIO_Init+0x304>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	43db      	mvns	r3, r3
 80023aa:	69ba      	ldr	r2, [r7, #24]
 80023ac:	4013      	ands	r3, r2
 80023ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d003      	beq.n	80023c4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80023bc:	69ba      	ldr	r2, [r7, #24]
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023c4:	4a0f      	ldr	r2, [pc, #60]	@ (8002404 <HAL_GPIO_Init+0x304>)
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	3301      	adds	r3, #1
 80023ce:	61fb      	str	r3, [r7, #28]
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	2b0f      	cmp	r3, #15
 80023d4:	f67f aea2 	bls.w	800211c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023d8:	bf00      	nop
 80023da:	bf00      	nop
 80023dc:	3724      	adds	r7, #36	@ 0x24
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	40023800 	.word	0x40023800
 80023ec:	40013800 	.word	0x40013800
 80023f0:	40020000 	.word	0x40020000
 80023f4:	40020400 	.word	0x40020400
 80023f8:	40020800 	.word	0x40020800
 80023fc:	40020c00 	.word	0x40020c00
 8002400:	40021000 	.word	0x40021000
 8002404:	40013c00 	.word	0x40013c00

08002408 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	460b      	mov	r3, r1
 8002412:	807b      	strh	r3, [r7, #2]
 8002414:	4613      	mov	r3, r2
 8002416:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002418:	787b      	ldrb	r3, [r7, #1]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d003      	beq.n	8002426 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800241e:	887a      	ldrh	r2, [r7, #2]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002424:	e003      	b.n	800242e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002426:	887b      	ldrh	r3, [r7, #2]
 8002428:	041a      	lsls	r2, r3, #16
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	619a      	str	r2, [r3, #24]
}
 800242e:	bf00      	nop
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
	...

0800243c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b086      	sub	sp, #24
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d101      	bne.n	800244e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e267      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 0301 	and.w	r3, r3, #1
 8002456:	2b00      	cmp	r3, #0
 8002458:	d075      	beq.n	8002546 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800245a:	4b88      	ldr	r3, [pc, #544]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	f003 030c 	and.w	r3, r3, #12
 8002462:	2b04      	cmp	r3, #4
 8002464:	d00c      	beq.n	8002480 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002466:	4b85      	ldr	r3, [pc, #532]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800246e:	2b08      	cmp	r3, #8
 8002470:	d112      	bne.n	8002498 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002472:	4b82      	ldr	r3, [pc, #520]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800247a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800247e:	d10b      	bne.n	8002498 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002480:	4b7e      	ldr	r3, [pc, #504]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002488:	2b00      	cmp	r3, #0
 800248a:	d05b      	beq.n	8002544 <HAL_RCC_OscConfig+0x108>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d157      	bne.n	8002544 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e242      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024a0:	d106      	bne.n	80024b0 <HAL_RCC_OscConfig+0x74>
 80024a2:	4b76      	ldr	r3, [pc, #472]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a75      	ldr	r2, [pc, #468]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 80024a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024ac:	6013      	str	r3, [r2, #0]
 80024ae:	e01d      	b.n	80024ec <HAL_RCC_OscConfig+0xb0>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024b8:	d10c      	bne.n	80024d4 <HAL_RCC_OscConfig+0x98>
 80024ba:	4b70      	ldr	r3, [pc, #448]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a6f      	ldr	r2, [pc, #444]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 80024c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024c4:	6013      	str	r3, [r2, #0]
 80024c6:	4b6d      	ldr	r3, [pc, #436]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a6c      	ldr	r2, [pc, #432]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 80024cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024d0:	6013      	str	r3, [r2, #0]
 80024d2:	e00b      	b.n	80024ec <HAL_RCC_OscConfig+0xb0>
 80024d4:	4b69      	ldr	r3, [pc, #420]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a68      	ldr	r2, [pc, #416]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 80024da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024de:	6013      	str	r3, [r2, #0]
 80024e0:	4b66      	ldr	r3, [pc, #408]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a65      	ldr	r2, [pc, #404]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 80024e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d013      	beq.n	800251c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024f4:	f7ff fcee 	bl	8001ed4 <HAL_GetTick>
 80024f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024fa:	e008      	b.n	800250e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024fc:	f7ff fcea 	bl	8001ed4 <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b64      	cmp	r3, #100	@ 0x64
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e207      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800250e:	4b5b      	ldr	r3, [pc, #364]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d0f0      	beq.n	80024fc <HAL_RCC_OscConfig+0xc0>
 800251a:	e014      	b.n	8002546 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800251c:	f7ff fcda 	bl	8001ed4 <HAL_GetTick>
 8002520:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002522:	e008      	b.n	8002536 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002524:	f7ff fcd6 	bl	8001ed4 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	2b64      	cmp	r3, #100	@ 0x64
 8002530:	d901      	bls.n	8002536 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002532:	2303      	movs	r3, #3
 8002534:	e1f3      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002536:	4b51      	ldr	r3, [pc, #324]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d1f0      	bne.n	8002524 <HAL_RCC_OscConfig+0xe8>
 8002542:	e000      	b.n	8002546 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002544:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	2b00      	cmp	r3, #0
 8002550:	d063      	beq.n	800261a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002552:	4b4a      	ldr	r3, [pc, #296]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	f003 030c 	and.w	r3, r3, #12
 800255a:	2b00      	cmp	r3, #0
 800255c:	d00b      	beq.n	8002576 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800255e:	4b47      	ldr	r3, [pc, #284]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002566:	2b08      	cmp	r3, #8
 8002568:	d11c      	bne.n	80025a4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800256a:	4b44      	ldr	r3, [pc, #272]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d116      	bne.n	80025a4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002576:	4b41      	ldr	r3, [pc, #260]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0302 	and.w	r3, r3, #2
 800257e:	2b00      	cmp	r3, #0
 8002580:	d005      	beq.n	800258e <HAL_RCC_OscConfig+0x152>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d001      	beq.n	800258e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e1c7      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800258e:	4b3b      	ldr	r3, [pc, #236]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	691b      	ldr	r3, [r3, #16]
 800259a:	00db      	lsls	r3, r3, #3
 800259c:	4937      	ldr	r1, [pc, #220]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 800259e:	4313      	orrs	r3, r2
 80025a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025a2:	e03a      	b.n	800261a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d020      	beq.n	80025ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025ac:	4b34      	ldr	r3, [pc, #208]	@ (8002680 <HAL_RCC_OscConfig+0x244>)
 80025ae:	2201      	movs	r2, #1
 80025b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025b2:	f7ff fc8f 	bl	8001ed4 <HAL_GetTick>
 80025b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025b8:	e008      	b.n	80025cc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025ba:	f7ff fc8b 	bl	8001ed4 <HAL_GetTick>
 80025be:	4602      	mov	r2, r0
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	1ad3      	subs	r3, r2, r3
 80025c4:	2b02      	cmp	r3, #2
 80025c6:	d901      	bls.n	80025cc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80025c8:	2303      	movs	r3, #3
 80025ca:	e1a8      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025cc:	4b2b      	ldr	r3, [pc, #172]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0302 	and.w	r3, r3, #2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d0f0      	beq.n	80025ba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025d8:	4b28      	ldr	r3, [pc, #160]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	691b      	ldr	r3, [r3, #16]
 80025e4:	00db      	lsls	r3, r3, #3
 80025e6:	4925      	ldr	r1, [pc, #148]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 80025e8:	4313      	orrs	r3, r2
 80025ea:	600b      	str	r3, [r1, #0]
 80025ec:	e015      	b.n	800261a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025ee:	4b24      	ldr	r3, [pc, #144]	@ (8002680 <HAL_RCC_OscConfig+0x244>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025f4:	f7ff fc6e 	bl	8001ed4 <HAL_GetTick>
 80025f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025fa:	e008      	b.n	800260e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025fc:	f7ff fc6a 	bl	8001ed4 <HAL_GetTick>
 8002600:	4602      	mov	r2, r0
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	2b02      	cmp	r3, #2
 8002608:	d901      	bls.n	800260e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e187      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800260e:	4b1b      	ldr	r3, [pc, #108]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0302 	and.w	r3, r3, #2
 8002616:	2b00      	cmp	r3, #0
 8002618:	d1f0      	bne.n	80025fc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 0308 	and.w	r3, r3, #8
 8002622:	2b00      	cmp	r3, #0
 8002624:	d036      	beq.n	8002694 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	695b      	ldr	r3, [r3, #20]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d016      	beq.n	800265c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800262e:	4b15      	ldr	r3, [pc, #84]	@ (8002684 <HAL_RCC_OscConfig+0x248>)
 8002630:	2201      	movs	r2, #1
 8002632:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002634:	f7ff fc4e 	bl	8001ed4 <HAL_GetTick>
 8002638:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800263a:	e008      	b.n	800264e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800263c:	f7ff fc4a 	bl	8001ed4 <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	2b02      	cmp	r3, #2
 8002648:	d901      	bls.n	800264e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e167      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800264e:	4b0b      	ldr	r3, [pc, #44]	@ (800267c <HAL_RCC_OscConfig+0x240>)
 8002650:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002652:	f003 0302 	and.w	r3, r3, #2
 8002656:	2b00      	cmp	r3, #0
 8002658:	d0f0      	beq.n	800263c <HAL_RCC_OscConfig+0x200>
 800265a:	e01b      	b.n	8002694 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800265c:	4b09      	ldr	r3, [pc, #36]	@ (8002684 <HAL_RCC_OscConfig+0x248>)
 800265e:	2200      	movs	r2, #0
 8002660:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002662:	f7ff fc37 	bl	8001ed4 <HAL_GetTick>
 8002666:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002668:	e00e      	b.n	8002688 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800266a:	f7ff fc33 	bl	8001ed4 <HAL_GetTick>
 800266e:	4602      	mov	r2, r0
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	1ad3      	subs	r3, r2, r3
 8002674:	2b02      	cmp	r3, #2
 8002676:	d907      	bls.n	8002688 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002678:	2303      	movs	r3, #3
 800267a:	e150      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
 800267c:	40023800 	.word	0x40023800
 8002680:	42470000 	.word	0x42470000
 8002684:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002688:	4b88      	ldr	r3, [pc, #544]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 800268a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800268c:	f003 0302 	and.w	r3, r3, #2
 8002690:	2b00      	cmp	r3, #0
 8002692:	d1ea      	bne.n	800266a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	2b00      	cmp	r3, #0
 800269e:	f000 8097 	beq.w	80027d0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026a2:	2300      	movs	r3, #0
 80026a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026a6:	4b81      	ldr	r3, [pc, #516]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 80026a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d10f      	bne.n	80026d2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026b2:	2300      	movs	r3, #0
 80026b4:	60bb      	str	r3, [r7, #8]
 80026b6:	4b7d      	ldr	r3, [pc, #500]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 80026b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ba:	4a7c      	ldr	r2, [pc, #496]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 80026bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80026c2:	4b7a      	ldr	r3, [pc, #488]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 80026c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ca:	60bb      	str	r3, [r7, #8]
 80026cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026ce:	2301      	movs	r3, #1
 80026d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026d2:	4b77      	ldr	r3, [pc, #476]	@ (80028b0 <HAL_RCC_OscConfig+0x474>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d118      	bne.n	8002710 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026de:	4b74      	ldr	r3, [pc, #464]	@ (80028b0 <HAL_RCC_OscConfig+0x474>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a73      	ldr	r2, [pc, #460]	@ (80028b0 <HAL_RCC_OscConfig+0x474>)
 80026e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026ea:	f7ff fbf3 	bl	8001ed4 <HAL_GetTick>
 80026ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026f0:	e008      	b.n	8002704 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026f2:	f7ff fbef 	bl	8001ed4 <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d901      	bls.n	8002704 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002700:	2303      	movs	r3, #3
 8002702:	e10c      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002704:	4b6a      	ldr	r3, [pc, #424]	@ (80028b0 <HAL_RCC_OscConfig+0x474>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800270c:	2b00      	cmp	r3, #0
 800270e:	d0f0      	beq.n	80026f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	2b01      	cmp	r3, #1
 8002716:	d106      	bne.n	8002726 <HAL_RCC_OscConfig+0x2ea>
 8002718:	4b64      	ldr	r3, [pc, #400]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 800271a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800271c:	4a63      	ldr	r2, [pc, #396]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 800271e:	f043 0301 	orr.w	r3, r3, #1
 8002722:	6713      	str	r3, [r2, #112]	@ 0x70
 8002724:	e01c      	b.n	8002760 <HAL_RCC_OscConfig+0x324>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	2b05      	cmp	r3, #5
 800272c:	d10c      	bne.n	8002748 <HAL_RCC_OscConfig+0x30c>
 800272e:	4b5f      	ldr	r3, [pc, #380]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 8002730:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002732:	4a5e      	ldr	r2, [pc, #376]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 8002734:	f043 0304 	orr.w	r3, r3, #4
 8002738:	6713      	str	r3, [r2, #112]	@ 0x70
 800273a:	4b5c      	ldr	r3, [pc, #368]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 800273c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800273e:	4a5b      	ldr	r2, [pc, #364]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 8002740:	f043 0301 	orr.w	r3, r3, #1
 8002744:	6713      	str	r3, [r2, #112]	@ 0x70
 8002746:	e00b      	b.n	8002760 <HAL_RCC_OscConfig+0x324>
 8002748:	4b58      	ldr	r3, [pc, #352]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 800274a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800274c:	4a57      	ldr	r2, [pc, #348]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 800274e:	f023 0301 	bic.w	r3, r3, #1
 8002752:	6713      	str	r3, [r2, #112]	@ 0x70
 8002754:	4b55      	ldr	r3, [pc, #340]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 8002756:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002758:	4a54      	ldr	r2, [pc, #336]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 800275a:	f023 0304 	bic.w	r3, r3, #4
 800275e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d015      	beq.n	8002794 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002768:	f7ff fbb4 	bl	8001ed4 <HAL_GetTick>
 800276c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800276e:	e00a      	b.n	8002786 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002770:	f7ff fbb0 	bl	8001ed4 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800277e:	4293      	cmp	r3, r2
 8002780:	d901      	bls.n	8002786 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002782:	2303      	movs	r3, #3
 8002784:	e0cb      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002786:	4b49      	ldr	r3, [pc, #292]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 8002788:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	d0ee      	beq.n	8002770 <HAL_RCC_OscConfig+0x334>
 8002792:	e014      	b.n	80027be <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002794:	f7ff fb9e 	bl	8001ed4 <HAL_GetTick>
 8002798:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800279a:	e00a      	b.n	80027b2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800279c:	f7ff fb9a 	bl	8001ed4 <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d901      	bls.n	80027b2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e0b5      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027b2:	4b3e      	ldr	r3, [pc, #248]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 80027b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027b6:	f003 0302 	and.w	r3, r3, #2
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d1ee      	bne.n	800279c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80027be:	7dfb      	ldrb	r3, [r7, #23]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d105      	bne.n	80027d0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027c4:	4b39      	ldr	r3, [pc, #228]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 80027c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c8:	4a38      	ldr	r2, [pc, #224]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 80027ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027ce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	f000 80a1 	beq.w	800291c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027da:	4b34      	ldr	r3, [pc, #208]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	f003 030c 	and.w	r3, r3, #12
 80027e2:	2b08      	cmp	r3, #8
 80027e4:	d05c      	beq.n	80028a0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	699b      	ldr	r3, [r3, #24]
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d141      	bne.n	8002872 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027ee:	4b31      	ldr	r3, [pc, #196]	@ (80028b4 <HAL_RCC_OscConfig+0x478>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027f4:	f7ff fb6e 	bl	8001ed4 <HAL_GetTick>
 80027f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027fa:	e008      	b.n	800280e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027fc:	f7ff fb6a 	bl	8001ed4 <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	2b02      	cmp	r3, #2
 8002808:	d901      	bls.n	800280e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e087      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800280e:	4b27      	ldr	r3, [pc, #156]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d1f0      	bne.n	80027fc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	69da      	ldr	r2, [r3, #28]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a1b      	ldr	r3, [r3, #32]
 8002822:	431a      	orrs	r2, r3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002828:	019b      	lsls	r3, r3, #6
 800282a:	431a      	orrs	r2, r3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002830:	085b      	lsrs	r3, r3, #1
 8002832:	3b01      	subs	r3, #1
 8002834:	041b      	lsls	r3, r3, #16
 8002836:	431a      	orrs	r2, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800283c:	061b      	lsls	r3, r3, #24
 800283e:	491b      	ldr	r1, [pc, #108]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 8002840:	4313      	orrs	r3, r2
 8002842:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002844:	4b1b      	ldr	r3, [pc, #108]	@ (80028b4 <HAL_RCC_OscConfig+0x478>)
 8002846:	2201      	movs	r2, #1
 8002848:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800284a:	f7ff fb43 	bl	8001ed4 <HAL_GetTick>
 800284e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002850:	e008      	b.n	8002864 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002852:	f7ff fb3f 	bl	8001ed4 <HAL_GetTick>
 8002856:	4602      	mov	r2, r0
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	2b02      	cmp	r3, #2
 800285e:	d901      	bls.n	8002864 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e05c      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002864:	4b11      	ldr	r3, [pc, #68]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d0f0      	beq.n	8002852 <HAL_RCC_OscConfig+0x416>
 8002870:	e054      	b.n	800291c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002872:	4b10      	ldr	r3, [pc, #64]	@ (80028b4 <HAL_RCC_OscConfig+0x478>)
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002878:	f7ff fb2c 	bl	8001ed4 <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800287e:	e008      	b.n	8002892 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002880:	f7ff fb28 	bl	8001ed4 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e045      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002892:	4b06      	ldr	r3, [pc, #24]	@ (80028ac <HAL_RCC_OscConfig+0x470>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f0      	bne.n	8002880 <HAL_RCC_OscConfig+0x444>
 800289e:	e03d      	b.n	800291c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	699b      	ldr	r3, [r3, #24]
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d107      	bne.n	80028b8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e038      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
 80028ac:	40023800 	.word	0x40023800
 80028b0:	40007000 	.word	0x40007000
 80028b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80028b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002928 <HAL_RCC_OscConfig+0x4ec>)
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d028      	beq.n	8002918 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d121      	bne.n	8002918 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028de:	429a      	cmp	r2, r3
 80028e0:	d11a      	bne.n	8002918 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028e2:	68fa      	ldr	r2, [r7, #12]
 80028e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80028e8:	4013      	ands	r3, r2
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80028ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d111      	bne.n	8002918 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028fe:	085b      	lsrs	r3, r3, #1
 8002900:	3b01      	subs	r3, #1
 8002902:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002904:	429a      	cmp	r2, r3
 8002906:	d107      	bne.n	8002918 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002912:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002914:	429a      	cmp	r2, r3
 8002916:	d001      	beq.n	800291c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e000      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800291c:	2300      	movs	r3, #0
}
 800291e:	4618      	mov	r0, r3
 8002920:	3718      	adds	r7, #24
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	40023800 	.word	0x40023800

0800292c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b084      	sub	sp, #16
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
 8002934:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d101      	bne.n	8002940 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e0cc      	b.n	8002ada <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002940:	4b68      	ldr	r3, [pc, #416]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0307 	and.w	r3, r3, #7
 8002948:	683a      	ldr	r2, [r7, #0]
 800294a:	429a      	cmp	r2, r3
 800294c:	d90c      	bls.n	8002968 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800294e:	4b65      	ldr	r3, [pc, #404]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8002950:	683a      	ldr	r2, [r7, #0]
 8002952:	b2d2      	uxtb	r2, r2
 8002954:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002956:	4b63      	ldr	r3, [pc, #396]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0307 	and.w	r3, r3, #7
 800295e:	683a      	ldr	r2, [r7, #0]
 8002960:	429a      	cmp	r2, r3
 8002962:	d001      	beq.n	8002968 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e0b8      	b.n	8002ada <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0302 	and.w	r3, r3, #2
 8002970:	2b00      	cmp	r3, #0
 8002972:	d020      	beq.n	80029b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0304 	and.w	r3, r3, #4
 800297c:	2b00      	cmp	r3, #0
 800297e:	d005      	beq.n	800298c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002980:	4b59      	ldr	r3, [pc, #356]	@ (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	4a58      	ldr	r2, [pc, #352]	@ (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002986:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800298a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 0308 	and.w	r3, r3, #8
 8002994:	2b00      	cmp	r3, #0
 8002996:	d005      	beq.n	80029a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002998:	4b53      	ldr	r3, [pc, #332]	@ (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	4a52      	ldr	r2, [pc, #328]	@ (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 800299e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80029a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029a4:	4b50      	ldr	r3, [pc, #320]	@ (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	494d      	ldr	r1, [pc, #308]	@ (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80029b2:	4313      	orrs	r3, r2
 80029b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0301 	and.w	r3, r3, #1
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d044      	beq.n	8002a4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d107      	bne.n	80029da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ca:	4b47      	ldr	r3, [pc, #284]	@ (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d119      	bne.n	8002a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e07f      	b.n	8002ada <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d003      	beq.n	80029ea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029e6:	2b03      	cmp	r3, #3
 80029e8:	d107      	bne.n	80029fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029ea:	4b3f      	ldr	r3, [pc, #252]	@ (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d109      	bne.n	8002a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e06f      	b.n	8002ada <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029fa:	4b3b      	ldr	r3, [pc, #236]	@ (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0302 	and.w	r3, r3, #2
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d101      	bne.n	8002a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e067      	b.n	8002ada <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a0a:	4b37      	ldr	r3, [pc, #220]	@ (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f023 0203 	bic.w	r2, r3, #3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	4934      	ldr	r1, [pc, #208]	@ (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a1c:	f7ff fa5a 	bl	8001ed4 <HAL_GetTick>
 8002a20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a22:	e00a      	b.n	8002a3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a24:	f7ff fa56 	bl	8001ed4 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e04f      	b.n	8002ada <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a3a:	4b2b      	ldr	r3, [pc, #172]	@ (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	f003 020c 	and.w	r2, r3, #12
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d1eb      	bne.n	8002a24 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a4c:	4b25      	ldr	r3, [pc, #148]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0307 	and.w	r3, r3, #7
 8002a54:	683a      	ldr	r2, [r7, #0]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d20c      	bcs.n	8002a74 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a5a:	4b22      	ldr	r3, [pc, #136]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a5c:	683a      	ldr	r2, [r7, #0]
 8002a5e:	b2d2      	uxtb	r2, r2
 8002a60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a62:	4b20      	ldr	r3, [pc, #128]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0307 	and.w	r3, r3, #7
 8002a6a:	683a      	ldr	r2, [r7, #0]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d001      	beq.n	8002a74 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e032      	b.n	8002ada <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0304 	and.w	r3, r3, #4
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d008      	beq.n	8002a92 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a80:	4b19      	ldr	r3, [pc, #100]	@ (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	4916      	ldr	r1, [pc, #88]	@ (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0308 	and.w	r3, r3, #8
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d009      	beq.n	8002ab2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a9e:	4b12      	ldr	r3, [pc, #72]	@ (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	00db      	lsls	r3, r3, #3
 8002aac:	490e      	ldr	r1, [pc, #56]	@ (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ab2:	f000 f821 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	091b      	lsrs	r3, r3, #4
 8002abe:	f003 030f 	and.w	r3, r3, #15
 8002ac2:	490a      	ldr	r1, [pc, #40]	@ (8002aec <HAL_RCC_ClockConfig+0x1c0>)
 8002ac4:	5ccb      	ldrb	r3, [r1, r3]
 8002ac6:	fa22 f303 	lsr.w	r3, r2, r3
 8002aca:	4a09      	ldr	r2, [pc, #36]	@ (8002af0 <HAL_RCC_ClockConfig+0x1c4>)
 8002acc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002ace:	4b09      	ldr	r3, [pc, #36]	@ (8002af4 <HAL_RCC_ClockConfig+0x1c8>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7ff f9ba 	bl	8001e4c <HAL_InitTick>

  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	40023c00 	.word	0x40023c00
 8002ae8:	40023800 	.word	0x40023800
 8002aec:	08004064 	.word	0x08004064
 8002af0:	20000040 	.word	0x20000040
 8002af4:	20000044 	.word	0x20000044

08002af8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002af8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002afc:	b090      	sub	sp, #64	@ 0x40
 8002afe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002b00:	2300      	movs	r3, #0
 8002b02:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002b04:	2300      	movs	r3, #0
 8002b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b10:	4b59      	ldr	r3, [pc, #356]	@ (8002c78 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f003 030c 	and.w	r3, r3, #12
 8002b18:	2b08      	cmp	r3, #8
 8002b1a:	d00d      	beq.n	8002b38 <HAL_RCC_GetSysClockFreq+0x40>
 8002b1c:	2b08      	cmp	r3, #8
 8002b1e:	f200 80a1 	bhi.w	8002c64 <HAL_RCC_GetSysClockFreq+0x16c>
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d002      	beq.n	8002b2c <HAL_RCC_GetSysClockFreq+0x34>
 8002b26:	2b04      	cmp	r3, #4
 8002b28:	d003      	beq.n	8002b32 <HAL_RCC_GetSysClockFreq+0x3a>
 8002b2a:	e09b      	b.n	8002c64 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b2c:	4b53      	ldr	r3, [pc, #332]	@ (8002c7c <HAL_RCC_GetSysClockFreq+0x184>)
 8002b2e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002b30:	e09b      	b.n	8002c6a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b32:	4b53      	ldr	r3, [pc, #332]	@ (8002c80 <HAL_RCC_GetSysClockFreq+0x188>)
 8002b34:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002b36:	e098      	b.n	8002c6a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b38:	4b4f      	ldr	r3, [pc, #316]	@ (8002c78 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002b40:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b42:	4b4d      	ldr	r3, [pc, #308]	@ (8002c78 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d028      	beq.n	8002ba0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b4e:	4b4a      	ldr	r3, [pc, #296]	@ (8002c78 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	099b      	lsrs	r3, r3, #6
 8002b54:	2200      	movs	r2, #0
 8002b56:	623b      	str	r3, [r7, #32]
 8002b58:	627a      	str	r2, [r7, #36]	@ 0x24
 8002b5a:	6a3b      	ldr	r3, [r7, #32]
 8002b5c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002b60:	2100      	movs	r1, #0
 8002b62:	4b47      	ldr	r3, [pc, #284]	@ (8002c80 <HAL_RCC_GetSysClockFreq+0x188>)
 8002b64:	fb03 f201 	mul.w	r2, r3, r1
 8002b68:	2300      	movs	r3, #0
 8002b6a:	fb00 f303 	mul.w	r3, r0, r3
 8002b6e:	4413      	add	r3, r2
 8002b70:	4a43      	ldr	r2, [pc, #268]	@ (8002c80 <HAL_RCC_GetSysClockFreq+0x188>)
 8002b72:	fba0 1202 	umull	r1, r2, r0, r2
 8002b76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b78:	460a      	mov	r2, r1
 8002b7a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002b7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b7e:	4413      	add	r3, r2
 8002b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b84:	2200      	movs	r2, #0
 8002b86:	61bb      	str	r3, [r7, #24]
 8002b88:	61fa      	str	r2, [r7, #28]
 8002b8a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b8e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002b92:	f7fd fb75 	bl	8000280 <__aeabi_uldivmod>
 8002b96:	4602      	mov	r2, r0
 8002b98:	460b      	mov	r3, r1
 8002b9a:	4613      	mov	r3, r2
 8002b9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b9e:	e053      	b.n	8002c48 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ba0:	4b35      	ldr	r3, [pc, #212]	@ (8002c78 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	099b      	lsrs	r3, r3, #6
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	613b      	str	r3, [r7, #16]
 8002baa:	617a      	str	r2, [r7, #20]
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002bb2:	f04f 0b00 	mov.w	fp, #0
 8002bb6:	4652      	mov	r2, sl
 8002bb8:	465b      	mov	r3, fp
 8002bba:	f04f 0000 	mov.w	r0, #0
 8002bbe:	f04f 0100 	mov.w	r1, #0
 8002bc2:	0159      	lsls	r1, r3, #5
 8002bc4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bc8:	0150      	lsls	r0, r2, #5
 8002bca:	4602      	mov	r2, r0
 8002bcc:	460b      	mov	r3, r1
 8002bce:	ebb2 080a 	subs.w	r8, r2, sl
 8002bd2:	eb63 090b 	sbc.w	r9, r3, fp
 8002bd6:	f04f 0200 	mov.w	r2, #0
 8002bda:	f04f 0300 	mov.w	r3, #0
 8002bde:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002be2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002be6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002bea:	ebb2 0408 	subs.w	r4, r2, r8
 8002bee:	eb63 0509 	sbc.w	r5, r3, r9
 8002bf2:	f04f 0200 	mov.w	r2, #0
 8002bf6:	f04f 0300 	mov.w	r3, #0
 8002bfa:	00eb      	lsls	r3, r5, #3
 8002bfc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c00:	00e2      	lsls	r2, r4, #3
 8002c02:	4614      	mov	r4, r2
 8002c04:	461d      	mov	r5, r3
 8002c06:	eb14 030a 	adds.w	r3, r4, sl
 8002c0a:	603b      	str	r3, [r7, #0]
 8002c0c:	eb45 030b 	adc.w	r3, r5, fp
 8002c10:	607b      	str	r3, [r7, #4]
 8002c12:	f04f 0200 	mov.w	r2, #0
 8002c16:	f04f 0300 	mov.w	r3, #0
 8002c1a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c1e:	4629      	mov	r1, r5
 8002c20:	028b      	lsls	r3, r1, #10
 8002c22:	4621      	mov	r1, r4
 8002c24:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c28:	4621      	mov	r1, r4
 8002c2a:	028a      	lsls	r2, r1, #10
 8002c2c:	4610      	mov	r0, r2
 8002c2e:	4619      	mov	r1, r3
 8002c30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c32:	2200      	movs	r2, #0
 8002c34:	60bb      	str	r3, [r7, #8]
 8002c36:	60fa      	str	r2, [r7, #12]
 8002c38:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c3c:	f7fd fb20 	bl	8000280 <__aeabi_uldivmod>
 8002c40:	4602      	mov	r2, r0
 8002c42:	460b      	mov	r3, r1
 8002c44:	4613      	mov	r3, r2
 8002c46:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002c48:	4b0b      	ldr	r3, [pc, #44]	@ (8002c78 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	0c1b      	lsrs	r3, r3, #16
 8002c4e:	f003 0303 	and.w	r3, r3, #3
 8002c52:	3301      	adds	r3, #1
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002c58:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c60:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c62:	e002      	b.n	8002c6a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c64:	4b05      	ldr	r3, [pc, #20]	@ (8002c7c <HAL_RCC_GetSysClockFreq+0x184>)
 8002c66:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3740      	adds	r7, #64	@ 0x40
 8002c70:	46bd      	mov	sp, r7
 8002c72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c76:	bf00      	nop
 8002c78:	40023800 	.word	0x40023800
 8002c7c:	00f42400 	.word	0x00f42400
 8002c80:	017d7840 	.word	0x017d7840

08002c84 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d101      	bne.n	8002c96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e07b      	b.n	8002d8e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d108      	bne.n	8002cb0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ca6:	d009      	beq.n	8002cbc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	61da      	str	r2, [r3, #28]
 8002cae:	e005      	b.n	8002cbc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d106      	bne.n	8002cdc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f7fe ffac 	bl	8001c34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2202      	movs	r2, #2
 8002ce0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002cf2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002d04:	431a      	orrs	r2, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d0e:	431a      	orrs	r2, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	691b      	ldr	r3, [r3, #16]
 8002d14:	f003 0302 	and.w	r3, r3, #2
 8002d18:	431a      	orrs	r2, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	695b      	ldr	r3, [r3, #20]
 8002d1e:	f003 0301 	and.w	r3, r3, #1
 8002d22:	431a      	orrs	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	699b      	ldr	r3, [r3, #24]
 8002d28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d2c:	431a      	orrs	r2, r3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	69db      	ldr	r3, [r3, #28]
 8002d32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d36:	431a      	orrs	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a1b      	ldr	r3, [r3, #32]
 8002d3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d40:	ea42 0103 	orr.w	r1, r2, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d48:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	430a      	orrs	r2, r1
 8002d52:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	699b      	ldr	r3, [r3, #24]
 8002d58:	0c1b      	lsrs	r3, r3, #16
 8002d5a:	f003 0104 	and.w	r1, r3, #4
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d62:	f003 0210 	and.w	r2, r3, #16
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	69da      	ldr	r2, [r3, #28]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d7c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3708      	adds	r7, #8
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}

08002d96 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002d96:	b580      	push	{r7, lr}
 8002d98:	b08a      	sub	sp, #40	@ 0x28
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	60f8      	str	r0, [r7, #12]
 8002d9e:	60b9      	str	r1, [r7, #8]
 8002da0:	607a      	str	r2, [r7, #4]
 8002da2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002da4:	2301      	movs	r3, #1
 8002da6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002da8:	f7ff f894 	bl	8001ed4 <HAL_GetTick>
 8002dac:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002db4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002dbc:	887b      	ldrh	r3, [r7, #2]
 8002dbe:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002dc0:	7ffb      	ldrb	r3, [r7, #31]
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d00c      	beq.n	8002de0 <HAL_SPI_TransmitReceive+0x4a>
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002dcc:	d106      	bne.n	8002ddc <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d102      	bne.n	8002ddc <HAL_SPI_TransmitReceive+0x46>
 8002dd6:	7ffb      	ldrb	r3, [r7, #31]
 8002dd8:	2b04      	cmp	r3, #4
 8002dda:	d001      	beq.n	8002de0 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002ddc:	2302      	movs	r3, #2
 8002dde:	e17f      	b.n	80030e0 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d005      	beq.n	8002df2 <HAL_SPI_TransmitReceive+0x5c>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d002      	beq.n	8002df2 <HAL_SPI_TransmitReceive+0x5c>
 8002dec:	887b      	ldrh	r3, [r7, #2]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d101      	bne.n	8002df6 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e174      	b.n	80030e0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d101      	bne.n	8002e04 <HAL_SPI_TransmitReceive+0x6e>
 8002e00:	2302      	movs	r3, #2
 8002e02:	e16d      	b.n	80030e0 <HAL_SPI_TransmitReceive+0x34a>
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2201      	movs	r2, #1
 8002e08:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	2b04      	cmp	r3, #4
 8002e16:	d003      	beq.n	8002e20 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2205      	movs	r2, #5
 8002e1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2200      	movs	r2, #0
 8002e24:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	887a      	ldrh	r2, [r7, #2]
 8002e30:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	887a      	ldrh	r2, [r7, #2]
 8002e36:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	68ba      	ldr	r2, [r7, #8]
 8002e3c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	887a      	ldrh	r2, [r7, #2]
 8002e42:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	887a      	ldrh	r2, [r7, #2]
 8002e48:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2200      	movs	r2, #0
 8002e54:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e60:	2b40      	cmp	r3, #64	@ 0x40
 8002e62:	d007      	beq.n	8002e74 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e72:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e7c:	d17e      	bne.n	8002f7c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d002      	beq.n	8002e8c <HAL_SPI_TransmitReceive+0xf6>
 8002e86:	8afb      	ldrh	r3, [r7, #22]
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d16c      	bne.n	8002f66 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e90:	881a      	ldrh	r2, [r3, #0]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e9c:	1c9a      	adds	r2, r3, #2
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	3b01      	subs	r3, #1
 8002eaa:	b29a      	uxth	r2, r3
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002eb0:	e059      	b.n	8002f66 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	f003 0302 	and.w	r3, r3, #2
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d11b      	bne.n	8002ef8 <HAL_SPI_TransmitReceive+0x162>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d016      	beq.n	8002ef8 <HAL_SPI_TransmitReceive+0x162>
 8002eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d113      	bne.n	8002ef8 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed4:	881a      	ldrh	r2, [r3, #0]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee0:	1c9a      	adds	r2, r3, #2
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	3b01      	subs	r3, #1
 8002eee:	b29a      	uxth	r2, r3
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d119      	bne.n	8002f3a <HAL_SPI_TransmitReceive+0x1a4>
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d014      	beq.n	8002f3a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	68da      	ldr	r2, [r3, #12]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f1a:	b292      	uxth	r2, r2
 8002f1c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f22:	1c9a      	adds	r2, r3, #2
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	b29a      	uxth	r2, r3
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002f36:	2301      	movs	r3, #1
 8002f38:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002f3a:	f7fe ffcb 	bl	8001ed4 <HAL_GetTick>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	6a3b      	ldr	r3, [r7, #32]
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d80d      	bhi.n	8002f66 <HAL_SPI_TransmitReceive+0x1d0>
 8002f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f50:	d009      	beq.n	8002f66 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2201      	movs	r2, #1
 8002f56:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e0bc      	b.n	80030e0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d1a0      	bne.n	8002eb2 <HAL_SPI_TransmitReceive+0x11c>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f74:	b29b      	uxth	r3, r3
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d19b      	bne.n	8002eb2 <HAL_SPI_TransmitReceive+0x11c>
 8002f7a:	e082      	b.n	8003082 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d002      	beq.n	8002f8a <HAL_SPI_TransmitReceive+0x1f4>
 8002f84:	8afb      	ldrh	r3, [r7, #22]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d171      	bne.n	800306e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	330c      	adds	r3, #12
 8002f94:	7812      	ldrb	r2, [r2, #0]
 8002f96:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f9c:	1c5a      	adds	r2, r3, #1
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002fa6:	b29b      	uxth	r3, r3
 8002fa8:	3b01      	subs	r3, #1
 8002faa:	b29a      	uxth	r2, r3
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002fb0:	e05d      	b.n	800306e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	f003 0302 	and.w	r3, r3, #2
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d11c      	bne.n	8002ffa <HAL_SPI_TransmitReceive+0x264>
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d017      	beq.n	8002ffa <HAL_SPI_TransmitReceive+0x264>
 8002fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d114      	bne.n	8002ffa <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	330c      	adds	r3, #12
 8002fda:	7812      	ldrb	r2, [r2, #0]
 8002fdc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe2:	1c5a      	adds	r2, r3, #1
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	b29a      	uxth	r2, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	f003 0301 	and.w	r3, r3, #1
 8003004:	2b01      	cmp	r3, #1
 8003006:	d119      	bne.n	800303c <HAL_SPI_TransmitReceive+0x2a6>
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800300c:	b29b      	uxth	r3, r3
 800300e:	2b00      	cmp	r3, #0
 8003010:	d014      	beq.n	800303c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	68da      	ldr	r2, [r3, #12]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800301c:	b2d2      	uxtb	r2, r2
 800301e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003024:	1c5a      	adds	r2, r3, #1
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800302e:	b29b      	uxth	r3, r3
 8003030:	3b01      	subs	r3, #1
 8003032:	b29a      	uxth	r2, r3
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003038:	2301      	movs	r3, #1
 800303a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800303c:	f7fe ff4a 	bl	8001ed4 <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	6a3b      	ldr	r3, [r7, #32]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003048:	429a      	cmp	r2, r3
 800304a:	d803      	bhi.n	8003054 <HAL_SPI_TransmitReceive+0x2be>
 800304c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800304e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003052:	d102      	bne.n	800305a <HAL_SPI_TransmitReceive+0x2c4>
 8003054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003056:	2b00      	cmp	r3, #0
 8003058:	d109      	bne.n	800306e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2201      	movs	r2, #1
 800305e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2200      	movs	r2, #0
 8003066:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e038      	b.n	80030e0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003072:	b29b      	uxth	r3, r3
 8003074:	2b00      	cmp	r3, #0
 8003076:	d19c      	bne.n	8002fb2 <HAL_SPI_TransmitReceive+0x21c>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800307c:	b29b      	uxth	r3, r3
 800307e:	2b00      	cmp	r3, #0
 8003080:	d197      	bne.n	8002fb2 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003082:	6a3a      	ldr	r2, [r7, #32]
 8003084:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f000 f8b6 	bl	80031f8 <SPI_EndRxTxTransaction>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d008      	beq.n	80030a4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2220      	movs	r2, #32
 8003096:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2200      	movs	r2, #0
 800309c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e01d      	b.n	80030e0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d10a      	bne.n	80030c2 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80030ac:	2300      	movs	r3, #0
 80030ae:	613b      	str	r3, [r7, #16]
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	68db      	ldr	r3, [r3, #12]
 80030b6:	613b      	str	r3, [r7, #16]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	613b      	str	r3, [r7, #16]
 80030c0:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2201      	movs	r2, #1
 80030c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d001      	beq.n	80030de <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e000      	b.n	80030e0 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80030de:	2300      	movs	r3, #0
  }
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3728      	adds	r7, #40	@ 0x28
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b088      	sub	sp, #32
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	60f8      	str	r0, [r7, #12]
 80030f0:	60b9      	str	r1, [r7, #8]
 80030f2:	603b      	str	r3, [r7, #0]
 80030f4:	4613      	mov	r3, r2
 80030f6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80030f8:	f7fe feec 	bl	8001ed4 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003100:	1a9b      	subs	r3, r3, r2
 8003102:	683a      	ldr	r2, [r7, #0]
 8003104:	4413      	add	r3, r2
 8003106:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003108:	f7fe fee4 	bl	8001ed4 <HAL_GetTick>
 800310c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800310e:	4b39      	ldr	r3, [pc, #228]	@ (80031f4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	015b      	lsls	r3, r3, #5
 8003114:	0d1b      	lsrs	r3, r3, #20
 8003116:	69fa      	ldr	r2, [r7, #28]
 8003118:	fb02 f303 	mul.w	r3, r2, r3
 800311c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800311e:	e055      	b.n	80031cc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003126:	d051      	beq.n	80031cc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003128:	f7fe fed4 	bl	8001ed4 <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	69bb      	ldr	r3, [r7, #24]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	69fa      	ldr	r2, [r7, #28]
 8003134:	429a      	cmp	r2, r3
 8003136:	d902      	bls.n	800313e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d13d      	bne.n	80031ba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	685a      	ldr	r2, [r3, #4]
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800314c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003156:	d111      	bne.n	800317c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003160:	d004      	beq.n	800316c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800316a:	d107      	bne.n	800317c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800317a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003180:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003184:	d10f      	bne.n	80031a6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003194:	601a      	str	r2, [r3, #0]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80031a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2201      	movs	r2, #1
 80031aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e018      	b.n	80031ec <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d102      	bne.n	80031c6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80031c0:	2300      	movs	r3, #0
 80031c2:	61fb      	str	r3, [r7, #28]
 80031c4:	e002      	b.n	80031cc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	3b01      	subs	r3, #1
 80031ca:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	689a      	ldr	r2, [r3, #8]
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	4013      	ands	r3, r2
 80031d6:	68ba      	ldr	r2, [r7, #8]
 80031d8:	429a      	cmp	r2, r3
 80031da:	bf0c      	ite	eq
 80031dc:	2301      	moveq	r3, #1
 80031de:	2300      	movne	r3, #0
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	461a      	mov	r2, r3
 80031e4:	79fb      	ldrb	r3, [r7, #7]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d19a      	bne.n	8003120 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80031ea:	2300      	movs	r3, #0
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3720      	adds	r7, #32
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	20000040 	.word	0x20000040

080031f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b088      	sub	sp, #32
 80031fc:	af02      	add	r7, sp, #8
 80031fe:	60f8      	str	r0, [r7, #12]
 8003200:	60b9      	str	r1, [r7, #8]
 8003202:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	9300      	str	r3, [sp, #0]
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	2201      	movs	r2, #1
 800320c:	2102      	movs	r1, #2
 800320e:	68f8      	ldr	r0, [r7, #12]
 8003210:	f7ff ff6a 	bl	80030e8 <SPI_WaitFlagStateUntilTimeout>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d007      	beq.n	800322a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800321e:	f043 0220 	orr.w	r2, r3, #32
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003226:	2303      	movs	r3, #3
 8003228:	e032      	b.n	8003290 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800322a:	4b1b      	ldr	r3, [pc, #108]	@ (8003298 <SPI_EndRxTxTransaction+0xa0>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a1b      	ldr	r2, [pc, #108]	@ (800329c <SPI_EndRxTxTransaction+0xa4>)
 8003230:	fba2 2303 	umull	r2, r3, r2, r3
 8003234:	0d5b      	lsrs	r3, r3, #21
 8003236:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800323a:	fb02 f303 	mul.w	r3, r2, r3
 800323e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003248:	d112      	bne.n	8003270 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	9300      	str	r3, [sp, #0]
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	2200      	movs	r2, #0
 8003252:	2180      	movs	r1, #128	@ 0x80
 8003254:	68f8      	ldr	r0, [r7, #12]
 8003256:	f7ff ff47 	bl	80030e8 <SPI_WaitFlagStateUntilTimeout>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d016      	beq.n	800328e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003264:	f043 0220 	orr.w	r2, r3, #32
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e00f      	b.n	8003290 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d00a      	beq.n	800328c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	3b01      	subs	r3, #1
 800327a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003286:	2b80      	cmp	r3, #128	@ 0x80
 8003288:	d0f2      	beq.n	8003270 <SPI_EndRxTxTransaction+0x78>
 800328a:	e000      	b.n	800328e <SPI_EndRxTxTransaction+0x96>
        break;
 800328c:	bf00      	nop
  }

  return HAL_OK;
 800328e:	2300      	movs	r3, #0
}
 8003290:	4618      	mov	r0, r3
 8003292:	3718      	adds	r7, #24
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}
 8003298:	20000040 	.word	0x20000040
 800329c:	165e9f81 	.word	0x165e9f81

080032a0 <sniprintf>:
 80032a0:	b40c      	push	{r2, r3}
 80032a2:	b530      	push	{r4, r5, lr}
 80032a4:	4b18      	ldr	r3, [pc, #96]	@ (8003308 <sniprintf+0x68>)
 80032a6:	1e0c      	subs	r4, r1, #0
 80032a8:	681d      	ldr	r5, [r3, #0]
 80032aa:	b09d      	sub	sp, #116	@ 0x74
 80032ac:	da08      	bge.n	80032c0 <sniprintf+0x20>
 80032ae:	238b      	movs	r3, #139	@ 0x8b
 80032b0:	602b      	str	r3, [r5, #0]
 80032b2:	f04f 30ff 	mov.w	r0, #4294967295
 80032b6:	b01d      	add	sp, #116	@ 0x74
 80032b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80032bc:	b002      	add	sp, #8
 80032be:	4770      	bx	lr
 80032c0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80032c4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80032c8:	f04f 0300 	mov.w	r3, #0
 80032cc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80032ce:	bf14      	ite	ne
 80032d0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80032d4:	4623      	moveq	r3, r4
 80032d6:	9304      	str	r3, [sp, #16]
 80032d8:	9307      	str	r3, [sp, #28]
 80032da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80032de:	9002      	str	r0, [sp, #8]
 80032e0:	9006      	str	r0, [sp, #24]
 80032e2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80032e6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80032e8:	ab21      	add	r3, sp, #132	@ 0x84
 80032ea:	a902      	add	r1, sp, #8
 80032ec:	4628      	mov	r0, r5
 80032ee:	9301      	str	r3, [sp, #4]
 80032f0:	f000 f9b2 	bl	8003658 <_svfiprintf_r>
 80032f4:	1c43      	adds	r3, r0, #1
 80032f6:	bfbc      	itt	lt
 80032f8:	238b      	movlt	r3, #139	@ 0x8b
 80032fa:	602b      	strlt	r3, [r5, #0]
 80032fc:	2c00      	cmp	r4, #0
 80032fe:	d0da      	beq.n	80032b6 <sniprintf+0x16>
 8003300:	9b02      	ldr	r3, [sp, #8]
 8003302:	2200      	movs	r2, #0
 8003304:	701a      	strb	r2, [r3, #0]
 8003306:	e7d6      	b.n	80032b6 <sniprintf+0x16>
 8003308:	2000004c 	.word	0x2000004c

0800330c <memcmp>:
 800330c:	b510      	push	{r4, lr}
 800330e:	3901      	subs	r1, #1
 8003310:	4402      	add	r2, r0
 8003312:	4290      	cmp	r0, r2
 8003314:	d101      	bne.n	800331a <memcmp+0xe>
 8003316:	2000      	movs	r0, #0
 8003318:	e005      	b.n	8003326 <memcmp+0x1a>
 800331a:	7803      	ldrb	r3, [r0, #0]
 800331c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8003320:	42a3      	cmp	r3, r4
 8003322:	d001      	beq.n	8003328 <memcmp+0x1c>
 8003324:	1b18      	subs	r0, r3, r4
 8003326:	bd10      	pop	{r4, pc}
 8003328:	3001      	adds	r0, #1
 800332a:	e7f2      	b.n	8003312 <memcmp+0x6>

0800332c <memset>:
 800332c:	4402      	add	r2, r0
 800332e:	4603      	mov	r3, r0
 8003330:	4293      	cmp	r3, r2
 8003332:	d100      	bne.n	8003336 <memset+0xa>
 8003334:	4770      	bx	lr
 8003336:	f803 1b01 	strb.w	r1, [r3], #1
 800333a:	e7f9      	b.n	8003330 <memset+0x4>

0800333c <__errno>:
 800333c:	4b01      	ldr	r3, [pc, #4]	@ (8003344 <__errno+0x8>)
 800333e:	6818      	ldr	r0, [r3, #0]
 8003340:	4770      	bx	lr
 8003342:	bf00      	nop
 8003344:	2000004c 	.word	0x2000004c

08003348 <__libc_init_array>:
 8003348:	b570      	push	{r4, r5, r6, lr}
 800334a:	4d0d      	ldr	r5, [pc, #52]	@ (8003380 <__libc_init_array+0x38>)
 800334c:	4c0d      	ldr	r4, [pc, #52]	@ (8003384 <__libc_init_array+0x3c>)
 800334e:	1b64      	subs	r4, r4, r5
 8003350:	10a4      	asrs	r4, r4, #2
 8003352:	2600      	movs	r6, #0
 8003354:	42a6      	cmp	r6, r4
 8003356:	d109      	bne.n	800336c <__libc_init_array+0x24>
 8003358:	4d0b      	ldr	r5, [pc, #44]	@ (8003388 <__libc_init_array+0x40>)
 800335a:	4c0c      	ldr	r4, [pc, #48]	@ (800338c <__libc_init_array+0x44>)
 800335c:	f000 fc64 	bl	8003c28 <_init>
 8003360:	1b64      	subs	r4, r4, r5
 8003362:	10a4      	asrs	r4, r4, #2
 8003364:	2600      	movs	r6, #0
 8003366:	42a6      	cmp	r6, r4
 8003368:	d105      	bne.n	8003376 <__libc_init_array+0x2e>
 800336a:	bd70      	pop	{r4, r5, r6, pc}
 800336c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003370:	4798      	blx	r3
 8003372:	3601      	adds	r6, #1
 8003374:	e7ee      	b.n	8003354 <__libc_init_array+0xc>
 8003376:	f855 3b04 	ldr.w	r3, [r5], #4
 800337a:	4798      	blx	r3
 800337c:	3601      	adds	r6, #1
 800337e:	e7f2      	b.n	8003366 <__libc_init_array+0x1e>
 8003380:	080040b0 	.word	0x080040b0
 8003384:	080040b0 	.word	0x080040b0
 8003388:	080040b0 	.word	0x080040b0
 800338c:	080040b4 	.word	0x080040b4

08003390 <__retarget_lock_acquire_recursive>:
 8003390:	4770      	bx	lr

08003392 <__retarget_lock_release_recursive>:
 8003392:	4770      	bx	lr

08003394 <memcpy>:
 8003394:	440a      	add	r2, r1
 8003396:	4291      	cmp	r1, r2
 8003398:	f100 33ff 	add.w	r3, r0, #4294967295
 800339c:	d100      	bne.n	80033a0 <memcpy+0xc>
 800339e:	4770      	bx	lr
 80033a0:	b510      	push	{r4, lr}
 80033a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80033a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80033aa:	4291      	cmp	r1, r2
 80033ac:	d1f9      	bne.n	80033a2 <memcpy+0xe>
 80033ae:	bd10      	pop	{r4, pc}

080033b0 <_free_r>:
 80033b0:	b538      	push	{r3, r4, r5, lr}
 80033b2:	4605      	mov	r5, r0
 80033b4:	2900      	cmp	r1, #0
 80033b6:	d041      	beq.n	800343c <_free_r+0x8c>
 80033b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033bc:	1f0c      	subs	r4, r1, #4
 80033be:	2b00      	cmp	r3, #0
 80033c0:	bfb8      	it	lt
 80033c2:	18e4      	addlt	r4, r4, r3
 80033c4:	f000 f8e0 	bl	8003588 <__malloc_lock>
 80033c8:	4a1d      	ldr	r2, [pc, #116]	@ (8003440 <_free_r+0x90>)
 80033ca:	6813      	ldr	r3, [r2, #0]
 80033cc:	b933      	cbnz	r3, 80033dc <_free_r+0x2c>
 80033ce:	6063      	str	r3, [r4, #4]
 80033d0:	6014      	str	r4, [r2, #0]
 80033d2:	4628      	mov	r0, r5
 80033d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80033d8:	f000 b8dc 	b.w	8003594 <__malloc_unlock>
 80033dc:	42a3      	cmp	r3, r4
 80033de:	d908      	bls.n	80033f2 <_free_r+0x42>
 80033e0:	6820      	ldr	r0, [r4, #0]
 80033e2:	1821      	adds	r1, r4, r0
 80033e4:	428b      	cmp	r3, r1
 80033e6:	bf01      	itttt	eq
 80033e8:	6819      	ldreq	r1, [r3, #0]
 80033ea:	685b      	ldreq	r3, [r3, #4]
 80033ec:	1809      	addeq	r1, r1, r0
 80033ee:	6021      	streq	r1, [r4, #0]
 80033f0:	e7ed      	b.n	80033ce <_free_r+0x1e>
 80033f2:	461a      	mov	r2, r3
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	b10b      	cbz	r3, 80033fc <_free_r+0x4c>
 80033f8:	42a3      	cmp	r3, r4
 80033fa:	d9fa      	bls.n	80033f2 <_free_r+0x42>
 80033fc:	6811      	ldr	r1, [r2, #0]
 80033fe:	1850      	adds	r0, r2, r1
 8003400:	42a0      	cmp	r0, r4
 8003402:	d10b      	bne.n	800341c <_free_r+0x6c>
 8003404:	6820      	ldr	r0, [r4, #0]
 8003406:	4401      	add	r1, r0
 8003408:	1850      	adds	r0, r2, r1
 800340a:	4283      	cmp	r3, r0
 800340c:	6011      	str	r1, [r2, #0]
 800340e:	d1e0      	bne.n	80033d2 <_free_r+0x22>
 8003410:	6818      	ldr	r0, [r3, #0]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	6053      	str	r3, [r2, #4]
 8003416:	4408      	add	r0, r1
 8003418:	6010      	str	r0, [r2, #0]
 800341a:	e7da      	b.n	80033d2 <_free_r+0x22>
 800341c:	d902      	bls.n	8003424 <_free_r+0x74>
 800341e:	230c      	movs	r3, #12
 8003420:	602b      	str	r3, [r5, #0]
 8003422:	e7d6      	b.n	80033d2 <_free_r+0x22>
 8003424:	6820      	ldr	r0, [r4, #0]
 8003426:	1821      	adds	r1, r4, r0
 8003428:	428b      	cmp	r3, r1
 800342a:	bf04      	itt	eq
 800342c:	6819      	ldreq	r1, [r3, #0]
 800342e:	685b      	ldreq	r3, [r3, #4]
 8003430:	6063      	str	r3, [r4, #4]
 8003432:	bf04      	itt	eq
 8003434:	1809      	addeq	r1, r1, r0
 8003436:	6021      	streq	r1, [r4, #0]
 8003438:	6054      	str	r4, [r2, #4]
 800343a:	e7ca      	b.n	80033d2 <_free_r+0x22>
 800343c:	bd38      	pop	{r3, r4, r5, pc}
 800343e:	bf00      	nop
 8003440:	200002fc 	.word	0x200002fc

08003444 <sbrk_aligned>:
 8003444:	b570      	push	{r4, r5, r6, lr}
 8003446:	4e0f      	ldr	r6, [pc, #60]	@ (8003484 <sbrk_aligned+0x40>)
 8003448:	460c      	mov	r4, r1
 800344a:	6831      	ldr	r1, [r6, #0]
 800344c:	4605      	mov	r5, r0
 800344e:	b911      	cbnz	r1, 8003456 <sbrk_aligned+0x12>
 8003450:	f000 fba4 	bl	8003b9c <_sbrk_r>
 8003454:	6030      	str	r0, [r6, #0]
 8003456:	4621      	mov	r1, r4
 8003458:	4628      	mov	r0, r5
 800345a:	f000 fb9f 	bl	8003b9c <_sbrk_r>
 800345e:	1c43      	adds	r3, r0, #1
 8003460:	d103      	bne.n	800346a <sbrk_aligned+0x26>
 8003462:	f04f 34ff 	mov.w	r4, #4294967295
 8003466:	4620      	mov	r0, r4
 8003468:	bd70      	pop	{r4, r5, r6, pc}
 800346a:	1cc4      	adds	r4, r0, #3
 800346c:	f024 0403 	bic.w	r4, r4, #3
 8003470:	42a0      	cmp	r0, r4
 8003472:	d0f8      	beq.n	8003466 <sbrk_aligned+0x22>
 8003474:	1a21      	subs	r1, r4, r0
 8003476:	4628      	mov	r0, r5
 8003478:	f000 fb90 	bl	8003b9c <_sbrk_r>
 800347c:	3001      	adds	r0, #1
 800347e:	d1f2      	bne.n	8003466 <sbrk_aligned+0x22>
 8003480:	e7ef      	b.n	8003462 <sbrk_aligned+0x1e>
 8003482:	bf00      	nop
 8003484:	200002f8 	.word	0x200002f8

08003488 <_malloc_r>:
 8003488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800348c:	1ccd      	adds	r5, r1, #3
 800348e:	f025 0503 	bic.w	r5, r5, #3
 8003492:	3508      	adds	r5, #8
 8003494:	2d0c      	cmp	r5, #12
 8003496:	bf38      	it	cc
 8003498:	250c      	movcc	r5, #12
 800349a:	2d00      	cmp	r5, #0
 800349c:	4606      	mov	r6, r0
 800349e:	db01      	blt.n	80034a4 <_malloc_r+0x1c>
 80034a0:	42a9      	cmp	r1, r5
 80034a2:	d904      	bls.n	80034ae <_malloc_r+0x26>
 80034a4:	230c      	movs	r3, #12
 80034a6:	6033      	str	r3, [r6, #0]
 80034a8:	2000      	movs	r0, #0
 80034aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80034ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003584 <_malloc_r+0xfc>
 80034b2:	f000 f869 	bl	8003588 <__malloc_lock>
 80034b6:	f8d8 3000 	ldr.w	r3, [r8]
 80034ba:	461c      	mov	r4, r3
 80034bc:	bb44      	cbnz	r4, 8003510 <_malloc_r+0x88>
 80034be:	4629      	mov	r1, r5
 80034c0:	4630      	mov	r0, r6
 80034c2:	f7ff ffbf 	bl	8003444 <sbrk_aligned>
 80034c6:	1c43      	adds	r3, r0, #1
 80034c8:	4604      	mov	r4, r0
 80034ca:	d158      	bne.n	800357e <_malloc_r+0xf6>
 80034cc:	f8d8 4000 	ldr.w	r4, [r8]
 80034d0:	4627      	mov	r7, r4
 80034d2:	2f00      	cmp	r7, #0
 80034d4:	d143      	bne.n	800355e <_malloc_r+0xd6>
 80034d6:	2c00      	cmp	r4, #0
 80034d8:	d04b      	beq.n	8003572 <_malloc_r+0xea>
 80034da:	6823      	ldr	r3, [r4, #0]
 80034dc:	4639      	mov	r1, r7
 80034de:	4630      	mov	r0, r6
 80034e0:	eb04 0903 	add.w	r9, r4, r3
 80034e4:	f000 fb5a 	bl	8003b9c <_sbrk_r>
 80034e8:	4581      	cmp	r9, r0
 80034ea:	d142      	bne.n	8003572 <_malloc_r+0xea>
 80034ec:	6821      	ldr	r1, [r4, #0]
 80034ee:	1a6d      	subs	r5, r5, r1
 80034f0:	4629      	mov	r1, r5
 80034f2:	4630      	mov	r0, r6
 80034f4:	f7ff ffa6 	bl	8003444 <sbrk_aligned>
 80034f8:	3001      	adds	r0, #1
 80034fa:	d03a      	beq.n	8003572 <_malloc_r+0xea>
 80034fc:	6823      	ldr	r3, [r4, #0]
 80034fe:	442b      	add	r3, r5
 8003500:	6023      	str	r3, [r4, #0]
 8003502:	f8d8 3000 	ldr.w	r3, [r8]
 8003506:	685a      	ldr	r2, [r3, #4]
 8003508:	bb62      	cbnz	r2, 8003564 <_malloc_r+0xdc>
 800350a:	f8c8 7000 	str.w	r7, [r8]
 800350e:	e00f      	b.n	8003530 <_malloc_r+0xa8>
 8003510:	6822      	ldr	r2, [r4, #0]
 8003512:	1b52      	subs	r2, r2, r5
 8003514:	d420      	bmi.n	8003558 <_malloc_r+0xd0>
 8003516:	2a0b      	cmp	r2, #11
 8003518:	d917      	bls.n	800354a <_malloc_r+0xc2>
 800351a:	1961      	adds	r1, r4, r5
 800351c:	42a3      	cmp	r3, r4
 800351e:	6025      	str	r5, [r4, #0]
 8003520:	bf18      	it	ne
 8003522:	6059      	strne	r1, [r3, #4]
 8003524:	6863      	ldr	r3, [r4, #4]
 8003526:	bf08      	it	eq
 8003528:	f8c8 1000 	streq.w	r1, [r8]
 800352c:	5162      	str	r2, [r4, r5]
 800352e:	604b      	str	r3, [r1, #4]
 8003530:	4630      	mov	r0, r6
 8003532:	f000 f82f 	bl	8003594 <__malloc_unlock>
 8003536:	f104 000b 	add.w	r0, r4, #11
 800353a:	1d23      	adds	r3, r4, #4
 800353c:	f020 0007 	bic.w	r0, r0, #7
 8003540:	1ac2      	subs	r2, r0, r3
 8003542:	bf1c      	itt	ne
 8003544:	1a1b      	subne	r3, r3, r0
 8003546:	50a3      	strne	r3, [r4, r2]
 8003548:	e7af      	b.n	80034aa <_malloc_r+0x22>
 800354a:	6862      	ldr	r2, [r4, #4]
 800354c:	42a3      	cmp	r3, r4
 800354e:	bf0c      	ite	eq
 8003550:	f8c8 2000 	streq.w	r2, [r8]
 8003554:	605a      	strne	r2, [r3, #4]
 8003556:	e7eb      	b.n	8003530 <_malloc_r+0xa8>
 8003558:	4623      	mov	r3, r4
 800355a:	6864      	ldr	r4, [r4, #4]
 800355c:	e7ae      	b.n	80034bc <_malloc_r+0x34>
 800355e:	463c      	mov	r4, r7
 8003560:	687f      	ldr	r7, [r7, #4]
 8003562:	e7b6      	b.n	80034d2 <_malloc_r+0x4a>
 8003564:	461a      	mov	r2, r3
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	42a3      	cmp	r3, r4
 800356a:	d1fb      	bne.n	8003564 <_malloc_r+0xdc>
 800356c:	2300      	movs	r3, #0
 800356e:	6053      	str	r3, [r2, #4]
 8003570:	e7de      	b.n	8003530 <_malloc_r+0xa8>
 8003572:	230c      	movs	r3, #12
 8003574:	6033      	str	r3, [r6, #0]
 8003576:	4630      	mov	r0, r6
 8003578:	f000 f80c 	bl	8003594 <__malloc_unlock>
 800357c:	e794      	b.n	80034a8 <_malloc_r+0x20>
 800357e:	6005      	str	r5, [r0, #0]
 8003580:	e7d6      	b.n	8003530 <_malloc_r+0xa8>
 8003582:	bf00      	nop
 8003584:	200002fc 	.word	0x200002fc

08003588 <__malloc_lock>:
 8003588:	4801      	ldr	r0, [pc, #4]	@ (8003590 <__malloc_lock+0x8>)
 800358a:	f7ff bf01 	b.w	8003390 <__retarget_lock_acquire_recursive>
 800358e:	bf00      	nop
 8003590:	200002f4 	.word	0x200002f4

08003594 <__malloc_unlock>:
 8003594:	4801      	ldr	r0, [pc, #4]	@ (800359c <__malloc_unlock+0x8>)
 8003596:	f7ff befc 	b.w	8003392 <__retarget_lock_release_recursive>
 800359a:	bf00      	nop
 800359c:	200002f4 	.word	0x200002f4

080035a0 <__ssputs_r>:
 80035a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035a4:	688e      	ldr	r6, [r1, #8]
 80035a6:	461f      	mov	r7, r3
 80035a8:	42be      	cmp	r6, r7
 80035aa:	680b      	ldr	r3, [r1, #0]
 80035ac:	4682      	mov	sl, r0
 80035ae:	460c      	mov	r4, r1
 80035b0:	4690      	mov	r8, r2
 80035b2:	d82d      	bhi.n	8003610 <__ssputs_r+0x70>
 80035b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80035b8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80035bc:	d026      	beq.n	800360c <__ssputs_r+0x6c>
 80035be:	6965      	ldr	r5, [r4, #20]
 80035c0:	6909      	ldr	r1, [r1, #16]
 80035c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80035c6:	eba3 0901 	sub.w	r9, r3, r1
 80035ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80035ce:	1c7b      	adds	r3, r7, #1
 80035d0:	444b      	add	r3, r9
 80035d2:	106d      	asrs	r5, r5, #1
 80035d4:	429d      	cmp	r5, r3
 80035d6:	bf38      	it	cc
 80035d8:	461d      	movcc	r5, r3
 80035da:	0553      	lsls	r3, r2, #21
 80035dc:	d527      	bpl.n	800362e <__ssputs_r+0x8e>
 80035de:	4629      	mov	r1, r5
 80035e0:	f7ff ff52 	bl	8003488 <_malloc_r>
 80035e4:	4606      	mov	r6, r0
 80035e6:	b360      	cbz	r0, 8003642 <__ssputs_r+0xa2>
 80035e8:	6921      	ldr	r1, [r4, #16]
 80035ea:	464a      	mov	r2, r9
 80035ec:	f7ff fed2 	bl	8003394 <memcpy>
 80035f0:	89a3      	ldrh	r3, [r4, #12]
 80035f2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80035f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035fa:	81a3      	strh	r3, [r4, #12]
 80035fc:	6126      	str	r6, [r4, #16]
 80035fe:	6165      	str	r5, [r4, #20]
 8003600:	444e      	add	r6, r9
 8003602:	eba5 0509 	sub.w	r5, r5, r9
 8003606:	6026      	str	r6, [r4, #0]
 8003608:	60a5      	str	r5, [r4, #8]
 800360a:	463e      	mov	r6, r7
 800360c:	42be      	cmp	r6, r7
 800360e:	d900      	bls.n	8003612 <__ssputs_r+0x72>
 8003610:	463e      	mov	r6, r7
 8003612:	6820      	ldr	r0, [r4, #0]
 8003614:	4632      	mov	r2, r6
 8003616:	4641      	mov	r1, r8
 8003618:	f000 faa6 	bl	8003b68 <memmove>
 800361c:	68a3      	ldr	r3, [r4, #8]
 800361e:	1b9b      	subs	r3, r3, r6
 8003620:	60a3      	str	r3, [r4, #8]
 8003622:	6823      	ldr	r3, [r4, #0]
 8003624:	4433      	add	r3, r6
 8003626:	6023      	str	r3, [r4, #0]
 8003628:	2000      	movs	r0, #0
 800362a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800362e:	462a      	mov	r2, r5
 8003630:	f000 fac4 	bl	8003bbc <_realloc_r>
 8003634:	4606      	mov	r6, r0
 8003636:	2800      	cmp	r0, #0
 8003638:	d1e0      	bne.n	80035fc <__ssputs_r+0x5c>
 800363a:	6921      	ldr	r1, [r4, #16]
 800363c:	4650      	mov	r0, sl
 800363e:	f7ff feb7 	bl	80033b0 <_free_r>
 8003642:	230c      	movs	r3, #12
 8003644:	f8ca 3000 	str.w	r3, [sl]
 8003648:	89a3      	ldrh	r3, [r4, #12]
 800364a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800364e:	81a3      	strh	r3, [r4, #12]
 8003650:	f04f 30ff 	mov.w	r0, #4294967295
 8003654:	e7e9      	b.n	800362a <__ssputs_r+0x8a>
	...

08003658 <_svfiprintf_r>:
 8003658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800365c:	4698      	mov	r8, r3
 800365e:	898b      	ldrh	r3, [r1, #12]
 8003660:	061b      	lsls	r3, r3, #24
 8003662:	b09d      	sub	sp, #116	@ 0x74
 8003664:	4607      	mov	r7, r0
 8003666:	460d      	mov	r5, r1
 8003668:	4614      	mov	r4, r2
 800366a:	d510      	bpl.n	800368e <_svfiprintf_r+0x36>
 800366c:	690b      	ldr	r3, [r1, #16]
 800366e:	b973      	cbnz	r3, 800368e <_svfiprintf_r+0x36>
 8003670:	2140      	movs	r1, #64	@ 0x40
 8003672:	f7ff ff09 	bl	8003488 <_malloc_r>
 8003676:	6028      	str	r0, [r5, #0]
 8003678:	6128      	str	r0, [r5, #16]
 800367a:	b930      	cbnz	r0, 800368a <_svfiprintf_r+0x32>
 800367c:	230c      	movs	r3, #12
 800367e:	603b      	str	r3, [r7, #0]
 8003680:	f04f 30ff 	mov.w	r0, #4294967295
 8003684:	b01d      	add	sp, #116	@ 0x74
 8003686:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800368a:	2340      	movs	r3, #64	@ 0x40
 800368c:	616b      	str	r3, [r5, #20]
 800368e:	2300      	movs	r3, #0
 8003690:	9309      	str	r3, [sp, #36]	@ 0x24
 8003692:	2320      	movs	r3, #32
 8003694:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003698:	f8cd 800c 	str.w	r8, [sp, #12]
 800369c:	2330      	movs	r3, #48	@ 0x30
 800369e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800383c <_svfiprintf_r+0x1e4>
 80036a2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80036a6:	f04f 0901 	mov.w	r9, #1
 80036aa:	4623      	mov	r3, r4
 80036ac:	469a      	mov	sl, r3
 80036ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80036b2:	b10a      	cbz	r2, 80036b8 <_svfiprintf_r+0x60>
 80036b4:	2a25      	cmp	r2, #37	@ 0x25
 80036b6:	d1f9      	bne.n	80036ac <_svfiprintf_r+0x54>
 80036b8:	ebba 0b04 	subs.w	fp, sl, r4
 80036bc:	d00b      	beq.n	80036d6 <_svfiprintf_r+0x7e>
 80036be:	465b      	mov	r3, fp
 80036c0:	4622      	mov	r2, r4
 80036c2:	4629      	mov	r1, r5
 80036c4:	4638      	mov	r0, r7
 80036c6:	f7ff ff6b 	bl	80035a0 <__ssputs_r>
 80036ca:	3001      	adds	r0, #1
 80036cc:	f000 80a7 	beq.w	800381e <_svfiprintf_r+0x1c6>
 80036d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80036d2:	445a      	add	r2, fp
 80036d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80036d6:	f89a 3000 	ldrb.w	r3, [sl]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f000 809f 	beq.w	800381e <_svfiprintf_r+0x1c6>
 80036e0:	2300      	movs	r3, #0
 80036e2:	f04f 32ff 	mov.w	r2, #4294967295
 80036e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036ea:	f10a 0a01 	add.w	sl, sl, #1
 80036ee:	9304      	str	r3, [sp, #16]
 80036f0:	9307      	str	r3, [sp, #28]
 80036f2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80036f6:	931a      	str	r3, [sp, #104]	@ 0x68
 80036f8:	4654      	mov	r4, sl
 80036fa:	2205      	movs	r2, #5
 80036fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003700:	484e      	ldr	r0, [pc, #312]	@ (800383c <_svfiprintf_r+0x1e4>)
 8003702:	f7fc fd6d 	bl	80001e0 <memchr>
 8003706:	9a04      	ldr	r2, [sp, #16]
 8003708:	b9d8      	cbnz	r0, 8003742 <_svfiprintf_r+0xea>
 800370a:	06d0      	lsls	r0, r2, #27
 800370c:	bf44      	itt	mi
 800370e:	2320      	movmi	r3, #32
 8003710:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003714:	0711      	lsls	r1, r2, #28
 8003716:	bf44      	itt	mi
 8003718:	232b      	movmi	r3, #43	@ 0x2b
 800371a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800371e:	f89a 3000 	ldrb.w	r3, [sl]
 8003722:	2b2a      	cmp	r3, #42	@ 0x2a
 8003724:	d015      	beq.n	8003752 <_svfiprintf_r+0xfa>
 8003726:	9a07      	ldr	r2, [sp, #28]
 8003728:	4654      	mov	r4, sl
 800372a:	2000      	movs	r0, #0
 800372c:	f04f 0c0a 	mov.w	ip, #10
 8003730:	4621      	mov	r1, r4
 8003732:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003736:	3b30      	subs	r3, #48	@ 0x30
 8003738:	2b09      	cmp	r3, #9
 800373a:	d94b      	bls.n	80037d4 <_svfiprintf_r+0x17c>
 800373c:	b1b0      	cbz	r0, 800376c <_svfiprintf_r+0x114>
 800373e:	9207      	str	r2, [sp, #28]
 8003740:	e014      	b.n	800376c <_svfiprintf_r+0x114>
 8003742:	eba0 0308 	sub.w	r3, r0, r8
 8003746:	fa09 f303 	lsl.w	r3, r9, r3
 800374a:	4313      	orrs	r3, r2
 800374c:	9304      	str	r3, [sp, #16]
 800374e:	46a2      	mov	sl, r4
 8003750:	e7d2      	b.n	80036f8 <_svfiprintf_r+0xa0>
 8003752:	9b03      	ldr	r3, [sp, #12]
 8003754:	1d19      	adds	r1, r3, #4
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	9103      	str	r1, [sp, #12]
 800375a:	2b00      	cmp	r3, #0
 800375c:	bfbb      	ittet	lt
 800375e:	425b      	neglt	r3, r3
 8003760:	f042 0202 	orrlt.w	r2, r2, #2
 8003764:	9307      	strge	r3, [sp, #28]
 8003766:	9307      	strlt	r3, [sp, #28]
 8003768:	bfb8      	it	lt
 800376a:	9204      	strlt	r2, [sp, #16]
 800376c:	7823      	ldrb	r3, [r4, #0]
 800376e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003770:	d10a      	bne.n	8003788 <_svfiprintf_r+0x130>
 8003772:	7863      	ldrb	r3, [r4, #1]
 8003774:	2b2a      	cmp	r3, #42	@ 0x2a
 8003776:	d132      	bne.n	80037de <_svfiprintf_r+0x186>
 8003778:	9b03      	ldr	r3, [sp, #12]
 800377a:	1d1a      	adds	r2, r3, #4
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	9203      	str	r2, [sp, #12]
 8003780:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003784:	3402      	adds	r4, #2
 8003786:	9305      	str	r3, [sp, #20]
 8003788:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800384c <_svfiprintf_r+0x1f4>
 800378c:	7821      	ldrb	r1, [r4, #0]
 800378e:	2203      	movs	r2, #3
 8003790:	4650      	mov	r0, sl
 8003792:	f7fc fd25 	bl	80001e0 <memchr>
 8003796:	b138      	cbz	r0, 80037a8 <_svfiprintf_r+0x150>
 8003798:	9b04      	ldr	r3, [sp, #16]
 800379a:	eba0 000a 	sub.w	r0, r0, sl
 800379e:	2240      	movs	r2, #64	@ 0x40
 80037a0:	4082      	lsls	r2, r0
 80037a2:	4313      	orrs	r3, r2
 80037a4:	3401      	adds	r4, #1
 80037a6:	9304      	str	r3, [sp, #16]
 80037a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037ac:	4824      	ldr	r0, [pc, #144]	@ (8003840 <_svfiprintf_r+0x1e8>)
 80037ae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80037b2:	2206      	movs	r2, #6
 80037b4:	f7fc fd14 	bl	80001e0 <memchr>
 80037b8:	2800      	cmp	r0, #0
 80037ba:	d036      	beq.n	800382a <_svfiprintf_r+0x1d2>
 80037bc:	4b21      	ldr	r3, [pc, #132]	@ (8003844 <_svfiprintf_r+0x1ec>)
 80037be:	bb1b      	cbnz	r3, 8003808 <_svfiprintf_r+0x1b0>
 80037c0:	9b03      	ldr	r3, [sp, #12]
 80037c2:	3307      	adds	r3, #7
 80037c4:	f023 0307 	bic.w	r3, r3, #7
 80037c8:	3308      	adds	r3, #8
 80037ca:	9303      	str	r3, [sp, #12]
 80037cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80037ce:	4433      	add	r3, r6
 80037d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80037d2:	e76a      	b.n	80036aa <_svfiprintf_r+0x52>
 80037d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80037d8:	460c      	mov	r4, r1
 80037da:	2001      	movs	r0, #1
 80037dc:	e7a8      	b.n	8003730 <_svfiprintf_r+0xd8>
 80037de:	2300      	movs	r3, #0
 80037e0:	3401      	adds	r4, #1
 80037e2:	9305      	str	r3, [sp, #20]
 80037e4:	4619      	mov	r1, r3
 80037e6:	f04f 0c0a 	mov.w	ip, #10
 80037ea:	4620      	mov	r0, r4
 80037ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80037f0:	3a30      	subs	r2, #48	@ 0x30
 80037f2:	2a09      	cmp	r2, #9
 80037f4:	d903      	bls.n	80037fe <_svfiprintf_r+0x1a6>
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d0c6      	beq.n	8003788 <_svfiprintf_r+0x130>
 80037fa:	9105      	str	r1, [sp, #20]
 80037fc:	e7c4      	b.n	8003788 <_svfiprintf_r+0x130>
 80037fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8003802:	4604      	mov	r4, r0
 8003804:	2301      	movs	r3, #1
 8003806:	e7f0      	b.n	80037ea <_svfiprintf_r+0x192>
 8003808:	ab03      	add	r3, sp, #12
 800380a:	9300      	str	r3, [sp, #0]
 800380c:	462a      	mov	r2, r5
 800380e:	4b0e      	ldr	r3, [pc, #56]	@ (8003848 <_svfiprintf_r+0x1f0>)
 8003810:	a904      	add	r1, sp, #16
 8003812:	4638      	mov	r0, r7
 8003814:	f3af 8000 	nop.w
 8003818:	1c42      	adds	r2, r0, #1
 800381a:	4606      	mov	r6, r0
 800381c:	d1d6      	bne.n	80037cc <_svfiprintf_r+0x174>
 800381e:	89ab      	ldrh	r3, [r5, #12]
 8003820:	065b      	lsls	r3, r3, #25
 8003822:	f53f af2d 	bmi.w	8003680 <_svfiprintf_r+0x28>
 8003826:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003828:	e72c      	b.n	8003684 <_svfiprintf_r+0x2c>
 800382a:	ab03      	add	r3, sp, #12
 800382c:	9300      	str	r3, [sp, #0]
 800382e:	462a      	mov	r2, r5
 8003830:	4b05      	ldr	r3, [pc, #20]	@ (8003848 <_svfiprintf_r+0x1f0>)
 8003832:	a904      	add	r1, sp, #16
 8003834:	4638      	mov	r0, r7
 8003836:	f000 f879 	bl	800392c <_printf_i>
 800383a:	e7ed      	b.n	8003818 <_svfiprintf_r+0x1c0>
 800383c:	08004074 	.word	0x08004074
 8003840:	0800407e 	.word	0x0800407e
 8003844:	00000000 	.word	0x00000000
 8003848:	080035a1 	.word	0x080035a1
 800384c:	0800407a 	.word	0x0800407a

08003850 <_printf_common>:
 8003850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003854:	4616      	mov	r6, r2
 8003856:	4698      	mov	r8, r3
 8003858:	688a      	ldr	r2, [r1, #8]
 800385a:	690b      	ldr	r3, [r1, #16]
 800385c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003860:	4293      	cmp	r3, r2
 8003862:	bfb8      	it	lt
 8003864:	4613      	movlt	r3, r2
 8003866:	6033      	str	r3, [r6, #0]
 8003868:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800386c:	4607      	mov	r7, r0
 800386e:	460c      	mov	r4, r1
 8003870:	b10a      	cbz	r2, 8003876 <_printf_common+0x26>
 8003872:	3301      	adds	r3, #1
 8003874:	6033      	str	r3, [r6, #0]
 8003876:	6823      	ldr	r3, [r4, #0]
 8003878:	0699      	lsls	r1, r3, #26
 800387a:	bf42      	ittt	mi
 800387c:	6833      	ldrmi	r3, [r6, #0]
 800387e:	3302      	addmi	r3, #2
 8003880:	6033      	strmi	r3, [r6, #0]
 8003882:	6825      	ldr	r5, [r4, #0]
 8003884:	f015 0506 	ands.w	r5, r5, #6
 8003888:	d106      	bne.n	8003898 <_printf_common+0x48>
 800388a:	f104 0a19 	add.w	sl, r4, #25
 800388e:	68e3      	ldr	r3, [r4, #12]
 8003890:	6832      	ldr	r2, [r6, #0]
 8003892:	1a9b      	subs	r3, r3, r2
 8003894:	42ab      	cmp	r3, r5
 8003896:	dc26      	bgt.n	80038e6 <_printf_common+0x96>
 8003898:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800389c:	6822      	ldr	r2, [r4, #0]
 800389e:	3b00      	subs	r3, #0
 80038a0:	bf18      	it	ne
 80038a2:	2301      	movne	r3, #1
 80038a4:	0692      	lsls	r2, r2, #26
 80038a6:	d42b      	bmi.n	8003900 <_printf_common+0xb0>
 80038a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80038ac:	4641      	mov	r1, r8
 80038ae:	4638      	mov	r0, r7
 80038b0:	47c8      	blx	r9
 80038b2:	3001      	adds	r0, #1
 80038b4:	d01e      	beq.n	80038f4 <_printf_common+0xa4>
 80038b6:	6823      	ldr	r3, [r4, #0]
 80038b8:	6922      	ldr	r2, [r4, #16]
 80038ba:	f003 0306 	and.w	r3, r3, #6
 80038be:	2b04      	cmp	r3, #4
 80038c0:	bf02      	ittt	eq
 80038c2:	68e5      	ldreq	r5, [r4, #12]
 80038c4:	6833      	ldreq	r3, [r6, #0]
 80038c6:	1aed      	subeq	r5, r5, r3
 80038c8:	68a3      	ldr	r3, [r4, #8]
 80038ca:	bf0c      	ite	eq
 80038cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80038d0:	2500      	movne	r5, #0
 80038d2:	4293      	cmp	r3, r2
 80038d4:	bfc4      	itt	gt
 80038d6:	1a9b      	subgt	r3, r3, r2
 80038d8:	18ed      	addgt	r5, r5, r3
 80038da:	2600      	movs	r6, #0
 80038dc:	341a      	adds	r4, #26
 80038de:	42b5      	cmp	r5, r6
 80038e0:	d11a      	bne.n	8003918 <_printf_common+0xc8>
 80038e2:	2000      	movs	r0, #0
 80038e4:	e008      	b.n	80038f8 <_printf_common+0xa8>
 80038e6:	2301      	movs	r3, #1
 80038e8:	4652      	mov	r2, sl
 80038ea:	4641      	mov	r1, r8
 80038ec:	4638      	mov	r0, r7
 80038ee:	47c8      	blx	r9
 80038f0:	3001      	adds	r0, #1
 80038f2:	d103      	bne.n	80038fc <_printf_common+0xac>
 80038f4:	f04f 30ff 	mov.w	r0, #4294967295
 80038f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038fc:	3501      	adds	r5, #1
 80038fe:	e7c6      	b.n	800388e <_printf_common+0x3e>
 8003900:	18e1      	adds	r1, r4, r3
 8003902:	1c5a      	adds	r2, r3, #1
 8003904:	2030      	movs	r0, #48	@ 0x30
 8003906:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800390a:	4422      	add	r2, r4
 800390c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003910:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003914:	3302      	adds	r3, #2
 8003916:	e7c7      	b.n	80038a8 <_printf_common+0x58>
 8003918:	2301      	movs	r3, #1
 800391a:	4622      	mov	r2, r4
 800391c:	4641      	mov	r1, r8
 800391e:	4638      	mov	r0, r7
 8003920:	47c8      	blx	r9
 8003922:	3001      	adds	r0, #1
 8003924:	d0e6      	beq.n	80038f4 <_printf_common+0xa4>
 8003926:	3601      	adds	r6, #1
 8003928:	e7d9      	b.n	80038de <_printf_common+0x8e>
	...

0800392c <_printf_i>:
 800392c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003930:	7e0f      	ldrb	r7, [r1, #24]
 8003932:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003934:	2f78      	cmp	r7, #120	@ 0x78
 8003936:	4691      	mov	r9, r2
 8003938:	4680      	mov	r8, r0
 800393a:	460c      	mov	r4, r1
 800393c:	469a      	mov	sl, r3
 800393e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003942:	d807      	bhi.n	8003954 <_printf_i+0x28>
 8003944:	2f62      	cmp	r7, #98	@ 0x62
 8003946:	d80a      	bhi.n	800395e <_printf_i+0x32>
 8003948:	2f00      	cmp	r7, #0
 800394a:	f000 80d1 	beq.w	8003af0 <_printf_i+0x1c4>
 800394e:	2f58      	cmp	r7, #88	@ 0x58
 8003950:	f000 80b8 	beq.w	8003ac4 <_printf_i+0x198>
 8003954:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003958:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800395c:	e03a      	b.n	80039d4 <_printf_i+0xa8>
 800395e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003962:	2b15      	cmp	r3, #21
 8003964:	d8f6      	bhi.n	8003954 <_printf_i+0x28>
 8003966:	a101      	add	r1, pc, #4	@ (adr r1, 800396c <_printf_i+0x40>)
 8003968:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800396c:	080039c5 	.word	0x080039c5
 8003970:	080039d9 	.word	0x080039d9
 8003974:	08003955 	.word	0x08003955
 8003978:	08003955 	.word	0x08003955
 800397c:	08003955 	.word	0x08003955
 8003980:	08003955 	.word	0x08003955
 8003984:	080039d9 	.word	0x080039d9
 8003988:	08003955 	.word	0x08003955
 800398c:	08003955 	.word	0x08003955
 8003990:	08003955 	.word	0x08003955
 8003994:	08003955 	.word	0x08003955
 8003998:	08003ad7 	.word	0x08003ad7
 800399c:	08003a03 	.word	0x08003a03
 80039a0:	08003a91 	.word	0x08003a91
 80039a4:	08003955 	.word	0x08003955
 80039a8:	08003955 	.word	0x08003955
 80039ac:	08003af9 	.word	0x08003af9
 80039b0:	08003955 	.word	0x08003955
 80039b4:	08003a03 	.word	0x08003a03
 80039b8:	08003955 	.word	0x08003955
 80039bc:	08003955 	.word	0x08003955
 80039c0:	08003a99 	.word	0x08003a99
 80039c4:	6833      	ldr	r3, [r6, #0]
 80039c6:	1d1a      	adds	r2, r3, #4
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	6032      	str	r2, [r6, #0]
 80039cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80039d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80039d4:	2301      	movs	r3, #1
 80039d6:	e09c      	b.n	8003b12 <_printf_i+0x1e6>
 80039d8:	6833      	ldr	r3, [r6, #0]
 80039da:	6820      	ldr	r0, [r4, #0]
 80039dc:	1d19      	adds	r1, r3, #4
 80039de:	6031      	str	r1, [r6, #0]
 80039e0:	0606      	lsls	r6, r0, #24
 80039e2:	d501      	bpl.n	80039e8 <_printf_i+0xbc>
 80039e4:	681d      	ldr	r5, [r3, #0]
 80039e6:	e003      	b.n	80039f0 <_printf_i+0xc4>
 80039e8:	0645      	lsls	r5, r0, #25
 80039ea:	d5fb      	bpl.n	80039e4 <_printf_i+0xb8>
 80039ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80039f0:	2d00      	cmp	r5, #0
 80039f2:	da03      	bge.n	80039fc <_printf_i+0xd0>
 80039f4:	232d      	movs	r3, #45	@ 0x2d
 80039f6:	426d      	negs	r5, r5
 80039f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80039fc:	4858      	ldr	r0, [pc, #352]	@ (8003b60 <_printf_i+0x234>)
 80039fe:	230a      	movs	r3, #10
 8003a00:	e011      	b.n	8003a26 <_printf_i+0xfa>
 8003a02:	6821      	ldr	r1, [r4, #0]
 8003a04:	6833      	ldr	r3, [r6, #0]
 8003a06:	0608      	lsls	r0, r1, #24
 8003a08:	f853 5b04 	ldr.w	r5, [r3], #4
 8003a0c:	d402      	bmi.n	8003a14 <_printf_i+0xe8>
 8003a0e:	0649      	lsls	r1, r1, #25
 8003a10:	bf48      	it	mi
 8003a12:	b2ad      	uxthmi	r5, r5
 8003a14:	2f6f      	cmp	r7, #111	@ 0x6f
 8003a16:	4852      	ldr	r0, [pc, #328]	@ (8003b60 <_printf_i+0x234>)
 8003a18:	6033      	str	r3, [r6, #0]
 8003a1a:	bf14      	ite	ne
 8003a1c:	230a      	movne	r3, #10
 8003a1e:	2308      	moveq	r3, #8
 8003a20:	2100      	movs	r1, #0
 8003a22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003a26:	6866      	ldr	r6, [r4, #4]
 8003a28:	60a6      	str	r6, [r4, #8]
 8003a2a:	2e00      	cmp	r6, #0
 8003a2c:	db05      	blt.n	8003a3a <_printf_i+0x10e>
 8003a2e:	6821      	ldr	r1, [r4, #0]
 8003a30:	432e      	orrs	r6, r5
 8003a32:	f021 0104 	bic.w	r1, r1, #4
 8003a36:	6021      	str	r1, [r4, #0]
 8003a38:	d04b      	beq.n	8003ad2 <_printf_i+0x1a6>
 8003a3a:	4616      	mov	r6, r2
 8003a3c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003a40:	fb03 5711 	mls	r7, r3, r1, r5
 8003a44:	5dc7      	ldrb	r7, [r0, r7]
 8003a46:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003a4a:	462f      	mov	r7, r5
 8003a4c:	42bb      	cmp	r3, r7
 8003a4e:	460d      	mov	r5, r1
 8003a50:	d9f4      	bls.n	8003a3c <_printf_i+0x110>
 8003a52:	2b08      	cmp	r3, #8
 8003a54:	d10b      	bne.n	8003a6e <_printf_i+0x142>
 8003a56:	6823      	ldr	r3, [r4, #0]
 8003a58:	07df      	lsls	r7, r3, #31
 8003a5a:	d508      	bpl.n	8003a6e <_printf_i+0x142>
 8003a5c:	6923      	ldr	r3, [r4, #16]
 8003a5e:	6861      	ldr	r1, [r4, #4]
 8003a60:	4299      	cmp	r1, r3
 8003a62:	bfde      	ittt	le
 8003a64:	2330      	movle	r3, #48	@ 0x30
 8003a66:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003a6a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003a6e:	1b92      	subs	r2, r2, r6
 8003a70:	6122      	str	r2, [r4, #16]
 8003a72:	f8cd a000 	str.w	sl, [sp]
 8003a76:	464b      	mov	r3, r9
 8003a78:	aa03      	add	r2, sp, #12
 8003a7a:	4621      	mov	r1, r4
 8003a7c:	4640      	mov	r0, r8
 8003a7e:	f7ff fee7 	bl	8003850 <_printf_common>
 8003a82:	3001      	adds	r0, #1
 8003a84:	d14a      	bne.n	8003b1c <_printf_i+0x1f0>
 8003a86:	f04f 30ff 	mov.w	r0, #4294967295
 8003a8a:	b004      	add	sp, #16
 8003a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a90:	6823      	ldr	r3, [r4, #0]
 8003a92:	f043 0320 	orr.w	r3, r3, #32
 8003a96:	6023      	str	r3, [r4, #0]
 8003a98:	4832      	ldr	r0, [pc, #200]	@ (8003b64 <_printf_i+0x238>)
 8003a9a:	2778      	movs	r7, #120	@ 0x78
 8003a9c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003aa0:	6823      	ldr	r3, [r4, #0]
 8003aa2:	6831      	ldr	r1, [r6, #0]
 8003aa4:	061f      	lsls	r7, r3, #24
 8003aa6:	f851 5b04 	ldr.w	r5, [r1], #4
 8003aaa:	d402      	bmi.n	8003ab2 <_printf_i+0x186>
 8003aac:	065f      	lsls	r7, r3, #25
 8003aae:	bf48      	it	mi
 8003ab0:	b2ad      	uxthmi	r5, r5
 8003ab2:	6031      	str	r1, [r6, #0]
 8003ab4:	07d9      	lsls	r1, r3, #31
 8003ab6:	bf44      	itt	mi
 8003ab8:	f043 0320 	orrmi.w	r3, r3, #32
 8003abc:	6023      	strmi	r3, [r4, #0]
 8003abe:	b11d      	cbz	r5, 8003ac8 <_printf_i+0x19c>
 8003ac0:	2310      	movs	r3, #16
 8003ac2:	e7ad      	b.n	8003a20 <_printf_i+0xf4>
 8003ac4:	4826      	ldr	r0, [pc, #152]	@ (8003b60 <_printf_i+0x234>)
 8003ac6:	e7e9      	b.n	8003a9c <_printf_i+0x170>
 8003ac8:	6823      	ldr	r3, [r4, #0]
 8003aca:	f023 0320 	bic.w	r3, r3, #32
 8003ace:	6023      	str	r3, [r4, #0]
 8003ad0:	e7f6      	b.n	8003ac0 <_printf_i+0x194>
 8003ad2:	4616      	mov	r6, r2
 8003ad4:	e7bd      	b.n	8003a52 <_printf_i+0x126>
 8003ad6:	6833      	ldr	r3, [r6, #0]
 8003ad8:	6825      	ldr	r5, [r4, #0]
 8003ada:	6961      	ldr	r1, [r4, #20]
 8003adc:	1d18      	adds	r0, r3, #4
 8003ade:	6030      	str	r0, [r6, #0]
 8003ae0:	062e      	lsls	r6, r5, #24
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	d501      	bpl.n	8003aea <_printf_i+0x1be>
 8003ae6:	6019      	str	r1, [r3, #0]
 8003ae8:	e002      	b.n	8003af0 <_printf_i+0x1c4>
 8003aea:	0668      	lsls	r0, r5, #25
 8003aec:	d5fb      	bpl.n	8003ae6 <_printf_i+0x1ba>
 8003aee:	8019      	strh	r1, [r3, #0]
 8003af0:	2300      	movs	r3, #0
 8003af2:	6123      	str	r3, [r4, #16]
 8003af4:	4616      	mov	r6, r2
 8003af6:	e7bc      	b.n	8003a72 <_printf_i+0x146>
 8003af8:	6833      	ldr	r3, [r6, #0]
 8003afa:	1d1a      	adds	r2, r3, #4
 8003afc:	6032      	str	r2, [r6, #0]
 8003afe:	681e      	ldr	r6, [r3, #0]
 8003b00:	6862      	ldr	r2, [r4, #4]
 8003b02:	2100      	movs	r1, #0
 8003b04:	4630      	mov	r0, r6
 8003b06:	f7fc fb6b 	bl	80001e0 <memchr>
 8003b0a:	b108      	cbz	r0, 8003b10 <_printf_i+0x1e4>
 8003b0c:	1b80      	subs	r0, r0, r6
 8003b0e:	6060      	str	r0, [r4, #4]
 8003b10:	6863      	ldr	r3, [r4, #4]
 8003b12:	6123      	str	r3, [r4, #16]
 8003b14:	2300      	movs	r3, #0
 8003b16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b1a:	e7aa      	b.n	8003a72 <_printf_i+0x146>
 8003b1c:	6923      	ldr	r3, [r4, #16]
 8003b1e:	4632      	mov	r2, r6
 8003b20:	4649      	mov	r1, r9
 8003b22:	4640      	mov	r0, r8
 8003b24:	47d0      	blx	sl
 8003b26:	3001      	adds	r0, #1
 8003b28:	d0ad      	beq.n	8003a86 <_printf_i+0x15a>
 8003b2a:	6823      	ldr	r3, [r4, #0]
 8003b2c:	079b      	lsls	r3, r3, #30
 8003b2e:	d413      	bmi.n	8003b58 <_printf_i+0x22c>
 8003b30:	68e0      	ldr	r0, [r4, #12]
 8003b32:	9b03      	ldr	r3, [sp, #12]
 8003b34:	4298      	cmp	r0, r3
 8003b36:	bfb8      	it	lt
 8003b38:	4618      	movlt	r0, r3
 8003b3a:	e7a6      	b.n	8003a8a <_printf_i+0x15e>
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	4632      	mov	r2, r6
 8003b40:	4649      	mov	r1, r9
 8003b42:	4640      	mov	r0, r8
 8003b44:	47d0      	blx	sl
 8003b46:	3001      	adds	r0, #1
 8003b48:	d09d      	beq.n	8003a86 <_printf_i+0x15a>
 8003b4a:	3501      	adds	r5, #1
 8003b4c:	68e3      	ldr	r3, [r4, #12]
 8003b4e:	9903      	ldr	r1, [sp, #12]
 8003b50:	1a5b      	subs	r3, r3, r1
 8003b52:	42ab      	cmp	r3, r5
 8003b54:	dcf2      	bgt.n	8003b3c <_printf_i+0x210>
 8003b56:	e7eb      	b.n	8003b30 <_printf_i+0x204>
 8003b58:	2500      	movs	r5, #0
 8003b5a:	f104 0619 	add.w	r6, r4, #25
 8003b5e:	e7f5      	b.n	8003b4c <_printf_i+0x220>
 8003b60:	08004085 	.word	0x08004085
 8003b64:	08004096 	.word	0x08004096

08003b68 <memmove>:
 8003b68:	4288      	cmp	r0, r1
 8003b6a:	b510      	push	{r4, lr}
 8003b6c:	eb01 0402 	add.w	r4, r1, r2
 8003b70:	d902      	bls.n	8003b78 <memmove+0x10>
 8003b72:	4284      	cmp	r4, r0
 8003b74:	4623      	mov	r3, r4
 8003b76:	d807      	bhi.n	8003b88 <memmove+0x20>
 8003b78:	1e43      	subs	r3, r0, #1
 8003b7a:	42a1      	cmp	r1, r4
 8003b7c:	d008      	beq.n	8003b90 <memmove+0x28>
 8003b7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b82:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003b86:	e7f8      	b.n	8003b7a <memmove+0x12>
 8003b88:	4402      	add	r2, r0
 8003b8a:	4601      	mov	r1, r0
 8003b8c:	428a      	cmp	r2, r1
 8003b8e:	d100      	bne.n	8003b92 <memmove+0x2a>
 8003b90:	bd10      	pop	{r4, pc}
 8003b92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003b96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003b9a:	e7f7      	b.n	8003b8c <memmove+0x24>

08003b9c <_sbrk_r>:
 8003b9c:	b538      	push	{r3, r4, r5, lr}
 8003b9e:	4d06      	ldr	r5, [pc, #24]	@ (8003bb8 <_sbrk_r+0x1c>)
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	4604      	mov	r4, r0
 8003ba4:	4608      	mov	r0, r1
 8003ba6:	602b      	str	r3, [r5, #0]
 8003ba8:	f7fe f8bc 	bl	8001d24 <_sbrk>
 8003bac:	1c43      	adds	r3, r0, #1
 8003bae:	d102      	bne.n	8003bb6 <_sbrk_r+0x1a>
 8003bb0:	682b      	ldr	r3, [r5, #0]
 8003bb2:	b103      	cbz	r3, 8003bb6 <_sbrk_r+0x1a>
 8003bb4:	6023      	str	r3, [r4, #0]
 8003bb6:	bd38      	pop	{r3, r4, r5, pc}
 8003bb8:	200002f0 	.word	0x200002f0

08003bbc <_realloc_r>:
 8003bbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bc0:	4607      	mov	r7, r0
 8003bc2:	4614      	mov	r4, r2
 8003bc4:	460d      	mov	r5, r1
 8003bc6:	b921      	cbnz	r1, 8003bd2 <_realloc_r+0x16>
 8003bc8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003bcc:	4611      	mov	r1, r2
 8003bce:	f7ff bc5b 	b.w	8003488 <_malloc_r>
 8003bd2:	b92a      	cbnz	r2, 8003be0 <_realloc_r+0x24>
 8003bd4:	f7ff fbec 	bl	80033b0 <_free_r>
 8003bd8:	4625      	mov	r5, r4
 8003bda:	4628      	mov	r0, r5
 8003bdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003be0:	f000 f81a 	bl	8003c18 <_malloc_usable_size_r>
 8003be4:	4284      	cmp	r4, r0
 8003be6:	4606      	mov	r6, r0
 8003be8:	d802      	bhi.n	8003bf0 <_realloc_r+0x34>
 8003bea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003bee:	d8f4      	bhi.n	8003bda <_realloc_r+0x1e>
 8003bf0:	4621      	mov	r1, r4
 8003bf2:	4638      	mov	r0, r7
 8003bf4:	f7ff fc48 	bl	8003488 <_malloc_r>
 8003bf8:	4680      	mov	r8, r0
 8003bfa:	b908      	cbnz	r0, 8003c00 <_realloc_r+0x44>
 8003bfc:	4645      	mov	r5, r8
 8003bfe:	e7ec      	b.n	8003bda <_realloc_r+0x1e>
 8003c00:	42b4      	cmp	r4, r6
 8003c02:	4622      	mov	r2, r4
 8003c04:	4629      	mov	r1, r5
 8003c06:	bf28      	it	cs
 8003c08:	4632      	movcs	r2, r6
 8003c0a:	f7ff fbc3 	bl	8003394 <memcpy>
 8003c0e:	4629      	mov	r1, r5
 8003c10:	4638      	mov	r0, r7
 8003c12:	f7ff fbcd 	bl	80033b0 <_free_r>
 8003c16:	e7f1      	b.n	8003bfc <_realloc_r+0x40>

08003c18 <_malloc_usable_size_r>:
 8003c18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c1c:	1f18      	subs	r0, r3, #4
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	bfbc      	itt	lt
 8003c22:	580b      	ldrlt	r3, [r1, r0]
 8003c24:	18c0      	addlt	r0, r0, r3
 8003c26:	4770      	bx	lr

08003c28 <_init>:
 8003c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c2a:	bf00      	nop
 8003c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c2e:	bc08      	pop	{r3}
 8003c30:	469e      	mov	lr, r3
 8003c32:	4770      	bx	lr

08003c34 <_fini>:
 8003c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c36:	bf00      	nop
 8003c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c3a:	bc08      	pop	{r3}
 8003c3c:	469e      	mov	lr, r3
 8003c3e:	4770      	bx	lr
