
MotorDriver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f80  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08003108  08003108  00013108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800317c  0800317c  0001317c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003180  08003180  00013180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  08003184  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
  7 .bss          000009d4  20000014  20000014  00020014  2**2
                  ALLOC
  8 ._user_heap_stack 00000080  200009e8  200009e8  00020014  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 10 .debug_info   00023145  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002fc2  00000000  00000000  00043189  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000792f  00000000  00000000  0004614b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000b68  00000000  00000000  0004da80  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000ae8  00000000  00000000  0004e5e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006b62  00000000  00000000  0004f0d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003d44  00000000  00000000  00055c32  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00059976  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001d00  00000000  00000000  000599f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080030f0 	.word	0x080030f0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	080030f0 	.word	0x080030f0

080001c8 <SendADCData>:
	buff [2] = ADC_MeasRaw[1] & 0xFF;
	buff [3] = (ADC_MeasRaw[1] >> 8) & 0xFF;
	buff [4] = ADC_MeasRaw[2] & 0xFF;
	buff [5] = (ADC_MeasRaw[2] >> 8) & 0xFF;
	CAN_Header.StdId=100;//trzeba zmienic adresy ramek
	CAN_Header.DLC=6;
 80001c8:	4b02      	ldr	r3, [pc, #8]	; (80001d4 <SendADCData+0xc>)
 80001ca:	2206      	movs	r2, #6
 80001cc:	611a      	str	r2, [r3, #16]
	buff [1] = (ADC_MeasRaw[3] >> 8) & 0xFF;
	buff [2] = ADC_MeasRaw[4] & 0xFF;
	buff [3] = (ADC_MeasRaw[4] >> 8) & 0xFF;
	buff [4] = ADC_MeasRaw[5] & 0xFF;
	buff [5] = (ADC_MeasRaw[5] >> 8) & 0xFF;
	CAN_Header.StdId=101;//trzeba znalezc adresy ramek
 80001ce:	2265      	movs	r2, #101	; 0x65
 80001d0:	601a      	str	r2, [r3, #0]
 80001d2:	4770      	bx	lr
 80001d4:	20000814 	.word	0x20000814

080001d8 <ADC_Function>:
{
 80001d8:	b508      	push	{r3, lr}
	if (meas_timer==0)
 80001da:	4b0a      	ldr	r3, [pc, #40]	; (8000204 <ADC_Function+0x2c>)
 80001dc:	881b      	ldrh	r3, [r3, #0]
 80001de:	b14b      	cbz	r3, 80001f4 <ADC_Function+0x1c>
	meas_timer++;
 80001e0:	4a08      	ldr	r2, [pc, #32]	; (8000204 <ADC_Function+0x2c>)
 80001e2:	8813      	ldrh	r3, [r2, #0]
 80001e4:	3301      	adds	r3, #1
 80001e6:	b29b      	uxth	r3, r3
 80001e8:	8013      	strh	r3, [r2, #0]
	if (meas_timer==ADC_SampleRate) meas_timer=0;
 80001ea:	4a07      	ldr	r2, [pc, #28]	; (8000208 <ADC_Function+0x30>)
 80001ec:	8812      	ldrh	r2, [r2, #0]
 80001ee:	4293      	cmp	r3, r2
 80001f0:	d003      	beq.n	80001fa <ADC_Function+0x22>
 80001f2:	bd08      	pop	{r3, pc}
		SendADCData();
 80001f4:	f7ff ffe8 	bl	80001c8 <SendADCData>
 80001f8:	e7f2      	b.n	80001e0 <ADC_Function+0x8>
	if (meas_timer==ADC_SampleRate) meas_timer=0;
 80001fa:	2200      	movs	r2, #0
 80001fc:	4b01      	ldr	r3, [pc, #4]	; (8000204 <ADC_Function+0x2c>)
 80001fe:	801a      	strh	r2, [r3, #0]
}
 8000200:	e7f7      	b.n	80001f2 <ADC_Function+0x1a>
 8000202:	bf00      	nop
 8000204:	20000030 	.word	0x20000030
 8000208:	20000000 	.word	0x20000000

0800020c <CAN_Init>:
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1  , &CAN_RxHeader, CAN_Data);
	CAN_Odbior();
}

void CAN_Init(void)
{
 800020c:	b510      	push	{r4, lr}
 800020e:	b08a      	sub	sp, #40	; 0x28

	  CAN_FilterTypeDef  sFilterConfig;

  hcan.Instance = CAN;
 8000210:	4829      	ldr	r0, [pc, #164]	; (80002b8 <CAN_Init+0xac>)
 8000212:	4b2a      	ldr	r3, [pc, #168]	; (80002bc <CAN_Init+0xb0>)
 8000214:	6003      	str	r3, [r0, #0]
  hcan.Init.Prescaler = 4;
 8000216:	2304      	movs	r3, #4
 8000218:	6043      	str	r3, [r0, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800021a:	2300      	movs	r3, #0
 800021c:	6083      	str	r3, [r0, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800021e:	60c3      	str	r3, [r0, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_9TQ;
 8000220:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000224:	6102      	str	r2, [r0, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_8TQ;
 8000226:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 800022a:	6142      	str	r2, [r0, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800022c:	7603      	strb	r3, [r0, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800022e:	7643      	strb	r3, [r0, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000230:	7683      	strb	r3, [r0, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000232:	76c3      	strb	r3, [r0, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000234:	7703      	strb	r3, [r0, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000236:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000238:	f000 ff52 	bl	80010e0 <HAL_CAN_Init>
 800023c:	bb40      	cbnz	r0, 8000290 <CAN_Init+0x84>
  {
    _Error_Handler(__FILE__, __LINE__);
  }
  sFilterConfig.FilterBank = 0;
 800023e:	2300      	movs	r3, #0
 8000240:	9305      	str	r3, [sp, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000242:	9306      	str	r3, [sp, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 8000244:	9307      	str	r3, [sp, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 8000246:	9300      	str	r3, [sp, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 8000248:	9301      	str	r3, [sp, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 800024a:	9302      	str	r3, [sp, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 800024c:	9303      	str	r3, [sp, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800024e:	9304      	str	r3, [sp, #16]
  sFilterConfig.FilterActivation = ENABLE;
 8000250:	2201      	movs	r2, #1
 8000252:	9208      	str	r2, [sp, #32]
  sFilterConfig.SlaveStartFilterBank = 0;
 8000254:	9309      	str	r3, [sp, #36]	; 0x24

    if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8000256:	4669      	mov	r1, sp
 8000258:	4817      	ldr	r0, [pc, #92]	; (80002b8 <CAN_Init+0xac>)
 800025a:	f000 ffe7 	bl	800122c <HAL_CAN_ConfigFilter>
 800025e:	b9e0      	cbnz	r0, 800029a <CAN_Init+0x8e>
      /* Filter configuration Error */
      Error_Handler();
    }


  HAL_CAN_Start(&hcan);
 8000260:	4c15      	ldr	r4, [pc, #84]	; (80002b8 <CAN_Init+0xac>)
 8000262:	4620      	mov	r0, r4
 8000264:	f001 f860 	bl	8001328 <HAL_CAN_Start>
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8000268:	2102      	movs	r1, #2
 800026a:	4620      	mov	r0, r4
 800026c:	f001 f924 	bl	80014b8 <HAL_CAN_ActivateNotification>
 8000270:	b9c0      	cbnz	r0, 80002a4 <CAN_Init+0x98>
   {

     Error_Handler();
   }
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO1_MSG_PENDING) != HAL_OK)
 8000272:	2110      	movs	r1, #16
 8000274:	4810      	ldr	r0, [pc, #64]	; (80002b8 <CAN_Init+0xac>)
 8000276:	f001 f91f 	bl	80014b8 <HAL_CAN_ActivateNotification>
 800027a:	b9c0      	cbnz	r0, 80002ae <CAN_Init+0xa2>
     Error_Handler();
   }



  CAN_Header.StdId=0;
 800027c:	4b10      	ldr	r3, [pc, #64]	; (80002c0 <CAN_Init+0xb4>)
 800027e:	2200      	movs	r2, #0
 8000280:	601a      	str	r2, [r3, #0]
  CAN_Header.ExtId=0;
 8000282:	605a      	str	r2, [r3, #4]
  CAN_Header.IDE=CAN_ID_STD;
 8000284:	609a      	str	r2, [r3, #8]
  CAN_Header.RTR=CAN_RTR_DATA;
 8000286:	60da      	str	r2, [r3, #12]
  CAN_Header.DLC=4;
 8000288:	2204      	movs	r2, #4
 800028a:	611a      	str	r2, [r3, #16]
*/




}
 800028c:	b00a      	add	sp, #40	; 0x28
 800028e:	bd10      	pop	{r4, pc}
    _Error_Handler(__FILE__, __LINE__);
 8000290:	2130      	movs	r1, #48	; 0x30
 8000292:	480c      	ldr	r0, [pc, #48]	; (80002c4 <CAN_Init+0xb8>)
 8000294:	f000 fdb0 	bl	8000df8 <_Error_Handler>
 8000298:	e7d1      	b.n	800023e <CAN_Init+0x32>
      Error_Handler();
 800029a:	2140      	movs	r1, #64	; 0x40
 800029c:	4809      	ldr	r0, [pc, #36]	; (80002c4 <CAN_Init+0xb8>)
 800029e:	f000 fdab 	bl	8000df8 <_Error_Handler>
 80002a2:	e7dd      	b.n	8000260 <CAN_Init+0x54>
     Error_Handler();
 80002a4:	2148      	movs	r1, #72	; 0x48
 80002a6:	4807      	ldr	r0, [pc, #28]	; (80002c4 <CAN_Init+0xb8>)
 80002a8:	f000 fda6 	bl	8000df8 <_Error_Handler>
 80002ac:	e7e1      	b.n	8000272 <CAN_Init+0x66>
     Error_Handler();
 80002ae:	214d      	movs	r1, #77	; 0x4d
 80002b0:	4804      	ldr	r0, [pc, #16]	; (80002c4 <CAN_Init+0xb8>)
 80002b2:	f000 fda1 	bl	8000df8 <_Error_Handler>
 80002b6:	e7e1      	b.n	800027c <CAN_Init+0x70>
 80002b8:	20000040 	.word	0x20000040
 80002bc:	40006400 	.word	0x40006400
 80002c0:	20000814 	.word	0x20000814
 80002c4:	08003108 	.word	0x08003108

080002c8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcan->Instance==CAN)
 80002c8:	6802      	ldr	r2, [r0, #0]
 80002ca:	4b1e      	ldr	r3, [pc, #120]	; (8000344 <HAL_CAN_MspInit+0x7c>)
 80002cc:	429a      	cmp	r2, r3
 80002ce:	d000      	beq.n	80002d2 <HAL_CAN_MspInit+0xa>
 80002d0:	4770      	bx	lr
{
 80002d2:	b510      	push	{r4, lr}
 80002d4:	b088      	sub	sp, #32
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80002d6:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 80002da:	69da      	ldr	r2, [r3, #28]
 80002dc:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80002e0:	61da      	str	r2, [r3, #28]
 80002e2:	69da      	ldr	r2, [r3, #28]
 80002e4:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80002e8:	9201      	str	r2, [sp, #4]
 80002ea:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ec:	695a      	ldr	r2, [r3, #20]
 80002ee:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80002f2:	615a      	str	r2, [r3, #20]
 80002f4:	695b      	ldr	r3, [r3, #20]
 80002f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002fa:	9302      	str	r3, [sp, #8]
 80002fc:	9b02      	ldr	r3, [sp, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80002fe:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000302:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000304:	2302      	movs	r3, #2
 8000306:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000308:	2400      	movs	r4, #0
 800030a:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800030c:	2303      	movs	r3, #3
 800030e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM1;
 8000310:	2309      	movs	r3, #9
 8000312:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000314:	a903      	add	r1, sp, #12
 8000316:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800031a:	f001 fa91 	bl	8001840 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 800031e:	4622      	mov	r2, r4
 8000320:	4621      	mov	r1, r4
 8000322:	2014      	movs	r0, #20
 8000324:	f001 fa24 	bl	8001770 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ( USB_LP_CAN_RX0_IRQn);
 8000328:	2014      	movs	r0, #20
 800032a:	f001 fa53 	bl	80017d4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 800032e:	4622      	mov	r2, r4
 8000330:	4621      	mov	r1, r4
 8000332:	2015      	movs	r0, #21
 8000334:	f001 fa1c 	bl	8001770 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 8000338:	2015      	movs	r0, #21
 800033a:	f001 fa4b 	bl	80017d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 800033e:	b008      	add	sp, #32
 8000340:	bd10      	pop	{r4, pc}
 8000342:	bf00      	nop
 8000344:	40006400 	.word	0x40006400

08000348 <CAN_Odbior>:
  }

}

void CAN_Odbior()
{
 8000348:	b508      	push	{r3, lr}
	int8_t motorDuty = 0;
	switch (CAN_RxHeader.StdId)
 800034a:	4b12      	ldr	r3, [pc, #72]	; (8000394 <CAN_Odbior+0x4c>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	2b15      	cmp	r3, #21
 8000350:	d00e      	beq.n	8000370 <CAN_Odbior+0x28>
 8000352:	2b65      	cmp	r3, #101	; 0x65
 8000354:	d002      	beq.n	800035c <CAN_Odbior+0x14>
 8000356:	2b14      	cmp	r3, #20
 8000358:	d014      	beq.n	8000384 <CAN_Odbior+0x3c>
 800035a:	bd08      	pop	{r3, pc}
	{
	case 101:
		if (CAN_Data[0]==1) StartMotors();
 800035c:	4b0e      	ldr	r3, [pc, #56]	; (8000398 <CAN_Odbior+0x50>)
 800035e:	781b      	ldrb	r3, [r3, #0]
 8000360:	2b01      	cmp	r3, #1
 8000362:	d002      	beq.n	800036a <CAN_Odbior+0x22>
		else StopMotors();
 8000364:	f000 f8e0 	bl	8000528 <StopMotors>
 8000368:	bd08      	pop	{r3, pc}
		if (CAN_Data[0]==1) StartMotors();
 800036a:	f000 f8bd 	bl	80004e8 <StartMotors>
 800036e:	bd08      	pop	{r3, pc}
		#ifdef LEWA_STRONA
			REG_SetReference(CAN_Data[0]);
		#endif
		break;*/
	case 21:
		if (CAN_Data[0]==1) StartMotors();
 8000370:	4b09      	ldr	r3, [pc, #36]	; (8000398 <CAN_Odbior+0x50>)
 8000372:	781b      	ldrb	r3, [r3, #0]
 8000374:	2b01      	cmp	r3, #1
 8000376:	d002      	beq.n	800037e <CAN_Odbior+0x36>
		else StopMotors();
 8000378:	f000 f8d6 	bl	8000528 <StopMotors>
 800037c:	bd08      	pop	{r3, pc}
		if (CAN_Data[0]==1) StartMotors();
 800037e:	f000 f8b3 	bl	80004e8 <StartMotors>
 8000382:	bd08      	pop	{r3, pc}
		motorDuty = -(int8_t)CAN_Data[0];
		REG_SetReference(motorDuty);
#endif //LEFT_MOTORS

#ifdef RIGHT_MOTORS
		motorDuty = -(int8_t)CAN_Data[1];
 8000384:	4b04      	ldr	r3, [pc, #16]	; (8000398 <CAN_Odbior+0x50>)
 8000386:	7858      	ldrb	r0, [r3, #1]
 8000388:	4240      	negs	r0, r0
		REG_SetReference(motorDuty);
 800038a:	b240      	sxtb	r0, r0
 800038c:	f000 f908 	bl	80005a0 <REG_SetReference>
#endif //RIGHT_MOTORS

		break;
	}
}
 8000390:	e7e3      	b.n	800035a <CAN_Odbior+0x12>
 8000392:	bf00      	nop
 8000394:	20000844 	.word	0x20000844
 8000398:	20000860 	.word	0x20000860

0800039c <HAL_CAN_RxFifo0MsgPendingCallback>:
{
 800039c:	b508      	push	{r3, lr}
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0  , &CAN_RxHeader, CAN_Data);
 800039e:	4b04      	ldr	r3, [pc, #16]	; (80003b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x14>)
 80003a0:	4a04      	ldr	r2, [pc, #16]	; (80003b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x18>)
 80003a2:	2100      	movs	r1, #0
 80003a4:	f000 ffee 	bl	8001384 <HAL_CAN_GetRxMessage>
	CAN_Odbior();
 80003a8:	f7ff ffce 	bl	8000348 <CAN_Odbior>
 80003ac:	bd08      	pop	{r3, pc}
 80003ae:	bf00      	nop
 80003b0:	20000860 	.word	0x20000860
 80003b4:	20000844 	.word	0x20000844

080003b8 <HAL_CAN_RxFifo1MsgPendingCallback>:
{
 80003b8:	b508      	push	{r3, lr}
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1  , &CAN_RxHeader, CAN_Data);
 80003ba:	4b04      	ldr	r3, [pc, #16]	; (80003cc <HAL_CAN_RxFifo1MsgPendingCallback+0x14>)
 80003bc:	4a04      	ldr	r2, [pc, #16]	; (80003d0 <HAL_CAN_RxFifo1MsgPendingCallback+0x18>)
 80003be:	2101      	movs	r1, #1
 80003c0:	f000 ffe0 	bl	8001384 <HAL_CAN_GetRxMessage>
	CAN_Odbior();
 80003c4:	f7ff ffc0 	bl	8000348 <CAN_Odbior>
 80003c8:	bd08      	pop	{r3, pc}
 80003ca:	bf00      	nop
 80003cc:	20000860 	.word	0x20000860
 80003d0:	20000844 	.word	0x20000844

080003d4 <PWM_Init>:
#include <PWMlibF3.h>
#include "CANlibF3.h"

void PWM_Init()
{
 80003d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003d6:	b08b      	sub	sp, #44	; 0x2c
	 /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003d8:	4b3e      	ldr	r3, [pc, #248]	; (80004d4 <PWM_Init+0x100>)
 80003da:	695a      	ldr	r2, [r3, #20]
 80003dc:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80003e0:	615a      	str	r2, [r3, #20]
 80003e2:	695a      	ldr	r2, [r3, #20]
 80003e4:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 80003e8:	9201      	str	r2, [sp, #4]
 80003ea:	9a01      	ldr	r2, [sp, #4]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003ec:	695a      	ldr	r2, [r3, #20]
 80003ee:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80003f2:	615a      	str	r2, [r3, #20]
 80003f4:	695a      	ldr	r2, [r3, #20]
 80003f6:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 80003fa:	9202      	str	r2, [sp, #8]
 80003fc:	9a02      	ldr	r2, [sp, #8]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003fe:	695a      	ldr	r2, [r3, #20]
 8000400:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000404:	615a      	str	r2, [r3, #20]
 8000406:	695a      	ldr	r2, [r3, #20]
 8000408:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 800040c:	9203      	str	r2, [sp, #12]
 800040e:	9a03      	ldr	r2, [sp, #12]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000410:	695a      	ldr	r2, [r3, #20]
 8000412:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000416:	615a      	str	r2, [r3, #20]
 8000418:	695b      	ldr	r3, [r3, #20]
 800041a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800041e:	9304      	str	r3, [sp, #16]
 8000420:	9b04      	ldr	r3, [sp, #16]

	  GPIO_InitTypeDef GPIO_InitStruct;


   /*Configure GPIO pin Output Level */
	   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000422:	4f2d      	ldr	r7, [pc, #180]	; (80004d8 <PWM_Init+0x104>)
 8000424:	2200      	movs	r2, #0
 8000426:	f24c 01c0 	movw	r1, #49344	; 0xc0c0
 800042a:	4638      	mov	r0, r7
 800042c:	f001 fad9 	bl	80019e2 <HAL_GPIO_WritePin>

	   /*Configure GPIO pin Output Level */
	   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8000430:	4d2a      	ldr	r5, [pc, #168]	; (80004dc <PWM_Init+0x108>)
 8000432:	2200      	movs	r2, #0
 8000434:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8000438:	4628      	mov	r0, r5
 800043a:	f001 fad2 	bl	80019e2 <HAL_GPIO_WritePin>

	   /*Configure GPIO pins : PC14 PC15 PC6 PC7 */
	   GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_6|GPIO_PIN_7;
 800043e:	f24c 03c0 	movw	r3, #49344	; 0xc0c0
 8000442:	9305      	str	r3, [sp, #20]
	   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000444:	2601      	movs	r6, #1
 8000446:	9606      	str	r6, [sp, #24]
	   GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000448:	2400      	movs	r4, #0
 800044a:	9407      	str	r4, [sp, #28]
	   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800044c:	9408      	str	r4, [sp, #32]
	   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800044e:	a905      	add	r1, sp, #20
 8000450:	4638      	mov	r0, r7
 8000452:	f001 f9f5 	bl	8001840 <HAL_GPIO_Init>

	   /*Configure GPIO pins : PB10 PB11 */
	   GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000456:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800045a:	9305      	str	r3, [sp, #20]
	   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800045c:	9606      	str	r6, [sp, #24]
	   GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045e:	9407      	str	r4, [sp, #28]
	   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000460:	9408      	str	r4, [sp, #32]
	   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000462:	a905      	add	r1, sp, #20
 8000464:	4628      	mov	r0, r5
 8000466:	f001 f9eb 	bl	8001840 <HAL_GPIO_Init>


	   /*Stop Motors*/

	   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14 | GPIO_PIN_6, GPIO_PIN_RESET);
 800046a:	4622      	mov	r2, r4
 800046c:	f244 0140 	movw	r1, #16448	; 0x4040
 8000470:	4638      	mov	r0, r7
 8000472:	f001 fab6 	bl	80019e2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8000476:	4632      	mov	r2, r6
 8000478:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800047c:	4628      	mov	r0, r5
 800047e:	f001 fab0 	bl	80019e2 <HAL_GPIO_WritePin>

	   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15 | GPIO_PIN_7, GPIO_PIN_RESET);
 8000482:	4622      	mov	r2, r4
 8000484:	f248 0180 	movw	r1, #32896	; 0x8080
 8000488:	4638      	mov	r0, r7
 800048a:	f001 faaa 	bl	80019e2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 800048e:	4632      	mov	r2, r6
 8000490:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000494:	4628      	mov	r0, r5
 8000496:	f001 faa4 	bl	80019e2 <HAL_GPIO_WritePin>
	   /*Timers*/


	   HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 800049a:	4d11      	ldr	r5, [pc, #68]	; (80004e0 <PWM_Init+0x10c>)
 800049c:	4621      	mov	r1, r4
 800049e:	4628      	mov	r0, r5
 80004a0:	f002 fc0a 	bl	8002cb8 <HAL_TIM_PWM_Start>
	   HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_2);
 80004a4:	2104      	movs	r1, #4
 80004a6:	4628      	mov	r0, r5
 80004a8:	f002 fc06 	bl	8002cb8 <HAL_TIM_PWM_Start>

	   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80004ac:	4d0d      	ldr	r5, [pc, #52]	; (80004e4 <PWM_Init+0x110>)
 80004ae:	4621      	mov	r1, r4
 80004b0:	4628      	mov	r0, r5
 80004b2:	f002 fc01 	bl	8002cb8 <HAL_TIM_PWM_Start>
	   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80004b6:	2104      	movs	r1, #4
 80004b8:	4628      	mov	r0, r5
 80004ba:	f002 fbfd 	bl	8002cb8 <HAL_TIM_PWM_Start>
	   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80004be:	2108      	movs	r1, #8
 80004c0:	4628      	mov	r0, r5
 80004c2:	f002 fbf9 	bl	8002cb8 <HAL_TIM_PWM_Start>
	   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80004c6:	210c      	movs	r1, #12
 80004c8:	4628      	mov	r0, r5
 80004ca:	f002 fbf5 	bl	8002cb8 <HAL_TIM_PWM_Start>

}
 80004ce:	b00b      	add	sp, #44	; 0x2c
 80004d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d2:	bf00      	nop
 80004d4:	40021000 	.word	0x40021000
 80004d8:	48000800 	.word	0x48000800
 80004dc:	48000400 	.word	0x48000400
 80004e0:	20000870 	.word	0x20000870
 80004e4:	20000900 	.word	0x20000900

080004e8 <StartMotors>:

void StartMotors(){ // Okre
 80004e8:	b538      	push	{r3, r4, r5, lr}

	  	   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14 | GPIO_PIN_6, GPIO_PIN_RESET);
 80004ea:	4d0d      	ldr	r5, [pc, #52]	; (8000520 <StartMotors+0x38>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	f244 0140 	movw	r1, #16448	; 0x4040
 80004f2:	4628      	mov	r0, r5
 80004f4:	f001 fa75 	bl	80019e2 <HAL_GPIO_WritePin>
		   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80004f8:	4c0a      	ldr	r4, [pc, #40]	; (8000524 <StartMotors+0x3c>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000500:	4620      	mov	r0, r4
 8000502:	f001 fa6e 	bl	80019e2 <HAL_GPIO_WritePin>

		   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15 | GPIO_PIN_7, GPIO_PIN_SET);
 8000506:	2201      	movs	r2, #1
 8000508:	f248 0180 	movw	r1, #32896	; 0x8080
 800050c:	4628      	mov	r0, r5
 800050e:	f001 fa68 	bl	80019e2 <HAL_GPIO_WritePin>
		   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8000512:	2201      	movs	r2, #1
 8000514:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000518:	4620      	mov	r0, r4
 800051a:	f001 fa62 	bl	80019e2 <HAL_GPIO_WritePin>
 800051e:	bd38      	pop	{r3, r4, r5, pc}
 8000520:	48000800 	.word	0x48000800
 8000524:	48000400 	.word	0x48000400

08000528 <StopMotors>:
}
void StopMotors(){
 8000528:	b538      	push	{r3, r4, r5, lr}
	   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14 | GPIO_PIN_6, GPIO_PIN_SET);
 800052a:	4d0d      	ldr	r5, [pc, #52]	; (8000560 <StopMotors+0x38>)
 800052c:	2201      	movs	r2, #1
 800052e:	f244 0140 	movw	r1, #16448	; 0x4040
 8000532:	4628      	mov	r0, r5
 8000534:	f001 fa55 	bl	80019e2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8000538:	4c0a      	ldr	r4, [pc, #40]	; (8000564 <StopMotors+0x3c>)
 800053a:	2201      	movs	r2, #1
 800053c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000540:	4620      	mov	r0, r4
 8000542:	f001 fa4e 	bl	80019e2 <HAL_GPIO_WritePin>

	   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15 | GPIO_PIN_7, GPIO_PIN_RESET);
 8000546:	2200      	movs	r2, #0
 8000548:	f248 0180 	movw	r1, #32896	; 0x8080
 800054c:	4628      	mov	r0, r5
 800054e:	f001 fa48 	bl	80019e2 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8000552:	2200      	movs	r2, #0
 8000554:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000558:	4620      	mov	r0, r4
 800055a:	f001 fa42 	bl	80019e2 <HAL_GPIO_WritePin>
 800055e:	bd38      	pop	{r3, r4, r5, pc}
 8000560:	48000800 	.word	0x48000800
 8000564:	48000400 	.word	0x48000400

08000568 <PWM_Set>:
	TIM15->CCR2 = 0;	//motor1
	}
#endif //LEFT_MOTORS

#ifdef RIGHT_MOTORS
	if (counter>0)
 8000568:	2800      	cmp	r0, #0
 800056a:	dd0a      	ble.n	8000582 <PWM_Set+0x1a>
	{
	TIM1->CCR3 = counter;
 800056c:	4b0b      	ldr	r3, [pc, #44]	; (800059c <PWM_Set+0x34>)
 800056e:	63d8      	str	r0, [r3, #60]	; 0x3c
	TIM1->CCR4 = 0;       //motor3
 8000570:	2200      	movs	r2, #0
 8000572:	641a      	str	r2, [r3, #64]	; 0x40

	TIM1->CCR1 = counter;
 8000574:	6358      	str	r0, [r3, #52]	; 0x34
	TIM1->CCR2 = 0;       //motor2
 8000576:	639a      	str	r2, [r3, #56]	; 0x38

	TIM15->CCR1 = counter;
 8000578:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 800057c:	6358      	str	r0, [r3, #52]	; 0x34
	TIM15->CCR2 = 0;			//motor1
 800057e:	639a      	str	r2, [r3, #56]	; 0x38
 8000580:	4770      	bx	lr
	}
	else
	{
	TIM1->CCR3= 0;
 8000582:	4b06      	ldr	r3, [pc, #24]	; (800059c <PWM_Set+0x34>)
 8000584:	2200      	movs	r2, #0
 8000586:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM1->CCR4 = -counter; 		//motor3
 8000588:	4240      	negs	r0, r0
 800058a:	6418      	str	r0, [r3, #64]	; 0x40

	TIM1->CCR1 = 0;
 800058c:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = -counter;		//motor2
 800058e:	6398      	str	r0, [r3, #56]	; 0x38

	TIM15->CCR1 = 0;
 8000590:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8000594:	635a      	str	r2, [r3, #52]	; 0x34
	TIM15->CCR2 = -counter;	//motor1
 8000596:	6398      	str	r0, [r3, #56]	; 0x38
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	40012c00 	.word	0x40012c00

080005a0 <REG_SetReference>:

}

void REG_SetReference(int16_t speed)
{
	ReferencePulse=speed*REFERENCE_MULTIPILER;
 80005a0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80005a4:	0043      	lsls	r3, r0, #1
 80005a6:	4a01      	ldr	r2, [pc, #4]	; (80005ac <REG_SetReference+0xc>)
 80005a8:	8013      	strh	r3, [r2, #0]
 80005aa:	4770      	bx	lr
 80005ac:	20000038 	.word	0x20000038

080005b0 <SetInertial>:
}
void SetInertial()
{
	CurrentPulseFloat += (InertialGain*((float)(ReferencePulse)-(float)(CurrentPulse)));
 80005b0:	4b10      	ldr	r3, [pc, #64]	; (80005f4 <SetInertial+0x44>)
 80005b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005b6:	ee07 3a90 	vmov	s15, r3
 80005ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80005be:	4a0e      	ldr	r2, [pc, #56]	; (80005f8 <SetInertial+0x48>)
 80005c0:	f9b2 3000 	ldrsh.w	r3, [r2]
 80005c4:	ee07 3a90 	vmov	s15, r3
 80005c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80005cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80005d0:	4b0a      	ldr	r3, [pc, #40]	; (80005fc <SetInertial+0x4c>)
 80005d2:	ed93 7a00 	vldr	s14, [r3]
 80005d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005da:	4b09      	ldr	r3, [pc, #36]	; (8000600 <SetInertial+0x50>)
 80005dc:	ed93 7a00 	vldr	s14, [r3]
 80005e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80005e4:	edc3 7a00 	vstr	s15, [r3]
	CurrentPulse = (int16_t) CurrentPulseFloat;
 80005e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80005ec:	ee17 3a90 	vmov	r3, s15
 80005f0:	8013      	strh	r3, [r2, #0]
 80005f2:	4770      	bx	lr
 80005f4:	20000038 	.word	0x20000038
 80005f8:	20000032 	.word	0x20000032
 80005fc:	20000004 	.word	0x20000004
 8000600:	20000034 	.word	0x20000034

08000604 <REG_MainFunction>:
{
 8000604:	b508      	push	{r3, lr}
	SetInertial();
 8000606:	f7ff ffd3 	bl	80005b0 <SetInertial>
	PWM_Set(CurrentPulse);
 800060a:	4b03      	ldr	r3, [pc, #12]	; (8000618 <REG_MainFunction+0x14>)
 800060c:	f9b3 0000 	ldrsh.w	r0, [r3]
 8000610:	f7ff ffaa 	bl	8000568 <PWM_Set>
 8000614:	bd08      	pop	{r3, pc}
 8000616:	bf00      	nop
 8000618:	20000032 	.word	0x20000032

0800061c <HAL_TIM_IC_CaptureCallback>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800061c:	b538      	push	{r3, r4, r5, lr}
 800061e:	4604      	mov	r4, r0


	 if (htim->Instance==TIM2)
 8000620:	6803      	ldr	r3, [r0, #0]
 8000622:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000626:	d008      	beq.n	800063a <HAL_TIM_IC_CaptureCallback+0x1e>

			 //period_motor_1 = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_2);

		  }

		 if (htim->Instance==TIM16)
 8000628:	6822      	ldr	r2, [r4, #0]
 800062a:	4b39      	ldr	r3, [pc, #228]	; (8000710 <HAL_TIM_IC_CaptureCallback+0xf4>)
 800062c:	429a      	cmp	r2, r3
 800062e:	d029      	beq.n	8000684 <HAL_TIM_IC_CaptureCallback+0x68>
					 EnkPeriod[1] = (-1)*AbsEnkPeriod[1];
				 }

			  }

		 if (htim->Instance==TIM17)
 8000630:	6822      	ldr	r2, [r4, #0]
 8000632:	4b38      	ldr	r3, [pc, #224]	; (8000714 <HAL_TIM_IC_CaptureCallback+0xf8>)
 8000634:	429a      	cmp	r2, r3
 8000636:	d048      	beq.n	80006ca <HAL_TIM_IC_CaptureCallback+0xae>
 8000638:	bd38      	pop	{r3, r4, r5, pc}
		 	 AbsEnkPeriod[0]=HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_2);
 800063a:	4d37      	ldr	r5, [pc, #220]	; (8000718 <HAL_TIM_IC_CaptureCallback+0xfc>)
 800063c:	2104      	movs	r1, #4
 800063e:	4628      	mov	r0, r5
 8000640:	f001 ff87 	bl	8002552 <HAL_TIM_ReadCapturedValue>
 8000644:	4b35      	ldr	r3, [pc, #212]	; (800071c <HAL_TIM_IC_CaptureCallback+0x100>)
 8000646:	6018      	str	r0, [r3, #0]
			 __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000648:	682b      	ldr	r3, [r5, #0]
 800064a:	2200      	movs	r2, #0
 800064c:	625a      	str	r2, [r3, #36]	; 0x24
			 if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_SET)
 800064e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000652:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000656:	f001 f9bd 	bl	80019d4 <HAL_GPIO_ReadPin>
 800065a:	2801      	cmp	r0, #1
 800065c:	d00d      	beq.n	800067a <HAL_TIM_IC_CaptureCallback+0x5e>
			 else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET)
 800065e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000662:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000666:	f001 f9b5 	bl	80019d4 <HAL_GPIO_ReadPin>
 800066a:	2800      	cmp	r0, #0
 800066c:	d1dc      	bne.n	8000628 <HAL_TIM_IC_CaptureCallback+0xc>
				 EnkPeriod[0]= (-1)*AbsEnkPeriod[0];
 800066e:	4b2b      	ldr	r3, [pc, #172]	; (800071c <HAL_TIM_IC_CaptureCallback+0x100>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	425b      	negs	r3, r3
 8000674:	4a2a      	ldr	r2, [pc, #168]	; (8000720 <HAL_TIM_IC_CaptureCallback+0x104>)
 8000676:	6013      	str	r3, [r2, #0]
 8000678:	e7d6      	b.n	8000628 <HAL_TIM_IC_CaptureCallback+0xc>
				EnkPeriod[0]= AbsEnkPeriod[0];
 800067a:	4b28      	ldr	r3, [pc, #160]	; (800071c <HAL_TIM_IC_CaptureCallback+0x100>)
 800067c:	681a      	ldr	r2, [r3, #0]
 800067e:	4b28      	ldr	r3, [pc, #160]	; (8000720 <HAL_TIM_IC_CaptureCallback+0x104>)
 8000680:	601a      	str	r2, [r3, #0]
 8000682:	e7d1      	b.n	8000628 <HAL_TIM_IC_CaptureCallback+0xc>
			 AbsEnkPeriod[1]=HAL_TIM_ReadCapturedValue(&htim16, TIM_CHANNEL_1);
 8000684:	4d27      	ldr	r5, [pc, #156]	; (8000724 <HAL_TIM_IC_CaptureCallback+0x108>)
 8000686:	2100      	movs	r1, #0
 8000688:	4628      	mov	r0, r5
 800068a:	f001 ff62 	bl	8002552 <HAL_TIM_ReadCapturedValue>
 800068e:	4b23      	ldr	r3, [pc, #140]	; (800071c <HAL_TIM_IC_CaptureCallback+0x100>)
 8000690:	6058      	str	r0, [r3, #4]
			 __HAL_TIM_SET_COUNTER(&htim16, 0);
 8000692:	682b      	ldr	r3, [r5, #0]
 8000694:	2200      	movs	r2, #0
 8000696:	625a      	str	r2, [r3, #36]	; 0x24
				 if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_10) == GPIO_PIN_SET)
 8000698:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800069c:	4822      	ldr	r0, [pc, #136]	; (8000728 <HAL_TIM_IC_CaptureCallback+0x10c>)
 800069e:	f001 f999 	bl	80019d4 <HAL_GPIO_ReadPin>
 80006a2:	2801      	cmp	r0, #1
 80006a4:	d00c      	beq.n	80006c0 <HAL_TIM_IC_CaptureCallback+0xa4>
				 else if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_10) == GPIO_PIN_RESET)
 80006a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006aa:	481f      	ldr	r0, [pc, #124]	; (8000728 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80006ac:	f001 f992 	bl	80019d4 <HAL_GPIO_ReadPin>
 80006b0:	2800      	cmp	r0, #0
 80006b2:	d1bd      	bne.n	8000630 <HAL_TIM_IC_CaptureCallback+0x14>
					 EnkPeriod[1] = (-1)*AbsEnkPeriod[1];
 80006b4:	4b19      	ldr	r3, [pc, #100]	; (800071c <HAL_TIM_IC_CaptureCallback+0x100>)
 80006b6:	685b      	ldr	r3, [r3, #4]
 80006b8:	425b      	negs	r3, r3
 80006ba:	4a19      	ldr	r2, [pc, #100]	; (8000720 <HAL_TIM_IC_CaptureCallback+0x104>)
 80006bc:	6053      	str	r3, [r2, #4]
 80006be:	e7b7      	b.n	8000630 <HAL_TIM_IC_CaptureCallback+0x14>
					 EnkPeriod[1]= AbsEnkPeriod[1];
 80006c0:	4b16      	ldr	r3, [pc, #88]	; (800071c <HAL_TIM_IC_CaptureCallback+0x100>)
 80006c2:	685a      	ldr	r2, [r3, #4]
 80006c4:	4b16      	ldr	r3, [pc, #88]	; (8000720 <HAL_TIM_IC_CaptureCallback+0x104>)
 80006c6:	605a      	str	r2, [r3, #4]
 80006c8:	e7b2      	b.n	8000630 <HAL_TIM_IC_CaptureCallback+0x14>
			  {
			 AbsEnkPeriod[1]=HAL_TIM_ReadCapturedValue(&htim17, TIM_CHANNEL_1);
 80006ca:	4c18      	ldr	r4, [pc, #96]	; (800072c <HAL_TIM_IC_CaptureCallback+0x110>)
 80006cc:	2100      	movs	r1, #0
 80006ce:	4620      	mov	r0, r4
 80006d0:	f001 ff3f 	bl	8002552 <HAL_TIM_ReadCapturedValue>
 80006d4:	4b11      	ldr	r3, [pc, #68]	; (800071c <HAL_TIM_IC_CaptureCallback+0x100>)
 80006d6:	6058      	str	r0, [r3, #4]
			 __HAL_TIM_SET_COUNTER(&htim17, 0);
 80006d8:	6823      	ldr	r3, [r4, #0]
 80006da:	2200      	movs	r2, #0
 80006dc:	625a      	str	r2, [r3, #36]	; 0x24
				 if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_11) == GPIO_PIN_SET)
 80006de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006e2:	4811      	ldr	r0, [pc, #68]	; (8000728 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80006e4:	f001 f976 	bl	80019d4 <HAL_GPIO_ReadPin>
 80006e8:	2801      	cmp	r0, #1
 80006ea:	d00c      	beq.n	8000706 <HAL_TIM_IC_CaptureCallback+0xea>
				 {
					 EnkPeriod[2]= AbsEnkPeriod[2];
				 }
				 else if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_11) == GPIO_PIN_RESET)
 80006ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006f0:	480d      	ldr	r0, [pc, #52]	; (8000728 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80006f2:	f001 f96f 	bl	80019d4 <HAL_GPIO_ReadPin>
 80006f6:	2800      	cmp	r0, #0
 80006f8:	d19e      	bne.n	8000638 <HAL_TIM_IC_CaptureCallback+0x1c>
				 {
					 EnkPeriod[2]= (-1)*AbsEnkPeriod[2];
 80006fa:	4b08      	ldr	r3, [pc, #32]	; (800071c <HAL_TIM_IC_CaptureCallback+0x100>)
 80006fc:	689b      	ldr	r3, [r3, #8]
 80006fe:	425b      	negs	r3, r3
 8000700:	4a07      	ldr	r2, [pc, #28]	; (8000720 <HAL_TIM_IC_CaptureCallback+0x104>)
 8000702:	6093      	str	r3, [r2, #8]
				 }
			  }
}
 8000704:	e798      	b.n	8000638 <HAL_TIM_IC_CaptureCallback+0x1c>
					 EnkPeriod[2]= AbsEnkPeriod[2];
 8000706:	4b05      	ldr	r3, [pc, #20]	; (800071c <HAL_TIM_IC_CaptureCallback+0x100>)
 8000708:	689a      	ldr	r2, [r3, #8]
 800070a:	4b05      	ldr	r3, [pc, #20]	; (8000720 <HAL_TIM_IC_CaptureCallback+0x104>)
 800070c:	609a      	str	r2, [r3, #8]
 800070e:	bd38      	pop	{r3, r4, r5, pc}
 8000710:	40014400 	.word	0x40014400
 8000714:	40014800 	.word	0x40014800
 8000718:	20000950 	.word	0x20000950
 800071c:	20000990 	.word	0x20000990
 8000720:	20000944 	.word	0x20000944
 8000724:	2000099c 	.word	0x2000099c
 8000728:	48000800 	.word	0x48000800
 800072c:	200008b0 	.word	0x200008b0

08000730 <ENK_TIM_Init>:
	f_obr_motor_2 = freq*50/(abs_period2*pres*64);
	f_obr_motor_3 = freq*50/(abs_period3*pres*64);
}

void ENK_TIM_Init()
{
 8000730:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000732:	b08b      	sub	sp, #44	; 0x2c
	 __HAL_RCC_GPIOF_CLK_ENABLE();
 8000734:	4b33      	ldr	r3, [pc, #204]	; (8000804 <ENK_TIM_Init+0xd4>)
 8000736:	695a      	ldr	r2, [r3, #20]
 8000738:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800073c:	615a      	str	r2, [r3, #20]
 800073e:	695a      	ldr	r2, [r3, #20]
 8000740:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8000744:	9201      	str	r2, [sp, #4]
 8000746:	9a01      	ldr	r2, [sp, #4]
	 __HAL_RCC_GPIOC_CLK_ENABLE();
 8000748:	695a      	ldr	r2, [r3, #20]
 800074a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800074e:	615a      	str	r2, [r3, #20]
 8000750:	695a      	ldr	r2, [r3, #20]
 8000752:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8000756:	9202      	str	r2, [sp, #8]
 8000758:	9a02      	ldr	r2, [sp, #8]
	 __HAL_RCC_GPIOB_CLK_ENABLE();
 800075a:	695a      	ldr	r2, [r3, #20]
 800075c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000760:	615a      	str	r2, [r3, #20]
 8000762:	695a      	ldr	r2, [r3, #20]
 8000764:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8000768:	9203      	str	r2, [sp, #12]
 800076a:	9a03      	ldr	r2, [sp, #12]
	 __HAL_RCC_GPIOA_CLK_ENABLE();
 800076c:	695a      	ldr	r2, [r3, #20]
 800076e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000772:	615a      	str	r2, [r3, #20]
 8000774:	695b      	ldr	r3, [r3, #20]
 8000776:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800077a:	9304      	str	r3, [sp, #16]
 800077c:	9b04      	ldr	r3, [sp, #16]

	  GPIO_InitTypeDef GPIO_InitStruct;


	   /*Configure GPIO pin Output Level */
	   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11|GPIO_PIN_10, GPIO_PIN_RESET);
 800077e:	4e22      	ldr	r6, [pc, #136]	; (8000808 <ENK_TIM_Init+0xd8>)
 8000780:	2200      	movs	r2, #0
 8000782:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8000786:	4630      	mov	r0, r6
 8000788:	f001 f92b 	bl	80019e2 <HAL_GPIO_WritePin>

	   /*Configure GPIO pin Output Level */
	   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 800078c:	4d1f      	ldr	r5, [pc, #124]	; (800080c <ENK_TIM_Init+0xdc>)
 800078e:	2200      	movs	r2, #0
 8000790:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000794:	4628      	mov	r0, r5
 8000796:	f001 f924 	bl	80019e2 <HAL_GPIO_WritePin>


	   GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 800079a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800079e:	9305      	str	r3, [sp, #20]
	   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007a0:	2400      	movs	r4, #0
 80007a2:	9406      	str	r4, [sp, #24]
	   GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	9407      	str	r4, [sp, #28]
	   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a6:	9408      	str	r4, [sp, #32]
	   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007a8:	a905      	add	r1, sp, #20
 80007aa:	4630      	mov	r0, r6
 80007ac:	f001 f848 	bl	8001840 <HAL_GPIO_Init>


	   GPIO_InitStruct.Pin = GPIO_PIN_15;
 80007b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80007b4:	9305      	str	r3, [sp, #20]
	   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007b6:	9406      	str	r4, [sp, #24]
	   GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b8:	9407      	str	r4, [sp, #28]
	   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ba:	9408      	str	r4, [sp, #32]
	   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007bc:	a905      	add	r1, sp, #20
 80007be:	4628      	mov	r0, r5
 80007c0:	f001 f83e 	bl	8001840 <HAL_GPIO_Init>

   //ENK TIMERS START

  	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 80007c4:	4f12      	ldr	r7, [pc, #72]	; (8000810 <ENK_TIM_Init+0xe0>)
 80007c6:	2104      	movs	r1, #4
 80007c8:	4638      	mov	r0, r7
 80007ca:	f002 faa3 	bl	8002d14 <HAL_TIM_IC_Start_IT>
   	HAL_TIM_IC_Start_IT(&htim16, TIM_CHANNEL_1);
 80007ce:	4e11      	ldr	r6, [pc, #68]	; (8000814 <ENK_TIM_Init+0xe4>)
 80007d0:	4621      	mov	r1, r4
 80007d2:	4630      	mov	r0, r6
 80007d4:	f002 fa9e 	bl	8002d14 <HAL_TIM_IC_Start_IT>
   	HAL_TIM_IC_Start_IT(&htim17, TIM_CHANNEL_1);
 80007d8:	4d0f      	ldr	r5, [pc, #60]	; (8000818 <ENK_TIM_Init+0xe8>)
 80007da:	4621      	mov	r1, r4
 80007dc:	4628      	mov	r0, r5
 80007de:	f002 fa99 	bl	8002d14 <HAL_TIM_IC_Start_IT>
   	__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 80007e2:	683a      	ldr	r2, [r7, #0]
 80007e4:	68d3      	ldr	r3, [r2, #12]
 80007e6:	f043 0301 	orr.w	r3, r3, #1
 80007ea:	60d3      	str	r3, [r2, #12]
   	__HAL_TIM_ENABLE_IT(&htim16, TIM_IT_UPDATE);
 80007ec:	6832      	ldr	r2, [r6, #0]
 80007ee:	68d3      	ldr	r3, [r2, #12]
 80007f0:	f043 0301 	orr.w	r3, r3, #1
 80007f4:	60d3      	str	r3, [r2, #12]
   	__HAL_TIM_ENABLE_IT(&htim17, TIM_IT_UPDATE);
 80007f6:	682a      	ldr	r2, [r5, #0]
 80007f8:	68d3      	ldr	r3, [r2, #12]
 80007fa:	f043 0301 	orr.w	r3, r3, #1
 80007fe:	60d3      	str	r3, [r2, #12]



}
 8000800:	b00b      	add	sp, #44	; 0x2c
 8000802:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000804:	40021000 	.word	0x40021000
 8000808:	48000800 	.word	0x48000800
 800080c:	48000400 	.word	0x48000400
 8000810:	20000950 	.word	0x20000950
 8000814:	2000099c 	.word	0x2000099c
 8000818:	200008b0 	.word	0x200008b0

0800081c <MX_TIM2_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800081c:	b500      	push	{lr}
 800081e:	b08d      	sub	sp, #52	; 0x34
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_IC_InitTypeDef sConfigIC;

  htim2.Instance = TIM2;
 8000820:	4829      	ldr	r0, [pc, #164]	; (80008c8 <MX_TIM2_Init+0xac>)
 8000822:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000826:	6003      	str	r3, [r0, #0]
  htim2.Init.Prescaler = 10;
 8000828:	230a      	movs	r3, #10
 800082a:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800082c:	2300      	movs	r3, #0
 800082e:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 65535;
 8000830:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000834:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000836:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000838:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800083a:	f001 ffc3 	bl	80027c4 <HAL_TIM_Base_Init>
 800083e:	bb28      	cbnz	r0, 800088c <MX_TIM2_Init+0x70>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000840:	a90c      	add	r1, sp, #48	; 0x30
 8000842:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000846:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800084a:	481f      	ldr	r0, [pc, #124]	; (80008c8 <MX_TIM2_Init+0xac>)
 800084c:	f002 f998 	bl	8002b80 <HAL_TIM_ConfigClockSource>
 8000850:	bb10      	cbnz	r0, 8000898 <MX_TIM2_Init+0x7c>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000852:	481d      	ldr	r0, [pc, #116]	; (80008c8 <MX_TIM2_Init+0xac>)
 8000854:	f001 ffe8 	bl	8002828 <HAL_TIM_IC_Init>
 8000858:	bb20      	cbnz	r0, 80008a4 <MX_TIM2_Init+0x88>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800085a:	2300      	movs	r3, #0
 800085c:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800085e:	9307      	str	r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000860:	a905      	add	r1, sp, #20
 8000862:	4819      	ldr	r0, [pc, #100]	; (80008c8 <MX_TIM2_Init+0xac>)
 8000864:	f002 fb82 	bl	8002f6c <HAL_TIMEx_MasterConfigSynchronization>
 8000868:	bb10      	cbnz	r0, 80008b0 <MX_TIM2_Init+0x94>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800086a:	2300      	movs	r3, #0
 800086c:	9301      	str	r3, [sp, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800086e:	2201      	movs	r2, #1
 8000870:	9202      	str	r2, [sp, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000872:	9303      	str	r3, [sp, #12]
  sConfigIC.ICFilter = 15;
 8000874:	230f      	movs	r3, #15
 8000876:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000878:	2204      	movs	r2, #4
 800087a:	eb0d 0102 	add.w	r1, sp, r2
 800087e:	4812      	ldr	r0, [pc, #72]	; (80008c8 <MX_TIM2_Init+0xac>)
 8000880:	f002 f912 	bl	8002aa8 <HAL_TIM_IC_ConfigChannel>
 8000884:	b9d0      	cbnz	r0, 80008bc <MX_TIM2_Init+0xa0>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 8000886:	b00d      	add	sp, #52	; 0x34
 8000888:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 800088c:	f240 21da 	movw	r1, #730	; 0x2da
 8000890:	480e      	ldr	r0, [pc, #56]	; (80008cc <MX_TIM2_Init+0xb0>)
 8000892:	f000 fab1 	bl	8000df8 <_Error_Handler>
 8000896:	e7d3      	b.n	8000840 <MX_TIM2_Init+0x24>
    _Error_Handler(__FILE__, __LINE__);
 8000898:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 800089c:	480b      	ldr	r0, [pc, #44]	; (80008cc <MX_TIM2_Init+0xb0>)
 800089e:	f000 faab 	bl	8000df8 <_Error_Handler>
 80008a2:	e7d6      	b.n	8000852 <MX_TIM2_Init+0x36>
    _Error_Handler(__FILE__, __LINE__);
 80008a4:	f240 21e5 	movw	r1, #741	; 0x2e5
 80008a8:	4808      	ldr	r0, [pc, #32]	; (80008cc <MX_TIM2_Init+0xb0>)
 80008aa:	f000 faa5 	bl	8000df8 <_Error_Handler>
 80008ae:	e7d4      	b.n	800085a <MX_TIM2_Init+0x3e>
    _Error_Handler(__FILE__, __LINE__);
 80008b0:	f44f 713b 	mov.w	r1, #748	; 0x2ec
 80008b4:	4805      	ldr	r0, [pc, #20]	; (80008cc <MX_TIM2_Init+0xb0>)
 80008b6:	f000 fa9f 	bl	8000df8 <_Error_Handler>
 80008ba:	e7d6      	b.n	800086a <MX_TIM2_Init+0x4e>
    _Error_Handler(__FILE__, __LINE__);
 80008bc:	f240 21f5 	movw	r1, #757	; 0x2f5
 80008c0:	4802      	ldr	r0, [pc, #8]	; (80008cc <MX_TIM2_Init+0xb0>)
 80008c2:	f000 fa99 	bl	8000df8 <_Error_Handler>
}
 80008c6:	e7de      	b.n	8000886 <MX_TIM2_Init+0x6a>
 80008c8:	20000950 	.word	0x20000950
 80008cc:	08003120 	.word	0x08003120

080008d0 <MX_TIM16_Init>:

}
/* TIM16 init function */

void MX_TIM16_Init(void)
{
 80008d0:	b500      	push	{lr}
 80008d2:	b085      	sub	sp, #20

  TIM_IC_InitTypeDef sConfigIC;

  htim16.Instance = TIM16;
 80008d4:	4819      	ldr	r0, [pc, #100]	; (800093c <MX_TIM16_Init+0x6c>)
 80008d6:	4b1a      	ldr	r3, [pc, #104]	; (8000940 <MX_TIM16_Init+0x70>)
 80008d8:	6003      	str	r3, [r0, #0]
  htim16.Init.Prescaler = 10;
 80008da:	230a      	movs	r3, #10
 80008dc:	6043      	str	r3, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008de:	2300      	movs	r3, #0
 80008e0:	6083      	str	r3, [r0, #8]
  htim16.Init.Period = 0xFFFF;
 80008e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008e6:	60c2      	str	r2, [r0, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008e8:	6103      	str	r3, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 80008ea:	6143      	str	r3, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008ec:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80008ee:	f001 ff69 	bl	80027c4 <HAL_TIM_Base_Init>
 80008f2:	b988      	cbnz	r0, 8000918 <MX_TIM16_Init+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  if (HAL_TIM_IC_Init(&htim16) != HAL_OK)
 80008f4:	4811      	ldr	r0, [pc, #68]	; (800093c <MX_TIM16_Init+0x6c>)
 80008f6:	f001 ff97 	bl	8002828 <HAL_TIM_IC_Init>
 80008fa:	b998      	cbnz	r0, 8000924 <MX_TIM16_Init+0x54>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80008fc:	2200      	movs	r2, #0
 80008fe:	9200      	str	r2, [sp, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000900:	2301      	movs	r3, #1
 8000902:	9301      	str	r3, [sp, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000904:	9202      	str	r2, [sp, #8]
  sConfigIC.ICFilter = 0;
 8000906:	9203      	str	r2, [sp, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim16, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000908:	4669      	mov	r1, sp
 800090a:	480c      	ldr	r0, [pc, #48]	; (800093c <MX_TIM16_Init+0x6c>)
 800090c:	f002 f8cc 	bl	8002aa8 <HAL_TIM_IC_ConfigChannel>
 8000910:	b970      	cbnz	r0, 8000930 <MX_TIM16_Init+0x60>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 8000912:	b005      	add	sp, #20
 8000914:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8000918:	f44f 7151 	mov.w	r1, #836	; 0x344
 800091c:	4809      	ldr	r0, [pc, #36]	; (8000944 <MX_TIM16_Init+0x74>)
 800091e:	f000 fa6b 	bl	8000df8 <_Error_Handler>
 8000922:	e7e7      	b.n	80008f4 <MX_TIM16_Init+0x24>
    _Error_Handler(__FILE__, __LINE__);
 8000924:	f240 3149 	movw	r1, #841	; 0x349
 8000928:	4806      	ldr	r0, [pc, #24]	; (8000944 <MX_TIM16_Init+0x74>)
 800092a:	f000 fa65 	bl	8000df8 <_Error_Handler>
 800092e:	e7e5      	b.n	80008fc <MX_TIM16_Init+0x2c>
    _Error_Handler(__FILE__, __LINE__);
 8000930:	f240 3152 	movw	r1, #850	; 0x352
 8000934:	4803      	ldr	r0, [pc, #12]	; (8000944 <MX_TIM16_Init+0x74>)
 8000936:	f000 fa5f 	bl	8000df8 <_Error_Handler>
}
 800093a:	e7ea      	b.n	8000912 <MX_TIM16_Init+0x42>
 800093c:	2000099c 	.word	0x2000099c
 8000940:	40014400 	.word	0x40014400
 8000944:	08003120 	.word	0x08003120

08000948 <MX_TIM17_Init>:

/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8000948:	b500      	push	{lr}
 800094a:	b085      	sub	sp, #20

  TIM_IC_InitTypeDef sConfigIC;

  htim17.Instance = TIM17;
 800094c:	4819      	ldr	r0, [pc, #100]	; (80009b4 <MX_TIM17_Init+0x6c>)
 800094e:	4b1a      	ldr	r3, [pc, #104]	; (80009b8 <MX_TIM17_Init+0x70>)
 8000950:	6003      	str	r3, [r0, #0]
  htim17.Init.Prescaler = 10;
 8000952:	230a      	movs	r3, #10
 8000954:	6043      	str	r3, [r0, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000956:	2300      	movs	r3, #0
 8000958:	6083      	str	r3, [r0, #8]
  htim17.Init.Period = 0xFFFF;
 800095a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800095e:	60c2      	str	r2, [r0, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000960:	6103      	str	r3, [r0, #16]
  htim17.Init.RepetitionCounter = 0;
 8000962:	6143      	str	r3, [r0, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000964:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000966:	f001 ff2d 	bl	80027c4 <HAL_TIM_Base_Init>
 800096a:	b988      	cbnz	r0, 8000990 <MX_TIM17_Init+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  if (HAL_TIM_IC_Init(&htim17) != HAL_OK)
 800096c:	4811      	ldr	r0, [pc, #68]	; (80009b4 <MX_TIM17_Init+0x6c>)
 800096e:	f001 ff5b 	bl	8002828 <HAL_TIM_IC_Init>
 8000972:	b998      	cbnz	r0, 800099c <MX_TIM17_Init+0x54>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000974:	2200      	movs	r2, #0
 8000976:	9200      	str	r2, [sp, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000978:	2301      	movs	r3, #1
 800097a:	9301      	str	r3, [sp, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800097c:	9202      	str	r2, [sp, #8]
  sConfigIC.ICFilter = 0;
 800097e:	9203      	str	r2, [sp, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim17, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000980:	4669      	mov	r1, sp
 8000982:	480c      	ldr	r0, [pc, #48]	; (80009b4 <MX_TIM17_Init+0x6c>)
 8000984:	f002 f890 	bl	8002aa8 <HAL_TIM_IC_ConfigChannel>
 8000988:	b970      	cbnz	r0, 80009a8 <MX_TIM17_Init+0x60>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 800098a:	b005      	add	sp, #20
 800098c:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8000990:	f240 3166 	movw	r1, #870	; 0x366
 8000994:	4809      	ldr	r0, [pc, #36]	; (80009bc <MX_TIM17_Init+0x74>)
 8000996:	f000 fa2f 	bl	8000df8 <_Error_Handler>
 800099a:	e7e7      	b.n	800096c <MX_TIM17_Init+0x24>
    _Error_Handler(__FILE__, __LINE__);
 800099c:	f240 316b 	movw	r1, #875	; 0x36b
 80009a0:	4806      	ldr	r0, [pc, #24]	; (80009bc <MX_TIM17_Init+0x74>)
 80009a2:	f000 fa29 	bl	8000df8 <_Error_Handler>
 80009a6:	e7e5      	b.n	8000974 <MX_TIM17_Init+0x2c>
    _Error_Handler(__FILE__, __LINE__);
 80009a8:	f44f 715d 	mov.w	r1, #884	; 0x374
 80009ac:	4803      	ldr	r0, [pc, #12]	; (80009bc <MX_TIM17_Init+0x74>)
 80009ae:	f000 fa23 	bl	8000df8 <_Error_Handler>
}
 80009b2:	e7ea      	b.n	800098a <MX_TIM17_Init+0x42>
 80009b4:	200008b0 	.word	0x200008b0
 80009b8:	40014800 	.word	0x40014800
 80009bc:	08003120 	.word	0x08003120

080009c0 <HAL_TIM_Base_MspInit>:


void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009c0:	b510      	push	{r4, lr}
 80009c2:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM1)
 80009c4:	6803      	ldr	r3, [r0, #0]
 80009c6:	4a45      	ldr	r2, [pc, #276]	; (8000adc <HAL_TIM_Base_MspInit+0x11c>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d00a      	beq.n	80009e2 <HAL_TIM_Base_MspInit+0x22>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 80009cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80009d0:	d022      	beq.n	8000a18 <HAL_TIM_Base_MspInit+0x58>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM16)
 80009d2:	4a43      	ldr	r2, [pc, #268]	; (8000ae0 <HAL_TIM_Base_MspInit+0x120>)
 80009d4:	4293      	cmp	r3, r2
 80009d6:	d040      	beq.n	8000a5a <HAL_TIM_Base_MspInit+0x9a>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
  else if(htim_base->Instance==TIM17)
 80009d8:	4a42      	ldr	r2, [pc, #264]	; (8000ae4 <HAL_TIM_Base_MspInit+0x124>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d05d      	beq.n	8000a9a <HAL_TIM_Base_MspInit+0xda>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80009de:	b00a      	add	sp, #40	; 0x28
 80009e0:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 80009e2:	4b41      	ldr	r3, [pc, #260]	; (8000ae8 <HAL_TIM_Base_MspInit+0x128>)
 80009e4:	699a      	ldr	r2, [r3, #24]
 80009e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80009ea:	619a      	str	r2, [r3, #24]
 80009ec:	699b      	ldr	r3, [r3, #24]
 80009ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80009f2:	9301      	str	r3, [sp, #4]
 80009f4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80009f6:	2200      	movs	r2, #0
 80009f8:	4611      	mov	r1, r2
 80009fa:	2019      	movs	r0, #25
 80009fc:	f000 feb8 	bl	8001770 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000a00:	2019      	movs	r0, #25
 8000a02:	f000 fee7 	bl	80017d4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8000a06:	2200      	movs	r2, #0
 8000a08:	4611      	mov	r1, r2
 8000a0a:	201a      	movs	r0, #26
 8000a0c:	f000 feb0 	bl	8001770 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8000a10:	201a      	movs	r0, #26
 8000a12:	f000 fedf 	bl	80017d4 <HAL_NVIC_EnableIRQ>
 8000a16:	e7e2      	b.n	80009de <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a18:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000a1c:	69da      	ldr	r2, [r3, #28]
 8000a1e:	f042 0201 	orr.w	r2, r2, #1
 8000a22:	61da      	str	r2, [r3, #28]
 8000a24:	69db      	ldr	r3, [r3, #28]
 8000a26:	f003 0301 	and.w	r3, r3, #1
 8000a2a:	9302      	str	r3, [sp, #8]
 8000a2c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a2e:	2308      	movs	r3, #8
 8000a30:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a32:	2302      	movs	r3, #2
 8000a34:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a36:	2400      	movs	r4, #0
 8000a38:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a3a:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a40:	a905      	add	r1, sp, #20
 8000a42:	482a      	ldr	r0, [pc, #168]	; (8000aec <HAL_TIM_Base_MspInit+0x12c>)
 8000a44:	f000 fefc 	bl	8001840 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000a48:	4622      	mov	r2, r4
 8000a4a:	4621      	mov	r1, r4
 8000a4c:	201c      	movs	r0, #28
 8000a4e:	f000 fe8f 	bl	8001770 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a52:	201c      	movs	r0, #28
 8000a54:	f000 febe 	bl	80017d4 <HAL_NVIC_EnableIRQ>
 8000a58:	e7c1      	b.n	80009de <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000a5a:	4b23      	ldr	r3, [pc, #140]	; (8000ae8 <HAL_TIM_Base_MspInit+0x128>)
 8000a5c:	699a      	ldr	r2, [r3, #24]
 8000a5e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000a62:	619a      	str	r2, [r3, #24]
 8000a64:	699b      	ldr	r3, [r3, #24]
 8000a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a6a:	9303      	str	r3, [sp, #12]
 8000a6c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000a6e:	2310      	movs	r3, #16
 8000a70:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a72:	2302      	movs	r3, #2
 8000a74:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a76:	2400      	movs	r4, #0
 8000a78:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7a:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a80:	a905      	add	r1, sp, #20
 8000a82:	481a      	ldr	r0, [pc, #104]	; (8000aec <HAL_TIM_Base_MspInit+0x12c>)
 8000a84:	f000 fedc 	bl	8001840 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8000a88:	4622      	mov	r2, r4
 8000a8a:	4621      	mov	r1, r4
 8000a8c:	2019      	movs	r0, #25
 8000a8e:	f000 fe6f 	bl	8001770 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000a92:	2019      	movs	r0, #25
 8000a94:	f000 fe9e 	bl	80017d4 <HAL_NVIC_EnableIRQ>
 8000a98:	e7a1      	b.n	80009de <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8000a9a:	4b13      	ldr	r3, [pc, #76]	; (8000ae8 <HAL_TIM_Base_MspInit+0x128>)
 8000a9c:	699a      	ldr	r2, [r3, #24]
 8000a9e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000aa2:	619a      	str	r2, [r3, #24]
 8000aa4:	699b      	ldr	r3, [r3, #24]
 8000aa6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000aaa:	9304      	str	r3, [sp, #16]
 8000aac:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000aae:	2320      	movs	r3, #32
 8000ab0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab6:	2400      	movs	r4, #0
 8000ab8:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aba:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 8000abc:	230a      	movs	r3, #10
 8000abe:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ac0:	a905      	add	r1, sp, #20
 8000ac2:	480a      	ldr	r0, [pc, #40]	; (8000aec <HAL_TIM_Base_MspInit+0x12c>)
 8000ac4:	f000 febc 	bl	8001840 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8000ac8:	4622      	mov	r2, r4
 8000aca:	4621      	mov	r1, r4
 8000acc:	201a      	movs	r0, #26
 8000ace:	f000 fe4f 	bl	8001770 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8000ad2:	201a      	movs	r0, #26
 8000ad4:	f000 fe7e 	bl	80017d4 <HAL_NVIC_EnableIRQ>
}
 8000ad8:	e781      	b.n	80009de <HAL_TIM_Base_MspInit+0x1e>
 8000ada:	bf00      	nop
 8000adc:	40012c00 	.word	0x40012c00
 8000ae0:	40014400 	.word	0x40014400
 8000ae4:	40014800 	.word	0x40014800
 8000ae8:	40021000 	.word	0x40021000
 8000aec:	48000400 	.word	0x48000400

08000af0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{

  if(htim_pwm->Instance==TIM15)
 8000af0:	6802      	ldr	r2, [r0, #0]
 8000af2:	4b09      	ldr	r3, [pc, #36]	; (8000b18 <HAL_TIM_PWM_MspInit+0x28>)
 8000af4:	429a      	cmp	r2, r3
 8000af6:	d000      	beq.n	8000afa <HAL_TIM_PWM_MspInit+0xa>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8000af8:	4770      	bx	lr
{
 8000afa:	b082      	sub	sp, #8
    __HAL_RCC_TIM15_CLK_ENABLE();
 8000afc:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
 8000b00:	699a      	ldr	r2, [r3, #24]
 8000b02:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000b06:	619a      	str	r2, [r3, #24]
 8000b08:	699b      	ldr	r3, [r3, #24]
 8000b0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b0e:	9301      	str	r3, [sp, #4]
 8000b10:	9b01      	ldr	r3, [sp, #4]
}
 8000b12:	b002      	add	sp, #8
 8000b14:	e7f0      	b.n	8000af8 <HAL_TIM_PWM_MspInit+0x8>
 8000b16:	bf00      	nop
 8000b18:	40014000 	.word	0x40014000

08000b1c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b1c:	b530      	push	{r4, r5, lr}
 8000b1e:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
 8000b20:	6803      	ldr	r3, [r0, #0]
 8000b22:	4a18      	ldr	r2, [pc, #96]	; (8000b84 <HAL_TIM_MspPostInit+0x68>)
 8000b24:	4293      	cmp	r3, r2
 8000b26:	d004      	beq.n	8000b32 <HAL_TIM_MspPostInit+0x16>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(htim->Instance==TIM15)
 8000b28:	4a17      	ldr	r2, [pc, #92]	; (8000b88 <HAL_TIM_MspPostInit+0x6c>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d01b      	beq.n	8000b66 <HAL_TIM_MspPostInit+0x4a>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8000b2e:	b007      	add	sp, #28
 8000b30:	bd30      	pop	{r4, r5, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b32:	230c      	movs	r3, #12
 8000b34:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b36:	2502      	movs	r5, #2
 8000b38:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3a:	2400      	movs	r4, #0
 8000b3c:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b3e:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000b40:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b42:	a901      	add	r1, sp, #4
 8000b44:	4811      	ldr	r0, [pc, #68]	; (8000b8c <HAL_TIM_MspPostInit+0x70>)
 8000b46:	f000 fe7b 	bl	8001840 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000b4a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000b4e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b50:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b52:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b54:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000b56:	2306      	movs	r3, #6
 8000b58:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b5a:	a901      	add	r1, sp, #4
 8000b5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b60:	f000 fe6e 	bl	8001840 <HAL_GPIO_Init>
 8000b64:	e7e3      	b.n	8000b2e <HAL_TIM_MspPostInit+0x12>
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b66:	230c      	movs	r3, #12
 8000b68:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b6a:	2302      	movs	r3, #2
 8000b6c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b72:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM15;
 8000b74:	2309      	movs	r3, #9
 8000b76:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b78:	a901      	add	r1, sp, #4
 8000b7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b7e:	f000 fe5f 	bl	8001840 <HAL_GPIO_Init>
}
 8000b82:	e7d4      	b.n	8000b2e <HAL_TIM_MspPostInit+0x12>
 8000b84:	40012c00 	.word	0x40012c00
 8000b88:	40014000 	.word	0x40014000
 8000b8c:	48000800 	.word	0x48000800

08000b90 <MX_TIM1_Init>:
{
 8000b90:	b500      	push	{lr}
 8000b92:	b09b      	sub	sp, #108	; 0x6c
  htim1.Instance = TIM1;
 8000b94:	484f      	ldr	r0, [pc, #316]	; (8000cd4 <MX_TIM1_Init+0x144>)
 8000b96:	4b50      	ldr	r3, [pc, #320]	; (8000cd8 <MX_TIM1_Init+0x148>)
 8000b98:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 72;
 8000b9a:	2348      	movs	r3, #72	; 0x48
 8000b9c:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 1000;
 8000ba2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000ba6:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ba8:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8000baa:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bac:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000bae:	f001 fe09 	bl	80027c4 <HAL_TIM_Base_Init>
 8000bb2:	2800      	cmp	r0, #0
 8000bb4:	d157      	bne.n	8000c66 <MX_TIM1_Init+0xd6>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bb6:	a91a      	add	r1, sp, #104	; 0x68
 8000bb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bbc:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000bc0:	4844      	ldr	r0, [pc, #272]	; (8000cd4 <MX_TIM1_Init+0x144>)
 8000bc2:	f001 ffdd 	bl	8002b80 <HAL_TIM_ConfigClockSource>
 8000bc6:	2800      	cmp	r0, #0
 8000bc8:	d153      	bne.n	8000c72 <MX_TIM1_Init+0xe2>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000bca:	4842      	ldr	r0, [pc, #264]	; (8000cd4 <MX_TIM1_Init+0x144>)
 8000bcc:	f001 fe13 	bl	80027f6 <HAL_TIM_PWM_Init>
 8000bd0:	2800      	cmp	r0, #0
 8000bd2:	d154      	bne.n	8000c7e <MX_TIM1_Init+0xee>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	9313      	str	r3, [sp, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000bd8:	9314      	str	r3, [sp, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bda:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000bdc:	a913      	add	r1, sp, #76	; 0x4c
 8000bde:	483d      	ldr	r0, [pc, #244]	; (8000cd4 <MX_TIM1_Init+0x144>)
 8000be0:	f002 f9c4 	bl	8002f6c <HAL_TIMEx_MasterConfigSynchronization>
 8000be4:	2800      	cmp	r0, #0
 8000be6:	d150      	bne.n	8000c8a <MX_TIM1_Init+0xfa>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000be8:	2360      	movs	r3, #96	; 0x60
 8000bea:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8000bec:	2200      	movs	r2, #0
 8000bee:	920d      	str	r2, [sp, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bf0:	920e      	str	r2, [sp, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000bf2:	920f      	str	r2, [sp, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bf4:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000bf6:	9211      	str	r2, [sp, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000bf8:	9212      	str	r2, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bfa:	a90c      	add	r1, sp, #48	; 0x30
 8000bfc:	4835      	ldr	r0, [pc, #212]	; (8000cd4 <MX_TIM1_Init+0x144>)
 8000bfe:	f002 f91b 	bl	8002e38 <HAL_TIM_PWM_ConfigChannel>
 8000c02:	2800      	cmp	r0, #0
 8000c04:	d147      	bne.n	8000c96 <MX_TIM1_Init+0x106>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c06:	2204      	movs	r2, #4
 8000c08:	a90c      	add	r1, sp, #48	; 0x30
 8000c0a:	4832      	ldr	r0, [pc, #200]	; (8000cd4 <MX_TIM1_Init+0x144>)
 8000c0c:	f002 f914 	bl	8002e38 <HAL_TIM_PWM_ConfigChannel>
 8000c10:	2800      	cmp	r0, #0
 8000c12:	d146      	bne.n	8000ca2 <MX_TIM1_Init+0x112>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000c14:	2208      	movs	r2, #8
 8000c16:	a90c      	add	r1, sp, #48	; 0x30
 8000c18:	482e      	ldr	r0, [pc, #184]	; (8000cd4 <MX_TIM1_Init+0x144>)
 8000c1a:	f002 f90d 	bl	8002e38 <HAL_TIM_PWM_ConfigChannel>
 8000c1e:	2800      	cmp	r0, #0
 8000c20:	d145      	bne.n	8000cae <MX_TIM1_Init+0x11e>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000c22:	220c      	movs	r2, #12
 8000c24:	a90c      	add	r1, sp, #48	; 0x30
 8000c26:	482b      	ldr	r0, [pc, #172]	; (8000cd4 <MX_TIM1_Init+0x144>)
 8000c28:	f002 f906 	bl	8002e38 <HAL_TIM_PWM_ConfigChannel>
 8000c2c:	2800      	cmp	r0, #0
 8000c2e:	d144      	bne.n	8000cba <MX_TIM1_Init+0x12a>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000c30:	2300      	movs	r3, #0
 8000c32:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000c34:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000c36:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000c38:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c3a:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c3c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c40:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000c42:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000c44:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000c46:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000c4a:	9209      	str	r2, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000c4c:	930a      	str	r3, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c4e:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000c50:	a901      	add	r1, sp, #4
 8000c52:	4820      	ldr	r0, [pc, #128]	; (8000cd4 <MX_TIM1_Init+0x144>)
 8000c54:	f002 f9b2 	bl	8002fbc <HAL_TIMEx_ConfigBreakDeadTime>
 8000c58:	bba8      	cbnz	r0, 8000cc6 <MX_TIM1_Init+0x136>
  HAL_TIM_MspPostInit(&htim1);
 8000c5a:	481e      	ldr	r0, [pc, #120]	; (8000cd4 <MX_TIM1_Init+0x144>)
 8000c5c:	f7ff ff5e 	bl	8000b1c <HAL_TIM_MspPostInit>
}
 8000c60:	b01b      	add	sp, #108	; 0x6c
 8000c62:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8000c66:	f240 2187 	movw	r1, #647	; 0x287
 8000c6a:	481c      	ldr	r0, [pc, #112]	; (8000cdc <MX_TIM1_Init+0x14c>)
 8000c6c:	f000 f8c4 	bl	8000df8 <_Error_Handler>
 8000c70:	e7a1      	b.n	8000bb6 <MX_TIM1_Init+0x26>
    _Error_Handler(__FILE__, __LINE__);
 8000c72:	f240 218d 	movw	r1, #653	; 0x28d
 8000c76:	4819      	ldr	r0, [pc, #100]	; (8000cdc <MX_TIM1_Init+0x14c>)
 8000c78:	f000 f8be 	bl	8000df8 <_Error_Handler>
 8000c7c:	e7a5      	b.n	8000bca <MX_TIM1_Init+0x3a>
    _Error_Handler(__FILE__, __LINE__);
 8000c7e:	f240 2192 	movw	r1, #658	; 0x292
 8000c82:	4816      	ldr	r0, [pc, #88]	; (8000cdc <MX_TIM1_Init+0x14c>)
 8000c84:	f000 f8b8 	bl	8000df8 <_Error_Handler>
 8000c88:	e7a4      	b.n	8000bd4 <MX_TIM1_Init+0x44>
    _Error_Handler(__FILE__, __LINE__);
 8000c8a:	f240 219a 	movw	r1, #666	; 0x29a
 8000c8e:	4813      	ldr	r0, [pc, #76]	; (8000cdc <MX_TIM1_Init+0x14c>)
 8000c90:	f000 f8b2 	bl	8000df8 <_Error_Handler>
 8000c94:	e7a8      	b.n	8000be8 <MX_TIM1_Init+0x58>
    _Error_Handler(__FILE__, __LINE__);
 8000c96:	f240 21a6 	movw	r1, #678	; 0x2a6
 8000c9a:	4810      	ldr	r0, [pc, #64]	; (8000cdc <MX_TIM1_Init+0x14c>)
 8000c9c:	f000 f8ac 	bl	8000df8 <_Error_Handler>
 8000ca0:	e7b1      	b.n	8000c06 <MX_TIM1_Init+0x76>
    _Error_Handler(__FILE__, __LINE__);
 8000ca2:	f240 21ab 	movw	r1, #683	; 0x2ab
 8000ca6:	480d      	ldr	r0, [pc, #52]	; (8000cdc <MX_TIM1_Init+0x14c>)
 8000ca8:	f000 f8a6 	bl	8000df8 <_Error_Handler>
 8000cac:	e7b2      	b.n	8000c14 <MX_TIM1_Init+0x84>
    _Error_Handler(__FILE__, __LINE__);
 8000cae:	f44f 712c 	mov.w	r1, #688	; 0x2b0
 8000cb2:	480a      	ldr	r0, [pc, #40]	; (8000cdc <MX_TIM1_Init+0x14c>)
 8000cb4:	f000 f8a0 	bl	8000df8 <_Error_Handler>
 8000cb8:	e7b3      	b.n	8000c22 <MX_TIM1_Init+0x92>
    _Error_Handler(__FILE__, __LINE__);
 8000cba:	f240 21b5 	movw	r1, #693	; 0x2b5
 8000cbe:	4807      	ldr	r0, [pc, #28]	; (8000cdc <MX_TIM1_Init+0x14c>)
 8000cc0:	f000 f89a 	bl	8000df8 <_Error_Handler>
 8000cc4:	e7b4      	b.n	8000c30 <MX_TIM1_Init+0xa0>
    _Error_Handler(__FILE__, __LINE__);
 8000cc6:	f240 21c5 	movw	r1, #709	; 0x2c5
 8000cca:	4804      	ldr	r0, [pc, #16]	; (8000cdc <MX_TIM1_Init+0x14c>)
 8000ccc:	f000 f894 	bl	8000df8 <_Error_Handler>
 8000cd0:	e7c3      	b.n	8000c5a <MX_TIM1_Init+0xca>
 8000cd2:	bf00      	nop
 8000cd4:	20000900 	.word	0x20000900
 8000cd8:	40012c00 	.word	0x40012c00
 8000cdc:	08003120 	.word	0x08003120

08000ce0 <MX_TIM15_Init>:
{
 8000ce0:	b500      	push	{lr}
 8000ce2:	b097      	sub	sp, #92	; 0x5c
  htim15.Instance = TIM15;
 8000ce4:	4830      	ldr	r0, [pc, #192]	; (8000da8 <MX_TIM15_Init+0xc8>)
 8000ce6:	4b31      	ldr	r3, [pc, #196]	; (8000dac <MX_TIM15_Init+0xcc>)
 8000ce8:	6003      	str	r3, [r0, #0]
  htim15.Init.Prescaler = 72;
 8000cea:	2348      	movs	r3, #72	; 0x48
 8000cec:	6043      	str	r3, [r0, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	6083      	str	r3, [r0, #8]
  htim15.Init.Period = 1000;
 8000cf2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000cf6:	60c2      	str	r2, [r0, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cf8:	6103      	str	r3, [r0, #16]
  htim15.Init.RepetitionCounter = 0;
 8000cfa:	6143      	str	r3, [r0, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cfc:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8000cfe:	f001 fd7a 	bl	80027f6 <HAL_TIM_PWM_Init>
 8000d02:	2800      	cmp	r0, #0
 8000d04:	d132      	bne.n	8000d6c <MX_TIM15_Init+0x8c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d06:	2300      	movs	r3, #0
 8000d08:	9313      	str	r3, [sp, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d0a:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000d0c:	a913      	add	r1, sp, #76	; 0x4c
 8000d0e:	4826      	ldr	r0, [pc, #152]	; (8000da8 <MX_TIM15_Init+0xc8>)
 8000d10:	f002 f92c 	bl	8002f6c <HAL_TIMEx_MasterConfigSynchronization>
 8000d14:	2800      	cmp	r0, #0
 8000d16:	d12f      	bne.n	8000d78 <MX_TIM15_Init+0x98>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d18:	2360      	movs	r3, #96	; 0x60
 8000d1a:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	920d      	str	r2, [sp, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d20:	920e      	str	r2, [sp, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000d22:	920f      	str	r2, [sp, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d24:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000d26:	9211      	str	r2, [sp, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000d28:	9212      	str	r2, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d2a:	a90c      	add	r1, sp, #48	; 0x30
 8000d2c:	481e      	ldr	r0, [pc, #120]	; (8000da8 <MX_TIM15_Init+0xc8>)
 8000d2e:	f002 f883 	bl	8002e38 <HAL_TIM_PWM_ConfigChannel>
 8000d32:	bb38      	cbnz	r0, 8000d84 <MX_TIM15_Init+0xa4>
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000d34:	2204      	movs	r2, #4
 8000d36:	a90c      	add	r1, sp, #48	; 0x30
 8000d38:	481b      	ldr	r0, [pc, #108]	; (8000da8 <MX_TIM15_Init+0xc8>)
 8000d3a:	f002 f87d 	bl	8002e38 <HAL_TIM_PWM_ConfigChannel>
 8000d3e:	bb38      	cbnz	r0, 8000d90 <MX_TIM15_Init+0xb0>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000d40:	2300      	movs	r3, #0
 8000d42:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000d44:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d46:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000d48:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000d4a:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d4c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d50:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000d52:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000d54:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8000d56:	a901      	add	r1, sp, #4
 8000d58:	4813      	ldr	r0, [pc, #76]	; (8000da8 <MX_TIM15_Init+0xc8>)
 8000d5a:	f002 f92f 	bl	8002fbc <HAL_TIMEx_ConfigBreakDeadTime>
 8000d5e:	b9e8      	cbnz	r0, 8000d9c <MX_TIM15_Init+0xbc>
  HAL_TIM_MspPostInit(&htim15);
 8000d60:	4811      	ldr	r0, [pc, #68]	; (8000da8 <MX_TIM15_Init+0xc8>)
 8000d62:	f7ff fedb 	bl	8000b1c <HAL_TIM_MspPostInit>
}
 8000d66:	b017      	add	sp, #92	; 0x5c
 8000d68:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8000d6c:	f240 3109 	movw	r1, #777	; 0x309
 8000d70:	480f      	ldr	r0, [pc, #60]	; (8000db0 <MX_TIM15_Init+0xd0>)
 8000d72:	f000 f841 	bl	8000df8 <_Error_Handler>
 8000d76:	e7c6      	b.n	8000d06 <MX_TIM15_Init+0x26>
    _Error_Handler(__FILE__, __LINE__);
 8000d78:	f44f 7144 	mov.w	r1, #784	; 0x310
 8000d7c:	480c      	ldr	r0, [pc, #48]	; (8000db0 <MX_TIM15_Init+0xd0>)
 8000d7e:	f000 f83b 	bl	8000df8 <_Error_Handler>
 8000d82:	e7c9      	b.n	8000d18 <MX_TIM15_Init+0x38>
    _Error_Handler(__FILE__, __LINE__);
 8000d84:	f44f 7147 	mov.w	r1, #796	; 0x31c
 8000d88:	4809      	ldr	r0, [pc, #36]	; (8000db0 <MX_TIM15_Init+0xd0>)
 8000d8a:	f000 f835 	bl	8000df8 <_Error_Handler>
 8000d8e:	e7d1      	b.n	8000d34 <MX_TIM15_Init+0x54>
    _Error_Handler(__FILE__, __LINE__);
 8000d90:	f240 3121 	movw	r1, #801	; 0x321
 8000d94:	4806      	ldr	r0, [pc, #24]	; (8000db0 <MX_TIM15_Init+0xd0>)
 8000d96:	f000 f82f 	bl	8000df8 <_Error_Handler>
 8000d9a:	e7d1      	b.n	8000d40 <MX_TIM15_Init+0x60>
    _Error_Handler(__FILE__, __LINE__);
 8000d9c:	f240 312e 	movw	r1, #814	; 0x32e
 8000da0:	4803      	ldr	r0, [pc, #12]	; (8000db0 <MX_TIM15_Init+0xd0>)
 8000da2:	f000 f829 	bl	8000df8 <_Error_Handler>
 8000da6:	e7db      	b.n	8000d60 <MX_TIM15_Init+0x80>
 8000da8:	20000870 	.word	0x20000870
 8000dac:	40014000 	.word	0x40014000
 8000db0:	08003120 	.word	0x08003120

08000db4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8000db4:	b084      	sub	sp, #16

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000db6:	4b0f      	ldr	r3, [pc, #60]	; (8000df4 <MX_GPIO_Init+0x40>)
 8000db8:	695a      	ldr	r2, [r3, #20]
 8000dba:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000dbe:	615a      	str	r2, [r3, #20]
 8000dc0:	695a      	ldr	r2, [r3, #20]
 8000dc2:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8000dc6:	9201      	str	r2, [sp, #4]
 8000dc8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dca:	695a      	ldr	r2, [r3, #20]
 8000dcc:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000dd0:	615a      	str	r2, [r3, #20]
 8000dd2:	695a      	ldr	r2, [r3, #20]
 8000dd4:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8000dd8:	9202      	str	r2, [sp, #8]
 8000dda:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ddc:	695a      	ldr	r2, [r3, #20]
 8000dde:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000de2:	615a      	str	r2, [r3, #20]
 8000de4:	695b      	ldr	r3, [r3, #20]
 8000de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dea:	9303      	str	r3, [sp, #12]
 8000dec:	9b03      	ldr	r3, [sp, #12]

}
 8000dee:	b004      	add	sp, #16
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	40021000 	.word	0x40021000

08000df8 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8000df8:	e7fe      	b.n	8000df8 <_Error_Handler>
	...

08000dfc <SystemClock_Config>:
{
 8000dfc:	b500      	push	{lr}
 8000dfe:	b09d      	sub	sp, #116	; 0x74
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e00:	2302      	movs	r3, #2
 8000e02:	9312      	str	r3, [sp, #72]	; 0x48
	  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e04:	2201      	movs	r2, #1
 8000e06:	9216      	str	r2, [sp, #88]	; 0x58
	  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000e08:	2210      	movs	r2, #16
 8000e0a:	9217      	str	r2, [sp, #92]	; 0x5c
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e0c:	9319      	str	r3, [sp, #100]	; 0x64
	  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	931a      	str	r3, [sp, #104]	; 0x68
	  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e12:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000e16:	931b      	str	r3, [sp, #108]	; 0x6c
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e18:	a812      	add	r0, sp, #72	; 0x48
 8000e1a:	f000 fde7 	bl	80019ec <HAL_RCC_OscConfig>
 8000e1e:	bb50      	cbnz	r0, 8000e76 <SystemClock_Config+0x7a>
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e20:	230f      	movs	r3, #15
 8000e22:	930d      	str	r3, [sp, #52]	; 0x34
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e24:	2302      	movs	r3, #2
 8000e26:	930e      	str	r3, [sp, #56]	; 0x38
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	930f      	str	r3, [sp, #60]	; 0x3c
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e2c:	9310      	str	r3, [sp, #64]	; 0x40
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e2e:	9311      	str	r3, [sp, #68]	; 0x44
	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000e30:	2101      	movs	r1, #1
 8000e32:	a80d      	add	r0, sp, #52	; 0x34
 8000e34:	f001 f91c 	bl	8002070 <HAL_RCC_ClockConfig>
 8000e38:	bb08      	cbnz	r0, 8000e7e <SystemClock_Config+0x82>
	  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_TIM15;
 8000e3a:	f44f 2382 	mov.w	r3, #266240	; 0x41000
 8000e3e:	9300      	str	r3, [sp, #0]
	  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000e40:	2300      	movs	r3, #0
 8000e42:	9308      	str	r3, [sp, #32]
	  PeriphClkInit.Tim15ClockSelection = RCC_TIM15CLK_HCLK;
 8000e44:	9309      	str	r3, [sp, #36]	; 0x24
	  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e46:	4668      	mov	r0, sp
 8000e48:	f001 f9e8 	bl	800221c <HAL_RCCEx_PeriphCLKConfig>
 8000e4c:	b9d8      	cbnz	r0, 8000e86 <SystemClock_Config+0x8a>
	  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000e4e:	f001 f9df 	bl	8002210 <HAL_RCC_GetHCLKFreq>
 8000e52:	4b0f      	ldr	r3, [pc, #60]	; (8000e90 <SystemClock_Config+0x94>)
 8000e54:	fba3 3000 	umull	r3, r0, r3, r0
 8000e58:	0980      	lsrs	r0, r0, #6
 8000e5a:	f000 fcc7 	bl	80017ec <HAL_SYSTICK_Config>
	  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000e5e:	2004      	movs	r0, #4
 8000e60:	f000 fcda 	bl	8001818 <HAL_SYSTICK_CLKSourceConfig>
	  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000e64:	2200      	movs	r2, #0
 8000e66:	4611      	mov	r1, r2
 8000e68:	f04f 30ff 	mov.w	r0, #4294967295
 8000e6c:	f000 fc80 	bl	8001770 <HAL_NVIC_SetPriority>
	 }
 8000e70:	b01d      	add	sp, #116	; 0x74
 8000e72:	f85d fb04 	ldr.w	pc, [sp], #4
	    _Error_Handler(__FILE__, __LINE__);
 8000e76:	2182      	movs	r1, #130	; 0x82
 8000e78:	4806      	ldr	r0, [pc, #24]	; (8000e94 <SystemClock_Config+0x98>)
 8000e7a:	f7ff ffbd 	bl	8000df8 <_Error_Handler>
	    _Error_Handler(__FILE__, __LINE__);
 8000e7e:	2190      	movs	r1, #144	; 0x90
 8000e80:	4804      	ldr	r0, [pc, #16]	; (8000e94 <SystemClock_Config+0x98>)
 8000e82:	f7ff ffb9 	bl	8000df8 <_Error_Handler>
	    _Error_Handler(__FILE__, __LINE__);
 8000e86:	2198      	movs	r1, #152	; 0x98
 8000e88:	4802      	ldr	r0, [pc, #8]	; (8000e94 <SystemClock_Config+0x98>)
 8000e8a:	f7ff ffb5 	bl	8000df8 <_Error_Handler>
 8000e8e:	bf00      	nop
 8000e90:	10624dd3 	.word	0x10624dd3
 8000e94:	08003138 	.word	0x08003138

08000e98 <main>:
{
 8000e98:	b508      	push	{r3, lr}
  HAL_Init();
 8000e9a:	f000 f8fd 	bl	8001098 <HAL_Init>
  SystemClock_Config();
 8000e9e:	f7ff ffad 	bl	8000dfc <SystemClock_Config>
  MX_GPIO_Init();
 8000ea2:	f7ff ff87 	bl	8000db4 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000ea6:	f7ff fe73 	bl	8000b90 <MX_TIM1_Init>
  MX_TIM15_Init();
 8000eaa:	f7ff ff19 	bl	8000ce0 <MX_TIM15_Init>
  PWM_Init();
 8000eae:	f7ff fa91 	bl	80003d4 <PWM_Init>
  MX_TIM2_Init();
 8000eb2:	f7ff fcb3 	bl	800081c <MX_TIM2_Init>
  MX_TIM16_Init();
 8000eb6:	f7ff fd0b 	bl	80008d0 <MX_TIM16_Init>
  MX_TIM17_Init();
 8000eba:	f7ff fd45 	bl	8000948 <MX_TIM17_Init>
  ENK_TIM_Init();
 8000ebe:	f7ff fc37 	bl	8000730 <ENK_TIM_Init>
  CAN_Init();
 8000ec2:	f7ff f9a3 	bl	800020c <CAN_Init>
  StopMotors();
 8000ec6:	f7ff fb2f 	bl	8000528 <StopMotors>
 8000eca:	e7fe      	b.n	8000eca <main+0x32>

08000ecc <HAL_SYSTICK_Callback>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
void HAL_SYSTICK_Callback ()
{
 8000ecc:	b508      	push	{r3, lr}
	REG_MainFunction();
 8000ece:	f7ff fb99 	bl	8000604 <REG_MainFunction>
	ADC_Function();
 8000ed2:	f7ff f981 	bl	80001d8 <ADC_Function>
 8000ed6:	bd08      	pop	{r3, pc}

08000ed8 <HAL_MspInit>:

/* USER CODE END 0 */
                        

void HAL_MspInit(void)
{
 8000ed8:	b500      	push	{lr}
 8000eda:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000edc:	4b21      	ldr	r3, [pc, #132]	; (8000f64 <HAL_MspInit+0x8c>)
 8000ede:	699a      	ldr	r2, [r3, #24]
 8000ee0:	f042 0201 	orr.w	r2, r2, #1
 8000ee4:	619a      	str	r2, [r3, #24]
 8000ee6:	699a      	ldr	r2, [r3, #24]
 8000ee8:	f002 0201 	and.w	r2, r2, #1
 8000eec:	9200      	str	r2, [sp, #0]
 8000eee:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ef0:	69da      	ldr	r2, [r3, #28]
 8000ef2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000ef6:	61da      	str	r2, [r3, #28]
 8000ef8:	69db      	ldr	r3, [r3, #28]
 8000efa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000efe:	9301      	str	r3, [sp, #4]
 8000f00:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f02:	2003      	movs	r0, #3
 8000f04:	f000 fc22 	bl	800174c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	4611      	mov	r1, r2
 8000f0c:	f06f 000b 	mvn.w	r0, #11
 8000f10:	f000 fc2e 	bl	8001770 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000f14:	2200      	movs	r2, #0
 8000f16:	4611      	mov	r1, r2
 8000f18:	f06f 000a 	mvn.w	r0, #10
 8000f1c:	f000 fc28 	bl	8001770 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000f20:	2200      	movs	r2, #0
 8000f22:	4611      	mov	r1, r2
 8000f24:	f06f 0009 	mvn.w	r0, #9
 8000f28:	f000 fc22 	bl	8001770 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	4611      	mov	r1, r2
 8000f30:	f06f 0004 	mvn.w	r0, #4
 8000f34:	f000 fc1c 	bl	8001770 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8000f38:	2200      	movs	r2, #0
 8000f3a:	4611      	mov	r1, r2
 8000f3c:	f06f 0003 	mvn.w	r0, #3
 8000f40:	f000 fc16 	bl	8001770 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8000f44:	2200      	movs	r2, #0
 8000f46:	4611      	mov	r1, r2
 8000f48:	f06f 0001 	mvn.w	r0, #1
 8000f4c:	f000 fc10 	bl	8001770 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000f50:	2200      	movs	r2, #0
 8000f52:	4611      	mov	r1, r2
 8000f54:	f04f 30ff 	mov.w	r0, #4294967295
 8000f58:	f000 fc0a 	bl	8001770 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f5c:	b003      	add	sp, #12
 8000f5e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000f62:	bf00      	nop
 8000f64:	40021000 	.word	0x40021000

08000f68 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8000f68:	4770      	bx	lr

08000f6a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8000f6a:	e7fe      	b.n	8000f6a <HardFault_Handler>

08000f6c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8000f6c:	e7fe      	b.n	8000f6c <MemManage_Handler>

08000f6e <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8000f6e:	e7fe      	b.n	8000f6e <BusFault_Handler>

08000f70 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8000f70:	e7fe      	b.n	8000f70 <UsageFault_Handler>

08000f72 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8000f72:	4770      	bx	lr

08000f74 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8000f74:	4770      	bx	lr

08000f76 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8000f76:	4770      	bx	lr

08000f78 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8000f78:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f7a:	f000 f89f 	bl	80010bc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8000f7e:	f000 fc5b 	bl	8001838 <HAL_SYSTICK_IRQHandler>
 8000f82:	bd08      	pop	{r3, pc}

08000f84 <USB_LP_CAN_RX0_IRQHandler>:
/* please refer to the startup file (startup_stm32f3xx.s).                    */
/******************************************************************************/


void USB_LP_CAN_RX0_IRQHandler(void)
{
 8000f84:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000f86:	4802      	ldr	r0, [pc, #8]	; (8000f90 <USB_LP_CAN_RX0_IRQHandler+0xc>)
 8000f88:	f000 fab3 	bl	80014f2 <HAL_CAN_IRQHandler>
 8000f8c:	bd08      	pop	{r3, pc}
 8000f8e:	bf00      	nop
 8000f90:	20000040 	.word	0x20000040

08000f94 <CAN_RX1_IRQHandler>:
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
void CAN_RX1_IRQHandler(void)
{
 8000f94:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000f96:	4802      	ldr	r0, [pc, #8]	; (8000fa0 <CAN_RX1_IRQHandler+0xc>)
 8000f98:	f000 faab 	bl	80014f2 <HAL_CAN_IRQHandler>
 8000f9c:	bd08      	pop	{r3, pc}
 8000f9e:	bf00      	nop
 8000fa0:	20000040 	.word	0x20000040

08000fa4 <TIM2_IRQHandler>:
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
void TIM2_IRQHandler(void)
{
 8000fa4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000fa6:	4802      	ldr	r0, [pc, #8]	; (8000fb0 <TIM2_IRQHandler+0xc>)
 8000fa8:	f001 fafd 	bl	80025a6 <HAL_TIM_IRQHandler>
 8000fac:	bd08      	pop	{r3, pc}
 8000fae:	bf00      	nop
 8000fb0:	20000950 	.word	0x20000950

08000fb4 <TIM1_TRG_COM_TIM17_IRQHandler>:
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8000fb4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000fb6:	4803      	ldr	r0, [pc, #12]	; (8000fc4 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8000fb8:	f001 faf5 	bl	80025a6 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 8000fbc:	4802      	ldr	r0, [pc, #8]	; (8000fc8 <TIM1_TRG_COM_TIM17_IRQHandler+0x14>)
 8000fbe:	f001 faf2 	bl	80025a6 <HAL_TIM_IRQHandler>
 8000fc2:	bd08      	pop	{r3, pc}
 8000fc4:	20000900 	.word	0x20000900
 8000fc8:	200008b0 	.word	0x200008b0

08000fcc <TIM1_UP_TIM16_IRQHandler>:
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000fcc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000fce:	4803      	ldr	r0, [pc, #12]	; (8000fdc <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000fd0:	f001 fae9 	bl	80025a6 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8000fd4:	4802      	ldr	r0, [pc, #8]	; (8000fe0 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8000fd6:	f001 fae6 	bl	80025a6 <HAL_TIM_IRQHandler>
 8000fda:	bd08      	pop	{r3, pc}
 8000fdc:	20000900 	.word	0x20000900
 8000fe0:	2000099c 	.word	0x2000099c

08000fe4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fe4:	4915      	ldr	r1, [pc, #84]	; (800103c <SystemInit+0x58>)
 8000fe6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8000fea:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000ff2:	4b13      	ldr	r3, [pc, #76]	; (8001040 <SystemInit+0x5c>)
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	f042 0201 	orr.w	r2, r2, #1
 8000ffa:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8000ffc:	6858      	ldr	r0, [r3, #4]
 8000ffe:	4a11      	ldr	r2, [pc, #68]	; (8001044 <SystemInit+0x60>)
 8001000:	4002      	ands	r2, r0
 8001002:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800100a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800100e:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001010:	681a      	ldr	r2, [r3, #0]
 8001012:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001016:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001018:	685a      	ldr	r2, [r3, #4]
 800101a:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800101e:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8001020:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001022:	f022 020f 	bic.w	r2, r2, #15
 8001026:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8001028:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800102a:	4a07      	ldr	r2, [pc, #28]	; (8001048 <SystemInit+0x64>)
 800102c:	4002      	ands	r2, r0
 800102e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001030:	2200      	movs	r2, #0
 8001032:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001034:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001038:	608b      	str	r3, [r1, #8]
 800103a:	4770      	bx	lr
 800103c:	e000ed00 	.word	0xe000ed00
 8001040:	40021000 	.word	0x40021000
 8001044:	f87fc00c 	.word	0xf87fc00c
 8001048:	ff00fccc 	.word	0xff00fccc

0800104c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800104c:	b510      	push	{r4, lr}
 800104e:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001050:	4b0e      	ldr	r3, [pc, #56]	; (800108c <HAL_InitTick+0x40>)
 8001052:	7818      	ldrb	r0, [r3, #0]
 8001054:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001058:	fbb3 f3f0 	udiv	r3, r3, r0
 800105c:	4a0c      	ldr	r2, [pc, #48]	; (8001090 <HAL_InitTick+0x44>)
 800105e:	6810      	ldr	r0, [r2, #0]
 8001060:	fbb0 f0f3 	udiv	r0, r0, r3
 8001064:	f000 fbc2 	bl	80017ec <HAL_SYSTICK_Config>
 8001068:	b968      	cbnz	r0, 8001086 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800106a:	2c0f      	cmp	r4, #15
 800106c:	d901      	bls.n	8001072 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800106e:	2001      	movs	r0, #1
  }
   /* Return function status */
  return HAL_OK;
}
 8001070:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001072:	2200      	movs	r2, #0
 8001074:	4621      	mov	r1, r4
 8001076:	f04f 30ff 	mov.w	r0, #4294967295
 800107a:	f000 fb79 	bl	8001770 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800107e:	4b05      	ldr	r3, [pc, #20]	; (8001094 <HAL_InitTick+0x48>)
 8001080:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8001082:	2000      	movs	r0, #0
 8001084:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001086:	2001      	movs	r0, #1
 8001088:	bd10      	pop	{r4, pc}
 800108a:	bf00      	nop
 800108c:	2000000c 	.word	0x2000000c
 8001090:	20000008 	.word	0x20000008
 8001094:	20000010 	.word	0x20000010

08001098 <HAL_Init>:
{
 8001098:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800109a:	4a07      	ldr	r2, [pc, #28]	; (80010b8 <HAL_Init+0x20>)
 800109c:	6813      	ldr	r3, [r2, #0]
 800109e:	f043 0310 	orr.w	r3, r3, #16
 80010a2:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010a4:	2003      	movs	r0, #3
 80010a6:	f000 fb51 	bl	800174c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80010aa:	2000      	movs	r0, #0
 80010ac:	f7ff ffce 	bl	800104c <HAL_InitTick>
  HAL_MspInit();
 80010b0:	f7ff ff12 	bl	8000ed8 <HAL_MspInit>
}
 80010b4:	2000      	movs	r0, #0
 80010b6:	bd08      	pop	{r3, pc}
 80010b8:	40022000 	.word	0x40022000

080010bc <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80010bc:	4a03      	ldr	r2, [pc, #12]	; (80010cc <HAL_IncTick+0x10>)
 80010be:	6811      	ldr	r1, [r2, #0]
 80010c0:	4b03      	ldr	r3, [pc, #12]	; (80010d0 <HAL_IncTick+0x14>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	440b      	add	r3, r1
 80010c6:	6013      	str	r3, [r2, #0]
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop
 80010cc:	200009e4 	.word	0x200009e4
 80010d0:	2000000c 	.word	0x2000000c

080010d4 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 80010d4:	4b01      	ldr	r3, [pc, #4]	; (80010dc <HAL_GetTick+0x8>)
 80010d6:	6818      	ldr	r0, [r3, #0]
}
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	200009e4 	.word	0x200009e4

080010e0 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80010e0:	2800      	cmp	r0, #0
 80010e2:	f000 80a1 	beq.w	8001228 <HAL_CAN_Init+0x148>
{
 80010e6:	b538      	push	{r3, r4, r5, lr}
 80010e8:	4604      	mov	r4, r0
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 80010ea:	f890 3020 	ldrb.w	r3, [r0, #32]
 80010ee:	b1d3      	cbz	r3, 8001126 <HAL_CAN_Init+0x46>
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80010f0:	6822      	ldr	r2, [r4, #0]
 80010f2:	6813      	ldr	r3, [r2, #0]
 80010f4:	f023 0302 	bic.w	r3, r3, #2
 80010f8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80010fa:	f7ff ffeb 	bl	80010d4 <HAL_GetTick>
 80010fe:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001100:	6823      	ldr	r3, [r4, #0]
 8001102:	685a      	ldr	r2, [r3, #4]
 8001104:	f012 0f02 	tst.w	r2, #2
 8001108:	d010      	beq.n	800112c <HAL_CAN_Init+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800110a:	f7ff ffe3 	bl	80010d4 <HAL_GetTick>
 800110e:	1b40      	subs	r0, r0, r5
 8001110:	280a      	cmp	r0, #10
 8001112:	d9f5      	bls.n	8001100 <HAL_CAN_Init+0x20>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001114:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001116:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800111a:	6263      	str	r3, [r4, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800111c:	2305      	movs	r3, #5
 800111e:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 8001122:	2001      	movs	r0, #1
 8001124:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 8001126:	f7ff f8cf 	bl	80002c8 <HAL_CAN_MspInit>
 800112a:	e7e1      	b.n	80010f0 <HAL_CAN_Init+0x10>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	f042 0201 	orr.w	r2, r2, #1
 8001132:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001134:	f7ff ffce 	bl	80010d4 <HAL_GetTick>
 8001138:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800113a:	6823      	ldr	r3, [r4, #0]
 800113c:	685a      	ldr	r2, [r3, #4]
 800113e:	f012 0f01 	tst.w	r2, #1
 8001142:	d10d      	bne.n	8001160 <HAL_CAN_Init+0x80>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001144:	f7ff ffc6 	bl	80010d4 <HAL_GetTick>
 8001148:	1b40      	subs	r0, r0, r5
 800114a:	280a      	cmp	r0, #10
 800114c:	d9f5      	bls.n	800113a <HAL_CAN_Init+0x5a>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800114e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001150:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001154:	6263      	str	r3, [r4, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001156:	2305      	movs	r3, #5
 8001158:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 800115c:	2001      	movs	r0, #1
 800115e:	bd38      	pop	{r3, r4, r5, pc}
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001160:	7e22      	ldrb	r2, [r4, #24]
 8001162:	2a01      	cmp	r2, #1
 8001164:	d03d      	beq.n	80011e2 <HAL_CAN_Init+0x102>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800116c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800116e:	7e63      	ldrb	r3, [r4, #25]
 8001170:	2b01      	cmp	r3, #1
 8001172:	d03b      	beq.n	80011ec <HAL_CAN_Init+0x10c>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001174:	6822      	ldr	r2, [r4, #0]
 8001176:	6813      	ldr	r3, [r2, #0]
 8001178:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800117c:	6013      	str	r3, [r2, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800117e:	7ea3      	ldrb	r3, [r4, #26]
 8001180:	2b01      	cmp	r3, #1
 8001182:	d039      	beq.n	80011f8 <HAL_CAN_Init+0x118>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001184:	6822      	ldr	r2, [r4, #0]
 8001186:	6813      	ldr	r3, [r2, #0]
 8001188:	f023 0320 	bic.w	r3, r3, #32
 800118c:	6013      	str	r3, [r2, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800118e:	7ee3      	ldrb	r3, [r4, #27]
 8001190:	2b01      	cmp	r3, #1
 8001192:	d037      	beq.n	8001204 <HAL_CAN_Init+0x124>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001194:	6822      	ldr	r2, [r4, #0]
 8001196:	6813      	ldr	r3, [r2, #0]
 8001198:	f043 0310 	orr.w	r3, r3, #16
 800119c:	6013      	str	r3, [r2, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800119e:	7f23      	ldrb	r3, [r4, #28]
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d035      	beq.n	8001210 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80011a4:	6822      	ldr	r2, [r4, #0]
 80011a6:	6813      	ldr	r3, [r2, #0]
 80011a8:	f023 0308 	bic.w	r3, r3, #8
 80011ac:	6013      	str	r3, [r2, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80011ae:	7f63      	ldrb	r3, [r4, #29]
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d033      	beq.n	800121c <HAL_CAN_Init+0x13c>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80011b4:	6822      	ldr	r2, [r4, #0]
 80011b6:	6813      	ldr	r3, [r2, #0]
 80011b8:	f023 0304 	bic.w	r3, r3, #4
 80011bc:	6013      	str	r3, [r2, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80011be:	6821      	ldr	r1, [r4, #0]
 80011c0:	68a3      	ldr	r3, [r4, #8]
 80011c2:	68e2      	ldr	r2, [r4, #12]
 80011c4:	4313      	orrs	r3, r2
 80011c6:	6922      	ldr	r2, [r4, #16]
 80011c8:	4313      	orrs	r3, r2
 80011ca:	6962      	ldr	r2, [r4, #20]
 80011cc:	4313      	orrs	r3, r2
 80011ce:	6862      	ldr	r2, [r4, #4]
 80011d0:	3a01      	subs	r2, #1
 80011d2:	4313      	orrs	r3, r2
 80011d4:	61cb      	str	r3, [r1, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80011d6:	2000      	movs	r0, #0
 80011d8:	6260      	str	r0, [r4, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80011da:	2301      	movs	r3, #1
 80011dc:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
 80011e0:	bd38      	pop	{r3, r4, r5, pc}
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	e7c0      	b.n	800116e <HAL_CAN_Init+0x8e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80011ec:	6822      	ldr	r2, [r4, #0]
 80011ee:	6813      	ldr	r3, [r2, #0]
 80011f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011f4:	6013      	str	r3, [r2, #0]
 80011f6:	e7c2      	b.n	800117e <HAL_CAN_Init+0x9e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80011f8:	6822      	ldr	r2, [r4, #0]
 80011fa:	6813      	ldr	r3, [r2, #0]
 80011fc:	f043 0320 	orr.w	r3, r3, #32
 8001200:	6013      	str	r3, [r2, #0]
 8001202:	e7c4      	b.n	800118e <HAL_CAN_Init+0xae>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001204:	6822      	ldr	r2, [r4, #0]
 8001206:	6813      	ldr	r3, [r2, #0]
 8001208:	f023 0310 	bic.w	r3, r3, #16
 800120c:	6013      	str	r3, [r2, #0]
 800120e:	e7c6      	b.n	800119e <HAL_CAN_Init+0xbe>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001210:	6822      	ldr	r2, [r4, #0]
 8001212:	6813      	ldr	r3, [r2, #0]
 8001214:	f043 0308 	orr.w	r3, r3, #8
 8001218:	6013      	str	r3, [r2, #0]
 800121a:	e7c8      	b.n	80011ae <HAL_CAN_Init+0xce>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800121c:	6822      	ldr	r2, [r4, #0]
 800121e:	6813      	ldr	r3, [r2, #0]
 8001220:	f043 0304 	orr.w	r3, r3, #4
 8001224:	6013      	str	r3, [r2, #0]
 8001226:	e7ca      	b.n	80011be <HAL_CAN_Init+0xde>
    return HAL_ERROR;
 8001228:	2001      	movs	r0, #1
 800122a:	4770      	bx	lr

0800122c <HAL_CAN_ConfigFilter>:
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800122c:	6802      	ldr	r2, [r0, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800122e:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8001232:	3b01      	subs	r3, #1
 8001234:	b2db      	uxtb	r3, r3
 8001236:	2b01      	cmp	r3, #1
 8001238:	d905      	bls.n	8001246 <HAL_CAN_ConfigFilter+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800123a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800123c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001240:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001242:	2001      	movs	r0, #1
 8001244:	4770      	bx	lr
{
 8001246:	b470      	push	{r4, r5, r6}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001248:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 800124c:	f043 0301 	orr.w	r3, r3, #1
 8001250:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001254:	694b      	ldr	r3, [r1, #20]
 8001256:	f003 031f 	and.w	r3, r3, #31
 800125a:	2001      	movs	r0, #1
 800125c:	fa00 f303 	lsl.w	r3, r0, r3
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001260:	f8d2 421c 	ldr.w	r4, [r2, #540]	; 0x21c
 8001264:	43d8      	mvns	r0, r3
 8001266:	4004      	ands	r4, r0
 8001268:	f8c2 421c 	str.w	r4, [r2, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800126c:	69cc      	ldr	r4, [r1, #28]
 800126e:	b9ac      	cbnz	r4, 800129c <HAL_CAN_ConfigFilter+0x70>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001270:	f8d2 420c 	ldr.w	r4, [r2, #524]	; 0x20c
 8001274:	4004      	ands	r4, r0
 8001276:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800127a:	694c      	ldr	r4, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800127c:	68ce      	ldr	r6, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800127e:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001280:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001284:	3448      	adds	r4, #72	; 0x48
 8001286:	f842 5034 	str.w	r5, [r2, r4, lsl #3]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800128a:	694c      	ldr	r4, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800128c:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800128e:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001290:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001294:	3448      	adds	r4, #72	; 0x48
 8001296:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 800129a:	6065      	str	r5, [r4, #4]
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800129c:	69cc      	ldr	r4, [r1, #28]
 800129e:	2c01      	cmp	r4, #1
 80012a0:	d019      	beq.n	80012d6 <HAL_CAN_ConfigFilter+0xaa>
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80012a2:	698c      	ldr	r4, [r1, #24]
 80012a4:	bb74      	cbnz	r4, 8001304 <HAL_CAN_ConfigFilter+0xd8>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80012a6:	f8d2 4204 	ldr.w	r4, [r2, #516]	; 0x204
 80012aa:	4004      	ands	r4, r0
 80012ac:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80012b0:	690c      	ldr	r4, [r1, #16]
 80012b2:	bb6c      	cbnz	r4, 8001310 <HAL_CAN_ConfigFilter+0xe4>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80012b4:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 80012b8:	4020      	ands	r0, r4
 80012ba:	f8c2 0214 	str.w	r0, [r2, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80012be:	6a09      	ldr	r1, [r1, #32]
 80012c0:	2901      	cmp	r1, #1
 80012c2:	d02b      	beq.n	800131c <HAL_CAN_ConfigFilter+0xf0>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80012c4:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 80012c8:	f023 0301 	bic.w	r3, r3, #1
 80012cc:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    return HAL_OK;
 80012d0:	2000      	movs	r0, #0
  }
}
 80012d2:	bc70      	pop	{r4, r5, r6}
 80012d4:	4770      	bx	lr
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80012d6:	f8d2 420c 	ldr.w	r4, [r2, #524]	; 0x20c
 80012da:	431c      	orrs	r4, r3
 80012dc:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012e0:	694c      	ldr	r4, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80012e2:	680e      	ldr	r6, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80012e4:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80012e6:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012ea:	3448      	adds	r4, #72	; 0x48
 80012ec:	f842 5034 	str.w	r5, [r2, r4, lsl #3]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012f0:	694c      	ldr	r4, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012f2:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80012f4:	898d      	ldrh	r5, [r1, #12]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012f6:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012fa:	3448      	adds	r4, #72	; 0x48
 80012fc:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 8001300:	6065      	str	r5, [r4, #4]
 8001302:	e7ce      	b.n	80012a2 <HAL_CAN_ConfigFilter+0x76>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001304:	f8d2 4204 	ldr.w	r4, [r2, #516]	; 0x204
 8001308:	431c      	orrs	r4, r3
 800130a:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204
 800130e:	e7cf      	b.n	80012b0 <HAL_CAN_ConfigFilter+0x84>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001310:	f8d2 0214 	ldr.w	r0, [r2, #532]	; 0x214
 8001314:	4318      	orrs	r0, r3
 8001316:	f8c2 0214 	str.w	r0, [r2, #532]	; 0x214
 800131a:	e7d0      	b.n	80012be <HAL_CAN_ConfigFilter+0x92>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800131c:	f8d2 121c 	ldr.w	r1, [r2, #540]	; 0x21c
 8001320:	430b      	orrs	r3, r1
 8001322:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c
 8001326:	e7cd      	b.n	80012c4 <HAL_CAN_ConfigFilter+0x98>

08001328 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001328:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800132a:	f890 3020 	ldrb.w	r3, [r0, #32]
 800132e:	b2db      	uxtb	r3, r3
 8001330:	2b01      	cmp	r3, #1
 8001332:	d005      	beq.n	8001340 <HAL_CAN_Start+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001334:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001336:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800133a:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800133c:	2001      	movs	r0, #1
  }
}
 800133e:	bd38      	pop	{r3, r4, r5, pc}
 8001340:	4604      	mov	r4, r0
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001342:	2302      	movs	r3, #2
 8001344:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001348:	6802      	ldr	r2, [r0, #0]
 800134a:	6813      	ldr	r3, [r2, #0]
 800134c:	f023 0301 	bic.w	r3, r3, #1
 8001350:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001352:	f7ff febf 	bl	80010d4 <HAL_GetTick>
 8001356:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001358:	6823      	ldr	r3, [r4, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f013 0f01 	tst.w	r3, #1
 8001360:	d00d      	beq.n	800137e <HAL_CAN_Start+0x56>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001362:	f7ff feb7 	bl	80010d4 <HAL_GetTick>
 8001366:	1b40      	subs	r0, r0, r5
 8001368:	280a      	cmp	r0, #10
 800136a:	d9f5      	bls.n	8001358 <HAL_CAN_Start+0x30>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800136c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800136e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001372:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8001374:	2305      	movs	r3, #5
 8001376:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 800137a:	2001      	movs	r0, #1
 800137c:	bd38      	pop	{r3, r4, r5, pc}
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800137e:	2000      	movs	r0, #0
 8001380:	6260      	str	r0, [r4, #36]	; 0x24
    return HAL_OK;
 8001382:	bd38      	pop	{r3, r4, r5, pc}

08001384 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001384:	b430      	push	{r4, r5}
  HAL_CAN_StateTypeDef state = hcan->State;
 8001386:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800138a:	3c01      	subs	r4, #1
 800138c:	b2e4      	uxtb	r4, r4
 800138e:	2c01      	cmp	r4, #1
 8001390:	d906      	bls.n	80013a0 <HAL_CAN_GetRxMessage+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001392:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001394:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001398:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800139a:	2001      	movs	r0, #1
  }
}
 800139c:	bc30      	pop	{r4, r5}
 800139e:	4770      	bx	lr
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80013a0:	2900      	cmp	r1, #0
 80013a2:	d16f      	bne.n	8001484 <HAL_CAN_GetRxMessage+0x100>
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80013a4:	6804      	ldr	r4, [r0, #0]
 80013a6:	68e4      	ldr	r4, [r4, #12]
 80013a8:	f014 0f03 	tst.w	r4, #3
 80013ac:	d064      	beq.n	8001478 <HAL_CAN_GetRxMessage+0xf4>
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80013ae:	6805      	ldr	r5, [r0, #0]
 80013b0:	f101 041b 	add.w	r4, r1, #27
 80013b4:	0124      	lsls	r4, r4, #4
 80013b6:	592c      	ldr	r4, [r5, r4]
 80013b8:	f004 0404 	and.w	r4, r4, #4
 80013bc:	6094      	str	r4, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80013be:	2c00      	cmp	r4, #0
 80013c0:	d16b      	bne.n	800149a <HAL_CAN_GetRxMessage+0x116>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80013c2:	6805      	ldr	r5, [r0, #0]
 80013c4:	f101 041b 	add.w	r4, r1, #27
 80013c8:	0124      	lsls	r4, r4, #4
 80013ca:	592c      	ldr	r4, [r5, r4]
 80013cc:	0d64      	lsrs	r4, r4, #21
 80013ce:	6014      	str	r4, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 80013d0:	6805      	ldr	r5, [r0, #0]
 80013d2:	f101 041b 	add.w	r4, r1, #27
 80013d6:	0124      	lsls	r4, r4, #4
 80013d8:	592d      	ldr	r5, [r5, r4]
 80013da:	f3c5 0540 	ubfx	r5, r5, #1, #1
 80013de:	60d5      	str	r5, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80013e0:	6805      	ldr	r5, [r0, #0]
 80013e2:	4425      	add	r5, r4
 80013e4:	686d      	ldr	r5, [r5, #4]
 80013e6:	f005 050f 	and.w	r5, r5, #15
 80013ea:	6115      	str	r5, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80013ec:	6805      	ldr	r5, [r0, #0]
 80013ee:	4425      	add	r5, r4
 80013f0:	686d      	ldr	r5, [r5, #4]
 80013f2:	f3c5 2507 	ubfx	r5, r5, #8, #8
 80013f6:	6195      	str	r5, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80013f8:	6805      	ldr	r5, [r0, #0]
 80013fa:	442c      	add	r4, r5
 80013fc:	6864      	ldr	r4, [r4, #4]
 80013fe:	0c24      	lsrs	r4, r4, #16
 8001400:	6154      	str	r4, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001402:	6804      	ldr	r4, [r0, #0]
 8001404:	010a      	lsls	r2, r1, #4
 8001406:	4414      	add	r4, r2
 8001408:	f8d4 41b8 	ldr.w	r4, [r4, #440]	; 0x1b8
 800140c:	701c      	strb	r4, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800140e:	6804      	ldr	r4, [r0, #0]
 8001410:	4414      	add	r4, r2
 8001412:	f8d4 41b8 	ldr.w	r4, [r4, #440]	; 0x1b8
 8001416:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800141a:	705c      	strb	r4, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800141c:	6804      	ldr	r4, [r0, #0]
 800141e:	4414      	add	r4, r2
 8001420:	f8d4 41b8 	ldr.w	r4, [r4, #440]	; 0x1b8
 8001424:	f3c4 4407 	ubfx	r4, r4, #16, #8
 8001428:	709c      	strb	r4, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800142a:	6804      	ldr	r4, [r0, #0]
 800142c:	4414      	add	r4, r2
 800142e:	f8d4 41b8 	ldr.w	r4, [r4, #440]	; 0x1b8
 8001432:	0e24      	lsrs	r4, r4, #24
 8001434:	70dc      	strb	r4, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001436:	6804      	ldr	r4, [r0, #0]
 8001438:	4414      	add	r4, r2
 800143a:	f8d4 41bc 	ldr.w	r4, [r4, #444]	; 0x1bc
 800143e:	711c      	strb	r4, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001440:	6804      	ldr	r4, [r0, #0]
 8001442:	4414      	add	r4, r2
 8001444:	f8d4 41bc 	ldr.w	r4, [r4, #444]	; 0x1bc
 8001448:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800144c:	715c      	strb	r4, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800144e:	6804      	ldr	r4, [r0, #0]
 8001450:	4414      	add	r4, r2
 8001452:	f8d4 41bc 	ldr.w	r4, [r4, #444]	; 0x1bc
 8001456:	f3c4 4407 	ubfx	r4, r4, #16, #8
 800145a:	719c      	strb	r4, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800145c:	6804      	ldr	r4, [r0, #0]
 800145e:	4422      	add	r2, r4
 8001460:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001464:	0e12      	lsrs	r2, r2, #24
 8001466:	71da      	strb	r2, [r3, #7]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001468:	b9f9      	cbnz	r1, 80014aa <HAL_CAN_GetRxMessage+0x126>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800146a:	6802      	ldr	r2, [r0, #0]
 800146c:	68d3      	ldr	r3, [r2, #12]
 800146e:	f043 0320 	orr.w	r3, r3, #32
 8001472:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 8001474:	2000      	movs	r0, #0
 8001476:	e791      	b.n	800139c <HAL_CAN_GetRxMessage+0x18>
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001478:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800147a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800147e:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 8001480:	2001      	movs	r0, #1
 8001482:	e78b      	b.n	800139c <HAL_CAN_GetRxMessage+0x18>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001484:	6804      	ldr	r4, [r0, #0]
 8001486:	6924      	ldr	r4, [r4, #16]
 8001488:	f014 0f03 	tst.w	r4, #3
 800148c:	d18f      	bne.n	80013ae <HAL_CAN_GetRxMessage+0x2a>
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800148e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001490:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001494:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 8001496:	2001      	movs	r0, #1
 8001498:	e780      	b.n	800139c <HAL_CAN_GetRxMessage+0x18>
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800149a:	6805      	ldr	r5, [r0, #0]
 800149c:	f101 041b 	add.w	r4, r1, #27
 80014a0:	0124      	lsls	r4, r4, #4
 80014a2:	592c      	ldr	r4, [r5, r4]
 80014a4:	08e4      	lsrs	r4, r4, #3
 80014a6:	6054      	str	r4, [r2, #4]
 80014a8:	e792      	b.n	80013d0 <HAL_CAN_GetRxMessage+0x4c>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80014aa:	6802      	ldr	r2, [r0, #0]
 80014ac:	6913      	ldr	r3, [r2, #16]
 80014ae:	f043 0320 	orr.w	r3, r3, #32
 80014b2:	6113      	str	r3, [r2, #16]
    return HAL_OK;
 80014b4:	2000      	movs	r0, #0
 80014b6:	e771      	b.n	800139c <HAL_CAN_GetRxMessage+0x18>

080014b8 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 80014b8:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80014bc:	3b01      	subs	r3, #1
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d905      	bls.n	80014d0 <HAL_CAN_ActivateNotification+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80014c4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80014c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014ca:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80014cc:	2001      	movs	r0, #1
  }
}
 80014ce:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80014d0:	6802      	ldr	r2, [r0, #0]
 80014d2:	6953      	ldr	r3, [r2, #20]
 80014d4:	4319      	orrs	r1, r3
 80014d6:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 80014d8:	2000      	movs	r0, #0
 80014da:	4770      	bx	lr

080014dc <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80014dc:	4770      	bx	lr

080014de <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80014de:	4770      	bx	lr

080014e0 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80014e0:	4770      	bx	lr

080014e2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80014e2:	4770      	bx	lr

080014e4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80014e4:	4770      	bx	lr

080014e6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80014e6:	4770      	bx	lr

080014e8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80014e8:	4770      	bx	lr

080014ea <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80014ea:	4770      	bx	lr

080014ec <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80014ec:	4770      	bx	lr

080014ee <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80014ee:	4770      	bx	lr

080014f0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80014f0:	4770      	bx	lr

080014f2 <HAL_CAN_IRQHandler>:
{
 80014f2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014f6:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80014f8:	6803      	ldr	r3, [r0, #0]
 80014fa:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80014fc:	685f      	ldr	r7, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80014fe:	689e      	ldr	r6, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001500:	f8d3 900c 	ldr.w	r9, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001504:	f8d3 8010 	ldr.w	r8, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001508:	f8d3 a018 	ldr.w	sl, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800150c:	f014 0f01 	tst.w	r4, #1
 8001510:	d05a      	beq.n	80015c8 <HAL_CAN_IRQHandler+0xd6>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001512:	f016 0f01 	tst.w	r6, #1
 8001516:	d017      	beq.n	8001548 <HAL_CAN_IRQHandler+0x56>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001518:	2201      	movs	r2, #1
 800151a:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800151c:	f016 0f02 	tst.w	r6, #2
 8001520:	d108      	bne.n	8001534 <HAL_CAN_IRQHandler+0x42>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001522:	f016 0f04 	tst.w	r6, #4
 8001526:	d130      	bne.n	800158a <HAL_CAN_IRQHandler+0x98>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001528:	f016 0f08 	tst.w	r6, #8
 800152c:	d007      	beq.n	800153e <HAL_CAN_IRQHandler+0x4c>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800152e:	f44f 5b80 	mov.w	fp, #4096	; 0x1000
 8001532:	e00b      	b.n	800154c <HAL_CAN_IRQHandler+0x5a>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001534:	f7ff ffd2 	bl	80014dc <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001538:	f04f 0b00 	mov.w	fp, #0
 800153c:	e006      	b.n	800154c <HAL_CAN_IRQHandler+0x5a>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800153e:	f7ff ffd0 	bl	80014e2 <HAL_CAN_TxMailbox0AbortCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001542:	f04f 0b00 	mov.w	fp, #0
 8001546:	e001      	b.n	800154c <HAL_CAN_IRQHandler+0x5a>
 8001548:	f04f 0b00 	mov.w	fp, #0
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800154c:	f416 7f80 	tst.w	r6, #256	; 0x100
 8001550:	d00b      	beq.n	800156a <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001552:	682b      	ldr	r3, [r5, #0]
 8001554:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001558:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800155a:	f416 7f00 	tst.w	r6, #512	; 0x200
 800155e:	d117      	bne.n	8001590 <HAL_CAN_IRQHandler+0x9e>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001560:	f416 6f80 	tst.w	r6, #1024	; 0x400
 8001564:	d018      	beq.n	8001598 <HAL_CAN_IRQHandler+0xa6>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001566:	f44b 5b00 	orr.w	fp, fp, #8192	; 0x2000
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800156a:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 800156e:	d02d      	beq.n	80015cc <HAL_CAN_IRQHandler+0xda>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001570:	682b      	ldr	r3, [r5, #0]
 8001572:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001576:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001578:	f416 3f00 	tst.w	r6, #131072	; 0x20000
 800157c:	d116      	bne.n	80015ac <HAL_CAN_IRQHandler+0xba>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800157e:	f416 2f80 	tst.w	r6, #262144	; 0x40000
 8001582:	d017      	beq.n	80015b4 <HAL_CAN_IRQHandler+0xc2>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001584:	f44b 4b00 	orr.w	fp, fp, #32768	; 0x8000
 8001588:	e020      	b.n	80015cc <HAL_CAN_IRQHandler+0xda>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800158a:	f44f 6b00 	mov.w	fp, #2048	; 0x800
 800158e:	e7dd      	b.n	800154c <HAL_CAN_IRQHandler+0x5a>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001590:	4628      	mov	r0, r5
 8001592:	f7ff ffa4 	bl	80014de <HAL_CAN_TxMailbox1CompleteCallback>
 8001596:	e7e8      	b.n	800156a <HAL_CAN_IRQHandler+0x78>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001598:	f416 6f00 	tst.w	r6, #2048	; 0x800
 800159c:	d002      	beq.n	80015a4 <HAL_CAN_IRQHandler+0xb2>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800159e:	f44b 4b80 	orr.w	fp, fp, #16384	; 0x4000
 80015a2:	e7e2      	b.n	800156a <HAL_CAN_IRQHandler+0x78>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80015a4:	4628      	mov	r0, r5
 80015a6:	f7ff ff9d 	bl	80014e4 <HAL_CAN_TxMailbox1AbortCallback>
 80015aa:	e7de      	b.n	800156a <HAL_CAN_IRQHandler+0x78>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80015ac:	4628      	mov	r0, r5
 80015ae:	f7ff ff97 	bl	80014e0 <HAL_CAN_TxMailbox2CompleteCallback>
 80015b2:	e00b      	b.n	80015cc <HAL_CAN_IRQHandler+0xda>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80015b4:	f416 2f00 	tst.w	r6, #524288	; 0x80000
 80015b8:	d002      	beq.n	80015c0 <HAL_CAN_IRQHandler+0xce>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80015ba:	f44b 3b80 	orr.w	fp, fp, #65536	; 0x10000
 80015be:	e005      	b.n	80015cc <HAL_CAN_IRQHandler+0xda>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80015c0:	4628      	mov	r0, r5
 80015c2:	f7ff ff90 	bl	80014e6 <HAL_CAN_TxMailbox2AbortCallback>
 80015c6:	e001      	b.n	80015cc <HAL_CAN_IRQHandler+0xda>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80015c8:	f04f 0b00 	mov.w	fp, #0
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80015cc:	f014 0f08 	tst.w	r4, #8
 80015d0:	d007      	beq.n	80015e2 <HAL_CAN_IRQHandler+0xf0>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80015d2:	f019 0f10 	tst.w	r9, #16
 80015d6:	d004      	beq.n	80015e2 <HAL_CAN_IRQHandler+0xf0>
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80015d8:	f44b 7b00 	orr.w	fp, fp, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80015dc:	682b      	ldr	r3, [r5, #0]
 80015de:	2210      	movs	r2, #16
 80015e0:	60da      	str	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80015e2:	f014 0f04 	tst.w	r4, #4
 80015e6:	d002      	beq.n	80015ee <HAL_CAN_IRQHandler+0xfc>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80015e8:	f019 0f08 	tst.w	r9, #8
 80015ec:	d160      	bne.n	80016b0 <HAL_CAN_IRQHandler+0x1be>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80015ee:	f014 0f02 	tst.w	r4, #2
 80015f2:	d004      	beq.n	80015fe <HAL_CAN_IRQHandler+0x10c>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80015f4:	682b      	ldr	r3, [r5, #0]
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	f013 0f03 	tst.w	r3, #3
 80015fc:	d15f      	bne.n	80016be <HAL_CAN_IRQHandler+0x1cc>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80015fe:	f014 0f40 	tst.w	r4, #64	; 0x40
 8001602:	d007      	beq.n	8001614 <HAL_CAN_IRQHandler+0x122>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001604:	f018 0f10 	tst.w	r8, #16
 8001608:	d004      	beq.n	8001614 <HAL_CAN_IRQHandler+0x122>
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800160a:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800160e:	682b      	ldr	r3, [r5, #0]
 8001610:	2210      	movs	r2, #16
 8001612:	611a      	str	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001614:	f014 0f20 	tst.w	r4, #32
 8001618:	d002      	beq.n	8001620 <HAL_CAN_IRQHandler+0x12e>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800161a:	f018 0f08 	tst.w	r8, #8
 800161e:	d152      	bne.n	80016c6 <HAL_CAN_IRQHandler+0x1d4>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001620:	f014 0f10 	tst.w	r4, #16
 8001624:	d004      	beq.n	8001630 <HAL_CAN_IRQHandler+0x13e>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001626:	682b      	ldr	r3, [r5, #0]
 8001628:	691b      	ldr	r3, [r3, #16]
 800162a:	f013 0f03 	tst.w	r3, #3
 800162e:	d151      	bne.n	80016d4 <HAL_CAN_IRQHandler+0x1e2>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001630:	f414 3f00 	tst.w	r4, #131072	; 0x20000
 8001634:	d002      	beq.n	800163c <HAL_CAN_IRQHandler+0x14a>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001636:	f017 0f10 	tst.w	r7, #16
 800163a:	d14f      	bne.n	80016dc <HAL_CAN_IRQHandler+0x1ea>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800163c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 8001640:	d002      	beq.n	8001648 <HAL_CAN_IRQHandler+0x156>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001642:	f017 0f08 	tst.w	r7, #8
 8001646:	d150      	bne.n	80016ea <HAL_CAN_IRQHandler+0x1f8>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001648:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 800164c:	d067      	beq.n	800171e <HAL_CAN_IRQHandler+0x22c>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800164e:	f017 0f04 	tst.w	r7, #4
 8001652:	d061      	beq.n	8001718 <HAL_CAN_IRQHandler+0x226>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001654:	f414 7f80 	tst.w	r4, #256	; 0x100
 8001658:	d004      	beq.n	8001664 <HAL_CAN_IRQHandler+0x172>
 800165a:	f01a 0f01 	tst.w	sl, #1
 800165e:	d001      	beq.n	8001664 <HAL_CAN_IRQHandler+0x172>
        errorcode |= HAL_CAN_ERROR_EWG;
 8001660:	f04b 0b01 	orr.w	fp, fp, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001664:	f414 7f00 	tst.w	r4, #512	; 0x200
 8001668:	d004      	beq.n	8001674 <HAL_CAN_IRQHandler+0x182>
 800166a:	f01a 0f02 	tst.w	sl, #2
 800166e:	d001      	beq.n	8001674 <HAL_CAN_IRQHandler+0x182>
        errorcode |= HAL_CAN_ERROR_EPV;
 8001670:	f04b 0b02 	orr.w	fp, fp, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001674:	f414 6f80 	tst.w	r4, #1024	; 0x400
 8001678:	d004      	beq.n	8001684 <HAL_CAN_IRQHandler+0x192>
 800167a:	f01a 0f04 	tst.w	sl, #4
 800167e:	d001      	beq.n	8001684 <HAL_CAN_IRQHandler+0x192>
        errorcode |= HAL_CAN_ERROR_BOF;
 8001680:	f04b 0b04 	orr.w	fp, fp, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001684:	f414 6f00 	tst.w	r4, #2048	; 0x800
 8001688:	d046      	beq.n	8001718 <HAL_CAN_IRQHandler+0x226>
 800168a:	f01a 0a70 	ands.w	sl, sl, #112	; 0x70
 800168e:	d043      	beq.n	8001718 <HAL_CAN_IRQHandler+0x226>
        switch (esrflags & CAN_ESR_LEC)
 8001690:	f1ba 0f30 	cmp.w	sl, #48	; 0x30
 8001694:	d048      	beq.n	8001728 <HAL_CAN_IRQHandler+0x236>
 8001696:	d92f      	bls.n	80016f8 <HAL_CAN_IRQHandler+0x206>
 8001698:	f1ba 0f50 	cmp.w	sl, #80	; 0x50
 800169c:	d047      	beq.n	800172e <HAL_CAN_IRQHandler+0x23c>
 800169e:	f1ba 0f60 	cmp.w	sl, #96	; 0x60
 80016a2:	d047      	beq.n	8001734 <HAL_CAN_IRQHandler+0x242>
 80016a4:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
 80016a8:	d131      	bne.n	800170e <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_BR;
 80016aa:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
            break;
 80016ae:	e02e      	b.n	800170e <HAL_CAN_IRQHandler+0x21c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80016b0:	682b      	ldr	r3, [r5, #0]
 80016b2:	2208      	movs	r2, #8
 80016b4:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 80016b6:	4628      	mov	r0, r5
 80016b8:	f7ff ff16 	bl	80014e8 <HAL_CAN_RxFifo0FullCallback>
 80016bc:	e797      	b.n	80015ee <HAL_CAN_IRQHandler+0xfc>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80016be:	4628      	mov	r0, r5
 80016c0:	f7fe fe6c 	bl	800039c <HAL_CAN_RxFifo0MsgPendingCallback>
 80016c4:	e79b      	b.n	80015fe <HAL_CAN_IRQHandler+0x10c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80016c6:	682b      	ldr	r3, [r5, #0]
 80016c8:	2208      	movs	r2, #8
 80016ca:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 80016cc:	4628      	mov	r0, r5
 80016ce:	f7ff ff0c 	bl	80014ea <HAL_CAN_RxFifo1FullCallback>
 80016d2:	e7a5      	b.n	8001620 <HAL_CAN_IRQHandler+0x12e>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80016d4:	4628      	mov	r0, r5
 80016d6:	f7fe fe6f 	bl	80003b8 <HAL_CAN_RxFifo1MsgPendingCallback>
 80016da:	e7a9      	b.n	8001630 <HAL_CAN_IRQHandler+0x13e>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80016dc:	682b      	ldr	r3, [r5, #0]
 80016de:	2210      	movs	r2, #16
 80016e0:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 80016e2:	4628      	mov	r0, r5
 80016e4:	f7ff ff02 	bl	80014ec <HAL_CAN_SleepCallback>
 80016e8:	e7a8      	b.n	800163c <HAL_CAN_IRQHandler+0x14a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80016ea:	682b      	ldr	r3, [r5, #0]
 80016ec:	2208      	movs	r2, #8
 80016ee:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80016f0:	4628      	mov	r0, r5
 80016f2:	f7ff fefc 	bl	80014ee <HAL_CAN_WakeUpFromRxMsgCallback>
 80016f6:	e7a7      	b.n	8001648 <HAL_CAN_IRQHandler+0x156>
        switch (esrflags & CAN_ESR_LEC)
 80016f8:	f1ba 0f10 	cmp.w	sl, #16
 80016fc:	d005      	beq.n	800170a <HAL_CAN_IRQHandler+0x218>
 80016fe:	f1ba 0f20 	cmp.w	sl, #32
 8001702:	d104      	bne.n	800170e <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001704:	f04b 0b10 	orr.w	fp, fp, #16
            break;
 8001708:	e001      	b.n	800170e <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_STF;
 800170a:	f04b 0b08 	orr.w	fp, fp, #8
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800170e:	682a      	ldr	r2, [r5, #0]
 8001710:	6993      	ldr	r3, [r2, #24]
 8001712:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001716:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001718:	682b      	ldr	r3, [r5, #0]
 800171a:	2204      	movs	r2, #4
 800171c:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 800171e:	f1bb 0f00 	cmp.w	fp, #0
 8001722:	d10a      	bne.n	800173a <HAL_CAN_IRQHandler+0x248>
 8001724:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            errorcode |= HAL_CAN_ERROR_ACK;
 8001728:	f04b 0b20 	orr.w	fp, fp, #32
            break;
 800172c:	e7ef      	b.n	800170e <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_BD;
 800172e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
            break;
 8001732:	e7ec      	b.n	800170e <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001734:	f44b 7b80 	orr.w	fp, fp, #256	; 0x100
            break;
 8001738:	e7e9      	b.n	800170e <HAL_CAN_IRQHandler+0x21c>
    hcan->ErrorCode |= errorcode;
 800173a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800173c:	ea4b 0303 	orr.w	r3, fp, r3
 8001740:	626b      	str	r3, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 8001742:	4628      	mov	r0, r5
 8001744:	f7ff fed4 	bl	80014f0 <HAL_CAN_ErrorCallback>
}
 8001748:	e7ec      	b.n	8001724 <HAL_CAN_IRQHandler+0x232>
	...

0800174c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800174c:	4a07      	ldr	r2, [pc, #28]	; (800176c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800174e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001750:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001754:	041b      	lsls	r3, r3, #16
 8001756:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001758:	0200      	lsls	r0, r0, #8
 800175a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800175e:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8001760:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8001764:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001768:	60d0      	str	r0, [r2, #12]
 800176a:	4770      	bx	lr
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001770:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001772:	4b16      	ldr	r3, [pc, #88]	; (80017cc <HAL_NVIC_SetPriority+0x5c>)
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800177a:	f1c3 0407 	rsb	r4, r3, #7
 800177e:	2c04      	cmp	r4, #4
 8001780:	bf28      	it	cs
 8001782:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001784:	1d1d      	adds	r5, r3, #4
 8001786:	2d06      	cmp	r5, #6
 8001788:	d917      	bls.n	80017ba <HAL_NVIC_SetPriority+0x4a>
 800178a:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800178c:	2501      	movs	r5, #1
 800178e:	fa05 f404 	lsl.w	r4, r5, r4
 8001792:	3c01      	subs	r4, #1
 8001794:	4021      	ands	r1, r4
 8001796:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001798:	fa05 f303 	lsl.w	r3, r5, r3
 800179c:	3b01      	subs	r3, #1
 800179e:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a0:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) < 0)
 80017a2:	2800      	cmp	r0, #0
 80017a4:	db0b      	blt.n	80017be <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a6:	0109      	lsls	r1, r1, #4
 80017a8:	b2c9      	uxtb	r1, r1
 80017aa:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80017ae:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80017b2:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80017b6:	bc30      	pop	{r4, r5}
 80017b8:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ba:	2300      	movs	r3, #0
 80017bc:	e7e6      	b.n	800178c <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017be:	f000 000f 	and.w	r0, r0, #15
 80017c2:	0109      	lsls	r1, r1, #4
 80017c4:	b2c9      	uxtb	r1, r1
 80017c6:	4b02      	ldr	r3, [pc, #8]	; (80017d0 <HAL_NVIC_SetPriority+0x60>)
 80017c8:	5419      	strb	r1, [r3, r0]
 80017ca:	e7f4      	b.n	80017b6 <HAL_NVIC_SetPriority+0x46>
 80017cc:	e000ed00 	.word	0xe000ed00
 80017d0:	e000ed14 	.word	0xe000ed14

080017d4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80017d4:	0942      	lsrs	r2, r0, #5
 80017d6:	f000 001f 	and.w	r0, r0, #31
 80017da:	2301      	movs	r3, #1
 80017dc:	fa03 f000 	lsl.w	r0, r3, r0
 80017e0:	4b01      	ldr	r3, [pc, #4]	; (80017e8 <HAL_NVIC_EnableIRQ+0x14>)
 80017e2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80017e6:	4770      	bx	lr
 80017e8:	e000e100 	.word	0xe000e100

080017ec <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017ec:	3801      	subs	r0, #1
 80017ee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80017f2:	d20a      	bcs.n	800180a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017f4:	4b06      	ldr	r3, [pc, #24]	; (8001810 <HAL_SYSTICK_Config+0x24>)
 80017f6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f8:	21f0      	movs	r1, #240	; 0xf0
 80017fa:	4a06      	ldr	r2, [pc, #24]	; (8001814 <HAL_SYSTICK_Config+0x28>)
 80017fc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001800:	2000      	movs	r0, #0
 8001802:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001804:	2207      	movs	r2, #7
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800180a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	e000e010 	.word	0xe000e010
 8001814:	e000ed00 	.word	0xe000ed00

08001818 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001818:	2804      	cmp	r0, #4
 800181a:	d005      	beq.n	8001828 <HAL_SYSTICK_CLKSourceConfig+0x10>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800181c:	4a05      	ldr	r2, [pc, #20]	; (8001834 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 800181e:	6813      	ldr	r3, [r2, #0]
 8001820:	f023 0304 	bic.w	r3, r3, #4
 8001824:	6013      	str	r3, [r2, #0]
 8001826:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001828:	4a02      	ldr	r2, [pc, #8]	; (8001834 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 800182a:	6813      	ldr	r3, [r2, #0]
 800182c:	f043 0304 	orr.w	r3, r3, #4
 8001830:	6013      	str	r3, [r2, #0]
 8001832:	4770      	bx	lr
 8001834:	e000e010 	.word	0xe000e010

08001838 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001838:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 800183a:	f7ff fb47 	bl	8000ecc <HAL_SYSTICK_Callback>
 800183e:	bd08      	pop	{r3, pc}

08001840 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001840:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001842:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8001844:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001846:	e088      	b.n	800195a <HAL_GPIO_Init+0x11a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001848:	08de      	lsrs	r6, r3, #3
 800184a:	3608      	adds	r6, #8
 800184c:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001850:	f003 0e07 	and.w	lr, r3, #7
 8001854:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001858:	270f      	movs	r7, #15
 800185a:	fa07 f70e 	lsl.w	r7, r7, lr
 800185e:	ea24 0407 	bic.w	r4, r4, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001862:	690f      	ldr	r7, [r1, #16]
 8001864:	fa07 f70e 	lsl.w	r7, r7, lr
 8001868:	433c      	orrs	r4, r7
        GPIOx->AFR[position >> 3] = temp;
 800186a:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
 800186e:	e083      	b.n	8001978 <HAL_GPIO_Init+0x138>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001870:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001872:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001874:	68cf      	ldr	r7, [r1, #12]
 8001876:	fa07 f70e 	lsl.w	r7, r7, lr
 800187a:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 800187c:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800187e:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001880:	ea26 0505 	bic.w	r5, r6, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001884:	684e      	ldr	r6, [r1, #4]
 8001886:	f3c6 1600 	ubfx	r6, r6, #4, #1
 800188a:	409e      	lsls	r6, r3
 800188c:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 800188e:	6045      	str	r5, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001890:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001892:	402c      	ands	r4, r5
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001894:	688d      	ldr	r5, [r1, #8]
 8001896:	fa05 f50e 	lsl.w	r5, r5, lr
 800189a:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 800189c:	60c4      	str	r4, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800189e:	684c      	ldr	r4, [r1, #4]
 80018a0:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 80018a4:	d058      	beq.n	8001958 <HAL_GPIO_Init+0x118>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018a6:	4c47      	ldr	r4, [pc, #284]	; (80019c4 <HAL_GPIO_Init+0x184>)
 80018a8:	69a5      	ldr	r5, [r4, #24]
 80018aa:	f045 0501 	orr.w	r5, r5, #1
 80018ae:	61a5      	str	r5, [r4, #24]
 80018b0:	69a4      	ldr	r4, [r4, #24]
 80018b2:	f004 0401 	and.w	r4, r4, #1
 80018b6:	9401      	str	r4, [sp, #4]
 80018b8:	9c01      	ldr	r4, [sp, #4]

        temp = SYSCFG->EXTICR[position >> 2];
 80018ba:	089d      	lsrs	r5, r3, #2
 80018bc:	1cae      	adds	r6, r5, #2
 80018be:	4c42      	ldr	r4, [pc, #264]	; (80019c8 <HAL_GPIO_Init+0x188>)
 80018c0:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80018c4:	f003 0603 	and.w	r6, r3, #3
 80018c8:	00b6      	lsls	r6, r6, #2
 80018ca:	270f      	movs	r7, #15
 80018cc:	40b7      	lsls	r7, r6
 80018ce:	ea24 0407 	bic.w	r4, r4, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80018d2:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 80018d6:	d06c      	beq.n	80019b2 <HAL_GPIO_Init+0x172>
 80018d8:	4f3c      	ldr	r7, [pc, #240]	; (80019cc <HAL_GPIO_Init+0x18c>)
 80018da:	42b8      	cmp	r0, r7
 80018dc:	d06b      	beq.n	80019b6 <HAL_GPIO_Init+0x176>
 80018de:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80018e2:	42b8      	cmp	r0, r7
 80018e4:	d069      	beq.n	80019ba <HAL_GPIO_Init+0x17a>
 80018e6:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80018ea:	42b8      	cmp	r0, r7
 80018ec:	d05f      	beq.n	80019ae <HAL_GPIO_Init+0x16e>
 80018ee:	2705      	movs	r7, #5
 80018f0:	fa07 f606 	lsl.w	r6, r7, r6
 80018f4:	4334      	orrs	r4, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 80018f6:	3502      	adds	r5, #2
 80018f8:	4e33      	ldr	r6, [pc, #204]	; (80019c8 <HAL_GPIO_Init+0x188>)
 80018fa:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018fe:	4c34      	ldr	r4, [pc, #208]	; (80019d0 <HAL_GPIO_Init+0x190>)
 8001900:	6825      	ldr	r5, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8001902:	43d4      	mvns	r4, r2
 8001904:	ea05 0604 	and.w	r6, r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001908:	684f      	ldr	r7, [r1, #4]
 800190a:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 800190e:	d001      	beq.n	8001914 <HAL_GPIO_Init+0xd4>
        {
          temp |= iocurrent;
 8001910:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR = temp;
 8001914:	4d2e      	ldr	r5, [pc, #184]	; (80019d0 <HAL_GPIO_Init+0x190>)
 8001916:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 8001918:	686d      	ldr	r5, [r5, #4]
        temp &= ~((uint32_t)iocurrent);
 800191a:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800191e:	684f      	ldr	r7, [r1, #4]
 8001920:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001924:	d001      	beq.n	800192a <HAL_GPIO_Init+0xea>
        {
          temp |= iocurrent;
 8001926:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR = temp;
 800192a:	4d29      	ldr	r5, [pc, #164]	; (80019d0 <HAL_GPIO_Init+0x190>)
 800192c:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800192e:	68ad      	ldr	r5, [r5, #8]
        temp &= ~((uint32_t)iocurrent);
 8001930:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001934:	684f      	ldr	r7, [r1, #4]
 8001936:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 800193a:	d001      	beq.n	8001940 <HAL_GPIO_Init+0x100>
        {
          temp |= iocurrent;
 800193c:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR = temp;
 8001940:	4d23      	ldr	r5, [pc, #140]	; (80019d0 <HAL_GPIO_Init+0x190>)
 8001942:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 8001944:	68ed      	ldr	r5, [r5, #12]
        temp &= ~((uint32_t)iocurrent);
 8001946:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001948:	684e      	ldr	r6, [r1, #4]
 800194a:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 800194e:	d001      	beq.n	8001954 <HAL_GPIO_Init+0x114>
        {
          temp |= iocurrent;
 8001950:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR = temp;
 8001954:	4a1e      	ldr	r2, [pc, #120]	; (80019d0 <HAL_GPIO_Init+0x190>)
 8001956:	60d4      	str	r4, [r2, #12]
      }
    }
    
    position++;
 8001958:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 800195a:	680a      	ldr	r2, [r1, #0]
 800195c:	fa32 f403 	lsrs.w	r4, r2, r3
 8001960:	d02d      	beq.n	80019be <HAL_GPIO_Init+0x17e>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001962:	2501      	movs	r5, #1
 8001964:	409d      	lsls	r5, r3
    if(iocurrent)
 8001966:	402a      	ands	r2, r5
 8001968:	d0f6      	beq.n	8001958 <HAL_GPIO_Init+0x118>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800196a:	684c      	ldr	r4, [r1, #4]
 800196c:	2c02      	cmp	r4, #2
 800196e:	f43f af6b 	beq.w	8001848 <HAL_GPIO_Init+0x8>
 8001972:	2c12      	cmp	r4, #18
 8001974:	f43f af68 	beq.w	8001848 <HAL_GPIO_Init+0x8>
      temp = GPIOx->MODER;
 8001978:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800197a:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800197e:	2403      	movs	r4, #3
 8001980:	fa04 f40e 	lsl.w	r4, r4, lr
 8001984:	43e4      	mvns	r4, r4
 8001986:	4026      	ands	r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001988:	684f      	ldr	r7, [r1, #4]
 800198a:	f007 0703 	and.w	r7, r7, #3
 800198e:	fa07 f70e 	lsl.w	r7, r7, lr
 8001992:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8001994:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001996:	684e      	ldr	r6, [r1, #4]
 8001998:	1e77      	subs	r7, r6, #1
 800199a:	2f01      	cmp	r7, #1
 800199c:	f67f af68 	bls.w	8001870 <HAL_GPIO_Init+0x30>
 80019a0:	2e11      	cmp	r6, #17
 80019a2:	f43f af65 	beq.w	8001870 <HAL_GPIO_Init+0x30>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019a6:	2e12      	cmp	r6, #18
 80019a8:	f47f af72 	bne.w	8001890 <HAL_GPIO_Init+0x50>
 80019ac:	e760      	b.n	8001870 <HAL_GPIO_Init+0x30>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80019ae:	2703      	movs	r7, #3
 80019b0:	e79e      	b.n	80018f0 <HAL_GPIO_Init+0xb0>
 80019b2:	2700      	movs	r7, #0
 80019b4:	e79c      	b.n	80018f0 <HAL_GPIO_Init+0xb0>
 80019b6:	2701      	movs	r7, #1
 80019b8:	e79a      	b.n	80018f0 <HAL_GPIO_Init+0xb0>
 80019ba:	2702      	movs	r7, #2
 80019bc:	e798      	b.n	80018f0 <HAL_GPIO_Init+0xb0>
  }
}
 80019be:	b003      	add	sp, #12
 80019c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40021000 	.word	0x40021000
 80019c8:	40010000 	.word	0x40010000
 80019cc:	48000400 	.word	0x48000400
 80019d0:	40010400 	.word	0x40010400

080019d4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80019d4:	6903      	ldr	r3, [r0, #16]
 80019d6:	4219      	tst	r1, r3
 80019d8:	d101      	bne.n	80019de <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80019da:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 80019dc:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 80019de:	2001      	movs	r0, #1
 80019e0:	4770      	bx	lr

080019e2 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019e2:	b90a      	cbnz	r2, 80019e8 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80019e4:	6281      	str	r1, [r0, #40]	; 0x28
 80019e6:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80019e8:	6181      	str	r1, [r0, #24]
 80019ea:	4770      	bx	lr

080019ec <HAL_RCC_OscConfig>:
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019ec:	2800      	cmp	r0, #0
 80019ee:	f000 82f3 	beq.w	8001fd8 <HAL_RCC_OscConfig+0x5ec>
{
 80019f2:	b570      	push	{r4, r5, r6, lr}
 80019f4:	b082      	sub	sp, #8
 80019f6:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019f8:	6803      	ldr	r3, [r0, #0]
 80019fa:	f013 0f01 	tst.w	r3, #1
 80019fe:	d063      	beq.n	8001ac8 <HAL_RCC_OscConfig+0xdc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001a00:	4bb4      	ldr	r3, [pc, #720]	; (8001cd4 <HAL_RCC_OscConfig+0x2e8>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f003 030c 	and.w	r3, r3, #12
 8001a08:	2b04      	cmp	r3, #4
 8001a0a:	d046      	beq.n	8001a9a <HAL_RCC_OscConfig+0xae>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a0c:	4bb1      	ldr	r3, [pc, #708]	; (8001cd4 <HAL_RCC_OscConfig+0x2e8>)
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f003 030c 	and.w	r3, r3, #12
 8001a14:	2b08      	cmp	r3, #8
 8001a16:	d03b      	beq.n	8001a90 <HAL_RCC_OscConfig+0xa4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a18:	6863      	ldr	r3, [r4, #4]
 8001a1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a1e:	f000 808e 	beq.w	8001b3e <HAL_RCC_OscConfig+0x152>
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	f040 8091 	bne.w	8001b4a <HAL_RCC_OscConfig+0x15e>
 8001a28:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001a2c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001a3e:	601a      	str	r2, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a40:	4aa4      	ldr	r2, [pc, #656]	; (8001cd4 <HAL_RCC_OscConfig+0x2e8>)
 8001a42:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001a44:	f023 030f 	bic.w	r3, r3, #15
 8001a48:	68a1      	ldr	r1, [r4, #8]
 8001a4a:	430b      	orrs	r3, r1
 8001a4c:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a4e:	6863      	ldr	r3, [r4, #4]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	f000 8094 	beq.w	8001b7e <HAL_RCC_OscConfig+0x192>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a56:	f7ff fb3d 	bl	80010d4 <HAL_GetTick>
 8001a5a:	4605      	mov	r5, r0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a60:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a64:	4b9b      	ldr	r3, [pc, #620]	; (8001cd4 <HAL_RCC_OscConfig+0x2e8>)
 8001a66:	6819      	ldr	r1, [r3, #0]
 8001a68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a6c:	fa93 f3a3 	rbit	r3, r3
 8001a70:	fab3 f383 	clz	r3, r3
 8001a74:	f003 031f 	and.w	r3, r3, #31
 8001a78:	2201      	movs	r2, #1
 8001a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7e:	4219      	tst	r1, r3
 8001a80:	d122      	bne.n	8001ac8 <HAL_RCC_OscConfig+0xdc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a82:	f7ff fb27 	bl	80010d4 <HAL_GetTick>
 8001a86:	1b40      	subs	r0, r0, r5
 8001a88:	2864      	cmp	r0, #100	; 0x64
 8001a8a:	d9e7      	bls.n	8001a5c <HAL_RCC_OscConfig+0x70>
          {
            return HAL_TIMEOUT;
 8001a8c:	2003      	movs	r0, #3
 8001a8e:	e2b2      	b.n	8001ff6 <HAL_RCC_OscConfig+0x60a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a90:	4b90      	ldr	r3, [pc, #576]	; (8001cd4 <HAL_RCC_OscConfig+0x2e8>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001a98:	d0be      	beq.n	8001a18 <HAL_RCC_OscConfig+0x2c>
 8001a9a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a9e:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aa2:	4b8c      	ldr	r3, [pc, #560]	; (8001cd4 <HAL_RCC_OscConfig+0x2e8>)
 8001aa4:	6819      	ldr	r1, [r3, #0]
 8001aa6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001aaa:	fa93 f3a3 	rbit	r3, r3
 8001aae:	fab3 f383 	clz	r3, r3
 8001ab2:	f003 031f 	and.w	r3, r3, #31
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	4219      	tst	r1, r3
 8001abe:	d003      	beq.n	8001ac8 <HAL_RCC_OscConfig+0xdc>
 8001ac0:	6863      	ldr	r3, [r4, #4]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	f000 828a 	beq.w	8001fdc <HAL_RCC_OscConfig+0x5f0>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ac8:	6823      	ldr	r3, [r4, #0]
 8001aca:	f013 0f02 	tst.w	r3, #2
 8001ace:	f000 809c 	beq.w	8001c0a <HAL_RCC_OscConfig+0x21e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001ad2:	4b80      	ldr	r3, [pc, #512]	; (8001cd4 <HAL_RCC_OscConfig+0x2e8>)
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	f013 0f0c 	tst.w	r3, #12
 8001ada:	d072      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x1d6>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001adc:	4b7d      	ldr	r3, [pc, #500]	; (8001cd4 <HAL_RCC_OscConfig+0x2e8>)
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f003 030c 	and.w	r3, r3, #12
 8001ae4:	2b08      	cmp	r3, #8
 8001ae6:	d067      	beq.n	8001bb8 <HAL_RCC_OscConfig+0x1cc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ae8:	6923      	ldr	r3, [r4, #16]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	f000 80cb 	beq.w	8001c86 <HAL_RCC_OscConfig+0x29a>
 8001af0:	2201      	movs	r2, #1
 8001af2:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001af6:	fab3 f383 	clz	r3, r3
 8001afa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001afe:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b06:	f7ff fae5 	bl	80010d4 <HAL_GetTick>
 8001b0a:	4605      	mov	r5, r0
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b12:	4b70      	ldr	r3, [pc, #448]	; (8001cd4 <HAL_RCC_OscConfig+0x2e8>)
 8001b14:	6819      	ldr	r1, [r3, #0]
 8001b16:	2302      	movs	r3, #2
 8001b18:	fa93 f3a3 	rbit	r3, r3
 8001b1c:	fab3 f383 	clz	r3, r3
 8001b20:	f003 031f 	and.w	r3, r3, #31
 8001b24:	2201      	movs	r2, #1
 8001b26:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2a:	4219      	tst	r1, r3
 8001b2c:	f040 809c 	bne.w	8001c68 <HAL_RCC_OscConfig+0x27c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b30:	f7ff fad0 	bl	80010d4 <HAL_GetTick>
 8001b34:	1b40      	subs	r0, r0, r5
 8001b36:	2802      	cmp	r0, #2
 8001b38:	d9e8      	bls.n	8001b0c <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8001b3a:	2003      	movs	r0, #3
 8001b3c:	e25b      	b.n	8001ff6 <HAL_RCC_OscConfig+0x60a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b3e:	4a65      	ldr	r2, [pc, #404]	; (8001cd4 <HAL_RCC_OscConfig+0x2e8>)
 8001b40:	6813      	ldr	r3, [r2, #0]
 8001b42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b46:	6013      	str	r3, [r2, #0]
 8001b48:	e77a      	b.n	8001a40 <HAL_RCC_OscConfig+0x54>
 8001b4a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b4e:	d009      	beq.n	8001b64 <HAL_RCC_OscConfig+0x178>
 8001b50:	4b60      	ldr	r3, [pc, #384]	; (8001cd4 <HAL_RCC_OscConfig+0x2e8>)
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	e76d      	b.n	8001a40 <HAL_RCC_OscConfig+0x54>
 8001b64:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001b68:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	e760      	b.n	8001a40 <HAL_RCC_OscConfig+0x54>
        tickstart = HAL_GetTick();
 8001b7e:	f7ff faa9 	bl	80010d4 <HAL_GetTick>
 8001b82:	4605      	mov	r5, r0
 8001b84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b88:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b8c:	4b51      	ldr	r3, [pc, #324]	; (8001cd4 <HAL_RCC_OscConfig+0x2e8>)
 8001b8e:	6819      	ldr	r1, [r3, #0]
 8001b90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b94:	fa93 f3a3 	rbit	r3, r3
 8001b98:	fab3 f383 	clz	r3, r3
 8001b9c:	f003 031f 	and.w	r3, r3, #31
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	4219      	tst	r1, r3
 8001ba8:	d08e      	beq.n	8001ac8 <HAL_RCC_OscConfig+0xdc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001baa:	f7ff fa93 	bl	80010d4 <HAL_GetTick>
 8001bae:	1b40      	subs	r0, r0, r5
 8001bb0:	2864      	cmp	r0, #100	; 0x64
 8001bb2:	d9e7      	bls.n	8001b84 <HAL_RCC_OscConfig+0x198>
            return HAL_TIMEOUT;
 8001bb4:	2003      	movs	r0, #3
 8001bb6:	e21e      	b.n	8001ff6 <HAL_RCC_OscConfig+0x60a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001bb8:	4b46      	ldr	r3, [pc, #280]	; (8001cd4 <HAL_RCC_OscConfig+0x2e8>)
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001bc0:	d192      	bne.n	8001ae8 <HAL_RCC_OscConfig+0xfc>
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bc8:	4b42      	ldr	r3, [pc, #264]	; (8001cd4 <HAL_RCC_OscConfig+0x2e8>)
 8001bca:	6819      	ldr	r1, [r3, #0]
 8001bcc:	2302      	movs	r3, #2
 8001bce:	fa93 f3a3 	rbit	r3, r3
 8001bd2:	fab3 f383 	clz	r3, r3
 8001bd6:	f003 031f 	and.w	r3, r3, #31
 8001bda:	2201      	movs	r2, #1
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	4219      	tst	r1, r3
 8001be2:	d004      	beq.n	8001bee <HAL_RCC_OscConfig+0x202>
 8001be4:	6923      	ldr	r3, [r4, #16]
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d001      	beq.n	8001bee <HAL_RCC_OscConfig+0x202>
        return HAL_ERROR;
 8001bea:	2001      	movs	r0, #1
 8001bec:	e203      	b.n	8001ff6 <HAL_RCC_OscConfig+0x60a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bee:	4839      	ldr	r0, [pc, #228]	; (8001cd4 <HAL_RCC_OscConfig+0x2e8>)
 8001bf0:	6803      	ldr	r3, [r0, #0]
 8001bf2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001bf6:	6961      	ldr	r1, [r4, #20]
 8001bf8:	22f8      	movs	r2, #248	; 0xf8
 8001bfa:	fa92 f2a2 	rbit	r2, r2
 8001bfe:	fab2 f282 	clz	r2, r2
 8001c02:	fa01 f202 	lsl.w	r2, r1, r2
 8001c06:	4313      	orrs	r3, r2
 8001c08:	6003      	str	r3, [r0, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c0a:	6823      	ldr	r3, [r4, #0]
 8001c0c:	f013 0f08 	tst.w	r3, #8
 8001c10:	f000 808c 	beq.w	8001d2c <HAL_RCC_OscConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c14:	69a3      	ldr	r3, [r4, #24]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d060      	beq.n	8001cdc <HAL_RCC_OscConfig+0x2f0>
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	fa91 f2a1 	rbit	r2, r1
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c20:	fab2 f282 	clz	r2, r2
 8001c24:	4b2c      	ldr	r3, [pc, #176]	; (8001cd8 <HAL_RCC_OscConfig+0x2ec>)
 8001c26:	4413      	add	r3, r2
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	6019      	str	r1, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c2c:	f7ff fa52 	bl	80010d4 <HAL_GetTick>
 8001c30:	4605      	mov	r5, r0
 8001c32:	2302      	movs	r3, #2
 8001c34:	fa93 f2a3 	rbit	r2, r3
 8001c38:	fa93 f2a3 	rbit	r2, r3
 8001c3c:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c40:	4a24      	ldr	r2, [pc, #144]	; (8001cd4 <HAL_RCC_OscConfig+0x2e8>)
 8001c42:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8001c44:	fa93 f3a3 	rbit	r3, r3
 8001c48:	fab3 f383 	clz	r3, r3
 8001c4c:	f003 031f 	and.w	r3, r3, #31
 8001c50:	2201      	movs	r2, #1
 8001c52:	fa02 f303 	lsl.w	r3, r2, r3
 8001c56:	4219      	tst	r1, r3
 8001c58:	d168      	bne.n	8001d2c <HAL_RCC_OscConfig+0x340>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c5a:	f7ff fa3b 	bl	80010d4 <HAL_GetTick>
 8001c5e:	1b40      	subs	r0, r0, r5
 8001c60:	2802      	cmp	r0, #2
 8001c62:	d9e6      	bls.n	8001c32 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001c64:	2003      	movs	r0, #3
 8001c66:	e1c6      	b.n	8001ff6 <HAL_RCC_OscConfig+0x60a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c68:	481a      	ldr	r0, [pc, #104]	; (8001cd4 <HAL_RCC_OscConfig+0x2e8>)
 8001c6a:	6803      	ldr	r3, [r0, #0]
 8001c6c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001c70:	6961      	ldr	r1, [r4, #20]
 8001c72:	22f8      	movs	r2, #248	; 0xf8
 8001c74:	fa92 f2a2 	rbit	r2, r2
 8001c78:	fab2 f282 	clz	r2, r2
 8001c7c:	fa01 f202 	lsl.w	r2, r1, r2
 8001c80:	4313      	orrs	r3, r2
 8001c82:	6003      	str	r3, [r0, #0]
 8001c84:	e7c1      	b.n	8001c0a <HAL_RCC_OscConfig+0x21e>
 8001c86:	2301      	movs	r3, #1
 8001c88:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_HSI_DISABLE();
 8001c8c:	fab3 f383 	clz	r3, r3
 8001c90:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001c94:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001c9e:	f7ff fa19 	bl	80010d4 <HAL_GetTick>
 8001ca2:	4605      	mov	r5, r0
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001caa:	4b0a      	ldr	r3, [pc, #40]	; (8001cd4 <HAL_RCC_OscConfig+0x2e8>)
 8001cac:	6819      	ldr	r1, [r3, #0]
 8001cae:	2302      	movs	r3, #2
 8001cb0:	fa93 f3a3 	rbit	r3, r3
 8001cb4:	fab3 f383 	clz	r3, r3
 8001cb8:	f003 031f 	and.w	r3, r3, #31
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc2:	4219      	tst	r1, r3
 8001cc4:	d0a1      	beq.n	8001c0a <HAL_RCC_OscConfig+0x21e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cc6:	f7ff fa05 	bl	80010d4 <HAL_GetTick>
 8001cca:	1b40      	subs	r0, r0, r5
 8001ccc:	2802      	cmp	r0, #2
 8001cce:	d9e9      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x2b8>
            return HAL_TIMEOUT;
 8001cd0:	2003      	movs	r0, #3
 8001cd2:	e190      	b.n	8001ff6 <HAL_RCC_OscConfig+0x60a>
 8001cd4:	40021000 	.word	0x40021000
 8001cd8:	10908120 	.word	0x10908120
 8001cdc:	2201      	movs	r2, #1
 8001cde:	fa92 f2a2 	rbit	r2, r2
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ce2:	fab2 f282 	clz	r2, r2
 8001ce6:	4bc0      	ldr	r3, [pc, #768]	; (8001fe8 <HAL_RCC_OscConfig+0x5fc>)
 8001ce8:	4413      	add	r3, r2
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cf0:	f7ff f9f0 	bl	80010d4 <HAL_GetTick>
 8001cf4:	4605      	mov	r5, r0
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	fa93 f2a3 	rbit	r2, r3
 8001cfc:	fa93 f2a3 	rbit	r2, r3
 8001d00:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d04:	4ab9      	ldr	r2, [pc, #740]	; (8001fec <HAL_RCC_OscConfig+0x600>)
 8001d06:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8001d08:	fa93 f3a3 	rbit	r3, r3
 8001d0c:	fab3 f383 	clz	r3, r3
 8001d10:	f003 031f 	and.w	r3, r3, #31
 8001d14:	2201      	movs	r2, #1
 8001d16:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1a:	4219      	tst	r1, r3
 8001d1c:	d006      	beq.n	8001d2c <HAL_RCC_OscConfig+0x340>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d1e:	f7ff f9d9 	bl	80010d4 <HAL_GetTick>
 8001d22:	1b40      	subs	r0, r0, r5
 8001d24:	2802      	cmp	r0, #2
 8001d26:	d9e6      	bls.n	8001cf6 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001d28:	2003      	movs	r0, #3
 8001d2a:	e164      	b.n	8001ff6 <HAL_RCC_OscConfig+0x60a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d2c:	6823      	ldr	r3, [r4, #0]
 8001d2e:	f013 0f04 	tst.w	r3, #4
 8001d32:	f000 80b3 	beq.w	8001e9c <HAL_RCC_OscConfig+0x4b0>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d36:	4bad      	ldr	r3, [pc, #692]	; (8001fec <HAL_RCC_OscConfig+0x600>)
 8001d38:	69db      	ldr	r3, [r3, #28]
 8001d3a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001d3e:	d126      	bne.n	8001d8e <HAL_RCC_OscConfig+0x3a2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d40:	4baa      	ldr	r3, [pc, #680]	; (8001fec <HAL_RCC_OscConfig+0x600>)
 8001d42:	69da      	ldr	r2, [r3, #28]
 8001d44:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001d48:	61da      	str	r2, [r3, #28]
 8001d4a:	69db      	ldr	r3, [r3, #28]
 8001d4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d50:	9301      	str	r3, [sp, #4]
 8001d52:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001d54:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d56:	4ba6      	ldr	r3, [pc, #664]	; (8001ff0 <HAL_RCC_OscConfig+0x604>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001d5e:	d018      	beq.n	8001d92 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d60:	68e3      	ldr	r3, [r4, #12]
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d029      	beq.n	8001dba <HAL_RCC_OscConfig+0x3ce>
 8001d66:	bb73      	cbnz	r3, 8001dc6 <HAL_RCC_OscConfig+0x3da>
 8001d68:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001d6c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001d70:	6a1a      	ldr	r2, [r3, #32]
 8001d72:	f022 0201 	bic.w	r2, r2, #1
 8001d76:	621a      	str	r2, [r3, #32]
 8001d78:	6a1a      	ldr	r2, [r3, #32]
 8001d7a:	f022 0204 	bic.w	r2, r2, #4
 8001d7e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d80:	68e3      	ldr	r3, [r4, #12]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d05d      	beq.n	8001e42 <HAL_RCC_OscConfig+0x456>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d86:	f7ff f9a5 	bl	80010d4 <HAL_GetTick>
 8001d8a:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d8c:	e047      	b.n	8001e1e <HAL_RCC_OscConfig+0x432>
    FlagStatus       pwrclkchanged = RESET;
 8001d8e:	2500      	movs	r5, #0
 8001d90:	e7e1      	b.n	8001d56 <HAL_RCC_OscConfig+0x36a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d92:	4a97      	ldr	r2, [pc, #604]	; (8001ff0 <HAL_RCC_OscConfig+0x604>)
 8001d94:	6813      	ldr	r3, [r2, #0]
 8001d96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d9a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001d9c:	f7ff f99a 	bl	80010d4 <HAL_GetTick>
 8001da0:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001da2:	4b93      	ldr	r3, [pc, #588]	; (8001ff0 <HAL_RCC_OscConfig+0x604>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001daa:	d1d9      	bne.n	8001d60 <HAL_RCC_OscConfig+0x374>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dac:	f7ff f992 	bl	80010d4 <HAL_GetTick>
 8001db0:	1b80      	subs	r0, r0, r6
 8001db2:	2864      	cmp	r0, #100	; 0x64
 8001db4:	d9f5      	bls.n	8001da2 <HAL_RCC_OscConfig+0x3b6>
          return HAL_TIMEOUT;
 8001db6:	2003      	movs	r0, #3
 8001db8:	e11d      	b.n	8001ff6 <HAL_RCC_OscConfig+0x60a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dba:	4a8c      	ldr	r2, [pc, #560]	; (8001fec <HAL_RCC_OscConfig+0x600>)
 8001dbc:	6a13      	ldr	r3, [r2, #32]
 8001dbe:	f043 0301 	orr.w	r3, r3, #1
 8001dc2:	6213      	str	r3, [r2, #32]
 8001dc4:	e7dc      	b.n	8001d80 <HAL_RCC_OscConfig+0x394>
 8001dc6:	2b05      	cmp	r3, #5
 8001dc8:	d009      	beq.n	8001dde <HAL_RCC_OscConfig+0x3f2>
 8001dca:	4b88      	ldr	r3, [pc, #544]	; (8001fec <HAL_RCC_OscConfig+0x600>)
 8001dcc:	6a1a      	ldr	r2, [r3, #32]
 8001dce:	f022 0201 	bic.w	r2, r2, #1
 8001dd2:	621a      	str	r2, [r3, #32]
 8001dd4:	6a1a      	ldr	r2, [r3, #32]
 8001dd6:	f022 0204 	bic.w	r2, r2, #4
 8001dda:	621a      	str	r2, [r3, #32]
 8001ddc:	e7d0      	b.n	8001d80 <HAL_RCC_OscConfig+0x394>
 8001dde:	4b83      	ldr	r3, [pc, #524]	; (8001fec <HAL_RCC_OscConfig+0x600>)
 8001de0:	6a1a      	ldr	r2, [r3, #32]
 8001de2:	f042 0204 	orr.w	r2, r2, #4
 8001de6:	621a      	str	r2, [r3, #32]
 8001de8:	6a1a      	ldr	r2, [r3, #32]
 8001dea:	f042 0201 	orr.w	r2, r2, #1
 8001dee:	621a      	str	r2, [r3, #32]
 8001df0:	e7c6      	b.n	8001d80 <HAL_RCC_OscConfig+0x394>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001df2:	4b7e      	ldr	r3, [pc, #504]	; (8001fec <HAL_RCC_OscConfig+0x600>)
 8001df4:	6a19      	ldr	r1, [r3, #32]
 8001df6:	2302      	movs	r3, #2
 8001df8:	fa93 f3a3 	rbit	r3, r3
 8001dfc:	fab3 f383 	clz	r3, r3
 8001e00:	f003 031f 	and.w	r3, r3, #31
 8001e04:	2201      	movs	r2, #1
 8001e06:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0a:	4219      	tst	r1, r3
 8001e0c:	d145      	bne.n	8001e9a <HAL_RCC_OscConfig+0x4ae>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e0e:	f7ff f961 	bl	80010d4 <HAL_GetTick>
 8001e12:	1b80      	subs	r0, r0, r6
 8001e14:	f241 3388 	movw	r3, #5000	; 0x1388
 8001e18:	4298      	cmp	r0, r3
 8001e1a:	f200 80e1 	bhi.w	8001fe0 <HAL_RCC_OscConfig+0x5f4>
 8001e1e:	2302      	movs	r3, #2
 8001e20:	fa93 f2a3 	rbit	r2, r3
 8001e24:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e28:	fab3 f383 	clz	r3, r3
 8001e2c:	095b      	lsrs	r3, r3, #5
 8001e2e:	f043 0302 	orr.w	r3, r3, #2
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	d0dd      	beq.n	8001df2 <HAL_RCC_OscConfig+0x406>
 8001e36:	2302      	movs	r3, #2
 8001e38:	fa93 f3a3 	rbit	r3, r3
 8001e3c:	4b6b      	ldr	r3, [pc, #428]	; (8001fec <HAL_RCC_OscConfig+0x600>)
 8001e3e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001e40:	e7d9      	b.n	8001df6 <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e42:	f7ff f947 	bl	80010d4 <HAL_GetTick>
 8001e46:	4606      	mov	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e48:	e015      	b.n	8001e76 <HAL_RCC_OscConfig+0x48a>
 8001e4a:	4b68      	ldr	r3, [pc, #416]	; (8001fec <HAL_RCC_OscConfig+0x600>)
 8001e4c:	6a19      	ldr	r1, [r3, #32]
 8001e4e:	2302      	movs	r3, #2
 8001e50:	fa93 f3a3 	rbit	r3, r3
 8001e54:	fab3 f383 	clz	r3, r3
 8001e58:	f003 031f 	and.w	r3, r3, #31
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e62:	4219      	tst	r1, r3
 8001e64:	d019      	beq.n	8001e9a <HAL_RCC_OscConfig+0x4ae>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e66:	f7ff f935 	bl	80010d4 <HAL_GetTick>
 8001e6a:	1b80      	subs	r0, r0, r6
 8001e6c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001e70:	4298      	cmp	r0, r3
 8001e72:	f200 80b7 	bhi.w	8001fe4 <HAL_RCC_OscConfig+0x5f8>
 8001e76:	2302      	movs	r3, #2
 8001e78:	fa93 f2a3 	rbit	r2, r3
 8001e7c:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e80:	fab3 f383 	clz	r3, r3
 8001e84:	095b      	lsrs	r3, r3, #5
 8001e86:	f043 0302 	orr.w	r3, r3, #2
 8001e8a:	2b02      	cmp	r3, #2
 8001e8c:	d0dd      	beq.n	8001e4a <HAL_RCC_OscConfig+0x45e>
 8001e8e:	2302      	movs	r3, #2
 8001e90:	fa93 f3a3 	rbit	r3, r3
 8001e94:	4b55      	ldr	r3, [pc, #340]	; (8001fec <HAL_RCC_OscConfig+0x600>)
 8001e96:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001e98:	e7d9      	b.n	8001e4e <HAL_RCC_OscConfig+0x462>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001e9a:	bbb5      	cbnz	r5, 8001f0a <HAL_RCC_OscConfig+0x51e>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e9c:	69e3      	ldr	r3, [r4, #28]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	f000 80a8 	beq.w	8001ff4 <HAL_RCC_OscConfig+0x608>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ea4:	4a51      	ldr	r2, [pc, #324]	; (8001fec <HAL_RCC_OscConfig+0x600>)
 8001ea6:	6852      	ldr	r2, [r2, #4]
 8001ea8:	f002 020c 	and.w	r2, r2, #12
 8001eac:	2a08      	cmp	r2, #8
 8001eae:	f000 80a4 	beq.w	8001ffa <HAL_RCC_OscConfig+0x60e>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001eb2:	2b02      	cmp	r3, #2
 8001eb4:	d02f      	beq.n	8001f16 <HAL_RCC_OscConfig+0x52a>
 8001eb6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001eba:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ebe:	fab3 f383 	clz	r3, r3
 8001ec2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ec6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed0:	f7ff f900 	bl	80010d4 <HAL_GetTick>
 8001ed4:	4604      	mov	r4, r0
 8001ed6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001eda:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ede:	4b43      	ldr	r3, [pc, #268]	; (8001fec <HAL_RCC_OscConfig+0x600>)
 8001ee0:	6819      	ldr	r1, [r3, #0]
 8001ee2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ee6:	fa93 f3a3 	rbit	r3, r3
 8001eea:	fab3 f383 	clz	r3, r3
 8001eee:	f003 031f 	and.w	r3, r3, #31
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	4219      	tst	r1, r3
 8001efa:	d06b      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x5e8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001efc:	f7ff f8ea 	bl	80010d4 <HAL_GetTick>
 8001f00:	1b00      	subs	r0, r0, r4
 8001f02:	2802      	cmp	r0, #2
 8001f04:	d9e7      	bls.n	8001ed6 <HAL_RCC_OscConfig+0x4ea>
          {
            return HAL_TIMEOUT;
 8001f06:	2003      	movs	r0, #3
 8001f08:	e075      	b.n	8001ff6 <HAL_RCC_OscConfig+0x60a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f0a:	4a38      	ldr	r2, [pc, #224]	; (8001fec <HAL_RCC_OscConfig+0x600>)
 8001f0c:	69d3      	ldr	r3, [r2, #28]
 8001f0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f12:	61d3      	str	r3, [r2, #28]
 8001f14:	e7c2      	b.n	8001e9c <HAL_RCC_OscConfig+0x4b0>
 8001f16:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f1a:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001f1e:	fab3 f383 	clz	r3, r3
 8001f22:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001f26:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001f2a:	009b      	lsls	r3, r3, #2
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001f30:	f7ff f8d0 	bl	80010d4 <HAL_GetTick>
 8001f34:	4605      	mov	r5, r0
 8001f36:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f3a:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f3e:	4b2b      	ldr	r3, [pc, #172]	; (8001fec <HAL_RCC_OscConfig+0x600>)
 8001f40:	6819      	ldr	r1, [r3, #0]
 8001f42:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f46:	fa93 f3a3 	rbit	r3, r3
 8001f4a:	fab3 f383 	clz	r3, r3
 8001f4e:	f003 031f 	and.w	r3, r3, #31
 8001f52:	2201      	movs	r2, #1
 8001f54:	fa02 f303 	lsl.w	r3, r2, r3
 8001f58:	4219      	tst	r1, r3
 8001f5a:	d006      	beq.n	8001f6a <HAL_RCC_OscConfig+0x57e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f5c:	f7ff f8ba 	bl	80010d4 <HAL_GetTick>
 8001f60:	1b40      	subs	r0, r0, r5
 8001f62:	2802      	cmp	r0, #2
 8001f64:	d9e7      	bls.n	8001f36 <HAL_RCC_OscConfig+0x54a>
            return HAL_TIMEOUT;
 8001f66:	2003      	movs	r0, #3
 8001f68:	e045      	b.n	8001ff6 <HAL_RCC_OscConfig+0x60a>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f6a:	4920      	ldr	r1, [pc, #128]	; (8001fec <HAL_RCC_OscConfig+0x600>)
 8001f6c:	684b      	ldr	r3, [r1, #4]
 8001f6e:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8001f72:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001f74:	6a20      	ldr	r0, [r4, #32]
 8001f76:	4302      	orrs	r2, r0
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	604b      	str	r3, [r1, #4]
 8001f7c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f80:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8001f84:	fab3 f383 	clz	r3, r3
 8001f88:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001f8c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	2201      	movs	r2, #1
 8001f94:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001f96:	f7ff f89d 	bl	80010d4 <HAL_GetTick>
 8001f9a:	4604      	mov	r4, r0
 8001f9c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001fa0:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fa4:	4b11      	ldr	r3, [pc, #68]	; (8001fec <HAL_RCC_OscConfig+0x600>)
 8001fa6:	6819      	ldr	r1, [r3, #0]
 8001fa8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001fac:	fa93 f3a3 	rbit	r3, r3
 8001fb0:	fab3 f383 	clz	r3, r3
 8001fb4:	f003 031f 	and.w	r3, r3, #31
 8001fb8:	2201      	movs	r2, #1
 8001fba:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbe:	4219      	tst	r1, r3
 8001fc0:	d106      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x5e4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fc2:	f7ff f887 	bl	80010d4 <HAL_GetTick>
 8001fc6:	1b00      	subs	r0, r0, r4
 8001fc8:	2802      	cmp	r0, #2
 8001fca:	d9e7      	bls.n	8001f9c <HAL_RCC_OscConfig+0x5b0>
            return HAL_TIMEOUT;
 8001fcc:	2003      	movs	r0, #3
 8001fce:	e012      	b.n	8001ff6 <HAL_RCC_OscConfig+0x60a>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001fd0:	2000      	movs	r0, #0
 8001fd2:	e010      	b.n	8001ff6 <HAL_RCC_OscConfig+0x60a>
 8001fd4:	2000      	movs	r0, #0
 8001fd6:	e00e      	b.n	8001ff6 <HAL_RCC_OscConfig+0x60a>
    return HAL_ERROR;
 8001fd8:	2001      	movs	r0, #1
 8001fda:	4770      	bx	lr
        return HAL_ERROR;
 8001fdc:	2001      	movs	r0, #1
 8001fde:	e00a      	b.n	8001ff6 <HAL_RCC_OscConfig+0x60a>
          return HAL_TIMEOUT;
 8001fe0:	2003      	movs	r0, #3
 8001fe2:	e008      	b.n	8001ff6 <HAL_RCC_OscConfig+0x60a>
          return HAL_TIMEOUT;
 8001fe4:	2003      	movs	r0, #3
 8001fe6:	e006      	b.n	8001ff6 <HAL_RCC_OscConfig+0x60a>
 8001fe8:	10908120 	.word	0x10908120
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	40007000 	.word	0x40007000
  return HAL_OK;
 8001ff4:	2000      	movs	r0, #0
}
 8001ff6:	b002      	add	sp, #8
 8001ff8:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001ffa:	2001      	movs	r0, #1
 8001ffc:	e7fb      	b.n	8001ff6 <HAL_RCC_OscConfig+0x60a>
 8001ffe:	bf00      	nop

08002000 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8002000:	4b16      	ldr	r3, [pc, #88]	; (800205c <HAL_RCC_GetSysClockFreq+0x5c>)
 8002002:	685b      	ldr	r3, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002004:	f003 020c 	and.w	r2, r3, #12
 8002008:	2a08      	cmp	r2, #8
 800200a:	d124      	bne.n	8002056 <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800200c:	f403 1170 	and.w	r1, r3, #3932160	; 0x3c0000
 8002010:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002014:	fa92 f2a2 	rbit	r2, r2
 8002018:	fab2 f282 	clz	r2, r2
 800201c:	fa21 f202 	lsr.w	r2, r1, r2
 8002020:	490f      	ldr	r1, [pc, #60]	; (8002060 <HAL_RCC_GetSysClockFreq+0x60>)
 8002022:	5c88      	ldrb	r0, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002024:	4a0d      	ldr	r2, [pc, #52]	; (800205c <HAL_RCC_GetSysClockFreq+0x5c>)
 8002026:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002028:	f002 020f 	and.w	r2, r2, #15
 800202c:	210f      	movs	r1, #15
 800202e:	fa91 f1a1 	rbit	r1, r1
 8002032:	fab1 f181 	clz	r1, r1
 8002036:	40ca      	lsrs	r2, r1
 8002038:	490a      	ldr	r1, [pc, #40]	; (8002064 <HAL_RCC_GetSysClockFreq+0x64>)
 800203a:	5c8a      	ldrb	r2, [r1, r2]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800203c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002040:	d103      	bne.n	800204a <HAL_RCC_GetSysClockFreq+0x4a>
        pllclk = (HSE_VALUE / prediv) * pllmul;
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8002042:	4b09      	ldr	r3, [pc, #36]	; (8002068 <HAL_RCC_GetSysClockFreq+0x68>)
 8002044:	fb03 f000 	mul.w	r0, r3, r0
 8002048:	4770      	bx	lr
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800204a:	4b08      	ldr	r3, [pc, #32]	; (800206c <HAL_RCC_GetSysClockFreq+0x6c>)
 800204c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002050:	fb03 f000 	mul.w	r0, r3, r0
 8002054:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8002056:	4805      	ldr	r0, [pc, #20]	; (800206c <HAL_RCC_GetSysClockFreq+0x6c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop
 800205c:	40021000 	.word	0x40021000
 8002060:	0800315c 	.word	0x0800315c
 8002064:	0800316c 	.word	0x0800316c
 8002068:	003d0900 	.word	0x003d0900
 800206c:	007a1200 	.word	0x007a1200

08002070 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002070:	2800      	cmp	r0, #0
 8002072:	f000 80c0 	beq.w	80021f6 <HAL_RCC_ClockConfig+0x186>
{
 8002076:	b570      	push	{r4, r5, r6, lr}
 8002078:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800207a:	4b61      	ldr	r3, [pc, #388]	; (8002200 <HAL_RCC_ClockConfig+0x190>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 0307 	and.w	r3, r3, #7
 8002082:	428b      	cmp	r3, r1
 8002084:	d20c      	bcs.n	80020a0 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002086:	4a5e      	ldr	r2, [pc, #376]	; (8002200 <HAL_RCC_ClockConfig+0x190>)
 8002088:	6813      	ldr	r3, [r2, #0]
 800208a:	f023 0307 	bic.w	r3, r3, #7
 800208e:	430b      	orrs	r3, r1
 8002090:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002092:	6813      	ldr	r3, [r2, #0]
 8002094:	f003 0307 	and.w	r3, r3, #7
 8002098:	4299      	cmp	r1, r3
 800209a:	d001      	beq.n	80020a0 <HAL_RCC_ClockConfig+0x30>
      return HAL_ERROR;
 800209c:	2001      	movs	r0, #1
 800209e:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020a0:	6823      	ldr	r3, [r4, #0]
 80020a2:	f013 0f02 	tst.w	r3, #2
 80020a6:	d006      	beq.n	80020b6 <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020a8:	4a56      	ldr	r2, [pc, #344]	; (8002204 <HAL_RCC_ClockConfig+0x194>)
 80020aa:	6853      	ldr	r3, [r2, #4]
 80020ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80020b0:	68a0      	ldr	r0, [r4, #8]
 80020b2:	4303      	orrs	r3, r0
 80020b4:	6053      	str	r3, [r2, #4]
 80020b6:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020b8:	6823      	ldr	r3, [r4, #0]
 80020ba:	f013 0f01 	tst.w	r3, #1
 80020be:	d05a      	beq.n	8002176 <HAL_RCC_ClockConfig+0x106>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020c0:	6863      	ldr	r3, [r4, #4]
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d02d      	beq.n	8002122 <HAL_RCC_ClockConfig+0xb2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	d040      	beq.n	800214c <HAL_RCC_ClockConfig+0xdc>
 80020ca:	2202      	movs	r2, #2
 80020cc:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020d0:	4a4c      	ldr	r2, [pc, #304]	; (8002204 <HAL_RCC_ClockConfig+0x194>)
 80020d2:	6810      	ldr	r0, [r2, #0]
 80020d4:	2202      	movs	r2, #2
 80020d6:	fa92 f2a2 	rbit	r2, r2
 80020da:	fab2 f282 	clz	r2, r2
 80020de:	f002 021f 	and.w	r2, r2, #31
 80020e2:	2101      	movs	r1, #1
 80020e4:	fa01 f202 	lsl.w	r2, r1, r2
 80020e8:	4210      	tst	r0, r2
 80020ea:	f000 8086 	beq.w	80021fa <HAL_RCC_ClockConfig+0x18a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020ee:	4945      	ldr	r1, [pc, #276]	; (8002204 <HAL_RCC_ClockConfig+0x194>)
 80020f0:	684a      	ldr	r2, [r1, #4]
 80020f2:	f022 0203 	bic.w	r2, r2, #3
 80020f6:	4313      	orrs	r3, r2
 80020f8:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 80020fa:	f7fe ffeb 	bl	80010d4 <HAL_GetTick>
 80020fe:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002100:	4b40      	ldr	r3, [pc, #256]	; (8002204 <HAL_RCC_ClockConfig+0x194>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f003 030c 	and.w	r3, r3, #12
 8002108:	6862      	ldr	r2, [r4, #4]
 800210a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800210e:	d032      	beq.n	8002176 <HAL_RCC_ClockConfig+0x106>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002110:	f7fe ffe0 	bl	80010d4 <HAL_GetTick>
 8002114:	1b80      	subs	r0, r0, r6
 8002116:	f241 3388 	movw	r3, #5000	; 0x1388
 800211a:	4298      	cmp	r0, r3
 800211c:	d9f0      	bls.n	8002100 <HAL_RCC_ClockConfig+0x90>
        return HAL_TIMEOUT;
 800211e:	2003      	movs	r0, #3
 8002120:	bd70      	pop	{r4, r5, r6, pc}
 8002122:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002126:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800212a:	4a36      	ldr	r2, [pc, #216]	; (8002204 <HAL_RCC_ClockConfig+0x194>)
 800212c:	6810      	ldr	r0, [r2, #0]
 800212e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002132:	fa92 f2a2 	rbit	r2, r2
 8002136:	fab2 f282 	clz	r2, r2
 800213a:	f002 021f 	and.w	r2, r2, #31
 800213e:	2101      	movs	r1, #1
 8002140:	fa01 f202 	lsl.w	r2, r1, r2
 8002144:	4210      	tst	r0, r2
 8002146:	d1d2      	bne.n	80020ee <HAL_RCC_ClockConfig+0x7e>
        return HAL_ERROR;
 8002148:	2001      	movs	r0, #1
 800214a:	bd70      	pop	{r4, r5, r6, pc}
 800214c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002150:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002154:	4a2b      	ldr	r2, [pc, #172]	; (8002204 <HAL_RCC_ClockConfig+0x194>)
 8002156:	6810      	ldr	r0, [r2, #0]
 8002158:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800215c:	fa92 f2a2 	rbit	r2, r2
 8002160:	fab2 f282 	clz	r2, r2
 8002164:	f002 021f 	and.w	r2, r2, #31
 8002168:	2101      	movs	r1, #1
 800216a:	fa01 f202 	lsl.w	r2, r1, r2
 800216e:	4210      	tst	r0, r2
 8002170:	d1bd      	bne.n	80020ee <HAL_RCC_ClockConfig+0x7e>
        return HAL_ERROR;
 8002172:	2001      	movs	r0, #1
 8002174:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002176:	4b22      	ldr	r3, [pc, #136]	; (8002200 <HAL_RCC_ClockConfig+0x190>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0307 	and.w	r3, r3, #7
 800217e:	429d      	cmp	r5, r3
 8002180:	d20c      	bcs.n	800219c <HAL_RCC_ClockConfig+0x12c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002182:	4a1f      	ldr	r2, [pc, #124]	; (8002200 <HAL_RCC_ClockConfig+0x190>)
 8002184:	6813      	ldr	r3, [r2, #0]
 8002186:	f023 0307 	bic.w	r3, r3, #7
 800218a:	432b      	orrs	r3, r5
 800218c:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800218e:	6813      	ldr	r3, [r2, #0]
 8002190:	f003 0307 	and.w	r3, r3, #7
 8002194:	429d      	cmp	r5, r3
 8002196:	d001      	beq.n	800219c <HAL_RCC_ClockConfig+0x12c>
      return HAL_ERROR;
 8002198:	2001      	movs	r0, #1
}
 800219a:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800219c:	6823      	ldr	r3, [r4, #0]
 800219e:	f013 0f04 	tst.w	r3, #4
 80021a2:	d006      	beq.n	80021b2 <HAL_RCC_ClockConfig+0x142>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021a4:	4a17      	ldr	r2, [pc, #92]	; (8002204 <HAL_RCC_ClockConfig+0x194>)
 80021a6:	6853      	ldr	r3, [r2, #4]
 80021a8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80021ac:	68e1      	ldr	r1, [r4, #12]
 80021ae:	430b      	orrs	r3, r1
 80021b0:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021b2:	6823      	ldr	r3, [r4, #0]
 80021b4:	f013 0f08 	tst.w	r3, #8
 80021b8:	d007      	beq.n	80021ca <HAL_RCC_ClockConfig+0x15a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021ba:	4a12      	ldr	r2, [pc, #72]	; (8002204 <HAL_RCC_ClockConfig+0x194>)
 80021bc:	6853      	ldr	r3, [r2, #4]
 80021be:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80021c2:	6921      	ldr	r1, [r4, #16]
 80021c4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80021c8:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80021ca:	f7ff ff19 	bl	8002000 <HAL_RCC_GetSysClockFreq>
 80021ce:	4b0d      	ldr	r3, [pc, #52]	; (8002204 <HAL_RCC_ClockConfig+0x194>)
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021d6:	22f0      	movs	r2, #240	; 0xf0
 80021d8:	fa92 f2a2 	rbit	r2, r2
 80021dc:	fab2 f282 	clz	r2, r2
 80021e0:	40d3      	lsrs	r3, r2
 80021e2:	4a09      	ldr	r2, [pc, #36]	; (8002208 <HAL_RCC_ClockConfig+0x198>)
 80021e4:	5cd3      	ldrb	r3, [r2, r3]
 80021e6:	40d8      	lsrs	r0, r3
 80021e8:	4b08      	ldr	r3, [pc, #32]	; (800220c <HAL_RCC_ClockConfig+0x19c>)
 80021ea:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80021ec:	2000      	movs	r0, #0
 80021ee:	f7fe ff2d 	bl	800104c <HAL_InitTick>
  return HAL_OK;
 80021f2:	2000      	movs	r0, #0
 80021f4:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80021f6:	2001      	movs	r0, #1
 80021f8:	4770      	bx	lr
        return HAL_ERROR;
 80021fa:	2001      	movs	r0, #1
 80021fc:	bd70      	pop	{r4, r5, r6, pc}
 80021fe:	bf00      	nop
 8002200:	40022000 	.word	0x40022000
 8002204:	40021000 	.word	0x40021000
 8002208:	0800314c 	.word	0x0800314c
 800220c:	20000008 	.word	0x20000008

08002210 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002210:	4b01      	ldr	r3, [pc, #4]	; (8002218 <HAL_RCC_GetHCLKFreq+0x8>)
 8002212:	6818      	ldr	r0, [r3, #0]
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	20000008 	.word	0x20000008

0800221c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800221c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800221e:	b083      	sub	sp, #12
 8002220:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002222:	6803      	ldr	r3, [r0, #0]
 8002224:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002228:	d048      	beq.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800222a:	4b88      	ldr	r3, [pc, #544]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800222c:	69db      	ldr	r3, [r3, #28]
 800222e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002232:	f040 80bf 	bne.w	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002236:	4b85      	ldr	r3, [pc, #532]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002238:	69da      	ldr	r2, [r3, #28]
 800223a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800223e:	61da      	str	r2, [r3, #28]
 8002240:	69db      	ldr	r3, [r3, #28]
 8002242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002246:	9301      	str	r3, [sp, #4]
 8002248:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800224a:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800224c:	4b80      	ldr	r3, [pc, #512]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002254:	f000 80b0 	beq.w	80023b8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002258:	4b7c      	ldr	r3, [pc, #496]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800225a:	6a1b      	ldr	r3, [r3, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800225c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002260:	d022      	beq.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8002262:	6862      	ldr	r2, [r4, #4]
 8002264:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002268:	4293      	cmp	r3, r2
 800226a:	d01d      	beq.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800226c:	4877      	ldr	r0, [pc, #476]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800226e:	6a01      	ldr	r1, [r0, #32]
 8002270:	f421 7640 	bic.w	r6, r1, #768	; 0x300
 8002274:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002278:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800227c:	fab2 f282 	clz	r2, r2
 8002280:	4f74      	ldr	r7, [pc, #464]	; (8002454 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002282:	443a      	add	r2, r7
 8002284:	0092      	lsls	r2, r2, #2
 8002286:	f04f 0e01 	mov.w	lr, #1
 800228a:	f8c2 e000 	str.w	lr, [r2]
 800228e:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002292:	fab3 f383 	clz	r3, r3
 8002296:	443b      	add	r3, r7
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	2200      	movs	r2, #0
 800229c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800229e:	6206      	str	r6, [r0, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80022a0:	f011 0f01 	tst.w	r1, #1
 80022a4:	f040 809d 	bne.w	80023e2 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80022a8:	4a68      	ldr	r2, [pc, #416]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022aa:	6a13      	ldr	r3, [r2, #32]
 80022ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022b0:	6861      	ldr	r1, [r4, #4]
 80022b2:	430b      	orrs	r3, r1
 80022b4:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80022b6:	2d00      	cmp	r5, #0
 80022b8:	f040 80bf 	bne.w	800243a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80022bc:	6823      	ldr	r3, [r4, #0]
 80022be:	f013 0f01 	tst.w	r3, #1
 80022c2:	d006      	beq.n	80022d2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80022c4:	4a61      	ldr	r2, [pc, #388]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022c6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80022c8:	f023 0303 	bic.w	r3, r3, #3
 80022cc:	68a1      	ldr	r1, [r4, #8]
 80022ce:	430b      	orrs	r3, r1
 80022d0:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80022d2:	6823      	ldr	r3, [r4, #0]
 80022d4:	f013 0f20 	tst.w	r3, #32
 80022d8:	d006      	beq.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80022da:	4a5c      	ldr	r2, [pc, #368]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022dc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80022de:	f023 0310 	bic.w	r3, r3, #16
 80022e2:	68e1      	ldr	r1, [r4, #12]
 80022e4:	430b      	orrs	r3, r1
 80022e6:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80022e8:	6823      	ldr	r3, [r4, #0]
 80022ea:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80022ee:	d006      	beq.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80022f0:	4a56      	ldr	r2, [pc, #344]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022f2:	6853      	ldr	r3, [r2, #4]
 80022f4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80022f8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80022fa:	430b      	orrs	r3, r1
 80022fc:	6053      	str	r3, [r2, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80022fe:	6823      	ldr	r3, [r4, #0]
 8002300:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002304:	d006      	beq.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002306:	4a51      	ldr	r2, [pc, #324]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002308:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800230a:	f023 0320 	bic.w	r3, r3, #32
 800230e:	6921      	ldr	r1, [r4, #16]
 8002310:	430b      	orrs	r3, r1
 8002312:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002314:	6823      	ldr	r3, [r4, #0]
 8002316:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800231a:	d006      	beq.n	800232a <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800231c:	4a4b      	ldr	r2, [pc, #300]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800231e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002320:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002324:	6961      	ldr	r1, [r4, #20]
 8002326:	430b      	orrs	r3, r1
 8002328:	6313      	str	r3, [r2, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800232a:	6823      	ldr	r3, [r4, #0]
 800232c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002330:	d006      	beq.n	8002340 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002332:	4a46      	ldr	r2, [pc, #280]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002334:	6853      	ldr	r3, [r2, #4]
 8002336:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800233a:	69e1      	ldr	r1, [r4, #28]
 800233c:	430b      	orrs	r3, r1
 800233e:	6053      	str	r3, [r2, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8002340:	6823      	ldr	r3, [r4, #0]
 8002342:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002346:	d006      	beq.n	8002356 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8002348:	4a40      	ldr	r2, [pc, #256]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800234a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800234c:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8002350:	69a1      	ldr	r1, [r4, #24]
 8002352:	430b      	orrs	r3, r1
 8002354:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002356:	6823      	ldr	r3, [r4, #0]
 8002358:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800235c:	d006      	beq.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800235e:	4a3b      	ldr	r2, [pc, #236]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002360:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002362:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002366:	6a21      	ldr	r1, [r4, #32]
 8002368:	430b      	orrs	r3, r1
 800236a:	6313      	str	r3, [r2, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800236c:	6823      	ldr	r3, [r4, #0]
 800236e:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002372:	d006      	beq.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002374:	4a35      	ldr	r2, [pc, #212]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002376:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002378:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800237c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800237e:	430b      	orrs	r3, r1
 8002380:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002382:	6823      	ldr	r3, [r4, #0]
 8002384:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8002388:	d006      	beq.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800238a:	4a30      	ldr	r2, [pc, #192]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800238c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800238e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002392:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002394:	430b      	orrs	r3, r1
 8002396:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002398:	6823      	ldr	r3, [r4, #0]
 800239a:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800239e:	d053      	beq.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80023a0:	4a2a      	ldr	r2, [pc, #168]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023a2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80023a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80023a8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80023aa:	430b      	orrs	r3, r1
 80023ac:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80023ae:	2000      	movs	r0, #0
}
 80023b0:	b003      	add	sp, #12
 80023b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    FlagStatus       pwrclkchanged = RESET;
 80023b4:	2500      	movs	r5, #0
 80023b6:	e749      	b.n	800224c <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023b8:	4a25      	ldr	r2, [pc, #148]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80023ba:	6813      	ldr	r3, [r2, #0]
 80023bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023c0:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80023c2:	f7fe fe87 	bl	80010d4 <HAL_GetTick>
 80023c6:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023c8:	4b21      	ldr	r3, [pc, #132]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f413 7f80 	tst.w	r3, #256	; 0x100
 80023d0:	f47f af42 	bne.w	8002258 <HAL_RCCEx_PeriphCLKConfig+0x3c>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023d4:	f7fe fe7e 	bl	80010d4 <HAL_GetTick>
 80023d8:	1b80      	subs	r0, r0, r6
 80023da:	2864      	cmp	r0, #100	; 0x64
 80023dc:	d9f4      	bls.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
          return HAL_TIMEOUT;
 80023de:	2003      	movs	r0, #3
 80023e0:	e7e6      	b.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x194>
        tickstart = HAL_GetTick();
 80023e2:	f7fe fe77 	bl	80010d4 <HAL_GetTick>
 80023e6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023e8:	e015      	b.n	8002416 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80023ea:	4b18      	ldr	r3, [pc, #96]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023ec:	6a19      	ldr	r1, [r3, #32]
 80023ee:	2302      	movs	r3, #2
 80023f0:	fa93 f3a3 	rbit	r3, r3
 80023f4:	fab3 f383 	clz	r3, r3
 80023f8:	f003 031f 	and.w	r3, r3, #31
 80023fc:	2201      	movs	r2, #1
 80023fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002402:	4219      	tst	r1, r3
 8002404:	f47f af50 	bne.w	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002408:	f7fe fe64 	bl	80010d4 <HAL_GetTick>
 800240c:	1b80      	subs	r0, r0, r6
 800240e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002412:	4298      	cmp	r0, r3
 8002414:	d816      	bhi.n	8002444 <HAL_RCCEx_PeriphCLKConfig+0x228>
 8002416:	2302      	movs	r3, #2
 8002418:	fa93 f2a3 	rbit	r2, r3
 800241c:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002420:	fab3 f383 	clz	r3, r3
 8002424:	095b      	lsrs	r3, r3, #5
 8002426:	f043 0302 	orr.w	r3, r3, #2
 800242a:	2b02      	cmp	r3, #2
 800242c:	d0dd      	beq.n	80023ea <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800242e:	2302      	movs	r3, #2
 8002430:	fa93 f3a3 	rbit	r3, r3
 8002434:	4b05      	ldr	r3, [pc, #20]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002436:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002438:	e7d9      	b.n	80023ee <HAL_RCCEx_PeriphCLKConfig+0x1d2>
      __HAL_RCC_PWR_CLK_DISABLE();
 800243a:	69d3      	ldr	r3, [r2, #28]
 800243c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002440:	61d3      	str	r3, [r2, #28]
 8002442:	e73b      	b.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0xa0>
            return HAL_TIMEOUT;
 8002444:	2003      	movs	r0, #3
 8002446:	e7b3      	b.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x194>
  return HAL_OK;
 8002448:	2000      	movs	r0, #0
 800244a:	e7b1      	b.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x194>
 800244c:	40021000 	.word	0x40021000
 8002450:	40007000 	.word	0x40007000
 8002454:	10908100 	.word	0x10908100

08002458 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002458:	b410      	push	{r4}
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800245a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800245c:	6a04      	ldr	r4, [r0, #32]
 800245e:	f024 0401 	bic.w	r4, r4, #1
 8002462:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8002464:	6984      	ldr	r4, [r0, #24]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002466:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800246a:	ea44 1202 	orr.w	r2, r4, r2, lsl #4
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800246e:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8002472:	430b      	orrs	r3, r1
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002474:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002476:	6203      	str	r3, [r0, #32]
}
 8002478:	f85d 4b04 	ldr.w	r4, [sp], #4
 800247c:	4770      	bx	lr

0800247e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800247e:	b430      	push	{r4, r5}
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002480:	6a04      	ldr	r4, [r0, #32]
 8002482:	f024 0410 	bic.w	r4, r4, #16
 8002486:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002488:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800248a:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800248c:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8002490:	ea44 2202 	orr.w	r2, r4, r2, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002494:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002498:	031b      	lsls	r3, r3, #12
 800249a:	b29b      	uxth	r3, r3
 800249c:	431a      	orrs	r2, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800249e:	f025 05a0 	bic.w	r5, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80024a2:	0109      	lsls	r1, r1, #4
 80024a4:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
 80024a8:	430d      	orrs	r5, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80024aa:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80024ac:	6205      	str	r5, [r0, #32]
}
 80024ae:	bc30      	pop	{r4, r5}
 80024b0:	4770      	bx	lr

080024b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024b2:	b410      	push	{r4}
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024b4:	6a03      	ldr	r3, [r0, #32]
 80024b6:	f023 0310 	bic.w	r3, r3, #16
 80024ba:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024bc:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80024be:	6a03      	ldr	r3, [r0, #32]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80024c0:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80024c4:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80024c8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80024cc:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80024d0:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80024d2:	6203      	str	r3, [r0, #32]
}
 80024d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80024d8:	4770      	bx	lr

080024da <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80024da:	b430      	push	{r4, r5}
  uint32_t tmpccmr2 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80024dc:	6a04      	ldr	r4, [r0, #32]
 80024de:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 80024e2:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 80024e4:	69c4      	ldr	r4, [r0, #28]
  tmpccer = TIMx->CCER;
 80024e6:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80024e8:	f024 0403 	bic.w	r4, r4, #3
  tmpccmr2 |= TIM_ICSelection;
 80024ec:	4322      	orrs	r2, r4

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80024ee:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80024f2:	011b      	lsls	r3, r3, #4
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	431a      	orrs	r2, r3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80024f8:	f425 6520 	bic.w	r5, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80024fc:	0209      	lsls	r1, r1, #8
 80024fe:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
 8002502:	430d      	orrs	r5, r1

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002504:	61c2      	str	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 8002506:	6205      	str	r5, [r0, #32]
}
 8002508:	bc30      	pop	{r4, r5}
 800250a:	4770      	bx	lr

0800250c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800250c:	b430      	push	{r4, r5}
  uint32_t tmpccmr2 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800250e:	6a04      	ldr	r4, [r0, #32]
 8002510:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8002514:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002516:	69c4      	ldr	r4, [r0, #28]
  tmpccer = TIMx->CCER;
 8002518:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800251a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800251e:	ea44 2202 	orr.w	r2, r4, r2, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002522:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002526:	031b      	lsls	r3, r3, #12
 8002528:	b29b      	uxth	r3, r3
 800252a:	431a      	orrs	r2, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800252c:	f425 4520 	bic.w	r5, r5, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002530:	0309      	lsls	r1, r1, #12
 8002532:	f401 4120 	and.w	r1, r1, #40960	; 0xa000
 8002536:	430d      	orrs	r5, r1

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002538:	61c2      	str	r2, [r0, #28]
  TIMx->CCER = tmpccer ;
 800253a:	6205      	str	r5, [r0, #32]
}
 800253c:	bc30      	pop	{r4, r5}
 800253e:	4770      	bx	lr

08002540 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002540:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002542:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002546:	f041 0107 	orr.w	r1, r1, #7
 800254a:	430b      	orrs	r3, r1
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800254c:	6083      	str	r3, [r0, #8]
 800254e:	4770      	bx	lr

08002550 <HAL_TIM_IC_MspInit>:
{
 8002550:	4770      	bx	lr

08002552 <HAL_TIM_ReadCapturedValue>:
{
 8002552:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8002554:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8002558:	2a01      	cmp	r2, #1
 800255a:	d01e      	beq.n	800259a <HAL_TIM_ReadCapturedValue+0x48>
 800255c:	2201      	movs	r2, #1
 800255e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  switch (Channel)
 8002562:	290c      	cmp	r1, #12
 8002564:	d817      	bhi.n	8002596 <HAL_TIM_ReadCapturedValue+0x44>
 8002566:	e8df f001 	tbb	[pc, r1]
 800256a:	1607      	.short	0x1607
 800256c:	160d1616 	.word	0x160d1616
 8002570:	16101616 	.word	0x16101616
 8002574:	1616      	.short	0x1616
 8002576:	13          	.byte	0x13
 8002577:	00          	.byte	0x00
      tmpreg =  htim->Instance->CCR1;
 8002578:	6802      	ldr	r2, [r0, #0]
 800257a:	6b50      	ldr	r0, [r2, #52]	; 0x34
  __HAL_UNLOCK(htim);  
 800257c:	2200      	movs	r2, #0
 800257e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  return tmpreg;
 8002582:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR2;
 8002584:	6802      	ldr	r2, [r0, #0]
 8002586:	6b90      	ldr	r0, [r2, #56]	; 0x38
      break;
 8002588:	e7f8      	b.n	800257c <HAL_TIM_ReadCapturedValue+0x2a>
      tmpreg =   htim->Instance->CCR3;
 800258a:	6802      	ldr	r2, [r0, #0]
 800258c:	6bd0      	ldr	r0, [r2, #60]	; 0x3c
      break;
 800258e:	e7f5      	b.n	800257c <HAL_TIM_ReadCapturedValue+0x2a>
      tmpreg =   htim->Instance->CCR4;
 8002590:	6802      	ldr	r2, [r0, #0]
 8002592:	6c10      	ldr	r0, [r2, #64]	; 0x40
      break;
 8002594:	e7f2      	b.n	800257c <HAL_TIM_ReadCapturedValue+0x2a>
  uint32_t tmpreg = 0U;
 8002596:	2000      	movs	r0, #0
 8002598:	e7f0      	b.n	800257c <HAL_TIM_ReadCapturedValue+0x2a>
  __HAL_LOCK(htim);
 800259a:	2002      	movs	r0, #2
}
 800259c:	4770      	bx	lr

0800259e <HAL_TIM_PeriodElapsedCallback>:
{
 800259e:	4770      	bx	lr

080025a0 <HAL_TIM_OC_DelayElapsedCallback>:
{
 80025a0:	4770      	bx	lr

080025a2 <HAL_TIM_PWM_PulseFinishedCallback>:
{
 80025a2:	4770      	bx	lr

080025a4 <HAL_TIM_TriggerCallback>:
{
 80025a4:	4770      	bx	lr

080025a6 <HAL_TIM_IRQHandler>:
{
 80025a6:	b510      	push	{r4, lr}
 80025a8:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80025aa:	6803      	ldr	r3, [r0, #0]
 80025ac:	691a      	ldr	r2, [r3, #16]
 80025ae:	f012 0f02 	tst.w	r2, #2
 80025b2:	d011      	beq.n	80025d8 <HAL_TIM_IRQHandler+0x32>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80025b4:	68da      	ldr	r2, [r3, #12]
 80025b6:	f012 0f02 	tst.w	r2, #2
 80025ba:	d00d      	beq.n	80025d8 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80025bc:	f06f 0202 	mvn.w	r2, #2
 80025c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025c2:	2301      	movs	r3, #1
 80025c4:	7703      	strb	r3, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025c6:	6803      	ldr	r3, [r0, #0]
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	f013 0f03 	tst.w	r3, #3
 80025ce:	d079      	beq.n	80026c4 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 80025d0:	f7fe f824 	bl	800061c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025d4:	2300      	movs	r3, #0
 80025d6:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80025d8:	6823      	ldr	r3, [r4, #0]
 80025da:	691a      	ldr	r2, [r3, #16]
 80025dc:	f012 0f04 	tst.w	r2, #4
 80025e0:	d012      	beq.n	8002608 <HAL_TIM_IRQHandler+0x62>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80025e2:	68da      	ldr	r2, [r3, #12]
 80025e4:	f012 0f04 	tst.w	r2, #4
 80025e8:	d00e      	beq.n	8002608 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80025ea:	f06f 0204 	mvn.w	r2, #4
 80025ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80025f0:	2302      	movs	r3, #2
 80025f2:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80025f4:	6823      	ldr	r3, [r4, #0]
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	f413 7f40 	tst.w	r3, #768	; 0x300
 80025fc:	d068      	beq.n	80026d0 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80025fe:	4620      	mov	r0, r4
 8002600:	f7fe f80c 	bl	800061c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002604:	2300      	movs	r3, #0
 8002606:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002608:	6823      	ldr	r3, [r4, #0]
 800260a:	691a      	ldr	r2, [r3, #16]
 800260c:	f012 0f08 	tst.w	r2, #8
 8002610:	d012      	beq.n	8002638 <HAL_TIM_IRQHandler+0x92>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002612:	68da      	ldr	r2, [r3, #12]
 8002614:	f012 0f08 	tst.w	r2, #8
 8002618:	d00e      	beq.n	8002638 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800261a:	f06f 0208 	mvn.w	r2, #8
 800261e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002620:	2304      	movs	r3, #4
 8002622:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002624:	6823      	ldr	r3, [r4, #0]
 8002626:	69db      	ldr	r3, [r3, #28]
 8002628:	f013 0f03 	tst.w	r3, #3
 800262c:	d057      	beq.n	80026de <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 800262e:	4620      	mov	r0, r4
 8002630:	f7fd fff4 	bl	800061c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002634:	2300      	movs	r3, #0
 8002636:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002638:	6823      	ldr	r3, [r4, #0]
 800263a:	691a      	ldr	r2, [r3, #16]
 800263c:	f012 0f10 	tst.w	r2, #16
 8002640:	d012      	beq.n	8002668 <HAL_TIM_IRQHandler+0xc2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002642:	68da      	ldr	r2, [r3, #12]
 8002644:	f012 0f10 	tst.w	r2, #16
 8002648:	d00e      	beq.n	8002668 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800264a:	f06f 0210 	mvn.w	r2, #16
 800264e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002650:	2308      	movs	r3, #8
 8002652:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002654:	6823      	ldr	r3, [r4, #0]
 8002656:	69db      	ldr	r3, [r3, #28]
 8002658:	f413 7f40 	tst.w	r3, #768	; 0x300
 800265c:	d046      	beq.n	80026ec <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 800265e:	4620      	mov	r0, r4
 8002660:	f7fd ffdc 	bl	800061c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002664:	2300      	movs	r3, #0
 8002666:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002668:	6823      	ldr	r3, [r4, #0]
 800266a:	691a      	ldr	r2, [r3, #16]
 800266c:	f012 0f01 	tst.w	r2, #1
 8002670:	d003      	beq.n	800267a <HAL_TIM_IRQHandler+0xd4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002672:	68da      	ldr	r2, [r3, #12]
 8002674:	f012 0f01 	tst.w	r2, #1
 8002678:	d13f      	bne.n	80026fa <HAL_TIM_IRQHandler+0x154>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800267a:	6823      	ldr	r3, [r4, #0]
 800267c:	691a      	ldr	r2, [r3, #16]
 800267e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002682:	d003      	beq.n	800268c <HAL_TIM_IRQHandler+0xe6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002684:	68da      	ldr	r2, [r3, #12]
 8002686:	f012 0f80 	tst.w	r2, #128	; 0x80
 800268a:	d13d      	bne.n	8002708 <HAL_TIM_IRQHandler+0x162>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800268c:	6823      	ldr	r3, [r4, #0]
 800268e:	691a      	ldr	r2, [r3, #16]
 8002690:	f412 7f80 	tst.w	r2, #256	; 0x100
 8002694:	d003      	beq.n	800269e <HAL_TIM_IRQHandler+0xf8>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002696:	68da      	ldr	r2, [r3, #12]
 8002698:	f012 0f80 	tst.w	r2, #128	; 0x80
 800269c:	d13b      	bne.n	8002716 <HAL_TIM_IRQHandler+0x170>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800269e:	6823      	ldr	r3, [r4, #0]
 80026a0:	691a      	ldr	r2, [r3, #16]
 80026a2:	f012 0f40 	tst.w	r2, #64	; 0x40
 80026a6:	d003      	beq.n	80026b0 <HAL_TIM_IRQHandler+0x10a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80026a8:	68da      	ldr	r2, [r3, #12]
 80026aa:	f012 0f40 	tst.w	r2, #64	; 0x40
 80026ae:	d139      	bne.n	8002724 <HAL_TIM_IRQHandler+0x17e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80026b0:	6823      	ldr	r3, [r4, #0]
 80026b2:	691a      	ldr	r2, [r3, #16]
 80026b4:	f012 0f20 	tst.w	r2, #32
 80026b8:	d003      	beq.n	80026c2 <HAL_TIM_IRQHandler+0x11c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80026ba:	68da      	ldr	r2, [r3, #12]
 80026bc:	f012 0f20 	tst.w	r2, #32
 80026c0:	d137      	bne.n	8002732 <HAL_TIM_IRQHandler+0x18c>
 80026c2:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80026c4:	f7ff ff6c 	bl	80025a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026c8:	4620      	mov	r0, r4
 80026ca:	f7ff ff6a 	bl	80025a2 <HAL_TIM_PWM_PulseFinishedCallback>
 80026ce:	e781      	b.n	80025d4 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026d0:	4620      	mov	r0, r4
 80026d2:	f7ff ff65 	bl	80025a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026d6:	4620      	mov	r0, r4
 80026d8:	f7ff ff63 	bl	80025a2 <HAL_TIM_PWM_PulseFinishedCallback>
 80026dc:	e792      	b.n	8002604 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026de:	4620      	mov	r0, r4
 80026e0:	f7ff ff5e 	bl	80025a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80026e4:	4620      	mov	r0, r4
 80026e6:	f7ff ff5c 	bl	80025a2 <HAL_TIM_PWM_PulseFinishedCallback>
 80026ea:	e7a3      	b.n	8002634 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026ec:	4620      	mov	r0, r4
 80026ee:	f7ff ff57 	bl	80025a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026f2:	4620      	mov	r0, r4
 80026f4:	f7ff ff55 	bl	80025a2 <HAL_TIM_PWM_PulseFinishedCallback>
 80026f8:	e7b4      	b.n	8002664 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80026fa:	f06f 0201 	mvn.w	r2, #1
 80026fe:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002700:	4620      	mov	r0, r4
 8002702:	f7ff ff4c 	bl	800259e <HAL_TIM_PeriodElapsedCallback>
 8002706:	e7b8      	b.n	800267a <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002708:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800270c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800270e:	4620      	mov	r0, r4
 8002710:	f000 fc9d 	bl	800304e <HAL_TIMEx_BreakCallback>
 8002714:	e7ba      	b.n	800268c <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002716:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800271a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800271c:	4620      	mov	r0, r4
 800271e:	f000 fc97 	bl	8003050 <HAL_TIMEx_Break2Callback>
 8002722:	e7bc      	b.n	800269e <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002724:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002728:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800272a:	4620      	mov	r0, r4
 800272c:	f7ff ff3a 	bl	80025a4 <HAL_TIM_TriggerCallback>
 8002730:	e7be      	b.n	80026b0 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002732:	f06f 0220 	mvn.w	r2, #32
 8002736:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8002738:	4620      	mov	r0, r4
 800273a:	f000 fc87 	bl	800304c <HAL_TIMEx_CommutationCallback>
}
 800273e:	e7c0      	b.n	80026c2 <HAL_TIM_IRQHandler+0x11c>

08002740 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8002740:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002742:	4a1f      	ldr	r2, [pc, #124]	; (80027c0 <TIM_Base_SetConfig+0x80>)
 8002744:	4290      	cmp	r0, r2
 8002746:	d035      	beq.n	80027b4 <TIM_Base_SetConfig+0x74>
 8002748:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800274c:	d032      	beq.n	80027b4 <TIM_Base_SetConfig+0x74>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800274e:	4a1c      	ldr	r2, [pc, #112]	; (80027c0 <TIM_Base_SetConfig+0x80>)
 8002750:	4290      	cmp	r0, r2
 8002752:	d00e      	beq.n	8002772 <TIM_Base_SetConfig+0x32>
 8002754:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002758:	d00b      	beq.n	8002772 <TIM_Base_SetConfig+0x32>
 800275a:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 800275e:	4290      	cmp	r0, r2
 8002760:	d007      	beq.n	8002772 <TIM_Base_SetConfig+0x32>
 8002762:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002766:	4290      	cmp	r0, r2
 8002768:	d003      	beq.n	8002772 <TIM_Base_SetConfig+0x32>
 800276a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800276e:	4290      	cmp	r0, r2
 8002770:	d103      	bne.n	800277a <TIM_Base_SetConfig+0x3a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002772:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002776:	68ca      	ldr	r2, [r1, #12]
 8002778:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800277a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800277e:	694a      	ldr	r2, [r1, #20]
 8002780:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002782:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002784:	688b      	ldr	r3, [r1, #8]
 8002786:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002788:	680b      	ldr	r3, [r1, #0]
 800278a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 800278c:	4b0c      	ldr	r3, [pc, #48]	; (80027c0 <TIM_Base_SetConfig+0x80>)
 800278e:	4298      	cmp	r0, r3
 8002790:	d00b      	beq.n	80027aa <TIM_Base_SetConfig+0x6a>
 8002792:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8002796:	4298      	cmp	r0, r3
 8002798:	d007      	beq.n	80027aa <TIM_Base_SetConfig+0x6a>
 800279a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800279e:	4298      	cmp	r0, r3
 80027a0:	d003      	beq.n	80027aa <TIM_Base_SetConfig+0x6a>
 80027a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80027a6:	4298      	cmp	r0, r3
 80027a8:	d101      	bne.n	80027ae <TIM_Base_SetConfig+0x6e>
    TIMx->RCR = Structure->RepetitionCounter;
 80027aa:	690b      	ldr	r3, [r1, #16]
 80027ac:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80027ae:	2301      	movs	r3, #1
 80027b0:	6143      	str	r3, [r0, #20]
 80027b2:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80027b8:	684a      	ldr	r2, [r1, #4]
 80027ba:	4313      	orrs	r3, r2
 80027bc:	e7c7      	b.n	800274e <TIM_Base_SetConfig+0xe>
 80027be:	bf00      	nop
 80027c0:	40012c00 	.word	0x40012c00

080027c4 <HAL_TIM_Base_Init>:
  if(htim == NULL)
 80027c4:	b1a8      	cbz	r0, 80027f2 <HAL_TIM_Base_Init+0x2e>
{ 
 80027c6:	b510      	push	{r4, lr}
 80027c8:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 80027ca:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80027ce:	b15b      	cbz	r3, 80027e8 <HAL_TIM_Base_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 80027d0:	2302      	movs	r3, #2
 80027d2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80027d6:	1d21      	adds	r1, r4, #4
 80027d8:	6820      	ldr	r0, [r4, #0]
 80027da:	f7ff ffb1 	bl	8002740 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80027de:	2301      	movs	r3, #1
 80027e0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80027e4:	2000      	movs	r0, #0
 80027e6:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80027e8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80027ec:	f7fe f8e8 	bl	80009c0 <HAL_TIM_Base_MspInit>
 80027f0:	e7ee      	b.n	80027d0 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80027f2:	2001      	movs	r0, #1
 80027f4:	4770      	bx	lr

080027f6 <HAL_TIM_PWM_Init>:
  if(htim == NULL)
 80027f6:	b1a8      	cbz	r0, 8002824 <HAL_TIM_PWM_Init+0x2e>
{
 80027f8:	b510      	push	{r4, lr}
 80027fa:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 80027fc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002800:	b15b      	cbz	r3, 800281a <HAL_TIM_PWM_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 8002802:	2302      	movs	r3, #2
 8002804:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002808:	1d21      	adds	r1, r4, #4
 800280a:	6820      	ldr	r0, [r4, #0]
 800280c:	f7ff ff98 	bl	8002740 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002810:	2301      	movs	r3, #1
 8002812:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002816:	2000      	movs	r0, #0
 8002818:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800281a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800281e:	f7fe f967 	bl	8000af0 <HAL_TIM_PWM_MspInit>
 8002822:	e7ee      	b.n	8002802 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8002824:	2001      	movs	r0, #1
 8002826:	4770      	bx	lr

08002828 <HAL_TIM_IC_Init>:
  if(htim == NULL)
 8002828:	b1a8      	cbz	r0, 8002856 <HAL_TIM_IC_Init+0x2e>
{
 800282a:	b510      	push	{r4, lr}
 800282c:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 800282e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002832:	b15b      	cbz	r3, 800284c <HAL_TIM_IC_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY; 
 8002834:	2302      	movs	r3, #2
 8002836:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800283a:	1d21      	adds	r1, r4, #4
 800283c:	6820      	ldr	r0, [r4, #0]
 800283e:	f7ff ff7f 	bl	8002740 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002842:	2301      	movs	r3, #1
 8002844:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002848:	2000      	movs	r0, #0
 800284a:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800284c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 8002850:	f7ff fe7e 	bl	8002550 <HAL_TIM_IC_MspInit>
 8002854:	e7ee      	b.n	8002834 <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 8002856:	2001      	movs	r0, #1
 8002858:	4770      	bx	lr
	...

0800285c <TIM_OC1_SetConfig>:
{
 800285c:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800285e:	6a03      	ldr	r3, [r0, #32]
 8002860:	f023 0301 	bic.w	r3, r3, #1
 8002864:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002866:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 8002868:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800286a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800286c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002870:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002874:	680d      	ldr	r5, [r1, #0]
 8002876:	432a      	orrs	r2, r5
  tmpccer &= ~TIM_CCER_CC1P;
 8002878:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800287c:	688d      	ldr	r5, [r1, #8]
 800287e:	432b      	orrs	r3, r5
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002880:	4d18      	ldr	r5, [pc, #96]	; (80028e4 <TIM_OC1_SetConfig+0x88>)
 8002882:	42a8      	cmp	r0, r5
 8002884:	d027      	beq.n	80028d6 <TIM_OC1_SetConfig+0x7a>
 8002886:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800288a:	42a8      	cmp	r0, r5
 800288c:	d023      	beq.n	80028d6 <TIM_OC1_SetConfig+0x7a>
 800288e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002892:	42a8      	cmp	r0, r5
 8002894:	d01f      	beq.n	80028d6 <TIM_OC1_SetConfig+0x7a>
 8002896:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800289a:	42a8      	cmp	r0, r5
 800289c:	d01b      	beq.n	80028d6 <TIM_OC1_SetConfig+0x7a>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800289e:	4d11      	ldr	r5, [pc, #68]	; (80028e4 <TIM_OC1_SetConfig+0x88>)
 80028a0:	42a8      	cmp	r0, r5
 80028a2:	d00b      	beq.n	80028bc <TIM_OC1_SetConfig+0x60>
 80028a4:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80028a8:	42a8      	cmp	r0, r5
 80028aa:	d007      	beq.n	80028bc <TIM_OC1_SetConfig+0x60>
 80028ac:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80028b0:	42a8      	cmp	r0, r5
 80028b2:	d003      	beq.n	80028bc <TIM_OC1_SetConfig+0x60>
 80028b4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80028b8:	42a8      	cmp	r0, r5
 80028ba:	d105      	bne.n	80028c8 <TIM_OC1_SetConfig+0x6c>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80028bc:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCIdleState;
 80028c0:	694d      	ldr	r5, [r1, #20]
 80028c2:	432c      	orrs	r4, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 80028c4:	698d      	ldr	r5, [r1, #24]
 80028c6:	432c      	orrs	r4, r5
  TIMx->CR2 = tmpcr2;
 80028c8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80028ca:	6182      	str	r2, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80028cc:	684a      	ldr	r2, [r1, #4]
 80028ce:	6342      	str	r2, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;  
 80028d0:	6203      	str	r3, [r0, #32]
} 
 80028d2:	bc30      	pop	{r4, r5}
 80028d4:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 80028d6:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80028da:	68cd      	ldr	r5, [r1, #12]
 80028dc:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80028de:	f023 0304 	bic.w	r3, r3, #4
 80028e2:	e7dc      	b.n	800289e <TIM_OC1_SetConfig+0x42>
 80028e4:	40012c00 	.word	0x40012c00

080028e8 <TIM_OC2_SetConfig>:
{
 80028e8:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028ea:	6a03      	ldr	r3, [r0, #32]
 80028ec:	f023 0310 	bic.w	r3, r3, #16
 80028f0:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80028f2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 80028f4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80028f6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80028f8:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80028fc:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002900:	680d      	ldr	r5, [r1, #0]
 8002902:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8002906:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800290a:	688d      	ldr	r5, [r1, #8]
 800290c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002910:	4d14      	ldr	r5, [pc, #80]	; (8002964 <TIM_OC2_SetConfig+0x7c>)
 8002912:	42a8      	cmp	r0, r5
 8002914:	d01d      	beq.n	8002952 <TIM_OC2_SetConfig+0x6a>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002916:	4d13      	ldr	r5, [pc, #76]	; (8002964 <TIM_OC2_SetConfig+0x7c>)
 8002918:	42a8      	cmp	r0, r5
 800291a:	d00b      	beq.n	8002934 <TIM_OC2_SetConfig+0x4c>
 800291c:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8002920:	42a8      	cmp	r0, r5
 8002922:	d007      	beq.n	8002934 <TIM_OC2_SetConfig+0x4c>
 8002924:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002928:	42a8      	cmp	r0, r5
 800292a:	d003      	beq.n	8002934 <TIM_OC2_SetConfig+0x4c>
 800292c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002930:	42a8      	cmp	r0, r5
 8002932:	d107      	bne.n	8002944 <TIM_OC2_SetConfig+0x5c>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002934:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002938:	694d      	ldr	r5, [r1, #20]
 800293a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800293e:	698d      	ldr	r5, [r1, #24]
 8002940:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8002944:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002946:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002948:	684a      	ldr	r2, [r1, #4]
 800294a:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;  
 800294c:	6203      	str	r3, [r0, #32]
}
 800294e:	bc30      	pop	{r4, r5}
 8002950:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 8002952:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002956:	68cd      	ldr	r5, [r1, #12]
 8002958:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800295c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002960:	e7d9      	b.n	8002916 <TIM_OC2_SetConfig+0x2e>
 8002962:	bf00      	nop
 8002964:	40012c00 	.word	0x40012c00

08002968 <TIM_OC3_SetConfig>:
{
 8002968:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800296a:	6a03      	ldr	r3, [r0, #32]
 800296c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002970:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002972:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 8002974:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8002976:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8002978:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800297c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002980:	680d      	ldr	r5, [r1, #0]
 8002982:	432a      	orrs	r2, r5
  tmpccer &= ~TIM_CCER_CC3P;
 8002984:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002988:	688d      	ldr	r5, [r1, #8]
 800298a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800298e:	4d14      	ldr	r5, [pc, #80]	; (80029e0 <TIM_OC3_SetConfig+0x78>)
 8002990:	42a8      	cmp	r0, r5
 8002992:	d01d      	beq.n	80029d0 <TIM_OC3_SetConfig+0x68>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002994:	4d12      	ldr	r5, [pc, #72]	; (80029e0 <TIM_OC3_SetConfig+0x78>)
 8002996:	42a8      	cmp	r0, r5
 8002998:	d00b      	beq.n	80029b2 <TIM_OC3_SetConfig+0x4a>
 800299a:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800299e:	42a8      	cmp	r0, r5
 80029a0:	d007      	beq.n	80029b2 <TIM_OC3_SetConfig+0x4a>
 80029a2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80029a6:	42a8      	cmp	r0, r5
 80029a8:	d003      	beq.n	80029b2 <TIM_OC3_SetConfig+0x4a>
 80029aa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80029ae:	42a8      	cmp	r0, r5
 80029b0:	d107      	bne.n	80029c2 <TIM_OC3_SetConfig+0x5a>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80029b2:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80029b6:	694d      	ldr	r5, [r1, #20]
 80029b8:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80029bc:	698d      	ldr	r5, [r1, #24]
 80029be:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  TIMx->CR2 = tmpcr2;
 80029c2:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 80029c4:	61c2      	str	r2, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80029c6:	684a      	ldr	r2, [r1, #4]
 80029c8:	63c2      	str	r2, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;  
 80029ca:	6203      	str	r3, [r0, #32]
}
 80029cc:	bc30      	pop	{r4, r5}
 80029ce:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 80029d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80029d4:	68cd      	ldr	r5, [r1, #12]
 80029d6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 80029da:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80029de:	e7d9      	b.n	8002994 <TIM_OC3_SetConfig+0x2c>
 80029e0:	40012c00 	.word	0x40012c00

080029e4 <TIM_OC4_SetConfig>:
{
 80029e4:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80029e6:	6a03      	ldr	r3, [r0, #32]
 80029e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80029ec:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80029ee:	6a02      	ldr	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 80029f0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80029f2:	69c3      	ldr	r3, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80029f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029f8:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80029fc:	680d      	ldr	r5, [r1, #0]
 80029fe:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC4P;
 8002a02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002a06:	688d      	ldr	r5, [r1, #8]
 8002a08:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002a0c:	4d0d      	ldr	r5, [pc, #52]	; (8002a44 <TIM_OC4_SetConfig+0x60>)
 8002a0e:	42a8      	cmp	r0, r5
 8002a10:	d00b      	beq.n	8002a2a <TIM_OC4_SetConfig+0x46>
 8002a12:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8002a16:	42a8      	cmp	r0, r5
 8002a18:	d007      	beq.n	8002a2a <TIM_OC4_SetConfig+0x46>
 8002a1a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a1e:	42a8      	cmp	r0, r5
 8002a20:	d003      	beq.n	8002a2a <TIM_OC4_SetConfig+0x46>
 8002a22:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a26:	42a8      	cmp	r0, r5
 8002a28:	d104      	bne.n	8002a34 <TIM_OC4_SetConfig+0x50>
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002a2a:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002a2e:	694d      	ldr	r5, [r1, #20]
 8002a30:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  TIMx->CR2 = tmpcr2;
 8002a34:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002a36:	61c3      	str	r3, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8002a38:	684b      	ldr	r3, [r1, #4]
 8002a3a:	6403      	str	r3, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;  
 8002a3c:	6202      	str	r2, [r0, #32]
}
 8002a3e:	bc30      	pop	{r4, r5}
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop
 8002a44:	40012c00 	.word	0x40012c00

08002a48 <TIM_TI1_SetConfig>:
{
 8002a48:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a4a:	6a04      	ldr	r4, [r0, #32]
 8002a4c:	f024 0401 	bic.w	r4, r4, #1
 8002a50:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a52:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002a54:	6a05      	ldr	r5, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002a56:	4e13      	ldr	r6, [pc, #76]	; (8002aa4 <TIM_TI1_SetConfig+0x5c>)
 8002a58:	42b0      	cmp	r0, r6
 8002a5a:	d01a      	beq.n	8002a92 <TIM_TI1_SetConfig+0x4a>
 8002a5c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002a60:	d019      	beq.n	8002a96 <TIM_TI1_SetConfig+0x4e>
 8002a62:	f506 56a0 	add.w	r6, r6, #5120	; 0x1400
 8002a66:	42b0      	cmp	r0, r6
 8002a68:	d011      	beq.n	8002a8e <TIM_TI1_SetConfig+0x46>
 8002a6a:	2600      	movs	r6, #0
 8002a6c:	b9ae      	cbnz	r6, 8002a9a <TIM_TI1_SetConfig+0x52>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8002a6e:	f044 0201 	orr.w	r2, r4, #1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002a72:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002a76:	011b      	lsls	r3, r3, #4
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002a7c:	f025 020a 	bic.w	r2, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002a80:	f001 010a 	and.w	r1, r1, #10
 8002a84:	4311      	orrs	r1, r2
  TIMx->CCMR1 = tmpccmr1;
 8002a86:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002a88:	6201      	str	r1, [r0, #32]
}
 8002a8a:	bc70      	pop	{r4, r5, r6}
 8002a8c:	4770      	bx	lr
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002a8e:	2601      	movs	r6, #1
 8002a90:	e7ec      	b.n	8002a6c <TIM_TI1_SetConfig+0x24>
 8002a92:	2601      	movs	r6, #1
 8002a94:	e7ea      	b.n	8002a6c <TIM_TI1_SetConfig+0x24>
 8002a96:	2601      	movs	r6, #1
 8002a98:	e7e8      	b.n	8002a6c <TIM_TI1_SetConfig+0x24>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8002a9a:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8002a9e:	4322      	orrs	r2, r4
 8002aa0:	e7e7      	b.n	8002a72 <TIM_TI1_SetConfig+0x2a>
 8002aa2:	bf00      	nop
 8002aa4:	40012c00 	.word	0x40012c00

08002aa8 <HAL_TIM_IC_ConfigChannel>:
{
 8002aa8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002aaa:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d058      	beq.n	8002b64 <HAL_TIM_IC_ConfigChannel+0xbc>
 8002ab2:	460d      	mov	r5, r1
 8002ab4:	4604      	mov	r4, r0
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002abc:	2302      	movs	r3, #2
 8002abe:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (Channel == TIM_CHANNEL_1)
 8002ac2:	b1da      	cbz	r2, 8002afc <HAL_TIM_IC_ConfigChannel+0x54>
  else if (Channel == TIM_CHANNEL_2)
 8002ac4:	2a04      	cmp	r2, #4
 8002ac6:	d02a      	beq.n	8002b1e <HAL_TIM_IC_ConfigChannel+0x76>
  else if (Channel == TIM_CHANNEL_3)
 8002ac8:	2a08      	cmp	r2, #8
 8002aca:	d03a      	beq.n	8002b42 <HAL_TIM_IC_ConfigChannel+0x9a>
    TIM_TI4_SetConfig(htim->Instance, 
 8002acc:	68cb      	ldr	r3, [r1, #12]
 8002ace:	684a      	ldr	r2, [r1, #4]
 8002ad0:	6809      	ldr	r1, [r1, #0]
 8002ad2:	6800      	ldr	r0, [r0, #0]
 8002ad4:	f7ff fd1a 	bl	800250c <TIM_TI4_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002ad8:	6822      	ldr	r2, [r4, #0]
 8002ada:	69d3      	ldr	r3, [r2, #28]
 8002adc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002ae0:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002ae2:	6822      	ldr	r2, [r4, #0]
 8002ae4:	69d3      	ldr	r3, [r2, #28]
 8002ae6:	68a9      	ldr	r1, [r5, #8]
 8002ae8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002aec:	61d3      	str	r3, [r2, #28]
  htim->State = HAL_TIM_STATE_READY;
 8002aee:	2301      	movs	r3, #1
 8002af0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002af4:	2000      	movs	r0, #0
 8002af6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK; 
 8002afa:	bd38      	pop	{r3, r4, r5, pc}
    TIM_TI1_SetConfig(htim->Instance,
 8002afc:	68cb      	ldr	r3, [r1, #12]
 8002afe:	684a      	ldr	r2, [r1, #4]
 8002b00:	6809      	ldr	r1, [r1, #0]
 8002b02:	6800      	ldr	r0, [r0, #0]
 8002b04:	f7ff ffa0 	bl	8002a48 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002b08:	6822      	ldr	r2, [r4, #0]
 8002b0a:	6993      	ldr	r3, [r2, #24]
 8002b0c:	f023 030c 	bic.w	r3, r3, #12
 8002b10:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002b12:	6822      	ldr	r2, [r4, #0]
 8002b14:	6993      	ldr	r3, [r2, #24]
 8002b16:	68a9      	ldr	r1, [r5, #8]
 8002b18:	430b      	orrs	r3, r1
 8002b1a:	6193      	str	r3, [r2, #24]
 8002b1c:	e7e7      	b.n	8002aee <HAL_TIM_IC_ConfigChannel+0x46>
    TIM_TI2_SetConfig(htim->Instance, 
 8002b1e:	68cb      	ldr	r3, [r1, #12]
 8002b20:	684a      	ldr	r2, [r1, #4]
 8002b22:	6809      	ldr	r1, [r1, #0]
 8002b24:	6800      	ldr	r0, [r0, #0]
 8002b26:	f7ff fcaa 	bl	800247e <TIM_TI2_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002b2a:	6822      	ldr	r2, [r4, #0]
 8002b2c:	6993      	ldr	r3, [r2, #24]
 8002b2e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002b32:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002b34:	6822      	ldr	r2, [r4, #0]
 8002b36:	6993      	ldr	r3, [r2, #24]
 8002b38:	68a9      	ldr	r1, [r5, #8]
 8002b3a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002b3e:	6193      	str	r3, [r2, #24]
 8002b40:	e7d5      	b.n	8002aee <HAL_TIM_IC_ConfigChannel+0x46>
    TIM_TI3_SetConfig(htim->Instance,  
 8002b42:	68cb      	ldr	r3, [r1, #12]
 8002b44:	684a      	ldr	r2, [r1, #4]
 8002b46:	6809      	ldr	r1, [r1, #0]
 8002b48:	6800      	ldr	r0, [r0, #0]
 8002b4a:	f7ff fcc6 	bl	80024da <TIM_TI3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002b4e:	6822      	ldr	r2, [r4, #0]
 8002b50:	69d3      	ldr	r3, [r2, #28]
 8002b52:	f023 030c 	bic.w	r3, r3, #12
 8002b56:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002b58:	6822      	ldr	r2, [r4, #0]
 8002b5a:	69d3      	ldr	r3, [r2, #28]
 8002b5c:	68a9      	ldr	r1, [r5, #8]
 8002b5e:	430b      	orrs	r3, r1
 8002b60:	61d3      	str	r3, [r2, #28]
 8002b62:	e7c4      	b.n	8002aee <HAL_TIM_IC_ConfigChannel+0x46>
  __HAL_LOCK(htim);
 8002b64:	2002      	movs	r0, #2
}
 8002b66:	bd38      	pop	{r3, r4, r5, pc}

08002b68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b68:	b410      	push	{r4}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8002b6a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b6c:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002b70:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002b74:	4319      	orrs	r1, r3
 8002b76:	430c      	orrs	r4, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b78:	6084      	str	r4, [r0, #8]
} 
 8002b7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002b7e:	4770      	bx	lr

08002b80 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002b80:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	f000 8082 	beq.w	8002c8e <HAL_TIM_ConfigClockSource+0x10e>
{
 8002b8a:	b510      	push	{r4, lr}
 8002b8c:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002b8e:	2301      	movs	r3, #1
 8002b90:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002b94:	2302      	movs	r3, #2
 8002b96:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002b9a:	6802      	ldr	r2, [r0, #0]
 8002b9c:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b9e:	4b3d      	ldr	r3, [pc, #244]	; (8002c94 <HAL_TIM_ConfigClockSource+0x114>)
 8002ba0:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8002ba2:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002ba4:	680b      	ldr	r3, [r1, #0]
 8002ba6:	2b40      	cmp	r3, #64	; 0x40
 8002ba8:	d05d      	beq.n	8002c66 <HAL_TIM_ConfigClockSource+0xe6>
 8002baa:	d910      	bls.n	8002bce <HAL_TIM_ConfigClockSource+0x4e>
 8002bac:	2b70      	cmp	r3, #112	; 0x70
 8002bae:	d040      	beq.n	8002c32 <HAL_TIM_ConfigClockSource+0xb2>
 8002bb0:	d81f      	bhi.n	8002bf2 <HAL_TIM_ConfigClockSource+0x72>
 8002bb2:	2b50      	cmp	r3, #80	; 0x50
 8002bb4:	d04d      	beq.n	8002c52 <HAL_TIM_ConfigClockSource+0xd2>
 8002bb6:	2b60      	cmp	r3, #96	; 0x60
 8002bb8:	d134      	bne.n	8002c24 <HAL_TIM_ConfigClockSource+0xa4>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8002bba:	68ca      	ldr	r2, [r1, #12]
 8002bbc:	6849      	ldr	r1, [r1, #4]
 8002bbe:	6820      	ldr	r0, [r4, #0]
 8002bc0:	f7ff fc77 	bl	80024b2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002bc4:	2160      	movs	r1, #96	; 0x60
 8002bc6:	6820      	ldr	r0, [r4, #0]
 8002bc8:	f7ff fcba 	bl	8002540 <TIM_ITRx_SetConfig>
    break;
 8002bcc:	e02a      	b.n	8002c24 <HAL_TIM_ConfigClockSource+0xa4>
  switch (sClockSourceConfig->ClockSource)
 8002bce:	2b10      	cmp	r3, #16
 8002bd0:	d053      	beq.n	8002c7a <HAL_TIM_ConfigClockSource+0xfa>
 8002bd2:	d908      	bls.n	8002be6 <HAL_TIM_ConfigClockSource+0x66>
 8002bd4:	2b20      	cmp	r3, #32
 8002bd6:	d055      	beq.n	8002c84 <HAL_TIM_ConfigClockSource+0x104>
 8002bd8:	2b30      	cmp	r3, #48	; 0x30
 8002bda:	d123      	bne.n	8002c24 <HAL_TIM_ConfigClockSource+0xa4>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8002bdc:	2130      	movs	r1, #48	; 0x30
 8002bde:	6820      	ldr	r0, [r4, #0]
 8002be0:	f7ff fcae 	bl	8002540 <TIM_ITRx_SetConfig>
    break;
 8002be4:	e01e      	b.n	8002c24 <HAL_TIM_ConfigClockSource+0xa4>
  switch (sClockSourceConfig->ClockSource)
 8002be6:	b9eb      	cbnz	r3, 8002c24 <HAL_TIM_ConfigClockSource+0xa4>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8002be8:	2100      	movs	r1, #0
 8002bea:	6820      	ldr	r0, [r4, #0]
 8002bec:	f7ff fca8 	bl	8002540 <TIM_ITRx_SetConfig>
    break;
 8002bf0:	e018      	b.n	8002c24 <HAL_TIM_ConfigClockSource+0xa4>
  switch (sClockSourceConfig->ClockSource)
 8002bf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bf6:	d00e      	beq.n	8002c16 <HAL_TIM_ConfigClockSource+0x96>
 8002bf8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002bfc:	d112      	bne.n	8002c24 <HAL_TIM_ConfigClockSource+0xa4>
      TIM_ETR_SetConfig(htim->Instance, 
 8002bfe:	68cb      	ldr	r3, [r1, #12]
 8002c00:	684a      	ldr	r2, [r1, #4]
 8002c02:	6889      	ldr	r1, [r1, #8]
 8002c04:	6820      	ldr	r0, [r4, #0]
 8002c06:	f7ff ffaf 	bl	8002b68 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c0a:	6822      	ldr	r2, [r4, #0]
 8002c0c:	6893      	ldr	r3, [r2, #8]
 8002c0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c12:	6093      	str	r3, [r2, #8]
    break;
 8002c14:	e006      	b.n	8002c24 <HAL_TIM_ConfigClockSource+0xa4>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002c16:	6822      	ldr	r2, [r4, #0]
 8002c18:	6893      	ldr	r3, [r2, #8]
 8002c1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c1e:	f023 0307 	bic.w	r3, r3, #7
 8002c22:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8002c24:	2301      	movs	r3, #1
 8002c26:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002c2a:	2000      	movs	r0, #0
 8002c2c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8002c30:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance, 
 8002c32:	68cb      	ldr	r3, [r1, #12]
 8002c34:	684a      	ldr	r2, [r1, #4]
 8002c36:	6889      	ldr	r1, [r1, #8]
 8002c38:	6820      	ldr	r0, [r4, #0]
 8002c3a:	f7ff ff95 	bl	8002b68 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002c3e:	6822      	ldr	r2, [r4, #0]
 8002c40:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002c42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c46:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c4a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8002c4e:	6093      	str	r3, [r2, #8]
    break;
 8002c50:	e7e8      	b.n	8002c24 <HAL_TIM_ConfigClockSource+0xa4>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002c52:	68ca      	ldr	r2, [r1, #12]
 8002c54:	6849      	ldr	r1, [r1, #4]
 8002c56:	6820      	ldr	r0, [r4, #0]
 8002c58:	f7ff fbfe 	bl	8002458 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c5c:	2150      	movs	r1, #80	; 0x50
 8002c5e:	6820      	ldr	r0, [r4, #0]
 8002c60:	f7ff fc6e 	bl	8002540 <TIM_ITRx_SetConfig>
    break;
 8002c64:	e7de      	b.n	8002c24 <HAL_TIM_ConfigClockSource+0xa4>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002c66:	68ca      	ldr	r2, [r1, #12]
 8002c68:	6849      	ldr	r1, [r1, #4]
 8002c6a:	6820      	ldr	r0, [r4, #0]
 8002c6c:	f7ff fbf4 	bl	8002458 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c70:	2140      	movs	r1, #64	; 0x40
 8002c72:	6820      	ldr	r0, [r4, #0]
 8002c74:	f7ff fc64 	bl	8002540 <TIM_ITRx_SetConfig>
    break;
 8002c78:	e7d4      	b.n	8002c24 <HAL_TIM_ConfigClockSource+0xa4>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8002c7a:	2110      	movs	r1, #16
 8002c7c:	6820      	ldr	r0, [r4, #0]
 8002c7e:	f7ff fc5f 	bl	8002540 <TIM_ITRx_SetConfig>
    break;
 8002c82:	e7cf      	b.n	8002c24 <HAL_TIM_ConfigClockSource+0xa4>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8002c84:	2120      	movs	r1, #32
 8002c86:	6820      	ldr	r0, [r4, #0]
 8002c88:	f7ff fc5a 	bl	8002540 <TIM_ITRx_SetConfig>
    break;
 8002c8c:	e7ca      	b.n	8002c24 <HAL_TIM_ConfigClockSource+0xa4>
  __HAL_LOCK(htim);
 8002c8e:	2002      	movs	r0, #2
 8002c90:	4770      	bx	lr
 8002c92:	bf00      	nop
 8002c94:	fffe0088 	.word	0xfffe0088

08002c98 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002c98:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002ca0:	6a03      	ldr	r3, [r0, #32]
 8002ca2:	ea23 0304 	bic.w	r3, r3, r4
 8002ca6:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002ca8:	6a03      	ldr	r3, [r0, #32]
 8002caa:	408a      	lsls	r2, r1
 8002cac:	4313      	orrs	r3, r2
 8002cae:	6203      	str	r3, [r0, #32]
}
 8002cb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002cb4:	4770      	bx	lr
	...

08002cb8 <HAL_TIM_PWM_Start>:
{
 8002cb8:	b510      	push	{r4, lr}
 8002cba:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	6800      	ldr	r0, [r0, #0]
 8002cc0:	f7ff ffea 	bl	8002c98 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8002cc4:	6823      	ldr	r3, [r4, #0]
 8002cc6:	4a12      	ldr	r2, [pc, #72]	; (8002d10 <HAL_TIM_PWM_Start+0x58>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d01a      	beq.n	8002d02 <HAL_TIM_PWM_Start+0x4a>
 8002ccc:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d018      	beq.n	8002d06 <HAL_TIM_PWM_Start+0x4e>
 8002cd4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d016      	beq.n	8002d0a <HAL_TIM_PWM_Start+0x52>
 8002cdc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d00c      	beq.n	8002cfe <HAL_TIM_PWM_Start+0x46>
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	b11a      	cbz	r2, 8002cf0 <HAL_TIM_PWM_Start+0x38>
    __HAL_TIM_MOE_ENABLE(htim);
 8002ce8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002cea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002cee:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8002cf0:	6822      	ldr	r2, [r4, #0]
 8002cf2:	6813      	ldr	r3, [r2, #0]
 8002cf4:	f043 0301 	orr.w	r3, r3, #1
 8002cf8:	6013      	str	r3, [r2, #0]
} 
 8002cfa:	2000      	movs	r0, #0
 8002cfc:	bd10      	pop	{r4, pc}
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8002cfe:	2201      	movs	r2, #1
 8002d00:	e7f1      	b.n	8002ce6 <HAL_TIM_PWM_Start+0x2e>
 8002d02:	2201      	movs	r2, #1
 8002d04:	e7ef      	b.n	8002ce6 <HAL_TIM_PWM_Start+0x2e>
 8002d06:	2201      	movs	r2, #1
 8002d08:	e7ed      	b.n	8002ce6 <HAL_TIM_PWM_Start+0x2e>
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	e7eb      	b.n	8002ce6 <HAL_TIM_PWM_Start+0x2e>
 8002d0e:	bf00      	nop
 8002d10:	40012c00 	.word	0x40012c00

08002d14 <HAL_TIM_IC_Start_IT>:
{
 8002d14:	b510      	push	{r4, lr}
 8002d16:	4604      	mov	r4, r0
  switch (Channel)
 8002d18:	290c      	cmp	r1, #12
 8002d1a:	d80d      	bhi.n	8002d38 <HAL_TIM_IC_Start_IT+0x24>
 8002d1c:	e8df f001 	tbb	[pc, r1]
 8002d20:	0c0c0c07 	.word	0x0c0c0c07
 8002d24:	0c0c0c17 	.word	0x0c0c0c17
 8002d28:	0c0c0c1d 	.word	0x0c0c0c1d
 8002d2c:	23          	.byte	0x23
 8002d2d:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002d2e:	6802      	ldr	r2, [r0, #0]
 8002d30:	68d3      	ldr	r3, [r2, #12]
 8002d32:	f043 0302 	orr.w	r3, r3, #2
 8002d36:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d38:	2201      	movs	r2, #1
 8002d3a:	6820      	ldr	r0, [r4, #0]
 8002d3c:	f7ff ffac 	bl	8002c98 <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);  
 8002d40:	6822      	ldr	r2, [r4, #0]
 8002d42:	6813      	ldr	r3, [r2, #0]
 8002d44:	f043 0301 	orr.w	r3, r3, #1
 8002d48:	6013      	str	r3, [r2, #0]
} 
 8002d4a:	2000      	movs	r0, #0
 8002d4c:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002d4e:	6802      	ldr	r2, [r0, #0]
 8002d50:	68d3      	ldr	r3, [r2, #12]
 8002d52:	f043 0304 	orr.w	r3, r3, #4
 8002d56:	60d3      	str	r3, [r2, #12]
    break;
 8002d58:	e7ee      	b.n	8002d38 <HAL_TIM_IC_Start_IT+0x24>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002d5a:	6802      	ldr	r2, [r0, #0]
 8002d5c:	68d3      	ldr	r3, [r2, #12]
 8002d5e:	f043 0308 	orr.w	r3, r3, #8
 8002d62:	60d3      	str	r3, [r2, #12]
    break;
 8002d64:	e7e8      	b.n	8002d38 <HAL_TIM_IC_Start_IT+0x24>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002d66:	6802      	ldr	r2, [r0, #0]
 8002d68:	68d3      	ldr	r3, [r2, #12]
 8002d6a:	f043 0310 	orr.w	r3, r3, #16
 8002d6e:	60d3      	str	r3, [r2, #12]
    break;
 8002d70:	e7e2      	b.n	8002d38 <HAL_TIM_IC_Start_IT+0x24>
	...

08002d74 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, 
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002d74:	b430      	push	{r4, r5}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002d76:	6a03      	ldr	r3, [r0, #32]
 8002d78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d7c:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d7e:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002d80:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002d82:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002d84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d8c:	680d      	ldr	r5, [r1, #0]
 8002d8e:	432b      	orrs	r3, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002d90:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002d94:	688d      	ldr	r5, [r1, #8]
 8002d96:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002d9a:	4d0d      	ldr	r5, [pc, #52]	; (8002dd0 <TIM_OC5_SetConfig+0x5c>)
 8002d9c:	42a8      	cmp	r0, r5
 8002d9e:	d00b      	beq.n	8002db8 <TIM_OC5_SetConfig+0x44>
 8002da0:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8002da4:	42a8      	cmp	r0, r5
 8002da6:	d007      	beq.n	8002db8 <TIM_OC5_SetConfig+0x44>
 8002da8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002dac:	42a8      	cmp	r0, r5
 8002dae:	d003      	beq.n	8002db8 <TIM_OC5_SetConfig+0x44>
 8002db0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002db4:	42a8      	cmp	r0, r5
 8002db6:	d104      	bne.n	8002dc2 <TIM_OC5_SetConfig+0x4e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002db8:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002dbc:	694d      	ldr	r5, [r1, #20]
 8002dbe:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002dc2:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002dc4:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002dc6:	684b      	ldr	r3, [r1, #4]
 8002dc8:	6583      	str	r3, [r0, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002dca:	6202      	str	r2, [r0, #32]
}
 8002dcc:	bc30      	pop	{r4, r5}
 8002dce:	4770      	bx	lr
 8002dd0:	40012c00 	.word	0x40012c00

08002dd4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, 
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002dd4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002dd6:	6a03      	ldr	r3, [r0, #32]
 8002dd8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002ddc:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002dde:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002de0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002de2:	6d43      	ldr	r3, [r0, #84]	; 0x54
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002de4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002de8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002dec:	680d      	ldr	r5, [r1, #0]
 8002dee:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002df2:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002df6:	688d      	ldr	r5, [r1, #8]
 8002df8:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002dfc:	4d0d      	ldr	r5, [pc, #52]	; (8002e34 <TIM_OC6_SetConfig+0x60>)
 8002dfe:	42a8      	cmp	r0, r5
 8002e00:	d00b      	beq.n	8002e1a <TIM_OC6_SetConfig+0x46>
 8002e02:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8002e06:	42a8      	cmp	r0, r5
 8002e08:	d007      	beq.n	8002e1a <TIM_OC6_SetConfig+0x46>
 8002e0a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002e0e:	42a8      	cmp	r0, r5
 8002e10:	d003      	beq.n	8002e1a <TIM_OC6_SetConfig+0x46>
 8002e12:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002e16:	42a8      	cmp	r0, r5
 8002e18:	d104      	bne.n	8002e24 <TIM_OC6_SetConfig+0x50>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002e1a:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002e1e:	694d      	ldr	r5, [r1, #20]
 8002e20:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e24:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002e26:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002e28:	684b      	ldr	r3, [r1, #4]
 8002e2a:	65c3      	str	r3, [r0, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002e2c:	6202      	str	r2, [r0, #32]
} 
 8002e2e:	bc30      	pop	{r4, r5}
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	40012c00 	.word	0x40012c00

08002e38 <HAL_TIM_PWM_ConfigChannel>:
{
 8002e38:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002e3a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	f000 8092 	beq.w	8002f68 <HAL_TIM_PWM_ConfigChannel+0x130>
 8002e44:	460d      	mov	r5, r1
 8002e46:	4604      	mov	r4, r0
 8002e48:	2301      	movs	r3, #1
 8002e4a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002e4e:	2302      	movs	r3, #2
 8002e50:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8002e54:	2a14      	cmp	r2, #20
 8002e56:	d81e      	bhi.n	8002e96 <HAL_TIM_PWM_ConfigChannel+0x5e>
 8002e58:	e8df f002 	tbb	[pc, r2]
 8002e5c:	1d1d1d0b 	.word	0x1d1d1d0b
 8002e60:	1d1d1d24 	.word	0x1d1d1d24
 8002e64:	1d1d1d38 	.word	0x1d1d1d38
 8002e68:	1d1d1d4b 	.word	0x1d1d1d4b
 8002e6c:	1d1d1d5f 	.word	0x1d1d1d5f
 8002e70:	72          	.byte	0x72
 8002e71:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002e72:	6800      	ldr	r0, [r0, #0]
 8002e74:	f7ff fcf2 	bl	800285c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002e78:	6822      	ldr	r2, [r4, #0]
 8002e7a:	6993      	ldr	r3, [r2, #24]
 8002e7c:	f043 0308 	orr.w	r3, r3, #8
 8002e80:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002e82:	6822      	ldr	r2, [r4, #0]
 8002e84:	6993      	ldr	r3, [r2, #24]
 8002e86:	f023 0304 	bic.w	r3, r3, #4
 8002e8a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002e8c:	6822      	ldr	r2, [r4, #0]
 8002e8e:	6993      	ldr	r3, [r2, #24]
 8002e90:	6929      	ldr	r1, [r5, #16]
 8002e92:	430b      	orrs	r3, r1
 8002e94:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002e96:	2301      	movs	r3, #1
 8002e98:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002e9c:	2000      	movs	r0, #0
 8002e9e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8002ea2:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002ea4:	6800      	ldr	r0, [r0, #0]
 8002ea6:	f7ff fd1f 	bl	80028e8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002eaa:	6822      	ldr	r2, [r4, #0]
 8002eac:	6993      	ldr	r3, [r2, #24]
 8002eae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002eb2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002eb4:	6822      	ldr	r2, [r4, #0]
 8002eb6:	6993      	ldr	r3, [r2, #24]
 8002eb8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002ebc:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002ebe:	6822      	ldr	r2, [r4, #0]
 8002ec0:	6993      	ldr	r3, [r2, #24]
 8002ec2:	6929      	ldr	r1, [r5, #16]
 8002ec4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002ec8:	6193      	str	r3, [r2, #24]
    break;
 8002eca:	e7e4      	b.n	8002e96 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002ecc:	6800      	ldr	r0, [r0, #0]
 8002ece:	f7ff fd4b 	bl	8002968 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002ed2:	6822      	ldr	r2, [r4, #0]
 8002ed4:	69d3      	ldr	r3, [r2, #28]
 8002ed6:	f043 0308 	orr.w	r3, r3, #8
 8002eda:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002edc:	6822      	ldr	r2, [r4, #0]
 8002ede:	69d3      	ldr	r3, [r2, #28]
 8002ee0:	f023 0304 	bic.w	r3, r3, #4
 8002ee4:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002ee6:	6822      	ldr	r2, [r4, #0]
 8002ee8:	69d3      	ldr	r3, [r2, #28]
 8002eea:	6929      	ldr	r1, [r5, #16]
 8002eec:	430b      	orrs	r3, r1
 8002eee:	61d3      	str	r3, [r2, #28]
    break;
 8002ef0:	e7d1      	b.n	8002e96 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002ef2:	6800      	ldr	r0, [r0, #0]
 8002ef4:	f7ff fd76 	bl	80029e4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002ef8:	6822      	ldr	r2, [r4, #0]
 8002efa:	69d3      	ldr	r3, [r2, #28]
 8002efc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f00:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002f02:	6822      	ldr	r2, [r4, #0]
 8002f04:	69d3      	ldr	r3, [r2, #28]
 8002f06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f0a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8002f0c:	6822      	ldr	r2, [r4, #0]
 8002f0e:	69d3      	ldr	r3, [r2, #28]
 8002f10:	6929      	ldr	r1, [r5, #16]
 8002f12:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002f16:	61d3      	str	r3, [r2, #28]
    break;
 8002f18:	e7bd      	b.n	8002e96 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002f1a:	6800      	ldr	r0, [r0, #0]
 8002f1c:	f7ff ff2a 	bl	8002d74 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002f20:	6822      	ldr	r2, [r4, #0]
 8002f22:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002f24:	f043 0308 	orr.w	r3, r3, #8
 8002f28:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002f2a:	6822      	ldr	r2, [r4, #0]
 8002f2c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002f2e:	f023 0304 	bic.w	r3, r3, #4
 8002f32:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8002f34:	6822      	ldr	r2, [r4, #0]
 8002f36:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002f38:	6929      	ldr	r1, [r5, #16]
 8002f3a:	430b      	orrs	r3, r1
 8002f3c:	6553      	str	r3, [r2, #84]	; 0x54
    break;
 8002f3e:	e7aa      	b.n	8002e96 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002f40:	6800      	ldr	r0, [r0, #0]
 8002f42:	f7ff ff47 	bl	8002dd4 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002f46:	6822      	ldr	r2, [r4, #0]
 8002f48:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002f4a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f4e:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002f50:	6822      	ldr	r2, [r4, #0]
 8002f52:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002f54:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f58:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8002f5a:	6822      	ldr	r2, [r4, #0]
 8002f5c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002f5e:	6929      	ldr	r1, [r5, #16]
 8002f60:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002f64:	6553      	str	r3, [r2, #84]	; 0x54
    break;
 8002f66:	e796      	b.n	8002e96 <HAL_TIM_PWM_ConfigChannel+0x5e>
  __HAL_LOCK(htim);
 8002f68:	2002      	movs	r0, #2
}
 8002f6a:	bd38      	pop	{r3, r4, r5, pc}

08002f6c <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8002f6c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d01f      	beq.n	8002fb4 <HAL_TIMEx_MasterConfigSynchronization+0x48>
{
 8002f74:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8002f76:	2301      	movs	r3, #1
 8002f78:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  tmpcr2 = htim->Instance->CR2;
 8002f7c:	6804      	ldr	r4, [r0, #0]
 8002f7e:	6863      	ldr	r3, [r4, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002f80:	68a2      	ldr	r2, [r4, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002f82:	4d0d      	ldr	r5, [pc, #52]	; (8002fb8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>)
 8002f84:	42ac      	cmp	r4, r5
 8002f86:	d010      	beq.n	8002faa <HAL_TIMEx_MasterConfigSynchronization+0x3e>
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f8c:	680d      	ldr	r5, [r1, #0]
 8002f8e:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002f90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f94:	6889      	ldr	r1, [r1, #8]
 8002f96:	430a      	orrs	r2, r1
  htim->Instance->CR2 = tmpcr2;
 8002f98:	6063      	str	r3, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 8002f9a:	6803      	ldr	r3, [r0, #0]
 8002f9c:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(htim);
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8002fa4:	4618      	mov	r0, r3
} 
 8002fa6:	bc30      	pop	{r4, r5}
 8002fa8:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002faa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002fae:	684d      	ldr	r5, [r1, #4]
 8002fb0:	432b      	orrs	r3, r5
 8002fb2:	e7e9      	b.n	8002f88 <HAL_TIMEx_MasterConfigSynchronization+0x1c>
  __HAL_LOCK(htim);
 8002fb4:	2002      	movs	r0, #2
 8002fb6:	4770      	bx	lr
 8002fb8:	40012c00 	.word	0x40012c00

08002fbc <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8002fbc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d03e      	beq.n	8003042 <HAL_TIMEx_ConfigBreakDeadTime+0x86>
{
 8002fc4:	b410      	push	{r4}
  __HAL_LOCK(htim);
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002fcc:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002fce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fd2:	688a      	ldr	r2, [r1, #8]
 8002fd4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002fd6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002fda:	684a      	ldr	r2, [r1, #4]
 8002fdc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002fde:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002fe2:	680a      	ldr	r2, [r1, #0]
 8002fe4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002fe6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002fea:	690a      	ldr	r2, [r1, #16]
 8002fec:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002fee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ff2:	694a      	ldr	r2, [r1, #20]
 8002ff4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002ff6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002ffa:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8002ffc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002ffe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003002:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 8003004:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8003008:	698a      	ldr	r2, [r1, #24]
 800300a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800300e:	6802      	ldr	r2, [r0, #0]
 8003010:	4c0d      	ldr	r4, [pc, #52]	; (8003048 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 8003012:	42a2      	cmp	r2, r4
 8003014:	d007      	beq.n	8003026 <HAL_TIMEx_ConfigBreakDeadTime+0x6a>
  htim->Instance->BDTR = tmpbdtr;
 8003016:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8003018:	2300      	movs	r3, #0
 800301a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800301e:	4618      	mov	r0, r3
}
 8003020:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003024:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 8003026:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800302a:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 800302c:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003030:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003034:	69cc      	ldr	r4, [r1, #28]
 8003036:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003038:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800303c:	6a09      	ldr	r1, [r1, #32]
 800303e:	430b      	orrs	r3, r1
 8003040:	e7e9      	b.n	8003016 <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
  __HAL_LOCK(htim);
 8003042:	2002      	movs	r0, #2
 8003044:	4770      	bx	lr
 8003046:	bf00      	nop
 8003048:	40012c00 	.word	0x40012c00

0800304c <HAL_TIMEx_CommutationCallback>:
{
 800304c:	4770      	bx	lr

0800304e <HAL_TIMEx_BreakCallback>:
{
 800304e:	4770      	bx	lr

08003050 <HAL_TIMEx_Break2Callback>:
{
 8003050:	4770      	bx	lr
	...

08003054 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003054:	f8df d034 	ldr.w	sp, [pc, #52]	; 800308c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003058:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800305a:	e003      	b.n	8003064 <LoopCopyDataInit>

0800305c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800305c:	4b0c      	ldr	r3, [pc, #48]	; (8003090 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800305e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003060:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003062:	3104      	adds	r1, #4

08003064 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003064:	480b      	ldr	r0, [pc, #44]	; (8003094 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003066:	4b0c      	ldr	r3, [pc, #48]	; (8003098 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003068:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800306a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800306c:	d3f6      	bcc.n	800305c <CopyDataInit>
	ldr	r2, =_sbss
 800306e:	4a0b      	ldr	r2, [pc, #44]	; (800309c <LoopForever+0x12>)
	b	LoopFillZerobss
 8003070:	e002      	b.n	8003078 <LoopFillZerobss>

08003072 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003072:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003074:	f842 3b04 	str.w	r3, [r2], #4

08003078 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003078:	4b09      	ldr	r3, [pc, #36]	; (80030a0 <LoopForever+0x16>)
	cmp	r2, r3
 800307a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800307c:	d3f9      	bcc.n	8003072 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800307e:	f7fd ffb1 	bl	8000fe4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003082:	f000 f811 	bl	80030a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003086:	f7fd ff07 	bl	8000e98 <main>

0800308a <LoopForever>:

LoopForever:
    b LoopForever
 800308a:	e7fe      	b.n	800308a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800308c:	20004000 	.word	0x20004000
	ldr	r3, =_sidata
 8003090:	08003184 	.word	0x08003184
	ldr	r0, =_sdata
 8003094:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003098:	20000014 	.word	0x20000014
	ldr	r2, =_sbss
 800309c:	20000014 	.word	0x20000014
	ldr	r3, = _ebss
 80030a0:	200009e8 	.word	0x200009e8

080030a4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80030a4:	e7fe      	b.n	80030a4 <ADC1_IRQHandler>
	...

080030a8 <__libc_init_array>:
 80030a8:	b570      	push	{r4, r5, r6, lr}
 80030aa:	4e0d      	ldr	r6, [pc, #52]	; (80030e0 <__libc_init_array+0x38>)
 80030ac:	4c0d      	ldr	r4, [pc, #52]	; (80030e4 <__libc_init_array+0x3c>)
 80030ae:	1ba4      	subs	r4, r4, r6
 80030b0:	10a4      	asrs	r4, r4, #2
 80030b2:	2500      	movs	r5, #0
 80030b4:	42a5      	cmp	r5, r4
 80030b6:	d109      	bne.n	80030cc <__libc_init_array+0x24>
 80030b8:	4e0b      	ldr	r6, [pc, #44]	; (80030e8 <__libc_init_array+0x40>)
 80030ba:	4c0c      	ldr	r4, [pc, #48]	; (80030ec <__libc_init_array+0x44>)
 80030bc:	f000 f818 	bl	80030f0 <_init>
 80030c0:	1ba4      	subs	r4, r4, r6
 80030c2:	10a4      	asrs	r4, r4, #2
 80030c4:	2500      	movs	r5, #0
 80030c6:	42a5      	cmp	r5, r4
 80030c8:	d105      	bne.n	80030d6 <__libc_init_array+0x2e>
 80030ca:	bd70      	pop	{r4, r5, r6, pc}
 80030cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80030d0:	4798      	blx	r3
 80030d2:	3501      	adds	r5, #1
 80030d4:	e7ee      	b.n	80030b4 <__libc_init_array+0xc>
 80030d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80030da:	4798      	blx	r3
 80030dc:	3501      	adds	r5, #1
 80030de:	e7f2      	b.n	80030c6 <__libc_init_array+0x1e>
 80030e0:	0800317c 	.word	0x0800317c
 80030e4:	0800317c 	.word	0x0800317c
 80030e8:	0800317c 	.word	0x0800317c
 80030ec:	08003180 	.word	0x08003180

080030f0 <_init>:
 80030f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030f2:	bf00      	nop
 80030f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030f6:	bc08      	pop	{r3}
 80030f8:	469e      	mov	lr, r3
 80030fa:	4770      	bx	lr

080030fc <_fini>:
 80030fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030fe:	bf00      	nop
 8003100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003102:	bc08      	pop	{r3}
 8003104:	469e      	mov	lr, r3
 8003106:	4770      	bx	lr
