-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity image_diff_posterize_dataflow_in_loop_Row_Loop is
port (
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    i : IN STD_LOGIC_VECTOR (8 downto 0);
    A : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    B : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    C : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    C_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    i_ap_vld : IN STD_LOGIC;
    A_ap_vld : IN STD_LOGIC;
    B_ap_vld : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of image_diff_posterize_dataflow_in_loop_Row_Loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_8 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal entry_proc_U0_ap_start : STD_LOGIC;
    signal entry_proc_U0_ap_done : STD_LOGIC;
    signal entry_proc_U0_ap_continue : STD_LOGIC;
    signal entry_proc_U0_ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_ready : STD_LOGIC;
    signal entry_proc_U0_C_c_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc_U0_C_c_write : STD_LOGIC;
    signal Read_Loop_proc_U0_ap_start : STD_LOGIC;
    signal Read_Loop_proc_U0_ap_done : STD_LOGIC;
    signal Read_Loop_proc_U0_ap_continue : STD_LOGIC;
    signal Read_Loop_proc_U0_ap_idle : STD_LOGIC;
    signal Read_Loop_proc_U0_ap_ready : STD_LOGIC;
    signal Read_Loop_proc_U0_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal Read_Loop_proc_U0_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_WVALID : STD_LOGIC;
    signal Read_Loop_proc_U0_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_WLAST : STD_LOGIC;
    signal Read_Loop_proc_U0_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal Read_Loop_proc_U0_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem0_RREADY : STD_LOGIC;
    signal Read_Loop_proc_U0_m_axi_gmem0_BREADY : STD_LOGIC;
    signal Read_Loop_proc_U0_i : STD_LOGIC_VECTOR (7 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal Read_Loop_proc_U0_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_WVALID : STD_LOGIC;
    signal Read_Loop_proc_U0_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_WLAST : STD_LOGIC;
    signal Read_Loop_proc_U0_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal Read_Loop_proc_U0_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Read_Loop_proc_U0_m_axi_gmem1_RREADY : STD_LOGIC;
    signal Read_Loop_proc_U0_m_axi_gmem1_BREADY : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_0_ce0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_0_we0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_0_ce0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_0_we0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_1_ce0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_1_we0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_1_ce0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_1_we0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_2_ce0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_2_we0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_2_ce0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_2_we0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_3_ce0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_3_we0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_3_ce0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_3_we0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_4_ce0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_4_we0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_4_ce0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_4_we0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_5_ce0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_5_we0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_5_ce0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_5_we0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_6_ce0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_6_we0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_6_ce0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_6_we0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_7_ce0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_7_we0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_7_ce0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_7_we0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Read_Loop_proc_U0_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_channel_done_tmp : STD_LOGIC;
    signal tmp_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_tmp : STD_LOGIC := '0';
    signal ap_sync_channel_write_tmp : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowB_7 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowB_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowB_7 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowA_7 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowA_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowA_7 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowB_6 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowB_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowB_6 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowA_6 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowA_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowA_6 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowB_5 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowB_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowB_5 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowA_5 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowA_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowA_5 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowB_4 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowB_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowB_4 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowA_4 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowA_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowA_4 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowB_3 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowB_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowB_3 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowA_3 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowA_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowA_3 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowB_2 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowB_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowB_2 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowA_2 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowA_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowA_2 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowB_1 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowB_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowB_1 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowA_1 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowA_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowA_1 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowB_0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowB_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowB_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowB_0 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowA_0 : STD_LOGIC;
    signal Read_Loop_proc_U0_image_diff_posterize_rowA_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowA_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowA_0 : STD_LOGIC;
    signal Col_Loop_proc_U0_ap_start : STD_LOGIC;
    signal Col_Loop_proc_U0_ap_done : STD_LOGIC;
    signal Col_Loop_proc_U0_ap_continue : STD_LOGIC;
    signal Col_Loop_proc_U0_ap_idle : STD_LOGIC;
    signal Col_Loop_proc_U0_ap_ready : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowA_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowA_0_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowA_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowA_1_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowA_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowA_2_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowA_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowA_3_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowA_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowA_4_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowA_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowA_5_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowA_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowA_6_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowA_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowA_7_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowB_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowB_0_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowB_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowB_1_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowB_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowB_2_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowB_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowB_3_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowB_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowB_4_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowB_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowB_5_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowB_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowB_6_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowB_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowB_7_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_0_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_0_we0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_1_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_1_we0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_2_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_2_we0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_3_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_3_we0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_4_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_4_we0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_5_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_5_we0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_6_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_6_we0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_7_ce0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_7_we0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_channel_done_image_diff_posterize_rowC_7 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowC_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowC_7 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowC_6 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowC_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowC_6 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowC_5 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowC_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowC_5 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowC_4 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowC_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowC_4 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowC_3 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowC_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowC_3 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowC_2 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowC_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowC_2 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowC_1 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowC_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowC_1 : STD_LOGIC;
    signal ap_channel_done_image_diff_posterize_rowC_0 : STD_LOGIC;
    signal Col_Loop_proc_U0_image_diff_posterize_rowC_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_image_diff_posterize_rowC_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_image_diff_posterize_rowC_0 : STD_LOGIC;
    signal Write_Loop_proc_U0_ap_start : STD_LOGIC;
    signal Write_Loop_proc_U0_ap_done : STD_LOGIC;
    signal Write_Loop_proc_U0_ap_continue : STD_LOGIC;
    signal Write_Loop_proc_U0_ap_idle : STD_LOGIC;
    signal Write_Loop_proc_U0_ap_ready : STD_LOGIC;
    signal Write_Loop_proc_U0_m_axi_gmem2_AWVALID : STD_LOGIC;
    signal Write_Loop_proc_U0_m_axi_gmem2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_WVALID : STD_LOGIC;
    signal Write_Loop_proc_U0_m_axi_gmem2_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_WLAST : STD_LOGIC;
    signal Write_Loop_proc_U0_m_axi_gmem2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_ARVALID : STD_LOGIC;
    signal Write_Loop_proc_U0_m_axi_gmem2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Write_Loop_proc_U0_m_axi_gmem2_RREADY : STD_LOGIC;
    signal Write_Loop_proc_U0_m_axi_gmem2_BREADY : STD_LOGIC;
    signal Write_Loop_proc_U0_C_read : STD_LOGIC;
    signal Write_Loop_proc_U0_image_diff_posterize_rowC_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Write_Loop_proc_U0_image_diff_posterize_rowC_0_ce0 : STD_LOGIC;
    signal Write_Loop_proc_U0_image_diff_posterize_rowC_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Write_Loop_proc_U0_image_diff_posterize_rowC_1_ce0 : STD_LOGIC;
    signal Write_Loop_proc_U0_image_diff_posterize_rowC_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Write_Loop_proc_U0_image_diff_posterize_rowC_2_ce0 : STD_LOGIC;
    signal Write_Loop_proc_U0_image_diff_posterize_rowC_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Write_Loop_proc_U0_image_diff_posterize_rowC_3_ce0 : STD_LOGIC;
    signal Write_Loop_proc_U0_image_diff_posterize_rowC_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Write_Loop_proc_U0_image_diff_posterize_rowC_4_ce0 : STD_LOGIC;
    signal Write_Loop_proc_U0_image_diff_posterize_rowC_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Write_Loop_proc_U0_image_diff_posterize_rowC_5_ce0 : STD_LOGIC;
    signal Write_Loop_proc_U0_image_diff_posterize_rowC_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Write_Loop_proc_U0_image_diff_posterize_rowC_6_ce0 : STD_LOGIC;
    signal Write_Loop_proc_U0_image_diff_posterize_rowC_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal Write_Loop_proc_U0_image_diff_posterize_rowC_7_ce0 : STD_LOGIC;
    signal image_diff_posterize_rowA_0_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowA_0_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowA_0_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowA_0_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowB_0_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowB_0_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowB_0_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowB_0_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowA_1_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowA_1_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowA_1_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowA_1_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowB_1_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowB_1_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowB_1_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowB_1_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowA_2_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowA_2_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowA_2_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowA_2_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowB_2_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowB_2_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowB_2_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowB_2_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowA_3_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowA_3_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowA_3_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowA_3_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowB_3_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowB_3_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowB_3_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowB_3_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowA_4_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowA_4_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowA_4_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowA_4_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowB_4_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowB_4_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowB_4_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowB_4_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowA_5_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowA_5_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowA_5_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowA_5_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowB_5_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowB_5_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowB_5_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowB_5_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowA_6_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowA_6_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowA_6_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowA_6_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowB_6_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowB_6_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowB_6_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowB_6_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowA_7_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowA_7_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowA_7_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowA_7_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowB_7_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowB_7_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowB_7_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowB_7_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowC_0_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowC_0_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowC_0_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowC_0_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowC_1_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowC_1_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowC_1_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowC_1_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowC_2_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowC_2_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowC_2_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowC_2_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowC_3_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowC_3_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowC_3_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowC_3_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowC_4_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowC_4_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowC_4_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowC_4_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowC_5_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowC_5_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowC_5_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowC_5_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowC_6_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowC_6_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowC_6_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowC_6_t_empty_n : STD_LOGIC;
    signal image_diff_posterize_rowC_7_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowC_7_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal image_diff_posterize_rowC_7_i_full_n : STD_LOGIC;
    signal image_diff_posterize_rowC_7_t_empty_n : STD_LOGIC;
    signal C_c_full_n : STD_LOGIC;
    signal C_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal C_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal C_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal C_c_empty_n : STD_LOGIC;
    signal tmp_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Read_Loop_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Read_Loop_proc_U0_ap_ready : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component image_diff_posterize_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C : IN STD_LOGIC_VECTOR (63 downto 0);
        C_c_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        C_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        C_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        C_c_full_n : IN STD_LOGIC;
        C_c_write : OUT STD_LOGIC );
    end component;


    component image_diff_posterize_Read_Loop_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        i : IN STD_LOGIC_VECTOR (7 downto 0);
        A : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        B : IN STD_LOGIC_VECTOR (63 downto 0);
        image_diff_posterize_rowA_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowA_0_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_0_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowB_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowB_0_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_0_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowA_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowA_1_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_1_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowB_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowB_1_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_1_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowA_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowA_2_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_2_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowB_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowB_2_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_2_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowA_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowA_3_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_3_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowB_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowB_3_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_3_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowA_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowA_4_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_4_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowB_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowB_4_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_4_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowA_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowA_5_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_5_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowB_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowB_5_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_5_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowA_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowA_6_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_6_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowB_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowB_6_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_6_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowA_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowA_7_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_7_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowB_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowB_7_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_7_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component image_diff_posterize_Col_Loop_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        image_diff_posterize_rowA_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowA_0_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowA_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowA_1_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowA_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowA_2_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowA_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowA_3_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowA_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowA_4_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowA_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowA_5_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowA_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowA_6_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowA_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowA_7_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowA_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowB_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowB_0_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowB_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowB_1_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowB_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowB_2_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowB_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowB_3_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowB_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowB_4_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowB_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowB_5_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowB_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowB_6_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowB_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowB_7_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowB_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowC_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowC_0_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_0_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowC_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowC_1_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_1_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowC_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowC_2_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_2_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowC_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowC_3_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_3_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowC_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowC_4_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_4_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowC_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowC_5_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_5_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowC_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowC_6_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_6_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowC_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowC_7_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_7_we0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component image_diff_posterize_Write_Loop_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem2_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_WREADY : IN STD_LOGIC;
        m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RVALID : IN STD_LOGIC;
        m_axi_gmem2_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem2_RLAST : IN STD_LOGIC;
        m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BVALID : IN STD_LOGIC;
        m_axi_gmem2_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read : IN STD_LOGIC_VECTOR (7 downto 0);
        C_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        C_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        C_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        C_empty_n : IN STD_LOGIC;
        C_read : OUT STD_LOGIC;
        image_diff_posterize_rowC_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowC_0_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowC_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowC_1_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowC_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowC_2_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowC_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowC_3_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowC_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowC_4_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowC_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowC_5_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowC_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowC_6_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        image_diff_posterize_rowC_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        image_diff_posterize_rowC_7_ce0 : OUT STD_LOGIC;
        image_diff_posterize_rowC_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component image_diff_posterize_fifo_w64_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component image_diff_posterize_fifo_w8_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    entry_proc_U0 : component image_diff_posterize_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => entry_proc_U0_ap_start,
        ap_done => entry_proc_U0_ap_done,
        ap_continue => entry_proc_U0_ap_continue,
        ap_idle => entry_proc_U0_ap_idle,
        ap_ready => entry_proc_U0_ap_ready,
        C => C,
        C_c_din => entry_proc_U0_C_c_din,
        C_c_num_data_valid => C_c_num_data_valid,
        C_c_fifo_cap => C_c_fifo_cap,
        C_c_full_n => C_c_full_n,
        C_c_write => entry_proc_U0_C_c_write);

    Read_Loop_proc_U0 : component image_diff_posterize_Read_Loop_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Read_Loop_proc_U0_ap_start,
        ap_done => Read_Loop_proc_U0_ap_done,
        ap_continue => Read_Loop_proc_U0_ap_continue,
        ap_idle => Read_Loop_proc_U0_ap_idle,
        ap_ready => Read_Loop_proc_U0_ap_ready,
        m_axi_gmem0_AWVALID => Read_Loop_proc_U0_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_AWADDR => Read_Loop_proc_U0_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => Read_Loop_proc_U0_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => Read_Loop_proc_U0_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => Read_Loop_proc_U0_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => Read_Loop_proc_U0_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => Read_Loop_proc_U0_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => Read_Loop_proc_U0_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => Read_Loop_proc_U0_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => Read_Loop_proc_U0_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => Read_Loop_proc_U0_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => Read_Loop_proc_U0_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => Read_Loop_proc_U0_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => ap_const_logic_0,
        m_axi_gmem0_WDATA => Read_Loop_proc_U0_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => Read_Loop_proc_U0_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => Read_Loop_proc_U0_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => Read_Loop_proc_U0_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => Read_Loop_proc_U0_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => Read_Loop_proc_U0_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR => Read_Loop_proc_U0_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => Read_Loop_proc_U0_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => Read_Loop_proc_U0_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => Read_Loop_proc_U0_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => Read_Loop_proc_U0_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => Read_Loop_proc_U0_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => Read_Loop_proc_U0_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => Read_Loop_proc_U0_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => Read_Loop_proc_U0_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => Read_Loop_proc_U0_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => Read_Loop_proc_U0_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY => Read_Loop_proc_U0_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST => m_axi_gmem0_RLAST,
        m_axi_gmem0_RID => m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM => m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP => m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID => ap_const_logic_0,
        m_axi_gmem0_BREADY => Read_Loop_proc_U0_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        i => Read_Loop_proc_U0_i,
        A => A,
        m_axi_gmem1_AWVALID => Read_Loop_proc_U0_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => ap_const_logic_0,
        m_axi_gmem1_AWADDR => Read_Loop_proc_U0_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => Read_Loop_proc_U0_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => Read_Loop_proc_U0_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => Read_Loop_proc_U0_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => Read_Loop_proc_U0_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => Read_Loop_proc_U0_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => Read_Loop_proc_U0_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => Read_Loop_proc_U0_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => Read_Loop_proc_U0_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => Read_Loop_proc_U0_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => Read_Loop_proc_U0_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => Read_Loop_proc_U0_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => ap_const_logic_0,
        m_axi_gmem1_WDATA => Read_Loop_proc_U0_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => Read_Loop_proc_U0_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => Read_Loop_proc_U0_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => Read_Loop_proc_U0_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => Read_Loop_proc_U0_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => Read_Loop_proc_U0_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR => Read_Loop_proc_U0_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => Read_Loop_proc_U0_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => Read_Loop_proc_U0_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => Read_Loop_proc_U0_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => Read_Loop_proc_U0_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => Read_Loop_proc_U0_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => Read_Loop_proc_U0_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => Read_Loop_proc_U0_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => Read_Loop_proc_U0_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => Read_Loop_proc_U0_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => Read_Loop_proc_U0_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY => Read_Loop_proc_U0_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
        m_axi_gmem1_RID => m_axi_gmem1_RID,
        m_axi_gmem1_RFIFONUM => m_axi_gmem1_RFIFONUM,
        m_axi_gmem1_RUSER => m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP => m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID => ap_const_logic_0,
        m_axi_gmem1_BREADY => Read_Loop_proc_U0_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => ap_const_lv2_0,
        m_axi_gmem1_BID => ap_const_lv1_0,
        m_axi_gmem1_BUSER => ap_const_lv1_0,
        B => B,
        image_diff_posterize_rowA_0_address0 => Read_Loop_proc_U0_image_diff_posterize_rowA_0_address0,
        image_diff_posterize_rowA_0_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowA_0_ce0,
        image_diff_posterize_rowA_0_we0 => Read_Loop_proc_U0_image_diff_posterize_rowA_0_we0,
        image_diff_posterize_rowA_0_d0 => Read_Loop_proc_U0_image_diff_posterize_rowA_0_d0,
        image_diff_posterize_rowB_0_address0 => Read_Loop_proc_U0_image_diff_posterize_rowB_0_address0,
        image_diff_posterize_rowB_0_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowB_0_ce0,
        image_diff_posterize_rowB_0_we0 => Read_Loop_proc_U0_image_diff_posterize_rowB_0_we0,
        image_diff_posterize_rowB_0_d0 => Read_Loop_proc_U0_image_diff_posterize_rowB_0_d0,
        image_diff_posterize_rowA_1_address0 => Read_Loop_proc_U0_image_diff_posterize_rowA_1_address0,
        image_diff_posterize_rowA_1_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowA_1_ce0,
        image_diff_posterize_rowA_1_we0 => Read_Loop_proc_U0_image_diff_posterize_rowA_1_we0,
        image_diff_posterize_rowA_1_d0 => Read_Loop_proc_U0_image_diff_posterize_rowA_1_d0,
        image_diff_posterize_rowB_1_address0 => Read_Loop_proc_U0_image_diff_posterize_rowB_1_address0,
        image_diff_posterize_rowB_1_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowB_1_ce0,
        image_diff_posterize_rowB_1_we0 => Read_Loop_proc_U0_image_diff_posterize_rowB_1_we0,
        image_diff_posterize_rowB_1_d0 => Read_Loop_proc_U0_image_diff_posterize_rowB_1_d0,
        image_diff_posterize_rowA_2_address0 => Read_Loop_proc_U0_image_diff_posterize_rowA_2_address0,
        image_diff_posterize_rowA_2_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowA_2_ce0,
        image_diff_posterize_rowA_2_we0 => Read_Loop_proc_U0_image_diff_posterize_rowA_2_we0,
        image_diff_posterize_rowA_2_d0 => Read_Loop_proc_U0_image_diff_posterize_rowA_2_d0,
        image_diff_posterize_rowB_2_address0 => Read_Loop_proc_U0_image_diff_posterize_rowB_2_address0,
        image_diff_posterize_rowB_2_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowB_2_ce0,
        image_diff_posterize_rowB_2_we0 => Read_Loop_proc_U0_image_diff_posterize_rowB_2_we0,
        image_diff_posterize_rowB_2_d0 => Read_Loop_proc_U0_image_diff_posterize_rowB_2_d0,
        image_diff_posterize_rowA_3_address0 => Read_Loop_proc_U0_image_diff_posterize_rowA_3_address0,
        image_diff_posterize_rowA_3_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowA_3_ce0,
        image_diff_posterize_rowA_3_we0 => Read_Loop_proc_U0_image_diff_posterize_rowA_3_we0,
        image_diff_posterize_rowA_3_d0 => Read_Loop_proc_U0_image_diff_posterize_rowA_3_d0,
        image_diff_posterize_rowB_3_address0 => Read_Loop_proc_U0_image_diff_posterize_rowB_3_address0,
        image_diff_posterize_rowB_3_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowB_3_ce0,
        image_diff_posterize_rowB_3_we0 => Read_Loop_proc_U0_image_diff_posterize_rowB_3_we0,
        image_diff_posterize_rowB_3_d0 => Read_Loop_proc_U0_image_diff_posterize_rowB_3_d0,
        image_diff_posterize_rowA_4_address0 => Read_Loop_proc_U0_image_diff_posterize_rowA_4_address0,
        image_diff_posterize_rowA_4_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowA_4_ce0,
        image_diff_posterize_rowA_4_we0 => Read_Loop_proc_U0_image_diff_posterize_rowA_4_we0,
        image_diff_posterize_rowA_4_d0 => Read_Loop_proc_U0_image_diff_posterize_rowA_4_d0,
        image_diff_posterize_rowB_4_address0 => Read_Loop_proc_U0_image_diff_posterize_rowB_4_address0,
        image_diff_posterize_rowB_4_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowB_4_ce0,
        image_diff_posterize_rowB_4_we0 => Read_Loop_proc_U0_image_diff_posterize_rowB_4_we0,
        image_diff_posterize_rowB_4_d0 => Read_Loop_proc_U0_image_diff_posterize_rowB_4_d0,
        image_diff_posterize_rowA_5_address0 => Read_Loop_proc_U0_image_diff_posterize_rowA_5_address0,
        image_diff_posterize_rowA_5_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowA_5_ce0,
        image_diff_posterize_rowA_5_we0 => Read_Loop_proc_U0_image_diff_posterize_rowA_5_we0,
        image_diff_posterize_rowA_5_d0 => Read_Loop_proc_U0_image_diff_posterize_rowA_5_d0,
        image_diff_posterize_rowB_5_address0 => Read_Loop_proc_U0_image_diff_posterize_rowB_5_address0,
        image_diff_posterize_rowB_5_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowB_5_ce0,
        image_diff_posterize_rowB_5_we0 => Read_Loop_proc_U0_image_diff_posterize_rowB_5_we0,
        image_diff_posterize_rowB_5_d0 => Read_Loop_proc_U0_image_diff_posterize_rowB_5_d0,
        image_diff_posterize_rowA_6_address0 => Read_Loop_proc_U0_image_diff_posterize_rowA_6_address0,
        image_diff_posterize_rowA_6_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowA_6_ce0,
        image_diff_posterize_rowA_6_we0 => Read_Loop_proc_U0_image_diff_posterize_rowA_6_we0,
        image_diff_posterize_rowA_6_d0 => Read_Loop_proc_U0_image_diff_posterize_rowA_6_d0,
        image_diff_posterize_rowB_6_address0 => Read_Loop_proc_U0_image_diff_posterize_rowB_6_address0,
        image_diff_posterize_rowB_6_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowB_6_ce0,
        image_diff_posterize_rowB_6_we0 => Read_Loop_proc_U0_image_diff_posterize_rowB_6_we0,
        image_diff_posterize_rowB_6_d0 => Read_Loop_proc_U0_image_diff_posterize_rowB_6_d0,
        image_diff_posterize_rowA_7_address0 => Read_Loop_proc_U0_image_diff_posterize_rowA_7_address0,
        image_diff_posterize_rowA_7_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowA_7_ce0,
        image_diff_posterize_rowA_7_we0 => Read_Loop_proc_U0_image_diff_posterize_rowA_7_we0,
        image_diff_posterize_rowA_7_d0 => Read_Loop_proc_U0_image_diff_posterize_rowA_7_d0,
        image_diff_posterize_rowB_7_address0 => Read_Loop_proc_U0_image_diff_posterize_rowB_7_address0,
        image_diff_posterize_rowB_7_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowB_7_ce0,
        image_diff_posterize_rowB_7_we0 => Read_Loop_proc_U0_image_diff_posterize_rowB_7_we0,
        image_diff_posterize_rowB_7_d0 => Read_Loop_proc_U0_image_diff_posterize_rowB_7_d0,
        ap_return => Read_Loop_proc_U0_ap_return);

    Col_Loop_proc_U0 : component image_diff_posterize_Col_Loop_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Col_Loop_proc_U0_ap_start,
        ap_done => Col_Loop_proc_U0_ap_done,
        ap_continue => Col_Loop_proc_U0_ap_continue,
        ap_idle => Col_Loop_proc_U0_ap_idle,
        ap_ready => Col_Loop_proc_U0_ap_ready,
        image_diff_posterize_rowA_0_address0 => Col_Loop_proc_U0_image_diff_posterize_rowA_0_address0,
        image_diff_posterize_rowA_0_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowA_0_ce0,
        image_diff_posterize_rowA_0_q0 => image_diff_posterize_rowA_0_t_q0,
        image_diff_posterize_rowA_1_address0 => Col_Loop_proc_U0_image_diff_posterize_rowA_1_address0,
        image_diff_posterize_rowA_1_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowA_1_ce0,
        image_diff_posterize_rowA_1_q0 => image_diff_posterize_rowA_1_t_q0,
        image_diff_posterize_rowA_2_address0 => Col_Loop_proc_U0_image_diff_posterize_rowA_2_address0,
        image_diff_posterize_rowA_2_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowA_2_ce0,
        image_diff_posterize_rowA_2_q0 => image_diff_posterize_rowA_2_t_q0,
        image_diff_posterize_rowA_3_address0 => Col_Loop_proc_U0_image_diff_posterize_rowA_3_address0,
        image_diff_posterize_rowA_3_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowA_3_ce0,
        image_diff_posterize_rowA_3_q0 => image_diff_posterize_rowA_3_t_q0,
        image_diff_posterize_rowA_4_address0 => Col_Loop_proc_U0_image_diff_posterize_rowA_4_address0,
        image_diff_posterize_rowA_4_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowA_4_ce0,
        image_diff_posterize_rowA_4_q0 => image_diff_posterize_rowA_4_t_q0,
        image_diff_posterize_rowA_5_address0 => Col_Loop_proc_U0_image_diff_posterize_rowA_5_address0,
        image_diff_posterize_rowA_5_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowA_5_ce0,
        image_diff_posterize_rowA_5_q0 => image_diff_posterize_rowA_5_t_q0,
        image_diff_posterize_rowA_6_address0 => Col_Loop_proc_U0_image_diff_posterize_rowA_6_address0,
        image_diff_posterize_rowA_6_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowA_6_ce0,
        image_diff_posterize_rowA_6_q0 => image_diff_posterize_rowA_6_t_q0,
        image_diff_posterize_rowA_7_address0 => Col_Loop_proc_U0_image_diff_posterize_rowA_7_address0,
        image_diff_posterize_rowA_7_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowA_7_ce0,
        image_diff_posterize_rowA_7_q0 => image_diff_posterize_rowA_7_t_q0,
        image_diff_posterize_rowB_0_address0 => Col_Loop_proc_U0_image_diff_posterize_rowB_0_address0,
        image_diff_posterize_rowB_0_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowB_0_ce0,
        image_diff_posterize_rowB_0_q0 => image_diff_posterize_rowB_0_t_q0,
        image_diff_posterize_rowB_1_address0 => Col_Loop_proc_U0_image_diff_posterize_rowB_1_address0,
        image_diff_posterize_rowB_1_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowB_1_ce0,
        image_diff_posterize_rowB_1_q0 => image_diff_posterize_rowB_1_t_q0,
        image_diff_posterize_rowB_2_address0 => Col_Loop_proc_U0_image_diff_posterize_rowB_2_address0,
        image_diff_posterize_rowB_2_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowB_2_ce0,
        image_diff_posterize_rowB_2_q0 => image_diff_posterize_rowB_2_t_q0,
        image_diff_posterize_rowB_3_address0 => Col_Loop_proc_U0_image_diff_posterize_rowB_3_address0,
        image_diff_posterize_rowB_3_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowB_3_ce0,
        image_diff_posterize_rowB_3_q0 => image_diff_posterize_rowB_3_t_q0,
        image_diff_posterize_rowB_4_address0 => Col_Loop_proc_U0_image_diff_posterize_rowB_4_address0,
        image_diff_posterize_rowB_4_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowB_4_ce0,
        image_diff_posterize_rowB_4_q0 => image_diff_posterize_rowB_4_t_q0,
        image_diff_posterize_rowB_5_address0 => Col_Loop_proc_U0_image_diff_posterize_rowB_5_address0,
        image_diff_posterize_rowB_5_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowB_5_ce0,
        image_diff_posterize_rowB_5_q0 => image_diff_posterize_rowB_5_t_q0,
        image_diff_posterize_rowB_6_address0 => Col_Loop_proc_U0_image_diff_posterize_rowB_6_address0,
        image_diff_posterize_rowB_6_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowB_6_ce0,
        image_diff_posterize_rowB_6_q0 => image_diff_posterize_rowB_6_t_q0,
        image_diff_posterize_rowB_7_address0 => Col_Loop_proc_U0_image_diff_posterize_rowB_7_address0,
        image_diff_posterize_rowB_7_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowB_7_ce0,
        image_diff_posterize_rowB_7_q0 => image_diff_posterize_rowB_7_t_q0,
        image_diff_posterize_rowC_0_address0 => Col_Loop_proc_U0_image_diff_posterize_rowC_0_address0,
        image_diff_posterize_rowC_0_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowC_0_ce0,
        image_diff_posterize_rowC_0_we0 => Col_Loop_proc_U0_image_diff_posterize_rowC_0_we0,
        image_diff_posterize_rowC_0_d0 => Col_Loop_proc_U0_image_diff_posterize_rowC_0_d0,
        image_diff_posterize_rowC_1_address0 => Col_Loop_proc_U0_image_diff_posterize_rowC_1_address0,
        image_diff_posterize_rowC_1_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowC_1_ce0,
        image_diff_posterize_rowC_1_we0 => Col_Loop_proc_U0_image_diff_posterize_rowC_1_we0,
        image_diff_posterize_rowC_1_d0 => Col_Loop_proc_U0_image_diff_posterize_rowC_1_d0,
        image_diff_posterize_rowC_2_address0 => Col_Loop_proc_U0_image_diff_posterize_rowC_2_address0,
        image_diff_posterize_rowC_2_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowC_2_ce0,
        image_diff_posterize_rowC_2_we0 => Col_Loop_proc_U0_image_diff_posterize_rowC_2_we0,
        image_diff_posterize_rowC_2_d0 => Col_Loop_proc_U0_image_diff_posterize_rowC_2_d0,
        image_diff_posterize_rowC_3_address0 => Col_Loop_proc_U0_image_diff_posterize_rowC_3_address0,
        image_diff_posterize_rowC_3_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowC_3_ce0,
        image_diff_posterize_rowC_3_we0 => Col_Loop_proc_U0_image_diff_posterize_rowC_3_we0,
        image_diff_posterize_rowC_3_d0 => Col_Loop_proc_U0_image_diff_posterize_rowC_3_d0,
        image_diff_posterize_rowC_4_address0 => Col_Loop_proc_U0_image_diff_posterize_rowC_4_address0,
        image_diff_posterize_rowC_4_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowC_4_ce0,
        image_diff_posterize_rowC_4_we0 => Col_Loop_proc_U0_image_diff_posterize_rowC_4_we0,
        image_diff_posterize_rowC_4_d0 => Col_Loop_proc_U0_image_diff_posterize_rowC_4_d0,
        image_diff_posterize_rowC_5_address0 => Col_Loop_proc_U0_image_diff_posterize_rowC_5_address0,
        image_diff_posterize_rowC_5_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowC_5_ce0,
        image_diff_posterize_rowC_5_we0 => Col_Loop_proc_U0_image_diff_posterize_rowC_5_we0,
        image_diff_posterize_rowC_5_d0 => Col_Loop_proc_U0_image_diff_posterize_rowC_5_d0,
        image_diff_posterize_rowC_6_address0 => Col_Loop_proc_U0_image_diff_posterize_rowC_6_address0,
        image_diff_posterize_rowC_6_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowC_6_ce0,
        image_diff_posterize_rowC_6_we0 => Col_Loop_proc_U0_image_diff_posterize_rowC_6_we0,
        image_diff_posterize_rowC_6_d0 => Col_Loop_proc_U0_image_diff_posterize_rowC_6_d0,
        image_diff_posterize_rowC_7_address0 => Col_Loop_proc_U0_image_diff_posterize_rowC_7_address0,
        image_diff_posterize_rowC_7_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowC_7_ce0,
        image_diff_posterize_rowC_7_we0 => Col_Loop_proc_U0_image_diff_posterize_rowC_7_we0,
        image_diff_posterize_rowC_7_d0 => Col_Loop_proc_U0_image_diff_posterize_rowC_7_d0);

    Write_Loop_proc_U0 : component image_diff_posterize_Write_Loop_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Write_Loop_proc_U0_ap_start,
        ap_done => Write_Loop_proc_U0_ap_done,
        ap_continue => Write_Loop_proc_U0_ap_continue,
        ap_idle => Write_Loop_proc_U0_ap_idle,
        ap_ready => Write_Loop_proc_U0_ap_ready,
        m_axi_gmem2_AWVALID => Write_Loop_proc_U0_m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY => m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR => Write_Loop_proc_U0_m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID => Write_Loop_proc_U0_m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN => Write_Loop_proc_U0_m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE => Write_Loop_proc_U0_m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST => Write_Loop_proc_U0_m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK => Write_Loop_proc_U0_m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE => Write_Loop_proc_U0_m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT => Write_Loop_proc_U0_m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS => Write_Loop_proc_U0_m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION => Write_Loop_proc_U0_m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER => Write_Loop_proc_U0_m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID => Write_Loop_proc_U0_m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA => Write_Loop_proc_U0_m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB => Write_Loop_proc_U0_m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST => Write_Loop_proc_U0_m_axi_gmem2_WLAST,
        m_axi_gmem2_WID => Write_Loop_proc_U0_m_axi_gmem2_WID,
        m_axi_gmem2_WUSER => Write_Loop_proc_U0_m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID => Write_Loop_proc_U0_m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY => ap_const_logic_0,
        m_axi_gmem2_ARADDR => Write_Loop_proc_U0_m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID => Write_Loop_proc_U0_m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN => Write_Loop_proc_U0_m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE => Write_Loop_proc_U0_m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST => Write_Loop_proc_U0_m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK => Write_Loop_proc_U0_m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE => Write_Loop_proc_U0_m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT => Write_Loop_proc_U0_m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS => Write_Loop_proc_U0_m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION => Write_Loop_proc_U0_m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER => Write_Loop_proc_U0_m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID => ap_const_logic_0,
        m_axi_gmem2_RREADY => Write_Loop_proc_U0_m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA => ap_const_lv8_0,
        m_axi_gmem2_RLAST => ap_const_logic_0,
        m_axi_gmem2_RID => ap_const_lv1_0,
        m_axi_gmem2_RFIFONUM => ap_const_lv11_0,
        m_axi_gmem2_RUSER => ap_const_lv1_0,
        m_axi_gmem2_RRESP => ap_const_lv2_0,
        m_axi_gmem2_BVALID => m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY => Write_Loop_proc_U0_m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP => m_axi_gmem2_BRESP,
        m_axi_gmem2_BID => m_axi_gmem2_BID,
        m_axi_gmem2_BUSER => m_axi_gmem2_BUSER,
        p_read => tmp_dout,
        C_dout => C_c_dout,
        C_num_data_valid => C_c_num_data_valid,
        C_fifo_cap => C_c_fifo_cap,
        C_empty_n => C_c_empty_n,
        C_read => Write_Loop_proc_U0_C_read,
        image_diff_posterize_rowC_0_address0 => Write_Loop_proc_U0_image_diff_posterize_rowC_0_address0,
        image_diff_posterize_rowC_0_ce0 => Write_Loop_proc_U0_image_diff_posterize_rowC_0_ce0,
        image_diff_posterize_rowC_0_q0 => image_diff_posterize_rowC_0_t_q0,
        image_diff_posterize_rowC_1_address0 => Write_Loop_proc_U0_image_diff_posterize_rowC_1_address0,
        image_diff_posterize_rowC_1_ce0 => Write_Loop_proc_U0_image_diff_posterize_rowC_1_ce0,
        image_diff_posterize_rowC_1_q0 => image_diff_posterize_rowC_1_t_q0,
        image_diff_posterize_rowC_2_address0 => Write_Loop_proc_U0_image_diff_posterize_rowC_2_address0,
        image_diff_posterize_rowC_2_ce0 => Write_Loop_proc_U0_image_diff_posterize_rowC_2_ce0,
        image_diff_posterize_rowC_2_q0 => image_diff_posterize_rowC_2_t_q0,
        image_diff_posterize_rowC_3_address0 => Write_Loop_proc_U0_image_diff_posterize_rowC_3_address0,
        image_diff_posterize_rowC_3_ce0 => Write_Loop_proc_U0_image_diff_posterize_rowC_3_ce0,
        image_diff_posterize_rowC_3_q0 => image_diff_posterize_rowC_3_t_q0,
        image_diff_posterize_rowC_4_address0 => Write_Loop_proc_U0_image_diff_posterize_rowC_4_address0,
        image_diff_posterize_rowC_4_ce0 => Write_Loop_proc_U0_image_diff_posterize_rowC_4_ce0,
        image_diff_posterize_rowC_4_q0 => image_diff_posterize_rowC_4_t_q0,
        image_diff_posterize_rowC_5_address0 => Write_Loop_proc_U0_image_diff_posterize_rowC_5_address0,
        image_diff_posterize_rowC_5_ce0 => Write_Loop_proc_U0_image_diff_posterize_rowC_5_ce0,
        image_diff_posterize_rowC_5_q0 => image_diff_posterize_rowC_5_t_q0,
        image_diff_posterize_rowC_6_address0 => Write_Loop_proc_U0_image_diff_posterize_rowC_6_address0,
        image_diff_posterize_rowC_6_ce0 => Write_Loop_proc_U0_image_diff_posterize_rowC_6_ce0,
        image_diff_posterize_rowC_6_q0 => image_diff_posterize_rowC_6_t_q0,
        image_diff_posterize_rowC_7_address0 => Write_Loop_proc_U0_image_diff_posterize_rowC_7_address0,
        image_diff_posterize_rowC_7_ce0 => Write_Loop_proc_U0_image_diff_posterize_rowC_7_ce0,
        image_diff_posterize_rowC_7_q0 => image_diff_posterize_rowC_7_t_q0);

    image_diff_posterize_rowA_0_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Read_Loop_proc_U0_image_diff_posterize_rowA_0_address0,
        i_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowA_0_ce0,
        i_we0 => Read_Loop_proc_U0_image_diff_posterize_rowA_0_we0,
        i_d0 => Read_Loop_proc_U0_image_diff_posterize_rowA_0_d0,
        i_q0 => image_diff_posterize_rowA_0_i_q0,
        t_address0 => Col_Loop_proc_U0_image_diff_posterize_rowA_0_address0,
        t_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowA_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowA_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowA_0_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowA_0,
        t_empty_n => image_diff_posterize_rowA_0_t_empty_n,
        t_read => Col_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowB_0_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Read_Loop_proc_U0_image_diff_posterize_rowB_0_address0,
        i_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowB_0_ce0,
        i_we0 => Read_Loop_proc_U0_image_diff_posterize_rowB_0_we0,
        i_d0 => Read_Loop_proc_U0_image_diff_posterize_rowB_0_d0,
        i_q0 => image_diff_posterize_rowB_0_i_q0,
        t_address0 => Col_Loop_proc_U0_image_diff_posterize_rowB_0_address0,
        t_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowB_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowB_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowB_0_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowB_0,
        t_empty_n => image_diff_posterize_rowB_0_t_empty_n,
        t_read => Col_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowA_1_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Read_Loop_proc_U0_image_diff_posterize_rowA_1_address0,
        i_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowA_1_ce0,
        i_we0 => Read_Loop_proc_U0_image_diff_posterize_rowA_1_we0,
        i_d0 => Read_Loop_proc_U0_image_diff_posterize_rowA_1_d0,
        i_q0 => image_diff_posterize_rowA_1_i_q0,
        t_address0 => Col_Loop_proc_U0_image_diff_posterize_rowA_1_address0,
        t_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowA_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowA_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowA_1_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowA_1,
        t_empty_n => image_diff_posterize_rowA_1_t_empty_n,
        t_read => Col_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowB_1_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Read_Loop_proc_U0_image_diff_posterize_rowB_1_address0,
        i_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowB_1_ce0,
        i_we0 => Read_Loop_proc_U0_image_diff_posterize_rowB_1_we0,
        i_d0 => Read_Loop_proc_U0_image_diff_posterize_rowB_1_d0,
        i_q0 => image_diff_posterize_rowB_1_i_q0,
        t_address0 => Col_Loop_proc_U0_image_diff_posterize_rowB_1_address0,
        t_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowB_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowB_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowB_1_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowB_1,
        t_empty_n => image_diff_posterize_rowB_1_t_empty_n,
        t_read => Col_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowA_2_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Read_Loop_proc_U0_image_diff_posterize_rowA_2_address0,
        i_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowA_2_ce0,
        i_we0 => Read_Loop_proc_U0_image_diff_posterize_rowA_2_we0,
        i_d0 => Read_Loop_proc_U0_image_diff_posterize_rowA_2_d0,
        i_q0 => image_diff_posterize_rowA_2_i_q0,
        t_address0 => Col_Loop_proc_U0_image_diff_posterize_rowA_2_address0,
        t_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowA_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowA_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowA_2_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowA_2,
        t_empty_n => image_diff_posterize_rowA_2_t_empty_n,
        t_read => Col_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowB_2_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Read_Loop_proc_U0_image_diff_posterize_rowB_2_address0,
        i_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowB_2_ce0,
        i_we0 => Read_Loop_proc_U0_image_diff_posterize_rowB_2_we0,
        i_d0 => Read_Loop_proc_U0_image_diff_posterize_rowB_2_d0,
        i_q0 => image_diff_posterize_rowB_2_i_q0,
        t_address0 => Col_Loop_proc_U0_image_diff_posterize_rowB_2_address0,
        t_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowB_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowB_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowB_2_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowB_2,
        t_empty_n => image_diff_posterize_rowB_2_t_empty_n,
        t_read => Col_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowA_3_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Read_Loop_proc_U0_image_diff_posterize_rowA_3_address0,
        i_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowA_3_ce0,
        i_we0 => Read_Loop_proc_U0_image_diff_posterize_rowA_3_we0,
        i_d0 => Read_Loop_proc_U0_image_diff_posterize_rowA_3_d0,
        i_q0 => image_diff_posterize_rowA_3_i_q0,
        t_address0 => Col_Loop_proc_U0_image_diff_posterize_rowA_3_address0,
        t_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowA_3_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowA_3_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowA_3_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowA_3,
        t_empty_n => image_diff_posterize_rowA_3_t_empty_n,
        t_read => Col_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowB_3_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Read_Loop_proc_U0_image_diff_posterize_rowB_3_address0,
        i_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowB_3_ce0,
        i_we0 => Read_Loop_proc_U0_image_diff_posterize_rowB_3_we0,
        i_d0 => Read_Loop_proc_U0_image_diff_posterize_rowB_3_d0,
        i_q0 => image_diff_posterize_rowB_3_i_q0,
        t_address0 => Col_Loop_proc_U0_image_diff_posterize_rowB_3_address0,
        t_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowB_3_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowB_3_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowB_3_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowB_3,
        t_empty_n => image_diff_posterize_rowB_3_t_empty_n,
        t_read => Col_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowA_4_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Read_Loop_proc_U0_image_diff_posterize_rowA_4_address0,
        i_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowA_4_ce0,
        i_we0 => Read_Loop_proc_U0_image_diff_posterize_rowA_4_we0,
        i_d0 => Read_Loop_proc_U0_image_diff_posterize_rowA_4_d0,
        i_q0 => image_diff_posterize_rowA_4_i_q0,
        t_address0 => Col_Loop_proc_U0_image_diff_posterize_rowA_4_address0,
        t_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowA_4_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowA_4_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowA_4_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowA_4,
        t_empty_n => image_diff_posterize_rowA_4_t_empty_n,
        t_read => Col_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowB_4_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Read_Loop_proc_U0_image_diff_posterize_rowB_4_address0,
        i_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowB_4_ce0,
        i_we0 => Read_Loop_proc_U0_image_diff_posterize_rowB_4_we0,
        i_d0 => Read_Loop_proc_U0_image_diff_posterize_rowB_4_d0,
        i_q0 => image_diff_posterize_rowB_4_i_q0,
        t_address0 => Col_Loop_proc_U0_image_diff_posterize_rowB_4_address0,
        t_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowB_4_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowB_4_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowB_4_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowB_4,
        t_empty_n => image_diff_posterize_rowB_4_t_empty_n,
        t_read => Col_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowA_5_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Read_Loop_proc_U0_image_diff_posterize_rowA_5_address0,
        i_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowA_5_ce0,
        i_we0 => Read_Loop_proc_U0_image_diff_posterize_rowA_5_we0,
        i_d0 => Read_Loop_proc_U0_image_diff_posterize_rowA_5_d0,
        i_q0 => image_diff_posterize_rowA_5_i_q0,
        t_address0 => Col_Loop_proc_U0_image_diff_posterize_rowA_5_address0,
        t_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowA_5_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowA_5_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowA_5_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowA_5,
        t_empty_n => image_diff_posterize_rowA_5_t_empty_n,
        t_read => Col_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowB_5_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Read_Loop_proc_U0_image_diff_posterize_rowB_5_address0,
        i_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowB_5_ce0,
        i_we0 => Read_Loop_proc_U0_image_diff_posterize_rowB_5_we0,
        i_d0 => Read_Loop_proc_U0_image_diff_posterize_rowB_5_d0,
        i_q0 => image_diff_posterize_rowB_5_i_q0,
        t_address0 => Col_Loop_proc_U0_image_diff_posterize_rowB_5_address0,
        t_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowB_5_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowB_5_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowB_5_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowB_5,
        t_empty_n => image_diff_posterize_rowB_5_t_empty_n,
        t_read => Col_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowA_6_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Read_Loop_proc_U0_image_diff_posterize_rowA_6_address0,
        i_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowA_6_ce0,
        i_we0 => Read_Loop_proc_U0_image_diff_posterize_rowA_6_we0,
        i_d0 => Read_Loop_proc_U0_image_diff_posterize_rowA_6_d0,
        i_q0 => image_diff_posterize_rowA_6_i_q0,
        t_address0 => Col_Loop_proc_U0_image_diff_posterize_rowA_6_address0,
        t_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowA_6_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowA_6_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowA_6_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowA_6,
        t_empty_n => image_diff_posterize_rowA_6_t_empty_n,
        t_read => Col_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowB_6_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Read_Loop_proc_U0_image_diff_posterize_rowB_6_address0,
        i_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowB_6_ce0,
        i_we0 => Read_Loop_proc_U0_image_diff_posterize_rowB_6_we0,
        i_d0 => Read_Loop_proc_U0_image_diff_posterize_rowB_6_d0,
        i_q0 => image_diff_posterize_rowB_6_i_q0,
        t_address0 => Col_Loop_proc_U0_image_diff_posterize_rowB_6_address0,
        t_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowB_6_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowB_6_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowB_6_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowB_6,
        t_empty_n => image_diff_posterize_rowB_6_t_empty_n,
        t_read => Col_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowA_7_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Read_Loop_proc_U0_image_diff_posterize_rowA_7_address0,
        i_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowA_7_ce0,
        i_we0 => Read_Loop_proc_U0_image_diff_posterize_rowA_7_we0,
        i_d0 => Read_Loop_proc_U0_image_diff_posterize_rowA_7_d0,
        i_q0 => image_diff_posterize_rowA_7_i_q0,
        t_address0 => Col_Loop_proc_U0_image_diff_posterize_rowA_7_address0,
        t_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowA_7_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowA_7_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowA_7_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowA_7,
        t_empty_n => image_diff_posterize_rowA_7_t_empty_n,
        t_read => Col_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowB_7_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Read_Loop_proc_U0_image_diff_posterize_rowB_7_address0,
        i_ce0 => Read_Loop_proc_U0_image_diff_posterize_rowB_7_ce0,
        i_we0 => Read_Loop_proc_U0_image_diff_posterize_rowB_7_we0,
        i_d0 => Read_Loop_proc_U0_image_diff_posterize_rowB_7_d0,
        i_q0 => image_diff_posterize_rowB_7_i_q0,
        t_address0 => Col_Loop_proc_U0_image_diff_posterize_rowB_7_address0,
        t_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowB_7_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowB_7_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowB_7_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowB_7,
        t_empty_n => image_diff_posterize_rowB_7_t_empty_n,
        t_read => Col_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowC_0_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Col_Loop_proc_U0_image_diff_posterize_rowC_0_address0,
        i_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowC_0_ce0,
        i_we0 => Col_Loop_proc_U0_image_diff_posterize_rowC_0_we0,
        i_d0 => Col_Loop_proc_U0_image_diff_posterize_rowC_0_d0,
        i_q0 => image_diff_posterize_rowC_0_i_q0,
        t_address0 => Write_Loop_proc_U0_image_diff_posterize_rowC_0_address0,
        t_ce0 => Write_Loop_proc_U0_image_diff_posterize_rowC_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowC_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowC_0_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowC_0,
        t_empty_n => image_diff_posterize_rowC_0_t_empty_n,
        t_read => Write_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowC_1_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Col_Loop_proc_U0_image_diff_posterize_rowC_1_address0,
        i_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowC_1_ce0,
        i_we0 => Col_Loop_proc_U0_image_diff_posterize_rowC_1_we0,
        i_d0 => Col_Loop_proc_U0_image_diff_posterize_rowC_1_d0,
        i_q0 => image_diff_posterize_rowC_1_i_q0,
        t_address0 => Write_Loop_proc_U0_image_diff_posterize_rowC_1_address0,
        t_ce0 => Write_Loop_proc_U0_image_diff_posterize_rowC_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowC_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowC_1_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowC_1,
        t_empty_n => image_diff_posterize_rowC_1_t_empty_n,
        t_read => Write_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowC_2_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Col_Loop_proc_U0_image_diff_posterize_rowC_2_address0,
        i_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowC_2_ce0,
        i_we0 => Col_Loop_proc_U0_image_diff_posterize_rowC_2_we0,
        i_d0 => Col_Loop_proc_U0_image_diff_posterize_rowC_2_d0,
        i_q0 => image_diff_posterize_rowC_2_i_q0,
        t_address0 => Write_Loop_proc_U0_image_diff_posterize_rowC_2_address0,
        t_ce0 => Write_Loop_proc_U0_image_diff_posterize_rowC_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowC_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowC_2_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowC_2,
        t_empty_n => image_diff_posterize_rowC_2_t_empty_n,
        t_read => Write_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowC_3_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Col_Loop_proc_U0_image_diff_posterize_rowC_3_address0,
        i_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowC_3_ce0,
        i_we0 => Col_Loop_proc_U0_image_diff_posterize_rowC_3_we0,
        i_d0 => Col_Loop_proc_U0_image_diff_posterize_rowC_3_d0,
        i_q0 => image_diff_posterize_rowC_3_i_q0,
        t_address0 => Write_Loop_proc_U0_image_diff_posterize_rowC_3_address0,
        t_ce0 => Write_Loop_proc_U0_image_diff_posterize_rowC_3_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowC_3_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowC_3_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowC_3,
        t_empty_n => image_diff_posterize_rowC_3_t_empty_n,
        t_read => Write_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowC_4_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Col_Loop_proc_U0_image_diff_posterize_rowC_4_address0,
        i_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowC_4_ce0,
        i_we0 => Col_Loop_proc_U0_image_diff_posterize_rowC_4_we0,
        i_d0 => Col_Loop_proc_U0_image_diff_posterize_rowC_4_d0,
        i_q0 => image_diff_posterize_rowC_4_i_q0,
        t_address0 => Write_Loop_proc_U0_image_diff_posterize_rowC_4_address0,
        t_ce0 => Write_Loop_proc_U0_image_diff_posterize_rowC_4_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowC_4_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowC_4_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowC_4,
        t_empty_n => image_diff_posterize_rowC_4_t_empty_n,
        t_read => Write_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowC_5_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Col_Loop_proc_U0_image_diff_posterize_rowC_5_address0,
        i_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowC_5_ce0,
        i_we0 => Col_Loop_proc_U0_image_diff_posterize_rowC_5_we0,
        i_d0 => Col_Loop_proc_U0_image_diff_posterize_rowC_5_d0,
        i_q0 => image_diff_posterize_rowC_5_i_q0,
        t_address0 => Write_Loop_proc_U0_image_diff_posterize_rowC_5_address0,
        t_ce0 => Write_Loop_proc_U0_image_diff_posterize_rowC_5_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowC_5_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowC_5_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowC_5,
        t_empty_n => image_diff_posterize_rowC_5_t_empty_n,
        t_read => Write_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowC_6_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Col_Loop_proc_U0_image_diff_posterize_rowC_6_address0,
        i_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowC_6_ce0,
        i_we0 => Col_Loop_proc_U0_image_diff_posterize_rowC_6_we0,
        i_d0 => Col_Loop_proc_U0_image_diff_posterize_rowC_6_d0,
        i_q0 => image_diff_posterize_rowC_6_i_q0,
        t_address0 => Write_Loop_proc_U0_image_diff_posterize_rowC_6_address0,
        t_ce0 => Write_Loop_proc_U0_image_diff_posterize_rowC_6_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowC_6_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowC_6_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowC_6,
        t_empty_n => image_diff_posterize_rowC_6_t_empty_n,
        t_read => Write_Loop_proc_U0_ap_ready);

    image_diff_posterize_rowC_7_U : component image_diff_posterize_dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Col_Loop_proc_U0_image_diff_posterize_rowC_7_address0,
        i_ce0 => Col_Loop_proc_U0_image_diff_posterize_rowC_7_ce0,
        i_we0 => Col_Loop_proc_U0_image_diff_posterize_rowC_7_we0,
        i_d0 => Col_Loop_proc_U0_image_diff_posterize_rowC_7_d0,
        i_q0 => image_diff_posterize_rowC_7_i_q0,
        t_address0 => Write_Loop_proc_U0_image_diff_posterize_rowC_7_address0,
        t_ce0 => Write_Loop_proc_U0_image_diff_posterize_rowC_7_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => image_diff_posterize_rowC_7_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => image_diff_posterize_rowC_7_i_full_n,
        i_write => ap_channel_done_image_diff_posterize_rowC_7,
        t_empty_n => image_diff_posterize_rowC_7_t_empty_n,
        t_read => Write_Loop_proc_U0_ap_ready);

    C_c_U : component image_diff_posterize_fifo_w64_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_C_c_din,
        if_full_n => C_c_full_n,
        if_write => entry_proc_U0_C_c_write,
        if_dout => C_c_dout,
        if_num_data_valid => C_c_num_data_valid,
        if_fifo_cap => C_c_fifo_cap,
        if_empty_n => C_c_empty_n,
        if_read => Write_Loop_proc_U0_C_read);

    tmp_U : component image_diff_posterize_fifo_w8_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Read_Loop_proc_U0_ap_return,
        if_full_n => tmp_full_n,
        if_write => ap_channel_done_tmp,
        if_dout => tmp_dout,
        if_num_data_valid => tmp_num_data_valid,
        if_fifo_cap => tmp_fifo_cap,
        if_empty_n => tmp_empty_n,
        if_read => Write_Loop_proc_U0_ap_ready);





    ap_sync_reg_Read_Loop_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Read_Loop_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Read_Loop_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Read_Loop_proc_U0_ap_ready <= ap_sync_Read_Loop_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowA_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowA_0 <= ap_const_logic_0;
            else
                if (((Read_Loop_proc_U0_ap_done and Read_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowA_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowA_0 <= ap_sync_channel_write_image_diff_posterize_rowA_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowA_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowA_1 <= ap_const_logic_0;
            else
                if (((Read_Loop_proc_U0_ap_done and Read_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowA_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowA_1 <= ap_sync_channel_write_image_diff_posterize_rowA_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowA_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowA_2 <= ap_const_logic_0;
            else
                if (((Read_Loop_proc_U0_ap_done and Read_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowA_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowA_2 <= ap_sync_channel_write_image_diff_posterize_rowA_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowA_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowA_3 <= ap_const_logic_0;
            else
                if (((Read_Loop_proc_U0_ap_done and Read_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowA_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowA_3 <= ap_sync_channel_write_image_diff_posterize_rowA_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowA_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowA_4 <= ap_const_logic_0;
            else
                if (((Read_Loop_proc_U0_ap_done and Read_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowA_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowA_4 <= ap_sync_channel_write_image_diff_posterize_rowA_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowA_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowA_5 <= ap_const_logic_0;
            else
                if (((Read_Loop_proc_U0_ap_done and Read_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowA_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowA_5 <= ap_sync_channel_write_image_diff_posterize_rowA_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowA_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowA_6 <= ap_const_logic_0;
            else
                if (((Read_Loop_proc_U0_ap_done and Read_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowA_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowA_6 <= ap_sync_channel_write_image_diff_posterize_rowA_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowA_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowA_7 <= ap_const_logic_0;
            else
                if (((Read_Loop_proc_U0_ap_done and Read_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowA_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowA_7 <= ap_sync_channel_write_image_diff_posterize_rowA_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowB_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowB_0 <= ap_const_logic_0;
            else
                if (((Read_Loop_proc_U0_ap_done and Read_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowB_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowB_0 <= ap_sync_channel_write_image_diff_posterize_rowB_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowB_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowB_1 <= ap_const_logic_0;
            else
                if (((Read_Loop_proc_U0_ap_done and Read_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowB_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowB_1 <= ap_sync_channel_write_image_diff_posterize_rowB_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowB_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowB_2 <= ap_const_logic_0;
            else
                if (((Read_Loop_proc_U0_ap_done and Read_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowB_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowB_2 <= ap_sync_channel_write_image_diff_posterize_rowB_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowB_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowB_3 <= ap_const_logic_0;
            else
                if (((Read_Loop_proc_U0_ap_done and Read_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowB_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowB_3 <= ap_sync_channel_write_image_diff_posterize_rowB_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowB_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowB_4 <= ap_const_logic_0;
            else
                if (((Read_Loop_proc_U0_ap_done and Read_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowB_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowB_4 <= ap_sync_channel_write_image_diff_posterize_rowB_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowB_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowB_5 <= ap_const_logic_0;
            else
                if (((Read_Loop_proc_U0_ap_done and Read_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowB_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowB_5 <= ap_sync_channel_write_image_diff_posterize_rowB_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowB_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowB_6 <= ap_const_logic_0;
            else
                if (((Read_Loop_proc_U0_ap_done and Read_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowB_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowB_6 <= ap_sync_channel_write_image_diff_posterize_rowB_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowB_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowB_7 <= ap_const_logic_0;
            else
                if (((Read_Loop_proc_U0_ap_done and Read_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowB_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowB_7 <= ap_sync_channel_write_image_diff_posterize_rowB_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowC_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowC_0 <= ap_const_logic_0;
            else
                if (((Col_Loop_proc_U0_ap_done and Col_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowC_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowC_0 <= ap_sync_channel_write_image_diff_posterize_rowC_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowC_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowC_1 <= ap_const_logic_0;
            else
                if (((Col_Loop_proc_U0_ap_done and Col_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowC_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowC_1 <= ap_sync_channel_write_image_diff_posterize_rowC_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowC_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowC_2 <= ap_const_logic_0;
            else
                if (((Col_Loop_proc_U0_ap_done and Col_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowC_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowC_2 <= ap_sync_channel_write_image_diff_posterize_rowC_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowC_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowC_3 <= ap_const_logic_0;
            else
                if (((Col_Loop_proc_U0_ap_done and Col_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowC_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowC_3 <= ap_sync_channel_write_image_diff_posterize_rowC_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowC_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowC_4 <= ap_const_logic_0;
            else
                if (((Col_Loop_proc_U0_ap_done and Col_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowC_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowC_4 <= ap_sync_channel_write_image_diff_posterize_rowC_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowC_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowC_5 <= ap_const_logic_0;
            else
                if (((Col_Loop_proc_U0_ap_done and Col_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowC_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowC_5 <= ap_sync_channel_write_image_diff_posterize_rowC_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowC_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowC_6 <= ap_const_logic_0;
            else
                if (((Col_Loop_proc_U0_ap_done and Col_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowC_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowC_6 <= ap_sync_channel_write_image_diff_posterize_rowC_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_image_diff_posterize_rowC_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_image_diff_posterize_rowC_7 <= ap_const_logic_0;
            else
                if (((Col_Loop_proc_U0_ap_done and Col_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_image_diff_posterize_rowC_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_image_diff_posterize_rowC_7 <= ap_sync_channel_write_image_diff_posterize_rowC_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_tmp_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_tmp <= ap_const_logic_0;
            else
                if (((Read_Loop_proc_U0_ap_done and Read_Loop_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_tmp <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_tmp <= ap_sync_channel_write_tmp;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    Col_Loop_proc_U0_ap_continue <= (ap_sync_channel_write_image_diff_posterize_rowC_7 and ap_sync_channel_write_image_diff_posterize_rowC_6 and ap_sync_channel_write_image_diff_posterize_rowC_5 and ap_sync_channel_write_image_diff_posterize_rowC_4 and ap_sync_channel_write_image_diff_posterize_rowC_3 and ap_sync_channel_write_image_diff_posterize_rowC_2 and ap_sync_channel_write_image_diff_posterize_rowC_1 and ap_sync_channel_write_image_diff_posterize_rowC_0);
    Col_Loop_proc_U0_ap_start <= (image_diff_posterize_rowB_7_t_empty_n and image_diff_posterize_rowB_6_t_empty_n and image_diff_posterize_rowB_5_t_empty_n and image_diff_posterize_rowB_4_t_empty_n and image_diff_posterize_rowB_3_t_empty_n and image_diff_posterize_rowB_2_t_empty_n and image_diff_posterize_rowB_1_t_empty_n and image_diff_posterize_rowB_0_t_empty_n and image_diff_posterize_rowA_7_t_empty_n and image_diff_posterize_rowA_6_t_empty_n and image_diff_posterize_rowA_5_t_empty_n and image_diff_posterize_rowA_4_t_empty_n and image_diff_posterize_rowA_3_t_empty_n and image_diff_posterize_rowA_2_t_empty_n and image_diff_posterize_rowA_1_t_empty_n and image_diff_posterize_rowA_0_t_empty_n);
    Col_Loop_proc_U0_image_diff_posterize_rowC_0_full_n <= image_diff_posterize_rowC_0_i_full_n;
    Col_Loop_proc_U0_image_diff_posterize_rowC_1_full_n <= image_diff_posterize_rowC_1_i_full_n;
    Col_Loop_proc_U0_image_diff_posterize_rowC_2_full_n <= image_diff_posterize_rowC_2_i_full_n;
    Col_Loop_proc_U0_image_diff_posterize_rowC_3_full_n <= image_diff_posterize_rowC_3_i_full_n;
    Col_Loop_proc_U0_image_diff_posterize_rowC_4_full_n <= image_diff_posterize_rowC_4_i_full_n;
    Col_Loop_proc_U0_image_diff_posterize_rowC_5_full_n <= image_diff_posterize_rowC_5_i_full_n;
    Col_Loop_proc_U0_image_diff_posterize_rowC_6_full_n <= image_diff_posterize_rowC_6_i_full_n;
    Col_Loop_proc_U0_image_diff_posterize_rowC_7_full_n <= image_diff_posterize_rowC_7_i_full_n;
    Read_Loop_proc_U0_ap_continue <= (ap_sync_channel_write_tmp and ap_sync_channel_write_image_diff_posterize_rowB_7 and ap_sync_channel_write_image_diff_posterize_rowB_6 and ap_sync_channel_write_image_diff_posterize_rowB_5 and ap_sync_channel_write_image_diff_posterize_rowB_4 and ap_sync_channel_write_image_diff_posterize_rowB_3 and ap_sync_channel_write_image_diff_posterize_rowB_2 and ap_sync_channel_write_image_diff_posterize_rowB_1 and ap_sync_channel_write_image_diff_posterize_rowB_0 and ap_sync_channel_write_image_diff_posterize_rowA_7 and ap_sync_channel_write_image_diff_posterize_rowA_6 and ap_sync_channel_write_image_diff_posterize_rowA_5 and ap_sync_channel_write_image_diff_posterize_rowA_4 and ap_sync_channel_write_image_diff_posterize_rowA_3 and ap_sync_channel_write_image_diff_posterize_rowA_2 and ap_sync_channel_write_image_diff_posterize_rowA_1 and ap_sync_channel_write_image_diff_posterize_rowA_0);
    Read_Loop_proc_U0_ap_start <= ((ap_sync_reg_Read_Loop_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    
    Read_Loop_proc_U0_i_proc : process(i)
    variable vlo_cpy : STD_LOGIC_VECTOR(9+9 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(9+9 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(9 - 1 downto 0);
    variable Read_Loop_proc_U0_i_i : integer;
    variable section : STD_LOGIC_VECTOR(9 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(9 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(9 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(4 - 1 downto 0) := ap_const_lv9_0(4 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(4 - 1 downto 0) := ap_const_lv9_8(4 - 1 downto 0);
        v0_cpy := i;
        if (vlo_cpy(4 - 1 downto 0) > vhi_cpy(4 - 1 downto 0)) then
            vhi_cpy(4-1 downto 0) := std_logic_vector(9-1-unsigned(ap_const_lv9_8(4-1 downto 0)));
            vlo_cpy(4-1 downto 0) := std_logic_vector(9-1-unsigned(ap_const_lv9_0(4-1 downto 0)));
            for Read_Loop_proc_U0_i_i in 0 to 9-1 loop
                v0_cpy(Read_Loop_proc_U0_i_i) := i(9-1-Read_Loop_proc_U0_i_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(4-1 downto 0)))));

        section := (others=>'0');
        section(4-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(4-1 downto 0)) - unsigned(vlo_cpy(4-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(9-1 downto 0)))));
        res_mask := res_mask(9-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        Read_Loop_proc_U0_i <= resvalue(8-1 downto 0);
    end process;

    Read_Loop_proc_U0_image_diff_posterize_rowA_0_full_n <= image_diff_posterize_rowA_0_i_full_n;
    Read_Loop_proc_U0_image_diff_posterize_rowA_1_full_n <= image_diff_posterize_rowA_1_i_full_n;
    Read_Loop_proc_U0_image_diff_posterize_rowA_2_full_n <= image_diff_posterize_rowA_2_i_full_n;
    Read_Loop_proc_U0_image_diff_posterize_rowA_3_full_n <= image_diff_posterize_rowA_3_i_full_n;
    Read_Loop_proc_U0_image_diff_posterize_rowA_4_full_n <= image_diff_posterize_rowA_4_i_full_n;
    Read_Loop_proc_U0_image_diff_posterize_rowA_5_full_n <= image_diff_posterize_rowA_5_i_full_n;
    Read_Loop_proc_U0_image_diff_posterize_rowA_6_full_n <= image_diff_posterize_rowA_6_i_full_n;
    Read_Loop_proc_U0_image_diff_posterize_rowA_7_full_n <= image_diff_posterize_rowA_7_i_full_n;
    Read_Loop_proc_U0_image_diff_posterize_rowB_0_full_n <= image_diff_posterize_rowB_0_i_full_n;
    Read_Loop_proc_U0_image_diff_posterize_rowB_1_full_n <= image_diff_posterize_rowB_1_i_full_n;
    Read_Loop_proc_U0_image_diff_posterize_rowB_2_full_n <= image_diff_posterize_rowB_2_i_full_n;
    Read_Loop_proc_U0_image_diff_posterize_rowB_3_full_n <= image_diff_posterize_rowB_3_i_full_n;
    Read_Loop_proc_U0_image_diff_posterize_rowB_4_full_n <= image_diff_posterize_rowB_4_i_full_n;
    Read_Loop_proc_U0_image_diff_posterize_rowB_5_full_n <= image_diff_posterize_rowB_5_i_full_n;
    Read_Loop_proc_U0_image_diff_posterize_rowB_6_full_n <= image_diff_posterize_rowB_6_i_full_n;
    Read_Loop_proc_U0_image_diff_posterize_rowB_7_full_n <= image_diff_posterize_rowB_7_i_full_n;
    Write_Loop_proc_U0_ap_continue <= ap_continue;
    Write_Loop_proc_U0_ap_start <= (tmp_empty_n and image_diff_posterize_rowC_7_t_empty_n and image_diff_posterize_rowC_6_t_empty_n and image_diff_posterize_rowC_5_t_empty_n and image_diff_posterize_rowC_4_t_empty_n and image_diff_posterize_rowC_3_t_empty_n and image_diff_posterize_rowC_2_t_empty_n and image_diff_posterize_rowC_1_t_empty_n and image_diff_posterize_rowC_0_t_empty_n);
    ap_channel_done_image_diff_posterize_rowA_0 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowA_0 xor ap_const_logic_1) and Read_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowA_1 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowA_1 xor ap_const_logic_1) and Read_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowA_2 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowA_2 xor ap_const_logic_1) and Read_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowA_3 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowA_3 xor ap_const_logic_1) and Read_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowA_4 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowA_4 xor ap_const_logic_1) and Read_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowA_5 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowA_5 xor ap_const_logic_1) and Read_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowA_6 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowA_6 xor ap_const_logic_1) and Read_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowA_7 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowA_7 xor ap_const_logic_1) and Read_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowB_0 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowB_0 xor ap_const_logic_1) and Read_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowB_1 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowB_1 xor ap_const_logic_1) and Read_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowB_2 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowB_2 xor ap_const_logic_1) and Read_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowB_3 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowB_3 xor ap_const_logic_1) and Read_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowB_4 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowB_4 xor ap_const_logic_1) and Read_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowB_5 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowB_5 xor ap_const_logic_1) and Read_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowB_6 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowB_6 xor ap_const_logic_1) and Read_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowB_7 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowB_7 xor ap_const_logic_1) and Read_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowC_0 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowC_0 xor ap_const_logic_1) and Col_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowC_1 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowC_1 xor ap_const_logic_1) and Col_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowC_2 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowC_2 xor ap_const_logic_1) and Col_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowC_3 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowC_3 xor ap_const_logic_1) and Col_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowC_4 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowC_4 xor ap_const_logic_1) and Col_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowC_5 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowC_5 xor ap_const_logic_1) and Col_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowC_6 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowC_6 xor ap_const_logic_1) and Col_Loop_proc_U0_ap_done);
    ap_channel_done_image_diff_posterize_rowC_7 <= ((ap_sync_reg_channel_write_image_diff_posterize_rowC_7 xor ap_const_logic_1) and Col_Loop_proc_U0_ap_done);
    ap_channel_done_tmp <= ((ap_sync_reg_channel_write_tmp xor ap_const_logic_1) and Read_Loop_proc_U0_ap_done);
    ap_done <= Write_Loop_proc_U0_ap_done;
    ap_idle <= ((image_diff_posterize_rowB_4_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowA_4_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowB_3_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowA_3_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowB_2_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowA_2_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowB_1_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowA_1_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowB_0_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowA_0_t_empty_n xor ap_const_logic_1) and (tmp_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowC_7_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowC_6_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowC_5_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowC_4_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowC_3_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowC_2_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowC_1_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowC_0_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowB_7_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowA_7_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowB_6_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowA_6_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowB_5_t_empty_n xor ap_const_logic_1) and (image_diff_posterize_rowA_5_t_empty_n xor ap_const_logic_1) and entry_proc_U0_ap_idle and Write_Loop_proc_U0_ap_idle and Read_Loop_proc_U0_ap_idle and Col_Loop_proc_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_Read_Loop_proc_U0_ap_ready <= (ap_sync_reg_Read_Loop_proc_U0_ap_ready or Read_Loop_proc_U0_ap_ready);
    ap_sync_channel_write_image_diff_posterize_rowA_0 <= ((ap_channel_done_image_diff_posterize_rowA_0 and Read_Loop_proc_U0_image_diff_posterize_rowA_0_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowA_0);
    ap_sync_channel_write_image_diff_posterize_rowA_1 <= ((ap_channel_done_image_diff_posterize_rowA_1 and Read_Loop_proc_U0_image_diff_posterize_rowA_1_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowA_1);
    ap_sync_channel_write_image_diff_posterize_rowA_2 <= ((ap_channel_done_image_diff_posterize_rowA_2 and Read_Loop_proc_U0_image_diff_posterize_rowA_2_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowA_2);
    ap_sync_channel_write_image_diff_posterize_rowA_3 <= ((ap_channel_done_image_diff_posterize_rowA_3 and Read_Loop_proc_U0_image_diff_posterize_rowA_3_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowA_3);
    ap_sync_channel_write_image_diff_posterize_rowA_4 <= ((ap_channel_done_image_diff_posterize_rowA_4 and Read_Loop_proc_U0_image_diff_posterize_rowA_4_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowA_4);
    ap_sync_channel_write_image_diff_posterize_rowA_5 <= ((ap_channel_done_image_diff_posterize_rowA_5 and Read_Loop_proc_U0_image_diff_posterize_rowA_5_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowA_5);
    ap_sync_channel_write_image_diff_posterize_rowA_6 <= ((ap_channel_done_image_diff_posterize_rowA_6 and Read_Loop_proc_U0_image_diff_posterize_rowA_6_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowA_6);
    ap_sync_channel_write_image_diff_posterize_rowA_7 <= ((ap_channel_done_image_diff_posterize_rowA_7 and Read_Loop_proc_U0_image_diff_posterize_rowA_7_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowA_7);
    ap_sync_channel_write_image_diff_posterize_rowB_0 <= ((ap_channel_done_image_diff_posterize_rowB_0 and Read_Loop_proc_U0_image_diff_posterize_rowB_0_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowB_0);
    ap_sync_channel_write_image_diff_posterize_rowB_1 <= ((ap_channel_done_image_diff_posterize_rowB_1 and Read_Loop_proc_U0_image_diff_posterize_rowB_1_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowB_1);
    ap_sync_channel_write_image_diff_posterize_rowB_2 <= ((ap_channel_done_image_diff_posterize_rowB_2 and Read_Loop_proc_U0_image_diff_posterize_rowB_2_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowB_2);
    ap_sync_channel_write_image_diff_posterize_rowB_3 <= ((ap_channel_done_image_diff_posterize_rowB_3 and Read_Loop_proc_U0_image_diff_posterize_rowB_3_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowB_3);
    ap_sync_channel_write_image_diff_posterize_rowB_4 <= ((ap_channel_done_image_diff_posterize_rowB_4 and Read_Loop_proc_U0_image_diff_posterize_rowB_4_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowB_4);
    ap_sync_channel_write_image_diff_posterize_rowB_5 <= ((ap_channel_done_image_diff_posterize_rowB_5 and Read_Loop_proc_U0_image_diff_posterize_rowB_5_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowB_5);
    ap_sync_channel_write_image_diff_posterize_rowB_6 <= ((ap_channel_done_image_diff_posterize_rowB_6 and Read_Loop_proc_U0_image_diff_posterize_rowB_6_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowB_6);
    ap_sync_channel_write_image_diff_posterize_rowB_7 <= ((ap_channel_done_image_diff_posterize_rowB_7 and Read_Loop_proc_U0_image_diff_posterize_rowB_7_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowB_7);
    ap_sync_channel_write_image_diff_posterize_rowC_0 <= ((ap_channel_done_image_diff_posterize_rowC_0 and Col_Loop_proc_U0_image_diff_posterize_rowC_0_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowC_0);
    ap_sync_channel_write_image_diff_posterize_rowC_1 <= ((ap_channel_done_image_diff_posterize_rowC_1 and Col_Loop_proc_U0_image_diff_posterize_rowC_1_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowC_1);
    ap_sync_channel_write_image_diff_posterize_rowC_2 <= ((ap_channel_done_image_diff_posterize_rowC_2 and Col_Loop_proc_U0_image_diff_posterize_rowC_2_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowC_2);
    ap_sync_channel_write_image_diff_posterize_rowC_3 <= ((ap_channel_done_image_diff_posterize_rowC_3 and Col_Loop_proc_U0_image_diff_posterize_rowC_3_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowC_3);
    ap_sync_channel_write_image_diff_posterize_rowC_4 <= ((ap_channel_done_image_diff_posterize_rowC_4 and Col_Loop_proc_U0_image_diff_posterize_rowC_4_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowC_4);
    ap_sync_channel_write_image_diff_posterize_rowC_5 <= ((ap_channel_done_image_diff_posterize_rowC_5 and Col_Loop_proc_U0_image_diff_posterize_rowC_5_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowC_5);
    ap_sync_channel_write_image_diff_posterize_rowC_6 <= ((ap_channel_done_image_diff_posterize_rowC_6 and Col_Loop_proc_U0_image_diff_posterize_rowC_6_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowC_6);
    ap_sync_channel_write_image_diff_posterize_rowC_7 <= ((ap_channel_done_image_diff_posterize_rowC_7 and Col_Loop_proc_U0_image_diff_posterize_rowC_7_full_n) or ap_sync_reg_channel_write_image_diff_posterize_rowC_7);
    ap_sync_channel_write_tmp <= ((tmp_full_n and ap_channel_done_tmp) or ap_sync_reg_channel_write_tmp);
    ap_sync_entry_proc_U0_ap_ready <= (entry_proc_U0_ap_ready or ap_sync_reg_entry_proc_U0_ap_ready);
    ap_sync_ready <= (ap_sync_entry_proc_U0_ap_ready and ap_sync_Read_Loop_proc_U0_ap_ready);
    entry_proc_U0_ap_continue <= ap_const_logic_1;
    entry_proc_U0_ap_start <= ((ap_sync_reg_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    m_axi_gmem0_ARADDR <= Read_Loop_proc_U0_m_axi_gmem0_ARADDR;
    m_axi_gmem0_ARBURST <= Read_Loop_proc_U0_m_axi_gmem0_ARBURST;
    m_axi_gmem0_ARCACHE <= Read_Loop_proc_U0_m_axi_gmem0_ARCACHE;
    m_axi_gmem0_ARID <= Read_Loop_proc_U0_m_axi_gmem0_ARID;
    m_axi_gmem0_ARLEN <= Read_Loop_proc_U0_m_axi_gmem0_ARLEN;
    m_axi_gmem0_ARLOCK <= Read_Loop_proc_U0_m_axi_gmem0_ARLOCK;
    m_axi_gmem0_ARPROT <= Read_Loop_proc_U0_m_axi_gmem0_ARPROT;
    m_axi_gmem0_ARQOS <= Read_Loop_proc_U0_m_axi_gmem0_ARQOS;
    m_axi_gmem0_ARREGION <= Read_Loop_proc_U0_m_axi_gmem0_ARREGION;
    m_axi_gmem0_ARSIZE <= Read_Loop_proc_U0_m_axi_gmem0_ARSIZE;
    m_axi_gmem0_ARUSER <= Read_Loop_proc_U0_m_axi_gmem0_ARUSER;
    m_axi_gmem0_ARVALID <= Read_Loop_proc_U0_m_axi_gmem0_ARVALID;
    m_axi_gmem0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem0_AWID <= ap_const_lv1_0;
    m_axi_gmem0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem0_AWVALID <= ap_const_logic_0;
    m_axi_gmem0_BREADY <= ap_const_logic_0;
    m_axi_gmem0_RREADY <= Read_Loop_proc_U0_m_axi_gmem0_RREADY;
    m_axi_gmem0_WDATA <= ap_const_lv8_0;
    m_axi_gmem0_WID <= ap_const_lv1_0;
    m_axi_gmem0_WLAST <= ap_const_logic_0;
    m_axi_gmem0_WSTRB <= ap_const_lv1_0;
    m_axi_gmem0_WUSER <= ap_const_lv1_0;
    m_axi_gmem0_WVALID <= ap_const_logic_0;
    m_axi_gmem1_ARADDR <= Read_Loop_proc_U0_m_axi_gmem1_ARADDR;
    m_axi_gmem1_ARBURST <= Read_Loop_proc_U0_m_axi_gmem1_ARBURST;
    m_axi_gmem1_ARCACHE <= Read_Loop_proc_U0_m_axi_gmem1_ARCACHE;
    m_axi_gmem1_ARID <= Read_Loop_proc_U0_m_axi_gmem1_ARID;
    m_axi_gmem1_ARLEN <= Read_Loop_proc_U0_m_axi_gmem1_ARLEN;
    m_axi_gmem1_ARLOCK <= Read_Loop_proc_U0_m_axi_gmem1_ARLOCK;
    m_axi_gmem1_ARPROT <= Read_Loop_proc_U0_m_axi_gmem1_ARPROT;
    m_axi_gmem1_ARQOS <= Read_Loop_proc_U0_m_axi_gmem1_ARQOS;
    m_axi_gmem1_ARREGION <= Read_Loop_proc_U0_m_axi_gmem1_ARREGION;
    m_axi_gmem1_ARSIZE <= Read_Loop_proc_U0_m_axi_gmem1_ARSIZE;
    m_axi_gmem1_ARUSER <= Read_Loop_proc_U0_m_axi_gmem1_ARUSER;
    m_axi_gmem1_ARVALID <= Read_Loop_proc_U0_m_axi_gmem1_ARVALID;
    m_axi_gmem1_AWADDR <= ap_const_lv64_0;
    m_axi_gmem1_AWBURST <= ap_const_lv2_0;
    m_axi_gmem1_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem1_AWID <= ap_const_lv1_0;
    m_axi_gmem1_AWLEN <= ap_const_lv32_0;
    m_axi_gmem1_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem1_AWPROT <= ap_const_lv3_0;
    m_axi_gmem1_AWQOS <= ap_const_lv4_0;
    m_axi_gmem1_AWREGION <= ap_const_lv4_0;
    m_axi_gmem1_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem1_AWUSER <= ap_const_lv1_0;
    m_axi_gmem1_AWVALID <= ap_const_logic_0;
    m_axi_gmem1_BREADY <= ap_const_logic_0;
    m_axi_gmem1_RREADY <= Read_Loop_proc_U0_m_axi_gmem1_RREADY;
    m_axi_gmem1_WDATA <= ap_const_lv8_0;
    m_axi_gmem1_WID <= ap_const_lv1_0;
    m_axi_gmem1_WLAST <= ap_const_logic_0;
    m_axi_gmem1_WSTRB <= ap_const_lv1_0;
    m_axi_gmem1_WUSER <= ap_const_lv1_0;
    m_axi_gmem1_WVALID <= ap_const_logic_0;
    m_axi_gmem2_ARADDR <= ap_const_lv64_0;
    m_axi_gmem2_ARBURST <= ap_const_lv2_0;
    m_axi_gmem2_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem2_ARID <= ap_const_lv1_0;
    m_axi_gmem2_ARLEN <= ap_const_lv32_0;
    m_axi_gmem2_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem2_ARPROT <= ap_const_lv3_0;
    m_axi_gmem2_ARQOS <= ap_const_lv4_0;
    m_axi_gmem2_ARREGION <= ap_const_lv4_0;
    m_axi_gmem2_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem2_ARUSER <= ap_const_lv1_0;
    m_axi_gmem2_ARVALID <= ap_const_logic_0;
    m_axi_gmem2_AWADDR <= Write_Loop_proc_U0_m_axi_gmem2_AWADDR;
    m_axi_gmem2_AWBURST <= Write_Loop_proc_U0_m_axi_gmem2_AWBURST;
    m_axi_gmem2_AWCACHE <= Write_Loop_proc_U0_m_axi_gmem2_AWCACHE;
    m_axi_gmem2_AWID <= Write_Loop_proc_U0_m_axi_gmem2_AWID;
    m_axi_gmem2_AWLEN <= Write_Loop_proc_U0_m_axi_gmem2_AWLEN;
    m_axi_gmem2_AWLOCK <= Write_Loop_proc_U0_m_axi_gmem2_AWLOCK;
    m_axi_gmem2_AWPROT <= Write_Loop_proc_U0_m_axi_gmem2_AWPROT;
    m_axi_gmem2_AWQOS <= Write_Loop_proc_U0_m_axi_gmem2_AWQOS;
    m_axi_gmem2_AWREGION <= Write_Loop_proc_U0_m_axi_gmem2_AWREGION;
    m_axi_gmem2_AWSIZE <= Write_Loop_proc_U0_m_axi_gmem2_AWSIZE;
    m_axi_gmem2_AWUSER <= Write_Loop_proc_U0_m_axi_gmem2_AWUSER;
    m_axi_gmem2_AWVALID <= Write_Loop_proc_U0_m_axi_gmem2_AWVALID;
    m_axi_gmem2_BREADY <= Write_Loop_proc_U0_m_axi_gmem2_BREADY;
    m_axi_gmem2_RREADY <= ap_const_logic_0;
    m_axi_gmem2_WDATA <= Write_Loop_proc_U0_m_axi_gmem2_WDATA;
    m_axi_gmem2_WID <= Write_Loop_proc_U0_m_axi_gmem2_WID;
    m_axi_gmem2_WLAST <= Write_Loop_proc_U0_m_axi_gmem2_WLAST;
    m_axi_gmem2_WSTRB <= Write_Loop_proc_U0_m_axi_gmem2_WSTRB;
    m_axi_gmem2_WUSER <= Write_Loop_proc_U0_m_axi_gmem2_WUSER;
    m_axi_gmem2_WVALID <= Write_Loop_proc_U0_m_axi_gmem2_WVALID;
end behav;
