{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704240972067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704240972067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  3 03:46:11 2024 " "Processing started: Wed Jan  3 03:46:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704240972067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704240972067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nt_counter -c nt_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off nt_counter -c nt_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704240972068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704240972190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704240972191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sadra/Documents/codes/SD/project4/q2/nt_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sadra/Documents/codes/SD/project4/q2/nt_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nt_counter " "Found entity 1: nt_counter" {  } { { "../nt_counter.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q2/nt_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704240978071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704240978071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sadra/Documents/codes/SD/project4/q2/mod3_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sadra/Documents/codes/SD/project4/q2/mod3_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod3_counter " "Found entity 1: mod3_counter" {  } { { "../mod3_counter.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q2/mod3_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704240978072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704240978072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nt_counter " "Elaborating entity \"nt_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704240978098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod3_counter mod3_counter:c " "Elaborating entity \"mod3_counter\" for hierarchy \"mod3_counter:c\"" {  } { { "../nt_counter.v" "c" { Text "/home/sadra/Documents/codes/SD/project4/q2/nt_counter.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704240978109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mod3_counter.v(9) " "Verilog HDL assignment warning at mod3_counter.v(9): truncated value with size 32 to match size of target (3)" {  } { { "../mod3_counter.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q2/mod3_counter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704240978110 "|nt_counter|mod3_counter:c"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod3_counter:c\|parout\[0\] mod3_counter:c\|parout\[0\]~_emulated mod3_counter:c\|parout\[0\]~1 " "Register \"mod3_counter:c\|parout\[0\]\" is converted into an equivalent circuit using register \"mod3_counter:c\|parout\[0\]~_emulated\" and latch \"mod3_counter:c\|parout\[0\]~1\"" {  } { { "../mod3_counter.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q2/mod3_counter.v" 9 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704240978406 "|nt_counter|mod3_counter:c|parout[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod3_counter:c\|parout\[2\] mod3_counter:c\|parout\[2\]~_emulated mod3_counter:c\|parout\[2\]~6 " "Register \"mod3_counter:c\|parout\[2\]\" is converted into an equivalent circuit using register \"mod3_counter:c\|parout\[2\]~_emulated\" and latch \"mod3_counter:c\|parout\[2\]~6\"" {  } { { "../mod3_counter.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q2/mod3_counter.v" 9 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704240978406 "|nt_counter|mod3_counter:c|parout[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mod3_counter:c\|parout\[1\] mod3_counter:c\|parout\[1\]~_emulated mod3_counter:c\|parout\[1\]~11 " "Register \"mod3_counter:c\|parout\[1\]\" is converted into an equivalent circuit using register \"mod3_counter:c\|parout\[1\]~_emulated\" and latch \"mod3_counter:c\|parout\[1\]~11\"" {  } { { "../mod3_counter.v" "" { Text "/home/sadra/Documents/codes/SD/project4/q2/mod3_counter.v" 9 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704240978406 "|nt_counter|mod3_counter:c|parout[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1704240978406 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704240978473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704240978780 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704240978780 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704240978798 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704240978798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704240978798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704240978798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704240978802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  3 03:46:18 2024 " "Processing ended: Wed Jan  3 03:46:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704240978802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704240978802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704240978802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704240978802 ""}
