#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jun 26 01:35:16 2024
# Process ID: 18824
# Current directory: C:/Work/Nexys-A7/Nexys-A7-HW/proj/Nexys-A7-HW.runs/synth_1
# Command line: vivado.exe -log Nexys4DdrUserDemo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nexys4DdrUserDemo.tcl
# Log file: C:/Work/Nexys-A7/Nexys-A7-HW/proj/Nexys-A7-HW.runs/synth_1/Nexys4DdrUserDemo.vds
# Journal file: C:/Work/Nexys-A7/Nexys-A7-HW/proj/Nexys-A7-HW.runs/synth_1\vivado.jou
# Running On        :DFazakas
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency     :2688 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :34029 MB
# Swap memory       :5100 MB
# Total Virtual     :39129 MB
# Available Virtual :23127 MB
#-----------------------------------------------------------
source Nexys4DdrUserDemo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Work/Nexys-A7/Nexys-A7-HW/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2024.1/Vivado/2024.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Work/Nexys-A7/Nexys-A7-HW/proj/Nexys-A7-HW.srcs/utils_1/imports/synth_1/Nexys4DdrUserDemo.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Work/Nexys-A7/Nexys-A7-HW/proj/Nexys-A7-HW.srcs/utils_1/imports/synth_1/Nexys4DdrUserDemo.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Nexys4DdrUserDemo -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Vivado_Tcl 4-1809] The reference checkpoint is from an old version of Vivado; A full resynthesis flow will be run
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6048
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1431.348 ; gain = 447.422
---------------------------------------------------------------------------------
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:253]
INFO: [Synth 8-638] synthesizing module 'Nexys4DdrUserDemo' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/top.vhd:141]
INFO: [Synth 8-3491] module 'ClkGen' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/proj/Nexys-A7-HW.runs/synth_1/.Xil/Vivado-18824-DFazakas/realtime/ClkGen_stub.vhdl:6' bound to instance 'Inst_ClkGen' of component 'ClkGen' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/top.vhd:394]
INFO: [Synth 8-638] synthesizing module 'ClkGen' [C:/Work/Nexys-A7/Nexys-A7-HW/proj/Nexys-A7-HW.runs/synth_1/.Xil/Vivado-18824-DFazakas/realtime/ClkGen_stub.vhdl:17]
INFO: [Synth 8-3491] module 'RgbLed' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RgbLed.vhd:28' bound to instance 'Inst_RGB' of component 'RgbLed' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/top.vhd:407]
INFO: [Synth 8-638] synthesizing module 'RgbLed' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RgbLed.vhd:53]
INFO: [Synth 8-3491] module 'Pwm' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Pwm.vhd:28' bound to instance 'PwmRed' of component 'Pwm' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RgbLed.vhd:138]
INFO: [Synth 8-638] synthesizing module 'Pwm' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Pwm.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Pwm' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Pwm.vhd:36]
INFO: [Synth 8-3491] module 'Pwm' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Pwm.vhd:28' bound to instance 'PwmGreen' of component 'Pwm' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RgbLed.vhd:144]
INFO: [Synth 8-3491] module 'Pwm' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Pwm.vhd:28' bound to instance 'PwmBlue' of component 'Pwm' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RgbLed.vhd:150]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Dbncr.vhd:35' bound to instance 'Btn1' of component 'Dbncr' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RgbLed.vhd:157]
INFO: [Synth 8-638] synthesizing module 'Dbncr' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Dbncr.vhd:46]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Dbncr' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Dbncr.vhd:46]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Dbncr.vhd:35' bound to instance 'Btn2' of component 'Dbncr' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RgbLed.vhd:165]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Dbncr.vhd:35' bound to instance 'Btn3' of component 'Dbncr' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RgbLed.vhd:173]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Dbncr.vhd:35' bound to instance 'Btn4' of component 'Dbncr' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RgbLed.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'RgbLed' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RgbLed.vhd:53]
INFO: [Synth 8-3491] module 'sSegDemo' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/sSegDemo.vhd:28' bound to instance 'Inst_SevenSeg' of component 'sSegDemo' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/top.vhd:429]
INFO: [Synth 8-638] synthesizing module 'sSegDemo' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/sSegDemo.vhd:37]
INFO: [Synth 8-3491] module 'sSegDisplay' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/sSegDisplay.vhd:39' bound to instance 'Disp' of component 'sSegDisplay' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/sSegDemo.vhd:64]
INFO: [Synth 8-638] synthesizing module 'sSegDisplay' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/sSegDisplay.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sSegDisplay' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/sSegDisplay.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sSegDemo' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/sSegDemo.vhd:37]
INFO: [Synth 8-3491] module 'AudioDemo' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AudioDemo.vhd:45' bound to instance 'Inst_Audio' of component 'AudioDemo' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/top.vhd:440]
INFO: [Synth 8-638] synthesizing module 'AudioDemo' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AudioDemo.vhd:87]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Dbncr.vhd:35' bound to instance 'Btnu' of component 'Dbncr' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AudioDemo.vhd:297]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-3491] module 'PdmDes' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/PdmDes.vhd:39' bound to instance 'Deserializer' of component 'PdmDes' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AudioDemo.vhd:308]
INFO: [Synth 8-638] synthesizing module 'PdmDes' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/PdmDes.vhd:61]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PdmDes' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/PdmDes.vhd:61]
	Parameter C_RW_CYCLE_NS bound to: 1200 - type: integer 
INFO: [Synth 8-3491] module 'RamCntrl' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RamCntrl.vhd:23' bound to instance 'RAM' of component 'RamCntrl' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AudioDemo.vhd:327]
INFO: [Synth 8-638] synthesizing module 'RamCntrl' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RamCntrl.vhd:54]
	Parameter C_RW_CYCLE_NS bound to: 1200 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RamCntrl.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'RamCntrl' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RamCntrl.vhd:54]
INFO: [Synth 8-3491] module 'Ram2Ddr' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Ram2Ddr.vhd:26' bound to instance 'DDR' of component 'Ram2Ddr' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AudioDemo.vhd:353]
INFO: [Synth 8-638] synthesizing module 'Ram2Ddr' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Ram2Ddr.vhd:61]
INFO: [Synth 8-3491] module 'ddr' declared at 'c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ddr.vhd:73' bound to instance 'Inst_DDR' of component 'ddr' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Ram2Ddr.vhd:192]
INFO: [Synth 8-638] synthesizing module 'ddr' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ddr.vhd:117]
INFO: [Synth 8-3491] module 'ddr_mig' declared at 'c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:77' bound to instance 'u_ddr_mig' of component 'ddr_mig' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ddr.vhd:170]
INFO: [Synth 8-638] synthesizing module 'ddr_mig' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:522]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DDR_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_iodelay_ctrl' declared at 'c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80' bound to instance 'u_iodelay_ctrl' of component 'mig_7series_v4_2_iodelay_ctrl' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1156]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_iodelay_ctrl' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DDR_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75739]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75739]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_iodelay_ctrl' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_clk_ibuf' declared at 'c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68' bound to instance 'u_ddr2_clk_ibuf' of component 'mig_7series_v4_2_clk_ibuf' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1182]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_clk_ibuf' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_clk_ibuf' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: EXTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_tempmon' declared at 'c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69' bound to instance 'u_tempmon' of component 'mig_7series_v4_2_tempmon' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1198]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_tempmon' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: EXTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_tempmon' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 4999 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter CLKFBOUT_MULT bound to: 6 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 15 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter MEM_TYPE bound to: DDR2 - type: string 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_infrastructure' declared at 'c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78' bound to instance 'u_ddr2_infrastructure' of component 'mig_7series_v4_2_infrastructure' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1221]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_infrastructure' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 4999 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter CLKFBOUT_MULT bound to: 6 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 15 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter MEM_TYPE bound to: DDR2 - type: string 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 15.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 13.328000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 30.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 6 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 4.999000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: double 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: double 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2199]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2199]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_infrastructure' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DDR_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_memc_ui_top_std' declared at 'c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v:71' bound to instance 'u_memc_ui_top_std' of component 'mig_7series_v4_2_memc_ui_top_std' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1275]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_memc_ui_top_std' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DDR_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mem_intfc' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mc' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_mach' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_cntrl' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:509]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_cntrl' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_common' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_common' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_mach' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_mach' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_compare' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_compare' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_common' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_common' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_mux' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_row_col' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_row_col' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_select' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_select' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_mux' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_mach' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
WARNING: [Synth 8-7071] port 'idle' of module 'mig_7series_v4_2_bank_mach' is unconnected for instance 'bank_mach0' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
WARNING: [Synth 8-7023] instance 'bank_mach0' of module 'mig_7series_v4_2_bank_mach' has 74 connections declared, but only 73 given [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_col_mach' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:129077]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:129077]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_col_mach' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mc' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_2_ddr_phy_top' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:371]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_ddr_mc_phy_wrapper' declared at 'c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71' bound to instance 'u_ddr_mc_phy_wrapper' of component 'mig_7series_v4_2_ddr_mc_phy_wrapper' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1765]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96458]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96458]
INFO: [Synth 8-6157] synthesizing module 'OBUFT' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96846]
INFO: [Synth 8-6155] done synthesizing module 'OBUFT' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96846]
INFO: [Synth 8-6157] synthesizing module 'IOBUF_INTERMDISABLE' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:79002]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF_INTERMDISABLE' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:79002]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_INTERMDISABLE' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78516]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_INTERMDISABLE' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78516]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_0' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_1' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_2' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:110]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6157] synthesizing module 'PHASER_IN_PHY' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114436]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_IN_PHY' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114436]
INFO: [Synth 8-6157] synthesizing module 'IN_FIFO' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78141]
INFO: [Synth 8-6155] done synthesizing module 'IN_FIFO' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78141]
INFO: [Synth 8-6157] synthesizing module 'PHASER_OUT_PHY' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114573]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114573]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100824]
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100824]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75752]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75752]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:80773]
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:80773]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100102]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100102]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'PHASER_OUT_PHY__parameterized0' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114573]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114573]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO__parameterized0' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100824]
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO__parameterized0' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100824]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized1' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized1' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized1' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized1' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized2' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized2' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2224]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2224]
INFO: [Synth 8-6157] synthesizing module 'PHY_CONTROL' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114664]
INFO: [Synth 8-6155] done synthesizing module 'PHY_CONTROL' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114664]
INFO: [Synth 8-226] default block is never used [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-6157] synthesizing module 'PHASER_REF' [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114648]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_REF' (0#1) [C:/Xilinx/2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114648]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_mc_phy' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-7071] port 'of_data_a_full' of module 'mig_7series_v4_2_ddr_mc_phy' is unconnected for instance 'u_ddr_mc_phy' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-7023] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_2_ddr_mc_phy' has 89 connections declared, but only 88 given [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter CLK_PERIOD bound to: 13332 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 4 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_ddr_calib_top' declared at 'c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:82' bound to instance 'u_ddr_calib_top' of component 'mig_7series_v4_2_ddr_calib_top' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1966]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_calib_top' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:82]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_wrlvl_off_delay' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_wrlvl_off_delay' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:79]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:79]
WARNING: [Synth 8-689] width (2) of port connection 'fine_adjust_lane_cnt' does not match port width (1) of module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_rdlvl' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:79]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2746]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_rdlvl' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_prbs_gen' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:92]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'rd_addr' is not inferred as ram due to incorrect usage [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:203]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'mem_out' is not inferred as ram due to incorrect usage [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:205]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_prbs_gen' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:92]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_init' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:89]
INFO: [Synth 8-226] default block is never used [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5303]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_init' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:89]
WARNING: [Synth 8-7071] port 'complex_oclk_prech_req' of module 'mig_7series_v4_2_ddr_phy_init' is unconnected for instance 'u_ddr_phy_init' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
WARNING: [Synth 8-7023] instance 'u_ddr_phy_init' of module 'mig_7series_v4_2_ddr_phy_init' has 131 connections declared, but only 130 given [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_wrcal' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1130]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_wrcal' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:77]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_tempmon' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_tempmon' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_calib_top' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:82]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_2_ddr_phy_top' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:371]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mem_intfc' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_top' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_top.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_cmd' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_cmd' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_wr_data' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_wr_data' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:131]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_rd_data' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:140]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_rd_data' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:140]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_top' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_top.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_memc_ui_top_std' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v:71]
INFO: [Synth 8-256] done synthesizing module 'ddr_mig' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:522]
INFO: [Synth 8-256] done synthesizing module 'ddr' (0#1) [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ddr.vhd:117]
WARNING: [Synth 8-614] signal 'ram_wen_int' is read in the process but is not in the sensitivity list [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Ram2Ddr.vhd:267]
WARNING: [Synth 8-614] signal 'ram_oen_int' is read in the process but is not in the sensitivity list [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Ram2Ddr.vhd:267]
INFO: [Synth 8-226] default block is never used [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Ram2Ddr.vhd:357]
INFO: [Synth 8-226] default block is never used [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Ram2Ddr.vhd:459]
INFO: [Synth 8-256] done synthesizing module 'Ram2Ddr' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Ram2Ddr.vhd:61]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-3491] module 'PdmSer' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/PdmSer.vhd:41' bound to instance 'Serializer' of component 'PdmSer' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AudioDemo.vhd:406]
INFO: [Synth 8-638] synthesizing module 'PdmSer' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/PdmSer.vhd:59]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PdmSer' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/PdmSer.vhd:59]
INFO: [Synth 8-226] default block is never used [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AudioDemo.vhd:476]
INFO: [Synth 8-226] default block is never used [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AudioDemo.vhd:524]
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_SECONDS_TO_RECORD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'LedBar' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/LedBar.vhd:37' bound to instance 'Leds' of component 'LedBar' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AudioDemo.vhd:549]
INFO: [Synth 8-638] synthesizing module 'LedBar' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/LedBar.vhd:50]
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_SECONDS_TO_RECORD bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LedBar' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/LedBar.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'AudioDemo' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AudioDemo.vhd:87]
INFO: [Synth 8-638] synthesizing module 'FPGAMonitor' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/FPGAMonitor.vhd:43]
INFO: [Synth 8-3491] module 'LocalRst' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/LocalRst.vhd:34' bound to instance 'Sync_Reset' of component 'LocalRst' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/FPGAMonitor.vhd:71]
INFO: [Synth 8-638] synthesizing module 'LocalRst' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/LocalRst.vhd:41]
	Parameter RESET_PERIOD bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LocalRst' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/LocalRst.vhd:41]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0011111100111111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_48 bound to: 16'b0000000100000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'XADC_INST' to cell 'XADC' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/FPGAMonitor.vhd:80]
WARNING: [Synth 8-614] signal 'waitCnt' is read in the process but is not in the sensitivity list [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/FPGAMonitor.vhd:203]
WARNING: [Synth 8-614] signal 'x_drdy_r' is read in the process but is not in the sensitivity list [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/FPGAMonitor.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'FPGAMonitor' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/FPGAMonitor.vhd:43]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'TempSensorCtl' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TempSensorCtl.vhd:42' bound to instance 'Inst_TempSensorCtl' of component 'TempSensorCtl' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/top.vhd:485]
INFO: [Synth 8-638] synthesizing module 'TempSensorCtl' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TempSensorCtl.vhd:59]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'TWICtl' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TWICtl.vhd:68' bound to instance 'Inst_TWICtl' of component 'TWICtl' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TempSensorCtl.vhd:164]
INFO: [Synth 8-638] synthesizing module 'TWICtl' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TWICtl.vhd:132]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TWICtl.vhd:357]
INFO: [Synth 8-226] default block is never used [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TWICtl.vhd:375]
INFO: [Synth 8-226] default block is never used [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TWICtl.vhd:393]
INFO: [Synth 8-226] default block is never used [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TWICtl.vhd:411]
INFO: [Synth 8-226] default block is never used [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TWICtl.vhd:429]
INFO: [Synth 8-226] default block is never used [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TWICtl.vhd:447]
WARNING: [Synth 8-614] signal 'timeOutCnt' is read in the process but is not in the sensitivity list [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TWICtl.vhd:500]
INFO: [Synth 8-256] done synthesizing module 'TWICtl' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TWICtl.vhd:132]
INFO: [Synth 8-226] default block is never used [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TempSensorCtl.vhd:329]
WARNING: [Synth 8-614] signal 'initA' is read in the process but is not in the sensitivity list [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TempSensorCtl.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'TempSensorCtl' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TempSensorCtl.vhd:59]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'AccelerometerCtl' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AccelerometerCtl.vhd:42' bound to instance 'Inst_AccelerometerCtl' of component 'AccelerometerCtl' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/top.vhd:503]
INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AccelerometerCtl.vhd:70]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AccelerometerCtl.vhd:163]
INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/ADXL362Ctrl.vhd:373]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/SPI_If.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AccelerometerCtl.vhd:190]
INFO: [Synth 8-638] synthesizing module 'AccelArithmetics' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AccelArithmetics.vhd:74]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
INFO: [Synth 8-3491] module 'Square_Root' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/proj/Nexys-A7-HW.runs/synth_1/.Xil/Vivado-18824-DFazakas/realtime/Square_Root_stub.vhdl:6' bound to instance 'Magnitude_Calculation' of component 'Square_Root' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AccelArithmetics.vhd:229]
INFO: [Synth 8-638] synthesizing module 'Square_Root' [C:/Work/Nexys-A7/Nexys-A7-HW/proj/Nexys-A7-HW.runs/synth_1/.Xil/Vivado-18824-DFazakas/realtime/Square_Root_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'AccelArithmetics' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AccelArithmetics.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerCtl' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AccelerometerCtl.vhd:70]
INFO: [Synth 8-3491] module 'MouseCtl' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/MouseCtl.vhd:179' bound to instance 'Inst_MouseCtl' of component 'MouseCtl' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/top.vhd:531]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/MouseCtl.vhd:208]
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/MouseCtl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/MouseCtl.vhd:208]
INFO: [Synth 8-3491] module 'Vga' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Vga.vhd:69' bound to instance 'Inst_VGA' of component 'Vga' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/top.vhd:555]
INFO: [Synth 8-638] synthesizing module 'Vga' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Vga.vhd:101]
	Parameter X_START bound to: 25 - type: integer 
	Parameter Y_START bound to: 176 - type: integer 
INFO: [Synth 8-3491] module 'LogoDisplay' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/LogoDisplay.vhd:35' bound to instance 'Inst_LogoDisplay' of component 'LogoDisplay' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Vga.vhd:843]
INFO: [Synth 8-638] synthesizing module 'LogoDisplay' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/LogoDisplay.vhd:48]
	Parameter X_START bound to: 25 - type: integer 
	Parameter Y_START bound to: 176 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_1' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/proj/Nexys-A7-HW.runs/synth_1/.Xil/Vivado-18824-DFazakas/realtime/BRAM_1_stub.vhdl:6' bound to instance 'Inst_BRAM_1' of component 'BRAM_1' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/LogoDisplay.vhd:70]
INFO: [Synth 8-638] synthesizing module 'BRAM_1' [C:/Work/Nexys-A7/Nexys-A7-HW/proj/Nexys-A7-HW.runs/synth_1/.Xil/Vivado-18824-DFazakas/realtime/BRAM_1_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'LogoDisplay' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/LogoDisplay.vhd:48]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1050 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter TMP_TYPE bound to: XADC - type: string 
INFO: [Synth 8-3491] module 'TempDisplay' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TempDisplay.vhd:37' bound to instance 'Inst_XadcTempDisplay' of component 'TempDisplay' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Vga.vhd:865]
INFO: [Synth 8-638] synthesizing module 'TempDisplay' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1050 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter TMP_TYPE bound to: XADC - type: string 
INFO: [Synth 8-256] done synthesizing module 'TempDisplay' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1125 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 13 - type: integer 
	Parameter TMP_TYPE bound to: TEMP_ACC - type: string 
INFO: [Synth 8-3491] module 'TempDisplay' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TempDisplay.vhd:37' bound to instance 'Inst_Adt7420TempDisplay' of component 'TempDisplay' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Vga.vhd:888]
INFO: [Synth 8-638] synthesizing module 'TempDisplay__parameterized1' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1125 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 13 - type: integer 
	Parameter TMP_TYPE bound to: TEMP_ACC - type: string 
INFO: [Synth 8-256] done synthesizing module 'TempDisplay__parameterized1' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1200 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter TMP_TYPE bound to: TEMP_ACC - type: string 
INFO: [Synth 8-3491] module 'TempDisplay' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TempDisplay.vhd:37' bound to instance 'Inst_Adxl362TempDisplay' of component 'TempDisplay' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Vga.vhd:910]
INFO: [Synth 8-638] synthesizing module 'TempDisplay__parameterized3' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1200 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter TMP_TYPE bound to: TEMP_ACC - type: string 
INFO: [Synth 8-256] done synthesizing module 'TempDisplay__parameterized3' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TempDisplay.vhd:58]
	Parameter X_RGB_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_RGB_COL_HEIGHT bound to: 150 - type: integer 
	Parameter X_RGB_R_LOC bound to: 1050 - type: integer 
	Parameter X_RGB_G_LOC bound to: 1125 - type: integer 
	Parameter X_RGB_B_LOC bound to: 1200 - type: integer 
	Parameter Y_RGB_1_LOC bound to: 675 - type: integer 
	Parameter Y_RGB_2_LOC bound to: 840 - type: integer 
INFO: [Synth 8-3491] module 'RgbLedDisplay' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RgbLedDisplay.vhd:36' bound to instance 'Inst_RGBLedDisplay' of component 'RgbLedDisplay' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Vga.vhd:935]
INFO: [Synth 8-638] synthesizing module 'RgbLedDisplay' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RgbLedDisplay.vhd:68]
	Parameter X_RGB_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_RGB_COL_HEIGHT bound to: 150 - type: integer 
	Parameter X_RGB_R_LOC bound to: 1050 - type: integer 
	Parameter X_RGB_G_LOC bound to: 1125 - type: integer 
	Parameter X_RGB_B_LOC bound to: 1200 - type: integer 
	Parameter Y_RGB_1_LOC bound to: 675 - type: integer 
	Parameter Y_RGB_2_LOC bound to: 840 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RgbLedDisplay' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RgbLedDisplay.vhd:68]
	Parameter X_WIDTH bound to: 915 - type: integer 
	Parameter Y_HEIGHT bound to: 375 - type: integer 
	Parameter X_START bound to: 25 - type: integer 
	Parameter Y_START bound to: 615 - type: integer 
	Parameter PXLCLK_FREQ_HZ bound to: 108000000 - type: integer 
	Parameter H_MAX bound to: 1688 - type: integer 
	Parameter SAMPLE_RATE_DIV bound to: 4096 - type: integer 
	Parameter BG_COLOR bound to: 12'b111111111111 
	Parameter ACTIVE_COLOR bound to: 12'b000000001000 
INFO: [Synth 8-3491] module 'MicDisplay' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/MicDisplay.vhd:32' bound to instance 'Inst_MicDisplay' of component 'MicDisplay' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Vga.vhd:971]
INFO: [Synth 8-638] synthesizing module 'MicDisplay' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/MicDisplay.vhd:56]
	Parameter X_WIDTH bound to: 915 - type: integer 
	Parameter Y_HEIGHT bound to: 375 - type: integer 
	Parameter X_START bound to: 25 - type: integer 
	Parameter Y_START bound to: 615 - type: integer 
	Parameter PXLCLK_FREQ_HZ bound to: 108000000 - type: integer 
	Parameter H_MAX bound to: 1688 - type: integer 
	Parameter SAMPLE_RATE_DIV bound to: 4096 - type: integer 
	Parameter BG_COLOR bound to: 12'b111111111111 
	Parameter ACTIVE_COLOR bound to: 12'b000000001000 
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'MicDisplay' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/MicDisplay.vhd:56]
	Parameter X_XY_WIDTH bound to: 511 - type: integer 
	Parameter X_MAG_WIDTH bound to: 45 - type: integer 
	Parameter Y_HEIGHT bound to: 511 - type: integer 
	Parameter X_START bound to: 385 - type: integer 
	Parameter Y_START bound to: 80 - type: integer 
	Parameter BG_COLOR bound to: 12'b111111111111 
	Parameter ACTIVE_COLOR bound to: 12'b000011110000 
	Parameter WARNING_COLOR bound to: 12'b111100000000 
INFO: [Synth 8-3491] module 'AccelDisplay' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AccelDisplay.vhd:38' bound to instance 'Inst_AccelDisplay' of component 'AccelDisplay' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Vga.vhd:1001]
INFO: [Synth 8-638] synthesizing module 'AccelDisplay' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AccelDisplay.vhd:67]
	Parameter X_XY_WIDTH bound to: 511 - type: integer 
	Parameter X_MAG_WIDTH bound to: 45 - type: integer 
	Parameter Y_HEIGHT bound to: 511 - type: integer 
	Parameter X_START bound to: 385 - type: integer 
	Parameter Y_START bound to: 80 - type: integer 
	Parameter BG_COLOR bound to: 12'b111111111111 
	Parameter ACTIVE_COLOR bound to: 12'b000011110000 
	Parameter WARNING_COLOR bound to: 12'b111100000000 
INFO: [Synth 8-256] done synthesizing module 'AccelDisplay' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AccelDisplay.vhd:67]
INFO: [Synth 8-3491] module 'MouseDisplay' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/MouseDisplay.vhd:99' bound to instance 'Inst_MouseDisplay' of component 'MouseDisplay' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Vga.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/MouseDisplay.vhd:129]
WARNING: [Synth 8-614] signal 'ypos' is read in the process but is not in the sensitivity list [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/MouseDisplay.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/MouseDisplay.vhd:129]
INFO: [Synth 8-3491] module 'OverlayCtl' declared at 'C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/OverlayCtl.vhd:35' bound to instance 'Inst_OverlayCtrl' of component 'OverlayCtl' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Vga.vhd:1053]
INFO: [Synth 8-638] synthesizing module 'OverlayCtl' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/OverlayCtl.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'OverlayCtl' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/OverlayCtl.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Vga' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Vga.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DdrUserDemo' (0#1) [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/top.vhd:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:144]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:487]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_2_round_robin_arb__parameterized0 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '13' bits. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:251]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:357]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_2_arb_select does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:396]
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_2_ddr_mc_phy_wrapper does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:227]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_max_reg[0] was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1116]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_index_reg[0] was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1146]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:690]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_2_ddr_phy_dqs_found_cal_hr does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:131]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1044]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2697]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:156]
WARNING: [Synth 8-6014] Unused sequential element reseed_prbs_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:157]
WARNING: [Synth 8-6014] Unused sequential element lfsr_q_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:174]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.phy_tmp_cs1_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4271]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.phy_tmp_odt_r1_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4273]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_final_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1421]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_rank_cntr_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1539]
WARNING: [Synth 8-6014] Unused sequential element cnt_pwron_cke_done_r1_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1781]
WARNING: [Synth 8-6014] Unused sequential element cnt_txpr_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1799]
WARNING: [Synth 8-6014] Unused sequential element cnt_txpr_done_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1800]
WARNING: [Synth 8-6014] Unused sequential element rnk_ref_cnt_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1941]
WARNING: [Synth 8-6014] Unused sequential element read_calib_int_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2720]
WARNING: [Synth 8-6014] Unused sequential element read_calib_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2727]
WARNING: [Synth 8-6014] Unused sequential element ddr3_lm_done_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2772]
WARNING: [Synth 8-6014] Unused sequential element pi_dqs_found_rank_done_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2778]
WARNING: [Synth 8-6014] Unused sequential element pi_dqs_found_all_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2783]
WARNING: [Synth 8-6014] Unused sequential element complex_row0_rd_done_r1_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3339]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_wr_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3632]
WARNING: [Synth 8-6014] Unused sequential element extend_cal_pat_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3638]
WARNING: [Synth 8-6014] Unused sequential element cnt_init_data_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3714]
WARNING: [Synth 8-6014] Unused sequential element victim_byte_cnt_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:818]
WARNING: [Synth 8-6014] Unused sequential element calib_cas_slot_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4173]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr2_r_reg[1] was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4265]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr2_r_reg[2] was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4265]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr2_r_reg[3] was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4265]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr1_r_reg[1] was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4268]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr1_r_reg[2] was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4268]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr1_r_reg[3] was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4268]
WARNING: [Synth 8-6014] Unused sequential element prech_done_r1_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1303]
WARNING: [Synth 8-6014] Unused sequential element calib_cmd_wren_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4229]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_2_ddr_phy_init does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:276]
WARNING: [Synth 8-6014] Unused sequential element rd_active_r4_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:534]
WARNING: [Synth 8-6014] Unused sequential element rd_active_r5_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:535]
WARNING: [Synth 8-6014] Unused sequential element pat1_detect_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1124]
WARNING: [Synth 8-6014] Unused sequential element early1_detect_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1125]
WARNING: [Synth 8-6014] Unused sequential element rd_mux_sel_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_2_ddr_phy_wrcal does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:155]
WARNING: [Synth 8-6014] Unused sequential element calib_complete_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:182]
WARNING: [Synth 8-6014] Unused sequential element sample_en_cnt_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:188]
WARNING: [Synth 8-6014] Unused sequential element device_temp_capture_102_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:290]
WARNING: [Synth 8-6014] Unused sequential element gen_byte_sel_div2.ctl_lane_sel_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:963]
WARNING: [Synth 8-6014] Unused sequential element tempmon_sel_pi_incdec_r_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:883]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r1_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:898]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r2_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:899]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r3_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:900]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r4_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:901]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r5_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:902]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r6_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:903]
WARNING: [Synth 8-6014] Unused sequential element skip_calib_tap_off.skip_cal_tempmon_samp_en_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:2262]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_final_mux_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:834]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net fine_delay_incdec_pb in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:341]
WARNING: [Synth 8-3848] Net fine_delay_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:342]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net done_dqs_tap_inc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:587]
WARNING: [Synth 8-3848] Net complex_victim_inc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:592]
WARNING: [Synth 8-3848] Net rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:588]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:616]
WARNING: [Synth 8-6014] Unused sequential element app_wdf_rdy_r_copy4_reg was removed.  [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:268]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_2_memc_ui_top_std does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v:417]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity ddr_mig does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1040]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity ddr_mig does not have driver. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1041]
WARNING: [Synth 8-6014] Unused sequential element en_ser_reg was removed.  [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AudioDemo.vhd:413]
WARNING: [Synth 8-6014] Unused sequential element rnl_int_reg was removed.  [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/AudioDemo.vhd:483]
WARNING: [Synth 8-6014] Unused sequential element errTypeR_reg was removed.  [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TWICtl.vhd:335]
WARNING: [Synth 8-3936] Found unconnected internal register 'sync_scl_reg' and it is trimmed from '3' to '2' bits. [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TWICtl.vhd:172]
WARNING: [Synth 8-3848] Net ERRTYPE_O in module/entity TWICtl does not have driver. [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TWICtl.vhd:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'XADC.temp_xad_px_scaled_reg' and it is trimmed from '25' to '14' bits. [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TempDisplay.vhd:135]
WARNING: [Synth 8-3936] Found unconnected internal register 'TEMP_ACC.temp_scaled_reg' and it is trimmed from '15' to '14' bits. [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/TempDisplay.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element RGB_LED_G_GREEN_COL_reg was removed.  [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RgbLedDisplay.vhd:206]
WARNING: [Synth 8-6014] Unused sequential element RGB_LED_B_BLUE_COL_reg was removed.  [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RgbLedDisplay.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element RGB_LED_G_BLUE_COL_reg was removed.  [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RgbLedDisplay.vhd:207]
WARNING: [Synth 8-6014] Unused sequential element RGB_LED_B_RED_COL_reg was removed.  [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RgbLedDisplay.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element RGB_LED_B_GREEN_COL_reg was removed.  [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RgbLedDisplay.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element MOUSE_LEFT_BUTTON_REG_reg was removed.  [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Vga.vhd:831]
WARNING: [Synth 8-7129] Port RGB_LED_RED[7] in module Vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGB_LED_RED[6] in module Vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGB_LED_RED[5] in module Vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGB_LED_GREEN[7] in module Vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGB_LED_GREEN[6] in module Vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGB_LED_GREEN[5] in module Vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGB_LED_BLUE[7] in module Vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGB_LED_BLUE[6] in module Vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGB_LED_BLUE[5] in module Vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port ERRTYPE_O in module TWICtl is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_addr[4] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_addr[3] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_addr[2] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_addr[1] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_addr[0] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_offset in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[7] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[6] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[5] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[4] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[3] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[2] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[1] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[0] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[7] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[6] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[5] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[4] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[3] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[2] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[1] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[0] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[7] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[6] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[5] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[4] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[3] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[2] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[1] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[0] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data_addr[4] in module mig_7series_v4_2_ui_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port accept in module mig_7series_v4_2_ui_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[11] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[10] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[9] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[8] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[7] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[6] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[5] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[4] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[3] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[2] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[1] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[0] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[99] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[98] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[97] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[96] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[95] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[94] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[93] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[16] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[15] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[14] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[12] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[11] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[10] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[9] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dqsfound_retry_done in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_aux_out[3] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_aux_out[2] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_aux_out[1] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_aux_out[0] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[255] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[254] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[253] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[252] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[251] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[250] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[249] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[248] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[247] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[246] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[245] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[244] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[243] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[242] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[241] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[240] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[239] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[238] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[237] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[236] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[235] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[234] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[233] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[232] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[231] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[230] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[229] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2980.969 ; gain = 1997.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2980.969 ; gain = 1997.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2980.969 ; gain = 1997.043
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.287 . Memory (MB): peak = 2980.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Work/Nexys-A7/Nexys-A7-HW/proj/hw.gen/sources_1/ip/BRAM_1/BRAM_1/BRAM_1_in_context.xdc] for cell 'Inst_VGA/Inst_LogoDisplay/Inst_BRAM_1'
Finished Parsing XDC File [c:/Work/Nexys-A7/Nexys-A7-HW/proj/hw.gen/sources_1/ip/BRAM_1/BRAM_1/BRAM_1_in_context.xdc] for cell 'Inst_VGA/Inst_LogoDisplay/Inst_BRAM_1'
Parsing XDC File [c:/Work/Nexys-A7/Nexys-A7-HW/proj/hw.gen/sources_1/ip/ClkGen/ClkGen/ClkGen_in_context.xdc] for cell 'Inst_ClkGen'
Finished Parsing XDC File [c:/Work/Nexys-A7/Nexys-A7-HW/proj/hw.gen/sources_1/ip/ClkGen/ClkGen/ClkGen_in_context.xdc] for cell 'Inst_ClkGen'
Parsing XDC File [c:/Work/Nexys-A7/Nexys-A7-HW/proj/hw.gen/sources_1/ip/Square_Root/Square_Root/Square_Root_in_context.xdc] for cell 'Inst_AccelerometerCtl/Accel_Calculation/Magnitude_Calculation'
Finished Parsing XDC File [c:/Work/Nexys-A7/Nexys-A7-HW/proj/hw.gen/sources_1/ip/Square_Root/Square_Root/Square_Root_in_context.xdc] for cell 'Inst_AccelerometerCtl/Accel_Calculation/Magnitude_Calculation'
Parsing XDC File [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/constraints/ddr.xdc] for cell 'Inst_Audio/DDR/Inst_DDR'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/constraints/ddr.xdc:334]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/constraints/ddr.xdc:341]
Finished Parsing XDC File [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/constraints/ddr.xdc] for cell 'Inst_Audio/DDR/Inst_DDR'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/constraints/ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nexys4DdrUserDemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nexys4DdrUserDemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Work/Nexys-A7/Nexys-A7-HW/src/constraints/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Work/Nexys-A7/Nexys-A7-HW/src/constraints/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Work/Nexys-A7/Nexys-A7-HW/src/constraints/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nexys4DdrUserDemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nexys4DdrUserDemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Work/Nexys-A7/Nexys-A7-HW/proj/Nexys-A7-HW.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Work/Nexys-A7/Nexys-A7-HW/proj/Nexys-A7-HW.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2980.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 28 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 2980.969 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'Inst_AccelerometerCtl/Accel_Calculation/Magnitude_Calculation' at clock pin 'aclk' is different from the actual clock period '9.286', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Inst_VGA/Inst_LogoDisplay/Inst_BRAM_1' at clock pin 'clka' is different from the actual clock period '9.286', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2980.969 ; gain = 1997.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2980.969 ; gain = 1997.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_i. (constraint file  c:/Work/Nexys-A7/Nexys-A7-HW/proj/hw.gen/sources_1/ip/ClkGen/ClkGen/ClkGen_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_i. (constraint file  c:/Work/Nexys-A7/Nexys-A7-HW/proj/hw.gen/sources_1/ip/ClkGen/ClkGen/ClkGen_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_n[0]. (constraint file  c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/constraints/ddr.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_p[0]. (constraint file  c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/constraints/ddr.xdc, line 28).
Applied set_property KEEP_HIERARCHY = SOFT for Inst_Audio/DDR/Inst_DDR. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Inst_VGA/Inst_LogoDisplay/Inst_BRAM_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Inst_ClkGen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Inst_AccelerometerCtl/Accel_Calculation/Magnitude_Calculation. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2980.969 ; gain = 1997.043
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RgbLed'
WARNING: [Synth 8-3936] Found unconnected internal register 'AddrInt_reg' and it is trimmed from '32' to '27' bits. [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RamCntrl.vhd:109]
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'RamCntrl'
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr'
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
INFO: [Synth 8-802] inferred FSM for state register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'Ram2Ddr'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AudioDemo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FPGAMonitor'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWICtl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_reg' in module 'SPI_If'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Spi_SendRec_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Spi_Trans_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Adxl_Ctrl_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3936] Found unconnected internal register 'ACL_MAG_IN_REG_reg' and it is trimmed from '12' to '9' bits. [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/Vga.vhd:826]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                          0000001 |                              000
                  stblue |                          0000010 |                              011
                 stgreen |                          0000100 |                              010
                   stred |                          0001000 |                              001
               stled2off |                          0010000 |                              100
               stled1off |                          0100000 |                              101
              stled12off |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'RgbLed'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000010 |                              000
               assertcen |                         00010000 |                              001
            assertoenwen |                         10000000 |                              010
                   waitt |                         01000000 |                              011
                deassert |                         00100000 |                              100
                senddata |                         00001000 |                              101
                     ack |                         00000100 |                              110
                    done |                         00000001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'RamCntrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE | 00000000000000000000000000010000000 |                           000000
   CAL1_MPR_NEW_DQS_WAIT | 00000000000000000000000001000000000 |                           011101
     CAL1_MPR_PAT_DETECT | 00000000000000000000000010000000000 |                           011111
         CAL1_VALID_WAIT | 10000000000000000000000000000000000 |                           011110
       CAL1_NEW_DQS_WAIT | 00000000000000000000010000000000000 |                           000001
   CAL1_STORE_FIRST_WAIT | 00000000000000000010000000000000000 |                           000010
         CAL1_PAT_DETECT | 00000000000000100000000000000000000 |                           000011
    CAL1_DQ_IDEL_TAP_INC | 00000000000000000000000000000000100 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT | 00000000000000000000000000000001000 |                           000101
        CAL1_DETECT_EDGE | 00000000000001000000000000000000000 |                           001000
          CAL1_CALC_IDEL | 00000100000000000000000000000000000 |                           001011
        CAL1_CENTER_WAIT | 00000000000000000000000000000000001 |                           100010
       CAL1_IDEL_DEC_CPT | 00000000000000000000000000000000010 |                           001100
    CAL1_DQ_IDEL_TAP_DEC | 00000000000000000001000000000000000 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT | 00100000000000000000000000000000000 |                           000111
           CAL1_NEXT_DQS | 00000000000000000000000000000010000 |                           001110
          CAL1_REGL_LOAD | 00000000000000000000000000001000000 |                           011011
               CAL1_DONE | 00000000000000000000000000000100000 |                           001111
    CAL1_NEW_DQS_PREWAIT | 00000000000000000000000000100000000 |                           100000
  CAL1_IDEL_DEC_CPT_WAIT | 00000000000000000000100000000000000 |                           001101
 CAL1_RD_STOP_FOR_PI_INC | 00000000000000000000000100000000000 |                           100001
       CAL1_IDEL_INC_CPT | 00000000000000000000001000000000000 |                           001001
  CAL1_IDEL_INC_CPT_WAIT | 00010000000000000000000000000000000 |                           001010
          CAL1_RDLVL_ERR | 00000000000010000000000000000000000 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                      00000000001 |                      00000000001
                    INIT |                      00000000010 |                      00000000010
                 NEUTRAL |                      00001000000 |                      00001000000
                 ONE_DEC |                      00010000000 |                      00010000000
                 TWO_DEC |                      00100000000 |                      00100000000
               THREE_DEC |                      01000000000 |                      01000000000
                FOUR_DEC |                      10000000000 |                      10000000000
                 ONE_INC |                      00000100000 |                      00000100000
                 TWO_INC |                      00000010000 |                      00000010000
               THREE_INC |                      00000001000 |                      00000001000
                FOUR_INC |                      00000000100 |                      00000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                           000001 |                              000
                stpreset |                           000010 |                              001
              stsenddata |                           000100 |                              010
              stsetcmdwr |                           001000 |                              100
              stsetcmdrd |                           010000 |                              011
               stwaitcen |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'one-hot' in module 'Ram2Ddr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                               00 |                               00
                strecord |                               01 |                               01
                 stinter |                               10 |                               10
              stplayback |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'AudioDemo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                              001 |                               00
           streadrequest |                              010 |                               01
              streadwait |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'FPGAMonitor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                             0001 |                             0000
                 ststart |                             1100 |                             0001
                 stwrite |                             0000 |                             0011
                  stsack |                             0010 |                             0110
                  stread |                             0110 |                             0010
            stmnackstart |                             0111 |                             1001
                  stmack |                             0101 |                             0111
             stmnackstop |                             0100 |                             1000
                  ststop |                             0011 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWICtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                               00 |                         10100000
               stprepare |                               01 |                         00001001
                 stshift |                               10 |                         01011011
                  stdone |                               11 |                         00001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_reg' using encoding 'sequential' in module 'SPI_If'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        stspisendrecidle |                              000 |                          0000000
         stspipreparecmd |                              001 |                          1000001
         stspisendstartw |                              010 |                          0001011
        stspiwaitondonew |                              011 |                          0000111
         stspisendstartr |                              100 |                          0001110
        stspiwaitondoner |                              101 |                          0100100
        stspisendrecdone |                              110 |                          0010101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Spi_SendRec_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          stspitransidle |                              000 |                       0000000000
     stspiprepandsendcmd |                              001 |                       1111100001
       stspiwaitondonesr |                              010 |                       0000110011
     stspiwaitforssinact |                              011 |                       0000000010
          stspitransdone |                              100 |                       0000001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Spi_Trans_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          stadxlctrlidle |                             0000 |                     100100000000
      stadxlsendresetcmd |                             0001 |                     011001000001
     stadxlwaitresetdone |                             0010 |                     010000000011
    stadxlconf_remaining |                             0011 |                     011001000010
stadxlwaitsampleratetick |                             0100 |                     000100000110
       stadxlread_status |                             0101 |                     011001000111
         stadxlread_data |                             0110 |                     011000000101
      stadxlformatandsum |                             0111 |                     000010101101
         stadxlread_done |                             1000 |                     000001011111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Adxl_Ctrl_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 3317.328 ; gain = 2333.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   3 Input   26 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 9     
	   3 Input   13 Bit       Adders := 9     
	   2 Input   12 Bit       Adders := 38    
	   3 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 17    
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 14    
	   4 Input    8 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 20    
	   3 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 36    
	   2 Input    4 Bit       Adders := 30    
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 18    
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 51    
	   3 Input    2 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 5     
	   5 Input    2 Bit       Adders := 1     
	   8 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 6     
	   3 Input    1 Bit       Adders := 1     
	   4 Input    1 Bit       Adders := 1     
	   5 Input    1 Bit       Adders := 1     
	   6 Input    1 Bit       Adders := 1     
	   7 Input    1 Bit       Adders := 1     
	   8 Input    1 Bit       Adders := 1     
	   9 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              375 Bit    Registers := 1     
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 3     
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 3     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               27 Bit    Registers := 6     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 5     
	               16 Bit    Registers := 22    
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 56    
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 43    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 44    
	                5 Bit    Registers := 45    
	                4 Bit    Registers := 117   
	                3 Bit    Registers := 41    
	                2 Bit    Registers := 65    
	                1 Bit    Registers := 1602  
+---RAMs : 
	              18K Bit	(2048 X 9 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 4     
	   4 Input  128 Bit        Muxes := 1     
	   2 Input  127 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 6     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 1     
	  37 Input   37 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 69    
	  24 Input   35 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 20    
	   2 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 12    
	   4 Input   30 Bit        Muxes := 4     
	   3 Input   22 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 8     
	   4 Input   17 Bit        Muxes := 1     
	  17 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 18    
	   2 Input   16 Bit        Muxes := 23    
	   3 Input   16 Bit        Muxes := 9     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 9     
	   2 Input   12 Bit        Muxes := 18    
	   4 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 1     
	   9 Input   12 Bit        Muxes := 1     
	  12 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 9     
	   5 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 2     
	   4 Input    9 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 18    
	   2 Input    8 Bit        Muxes := 65    
	   5 Input    8 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	  37 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 14    
	   4 Input    7 Bit        Muxes := 3     
	   3 Input    7 Bit        Muxes := 2     
	   7 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 63    
	   4 Input    6 Bit        Muxes := 8     
	   5 Input    6 Bit        Muxes := 3     
	  16 Input    6 Bit        Muxes := 1     
	  24 Input    6 Bit        Muxes := 5     
	   3 Input    6 Bit        Muxes := 3     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 36    
	   8 Input    5 Bit        Muxes := 2     
	  24 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 7     
	   3 Input    5 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 64    
	  32 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	  27 Input    4 Bit        Muxes := 1     
	  37 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 69    
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 5     
	   8 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 71    
	   4 Input    2 Bit        Muxes := 10    
	   8 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 3     
	  24 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 516   
	   3 Input    1 Bit        Muxes := 21    
	   8 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 230   
	   5 Input    1 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 21    
	  24 Input    1 Bit        Muxes := 30    
	  10 Input    1 Bit        Muxes := 17    
	  12 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 2     
	  17 Input    1 Bit        Muxes := 4     
	  37 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'RAM/data_o_reg' and it is trimmed from '32' to '16' bits. [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/RamCntrl.vhd:340]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
INFO: [Synth 8-3886] merging instance 'byte_sel_data_map_reg[3]' (FD) to 'fine_delay_mod1[-1111111109]'
INFO: [Synth 8-3886] merging instance 'byte_sel_data_map_reg[0]' (FD) to 'fine_delay_mod7[-1111111109]'
INFO: [Synth 8-3886] merging instance 'byte_sel_data_map_reg[2]' (FD) to 'fine_delay_mod1[-1111111109]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod7[-1111111108]' (FD) to 'fine_delay_mod1[-1111111109]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod7[-1111111111]' (FD) to 'fine_delay_mod1[-1111111109]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod7[-1111111109]' (FD) to 'fine_delay_mod6[-1111111111]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod6[-1111111108]' (FD) to 'fine_delay_mod1[-1111111109]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod6[-1111111111]' (FD) to 'fine_delay_mod5[-1111111111]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod6[-1111111109]' (FD) to 'fine_delay_mod2[-1111111108]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod5[-1111111108]' (FD) to 'fine_delay_mod1[-1111111109]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod5[-1111111110]' (FD) to 'fine_delay_mod1[-1111111110]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod5[-1111111111]' (FD) to 'fine_delay_mod5[-1111111109]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod5[-1111111109]' (FD) to 'fine_delay_mod4[-1111111109]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod4[-1111111108]' (FD) to 'fine_delay_mod1[-1111111109]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod4[-1111111111]' (FD) to 'fine_delay_mod3[-1111111108]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod3[-1111111108]' (FD) to 'fine_delay_mod3[-1111111111]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod3[-1111111110]' (FD) to 'fine_delay_mod2[-1111111110]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod3[-1111111111]' (FD) to 'fine_delay_mod2[-1111111109]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod3[-1111111109]' (FD) to 'fine_delay_mod1[-1111111109]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod2[-1111111111]' (FD) to 'fine_delay_mod1[-1111111109]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod2[-1111111109]' (FD) to 'fine_delay_mod1[-1111111108]'
INFO: [Synth 8-3886] merging instance 'fine_delay_mod1[-1111111111]' (FD) to 'fine_delay_mod1[-1111111109]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod1[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[1] )
INFO: [Synth 8-3886] merging instance 'fine_delay_mod_reg[3]' (FDE) to 'fine_delay_mod_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[4] )
INFO: [Synth 8-3886] merging instance 'fine_delay_mod_reg[6]' (FDE) to 'fine_delay_mod_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[7] )
INFO: [Synth 8-3886] merging instance 'fine_delay_mod_reg[9]' (FDE) to 'fine_delay_mod_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[10] )
INFO: [Synth 8-3886] merging instance 'fine_delay_mod_reg[12]' (FDE) to 'fine_delay_mod_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[13] )
INFO: [Synth 8-3886] merging instance 'fine_delay_mod_reg[15]' (FDE) to 'fine_delay_mod_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[16] )
INFO: [Synth 8-3886] merging instance 'fine_delay_mod_reg[18]' (FDE) to 'fine_delay_mod_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[19] )
INFO: [Synth 8-3886] merging instance 'fine_delay_mod_reg[21]' (FDE) to 'fine_delay_mod_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[22] )
INFO: [Synth 8-3886] merging instance 'fine_delay_mod_reg[24]' (FDE) to 'fine_delay_mod_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[25] )
INFO: [Synth 8-3886] merging instance 'fine_delay_mod_reg[27]' (FDE) to 'fine_delay_mod_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[28] )
INFO: [Synth 8-4471] merging register 'single_rank.chip_cnt_r_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:818]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
INFO: [Synth 8-4471] merging register 'rdlvl_stg1_done_r1_reg' into 'prbs_rdlvl_done_r1_reg' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1197]
INFO: [Synth 8-4471] merging register 'gen_byte_sel_div2.byte_sel_cnt_reg[1:0]' into 'gen_byte_sel_div2.byte_sel_cnt_reg[1:0]' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:962]
INFO: [Synth 8-4471] merging register 'gen_byte_sel_div2.byte_sel_cnt_reg[1:0]' into 'gen_byte_sel_div2.byte_sel_cnt_reg[1:0]' [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:962]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\FSM_onehot_cal1_state_r_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr /\ctl_lane_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/oclk_calib_resume_level_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/oclkdelay_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_act_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/complex_rdlvl_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_rnk[1].mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\cal1_cnt_cpt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_active_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_f_incdec_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/calib_tap_end_if_reset_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_ddr3_noparity.gen_ddr3_noparity_4by1.parity_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\even_cwl.phy_cas_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_div4_ca_tieoff.phy_ras_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\complex_address_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/\po_fine_tap_cnt_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\skip_calib_tap_off.calib_tap_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\calib_sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/ext_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_odt_ctl_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_last_byte_done_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/temp_lmr_done_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_rnk[0].mr1_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\calib_odt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrcal_sanity_chk_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\rd_mux_sel_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wr_lvl_start_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_f_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wr_level_dqs_asrt_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/mpr_end_if_reset_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/write_calib_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_done_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r2_reg)
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_cal1_state_r_reg[33]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_rdlvl.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[124] )
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
DSP Report: Generating DSP XADC.temp_xad_scaled_reg, operation Mode is: ((A:0x3eff3)*B'')'.
DSP Report: register XADC.temp_sync0_reg is absorbed into DSP XADC.temp_xad_scaled_reg.
DSP Report: register XADC.temp_sync_reg is absorbed into DSP XADC.temp_xad_scaled_reg.
DSP Report: register XADC.temp_xad_scaled_reg is absorbed into DSP XADC.temp_xad_scaled_reg.
DSP Report: operator multOp is absorbed into DSP XADC.temp_xad_scaled_reg.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM sample_buf_ram_reg to conserve power
INFO: [Synth 8-3886] merging instance 'Inst_XadcTempDisplay/XADC.temp_xad_offset_reg[21]' (FD) to 'Inst_XadcTempDisplay/XADC.temp_xad_offset_reg[22]'
INFO: [Synth 8-3886] merging instance 'Inst_XadcTempDisplay/XADC.temp_xad_celsius_reg[13]' (FD) to 'Inst_XadcTempDisplay/XADC.temp_xad_celsius_reg[14]'
INFO: [Synth 8-3886] merging instance 'Inst_XadcTempDisplay/XADC.temp_xad_offset_reg[22]' (FD) to 'Inst_XadcTempDisplay/XADC.temp_xad_offset_reg[23]'
INFO: [Synth 8-3886] merging instance 'Inst_XadcTempDisplay/XADC.temp_xad_celsius_reg[14]' (FD) to 'Inst_XadcTempDisplay/XADC.temp_xad_celsius_reg[15]'
INFO: [Synth 8-3886] merging instance 'Inst_XadcTempDisplay/XADC.temp_xad_offset_reg[23]' (FD) to 'Inst_XadcTempDisplay/XADC.temp_xad_offset_reg[24]'
INFO: [Synth 8-3886] merging instance 'Inst_XadcTempDisplay/XADC.temp_xad_celsius_reg[15]' (FD) to 'Inst_XadcTempDisplay/XADC.temp_xad_celsius_reg[16]'
INFO: [Synth 8-3886] merging instance 'Inst_XadcTempDisplay/XADC.temp_xad_offset_reg[24]' (FD) to 'Inst_XadcTempDisplay/XADC.temp_xad_offset_reg[25]'
INFO: [Synth 8-3886] merging instance 'Inst_XadcTempDisplay/XADC.temp_xad_celsius_reg[16]' (FD) to 'Inst_XadcTempDisplay/XADC.temp_xad_celsius_reg[17]'
INFO: [Synth 8-3886] merging instance 'Inst_XadcTempDisplay/XADC.temp_xad_offset_reg[25]' (FD) to 'Inst_XadcTempDisplay/XADC.temp_xad_offset_reg[26]'
INFO: [Synth 8-3886] merging instance 'Inst_XadcTempDisplay/XADC.temp_xad_celsius_reg[17]' (FD) to 'Inst_XadcTempDisplay/XADC.temp_xad_celsius_reg[18]'
INFO: [Synth 8-3886] merging instance 'Inst_XadcTempDisplay/XADC.temp_xad_offset_reg[26]' (FD) to 'Inst_XadcTempDisplay/XADC.temp_xad_offset_reg[27]'
INFO: [Synth 8-3886] merging instance 'Inst_XadcTempDisplay/XADC.temp_xad_celsius_reg[18]' (FD) to 'Inst_XadcTempDisplay/XADC.temp_xad_celsius_reg[19]'
INFO: [Synth 8-3886] merging instance 'Inst_XadcTempDisplay/XADC.temp_xad_offset_reg[27]' (FD) to 'Inst_XadcTempDisplay/XADC.temp_xad_offset_reg[28]'
INFO: [Synth 8-3886] merging instance 'Inst_XadcTempDisplay/XADC.temp_xad_celsius_reg[19]' (FD) to 'Inst_XadcTempDisplay/XADC.temp_xad_celsius_reg[20]'
INFO: [Synth 8-3886] merging instance 'Inst_XadcTempDisplay/XADC.temp_xad_offset_reg[28]' (FD) to 'Inst_XadcTempDisplay/XADC.temp_xad_offset_reg[29]'
INFO: [Synth 8-3886] merging instance 'Inst_XadcTempDisplay/XADC.temp_xad_celsius_reg[20]' (FD) to 'Inst_XadcTempDisplay/XADC.temp_xad_celsius_reg[21]'
INFO: [Synth 8-3886] merging instance 'Inst_XadcTempDisplay/XADC.temp_xad_offset_reg[29]' (FD) to 'Inst_XadcTempDisplay/XADC.temp_xad_offset_reg[30]'
INFO: [Synth 8-3886] merging instance 'Inst_XadcTempDisplay/XADC.temp_xad_celsius_reg[21]' (FD) to 'Inst_XadcTempDisplay/XADC.temp_xad_celsius_reg[22]'
INFO: [Synth 8-3886] merging instance 'Inst_MicDisplay/rd_addr_reg_reg_rep[9]' (FD) to 'Inst_MicDisplay/rd_addr_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'Inst_MicDisplay/rd_addr_reg_reg_rep[10]' (FD) to 'Inst_MicDisplay/rd_addr_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'Inst_MicDisplay/rd_addr_reg_reg_rep[8]' (FD) to 'Inst_MicDisplay/rd_addr_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'Inst_MicDisplay/rd_addr_reg_reg_rep[7]' (FD) to 'Inst_MicDisplay/rd_addr_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_MicDisplay/rd_addr_reg_reg_rep[6]' (FD) to 'Inst_MicDisplay/rd_addr_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'Inst_MicDisplay/rd_addr_reg_reg_rep[5]' (FD) to 'Inst_MicDisplay/rd_addr_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_MicDisplay/rd_addr_reg_reg_rep[4]' (FD) to 'Inst_MicDisplay/rd_addr_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'Inst_MicDisplay/rd_addr_reg_reg_rep[3]' (FD) to 'Inst_MicDisplay/rd_addr_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_MicDisplay/rd_addr_reg_reg_rep[2]' (FD) to 'Inst_MicDisplay/rd_addr_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_MicDisplay/rd_addr_reg_reg_rep[1]' (FD) to 'Inst_MicDisplay/rd_addr_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_MicDisplay/rd_addr_reg_reg_rep[0]' (FD) to 'Inst_MicDisplay/rd_addr_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_AccelDisplay/color_out_reg_reg[0]' (FD) to 'Inst_AccelDisplay/color_out_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_AccelDisplay/color_out_reg_reg[1]' (FD) to 'Inst_AccelDisplay/color_out_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_AccelDisplay/color_out_reg_reg[2]' (FD) to 'Inst_AccelDisplay/color_out_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_AccelDisplay/color_out_reg_reg[4]' (FD) to 'Inst_AccelDisplay/color_out_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_RGBLedDisplay/RGB_LED_G_RED_COL_reg[0]' (FDR) to 'Inst_RGBLedDisplay/RGB_LED_G_RED_COL_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_AccelDisplay/color_out_reg_reg[5]' (FD) to 'Inst_AccelDisplay/color_out_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'Inst_RGBLedDisplay/RGB_LED_G_RED_COL_reg[1]' (FDR) to 'Inst_RGBLedDisplay/RGB_LED_G_RED_COL_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_AccelDisplay/color_out_reg_reg[6]' (FD) to 'Inst_AccelDisplay/color_out_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_RGBLedDisplay/RGB_LED_G_RED_COL_reg[2]' (FDR) to 'Inst_RGBLedDisplay/RGB_LED_G_RED_COL_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_AccelDisplay/color_out_reg_reg[8]' (FD) to 'Inst_AccelDisplay/color_out_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'Inst_RGBLedDisplay/RGB_LED_R_BLUE_COL_reg[0]' (FDR) to 'Inst_RGBLedDisplay/RGB_LED_R_BLUE_COL_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_RGBLedDisplay/RGB_LED_R_GREEN_COL_reg[0]' (FDR) to 'Inst_RGBLedDisplay/RGB_LED_R_GREEN_COL_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_RGBLedDisplay/RGB_LED_R_RED_COL_reg[0]' (FD) to 'Inst_RGBLedDisplay/RGB_LED_R_RED_COL_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_MouseDisplay/red_out_reg[0]' (FDSE) to 'Inst_MouseDisplay/red_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_AccelDisplay/color_out_reg_reg[9]' (FD) to 'Inst_AccelDisplay/color_out_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'Inst_RGBLedDisplay/RGB_LED_R_BLUE_COL_reg[1]' (FDR) to 'Inst_RGBLedDisplay/RGB_LED_R_BLUE_COL_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_RGBLedDisplay/RGB_LED_R_GREEN_COL_reg[1]' (FDR) to 'Inst_RGBLedDisplay/RGB_LED_R_GREEN_COL_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_RGBLedDisplay/RGB_LED_R_RED_COL_reg[1]' (FD) to 'Inst_RGBLedDisplay/RGB_LED_R_RED_COL_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_MouseDisplay/red_out_reg[1]' (FDSE) to 'Inst_MouseDisplay/red_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_AccelDisplay/color_out_reg_reg[10]' (FD) to 'Inst_AccelDisplay/color_out_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'Inst_RGBLedDisplay/RGB_LED_R_BLUE_COL_reg[2]' (FDR) to 'Inst_RGBLedDisplay/RGB_LED_R_BLUE_COL_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_RGBLedDisplay/RGB_LED_R_GREEN_COL_reg[2]' (FDR) to 'Inst_RGBLedDisplay/RGB_LED_R_GREEN_COL_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_RGBLedDisplay/RGB_LED_R_RED_COL_reg[2]' (FD) to 'Inst_RGBLedDisplay/RGB_LED_R_RED_COL_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_MouseDisplay/red_out_reg[2]' (FDSE) to 'Inst_MouseDisplay/red_out_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_RGBLedDisplay/\RGB_LED_R_RED_COL_reg[3] )
INFO: [Synth 8-3886] merging instance 'mic_blue_dly_reg[0]' (FD) to 'mic_blue_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb_b_blue_col_dly_reg[0]' (FD) to 'rgb_g_green_col_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb_b_green_col_dly_reg[0]' (FD) to 'rgb_r_green_col_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb_b_red_col_dly_reg[0]' (FD) to 'rgb_g_red_col_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'adxl362_temp_blue_dly_reg[0]' (FD) to 'adxl362_temp_blue_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'adt7420_temp_blue_dly_reg[0]' (FD) to 'adt7420_temp_blue_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'xadc_temp_blue_dly_reg[0]' (FD) to 'xadc_temp_blue_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'mouse_cursor_blue_dly_reg[0]' (FD) to 'mouse_cursor_green_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'mic_blue_dly_reg[1]' (FD) to 'mic_blue_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb_b_blue_col_dly_reg[1]' (FD) to 'rgb_g_green_col_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb_b_green_col_dly_reg[1]' (FD) to 'rgb_r_green_col_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb_b_red_col_dly_reg[1]' (FD) to 'rgb_g_red_col_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'adxl362_temp_blue_dly_reg[1]' (FD) to 'adxl362_temp_blue_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'adt7420_temp_blue_dly_reg[1]' (FD) to 'adt7420_temp_blue_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'xadc_temp_blue_dly_reg[1]' (FD) to 'xadc_temp_blue_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'mouse_cursor_blue_dly_reg[1]' (FD) to 'mouse_cursor_green_dly_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mic_blue_dly_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\h_cntr_reg_dly_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rgb_r_red_col_dly_reg[3] )
INFO: [Synth 8-5544] ROM "intAn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dispVal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Inst_TWICtl/state0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ADXL_Control/Cmd_Reg_Data_Addr_reg[1:0]' into 'ADXL_Control/Cmd_Reg_Data_Addr_reg[1:0]' [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/ADXL362Ctrl.vhd:451]
WARNING: [Synth 8-6014] Unused sequential element Accel_Calculation/ACCEL_Y_SQUARE_reg was removed.  [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/ADXL362Ctrl.vhd:806]
WARNING: [Synth 8-6014] Unused sequential element Accel_Calculation/ACCEL_Z_SQUARE_reg was removed.  [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/ADXL362Ctrl.vhd:807]
WARNING: [Synth 8-6014] Unused sequential element Accel_Calculation/ACCEL_X_SQUARE_reg was removed.  [C:/Work/Nexys-A7/Nexys-A7-HW/src/hdl/ADXL362Ctrl.vhd:805]
INFO: [Synth 8-5544] ROM "ADXL_Control/SPI_Interface/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADXL_Control/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADXL_Control/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADXL_Control/Cmd_Reg[1]0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
DSP Report: Generating DSP Accel_Calculation/ACCEL_Y_SQUARE_reg, operation Mode is: (A2*B2)'.
DSP Report: register ADXL_Control/ACCEL_Y_reg is absorbed into DSP Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: register ADXL_Control/ACCEL_Y_reg is absorbed into DSP Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: register Accel_Calculation/ACCEL_Y_SQUARE_reg is absorbed into DSP Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: operator Accel_Calculation/multOp is absorbed into DSP Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: Generating DSP Accel_Calculation/ACCEL_Z_SQUARE_reg, operation Mode is: (A2*B2)'.
DSP Report: register ADXL_Control/ACCEL_Z_reg is absorbed into DSP Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: register ADXL_Control/ACCEL_Z_reg is absorbed into DSP Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: register Accel_Calculation/ACCEL_Z_SQUARE_reg is absorbed into DSP Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: operator Accel_Calculation/multOp is absorbed into DSP Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: Generating DSP Accel_Calculation/ACCEL_X_SQUARE_reg, operation Mode is: (A2*B2)'.
DSP Report: register ADXL_Control/ACCEL_X_reg is absorbed into DSP Accel_Calculation/ACCEL_X_SQUARE_reg.
DSP Report: register ADXL_Control/ACCEL_X_reg is absorbed into DSP Accel_Calculation/ACCEL_X_SQUARE_reg.
DSP Report: register Accel_Calculation/ACCEL_X_SQUARE_reg is absorbed into DSP Accel_Calculation/ACCEL_X_SQUARE_reg.
DSP Report: operator Accel_Calculation/multOp is absorbed into DSP Accel_Calculation/ACCEL_X_SQUARE_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_AccelerometerCtl/\ADXL_Control/Cmd_Reg_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_TempSensorCtl/\Inst_TWICtl/currAddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_TempSensorCtl/\Inst_TWICtl/currAddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_MouseCtl/\x_max_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_MouseCtl/\x_max_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_AccelerometerCtl/\Accel_Calculation/ACCEL_MAG_SQUARE_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_RGB/\RED_OUT_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_AccelerometerCtl/\ADXL_Control/Cmd_Reg_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_AccelerometerCtl/\ADXL_Control/Cmd_Reg_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_AccelerometerCtl/\ADXL_Control/D_Send_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:47 ; elapsed = 00:03:08 . Memory (MB): peak = 3317.328 ; gain = 2333.402
---------------------------------------------------------------------------------
 Sort Area is Nexys4DdrUserDemo__GC0 Accel_Calculation/ACCEL_X_SQUARE_reg_0 : 0 0 : 1100 1100 : Used 1 time 0
 Sort Area is Nexys4DdrUserDemo__GC0 Accel_Calculation/ACCEL_Y_SQUARE_reg_3 : 0 0 : 1100 1100 : Used 1 time 0
 Sort Area is Nexys4DdrUserDemo__GC0 Accel_Calculation/ACCEL_Z_SQUARE_reg_2 : 0 0 : 1100 1100 : Used 1 time 0
 Sort Area is Vga__GC0 XADC.temp_xad_scaled_reg_0 : 0 0 : 797 797 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------------------+--------------+---------------+----------------+
|Module Name                   | RTL Object   | Depth x Width | Implemented As | 
+------------------------------+--------------+---------------+----------------+
|mig_7series_v4_2_ddr_prbs_gen | mem_out      | 256x18        | LUT            | 
|MouseDisplay                  | mouserom[0]  | 256x2         | LUT            | 
|OverlayCtl                    | OVERLAY_RAM5 | 262144x1      | LUT            | 
|OverlayCtl                    | OVERLAY_RAM4 | 262144x1      | LUT            | 
|OverlayCtl                    | OVERLAY_RAM3 | 262144x1      | LUT            | 
|OverlayCtl                    | OVERLAY_RAM2 | 262144x1      | LUT            | 
|OverlayCtl                    | OVERLAY_RAM1 | 262144x1      | LUT            | 
+------------------------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+----------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Inst_MicDisplay | sample_buf_ram_reg | 2 K x 9(READ_FIRST)    | W |   | 2 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------+---------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name               | RTL Object                                                                            | Inference | Size (Depth x Width) | Primitives   | 
+--------------------------+---------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|\Inst_Audio/DDR/Inst_DDR  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied   | 16 x 80              | RAM32M x 14  | 
|\Inst_Audio/DDR/Inst_DDR  | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14  | 
|\Inst_Audio/DDR/Inst_DDR  | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14  | 
|\Inst_Audio/DDR/Inst_DDR  | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14  | 
|\Inst_Audio/DDR/Inst_DDR  | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14  | 
|\Inst_Audio/DDR/Inst_DDR  | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14  | 
+--------------------------+---------------------------------------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|TempDisplay      | ((A:0x3eff3)*B'')' | 18     | 12     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|AccelerometerCtl | (A2*B2)'           | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AccelerometerCtl | (A2*B2)'           | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AccelerometerCtl | (A2*B2)'           | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 347 of c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/constraints/ddr.xdc. [c:/Work/Nexys-A7/Nexys-A7-HW/src/ip/ddr/ddr/user_design/constraints/ddr.xdc:347]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:57 ; elapsed = 00:03:19 . Memory (MB): peak = 3317.328 ; gain = 2333.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:59 ; elapsed = 00:03:20 . Memory (MB): peak = 3317.328 ; gain = 2333.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Inst_MicDisplay | sample_buf_ram_reg | 2 K x 9(READ_FIRST)    | W |   | 2 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+--------------------------+---------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name               | RTL Object                                                                            | Inference | Size (Depth x Width) | Primitives   | 
+--------------------------+---------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|\Inst_Audio/DDR/Inst_DDR  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied   | 16 x 80              | RAM32M x 14  | 
|\Inst_Audio/DDR/Inst_DDR  | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14  | 
|\Inst_Audio/DDR/Inst_DDR  | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14  | 
|\Inst_Audio/DDR/Inst_DDR  | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14  | 
|\Inst_Audio/DDR/Inst_DDR  | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14  | 
|\Inst_Audio/DDR/Inst_DDR  | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14  | 
+--------------------------+---------------------------------------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-7052] The timing for the instance Inst_VGA/Inst_MicDisplay/sample_buf_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:04 ; elapsed = 00:03:25 . Memory (MB): peak = 3317.328 ; gain = 2333.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_enstg2_f_div2r1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_enstg2_f_div2r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_enstg2_f_div2r3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_fincdec_div2r1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_fincdec_div2r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_fincdec_div2r3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_load_div2r1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_load_div2r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_load_div2r3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/rst_stg1_cal_div2r1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/rst_stg1_cal_div2r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_reg_l_div2r1_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_reg_l_div2r1_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_reg_l_div2r1_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_reg_l_div2r1_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_reg_l_div2r1_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_reg_l_div2r1_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_reg_l_div2r2_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_reg_l_div2r2_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_reg_l_div2r2_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_reg_l_div2r2_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_reg_l_div2r2_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_reg_l_div2r2_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_reg_l_div2r3_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_reg_l_div2r3_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_reg_l_div2r3_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_reg_l_div2r3_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_reg_l_div2r3_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_stg2_reg_l_div2r3_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/pi_dqs_find_rst_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:07 ; elapsed = 00:03:28 . Memory (MB): peak = 3317.328 ; gain = 2333.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:07 ; elapsed = 00:03:28 . Memory (MB): peak = 3317.328 ; gain = 2333.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:08 ; elapsed = 00:03:29 . Memory (MB): peak = 3317.328 ; gain = 2333.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:08 ; elapsed = 00:03:29 . Memory (MB): peak = 3317.328 ; gain = 2333.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:09 ; elapsed = 00:03:30 . Memory (MB): peak = 3317.328 ; gain = 2333.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:09 ; elapsed = 00:03:30 . Memory (MB): peak = 3317.328 ; gain = 2333.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Vga__GC0    | Inst_MicDisplay/mic_sr_reg_reg[374]                                                                                                                                                  | 375    | 1     | NO           | NO                 | YES               | 0      | 12      | 
|ddr         | u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_req_r_lcl_reg                                                                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr         | u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr         | u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr         | u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r6_reg                                                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr         | u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r4_reg                                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr         | u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r4_reg                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr         | u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr         | u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr         | u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr         | u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr         | u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr         | u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ddr         | u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|AccelerometerCtl | (A'*B')'    | 30     | 18     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|AccelerometerCtl | (A'*B')'    | 30     | 18     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|AccelerometerCtl | (A'*B')'    | 30     | 18     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|TempDisplay      | (A*B'')'    | 18     | 12     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 1    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ClkGen        |         1|
|2     |Square_Root   |         1|
|3     |BRAM_1        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |BRAM_1_bbox           |     1|
|2     |ClkGen_bbox           |     1|
|3     |Square_Root_bbox      |     1|
|4     |BUFG                  |     3|
|5     |BUFH                  |     1|
|6     |BUFIO                 |     1|
|7     |CARRY4                |   571|
|8     |DSP48E1               |     4|
|10    |IDELAYCTRL            |     1|
|11    |IDELAYE2              |    16|
|12    |IN_FIFO               |     2|
|13    |ISERDESE2             |    16|
|14    |LUT1                  |   605|
|15    |LUT2                  |  1424|
|16    |LUT3                  |   988|
|17    |LUT4                  |  1364|
|18    |LUT5                  |  1411|
|19    |LUT6                  |  3667|
|20    |MMCME2_ADV            |     1|
|21    |MUXF7                 |   300|
|22    |MUXF8                 |    41|
|23    |ODDR                  |     5|
|24    |OSERDESE2             |    42|
|27    |OUT_FIFO              |     4|
|29    |PHASER_IN_PHY         |     2|
|30    |PHASER_OUT_PHY        |     4|
|32    |PHASER_REF            |     1|
|33    |PHY_CONTROL           |     1|
|34    |PLLE2_ADV             |     1|
|35    |RAM32M                |    88|
|36    |RAM32X1D              |     2|
|37    |RAMB18E1              |     1|
|38    |SRL16E                |    16|
|39    |SRLC32E               |    13|
|40    |XADC                  |     1|
|41    |FDCE                  |    76|
|42    |FDPE                  |    77|
|43    |FDRE                  |  4928|
|44    |FDSE                  |   142|
|45    |IBUF                  |    24|
|46    |IOBUF                 |     4|
|47    |IOBUFDS_INTERMDISABLE |     2|
|48    |IOBUF_INTERMDISABLE   |    16|
|49    |OBUF                  |    80|
|50    |OBUFDS                |     1|
|51    |OBUFT                 |     3|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:09 ; elapsed = 00:03:30 . Memory (MB): peak = 3317.328 ; gain = 2333.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 157 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:45 ; elapsed = 00:03:25 . Memory (MB): peak = 3317.328 ; gain = 2333.402
Synthesis Optimization Complete : Time (s): cpu = 00:03:09 ; elapsed = 00:03:31 . Memory (MB): peak = 3317.328 ; gain = 2333.402
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 3317.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1070 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3317.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 113 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 88 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

Synth Design complete | Checksum: 1a63ded6
INFO: [Common 17-83] Releasing license: Synthesis
575 Infos, 352 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:16 ; elapsed = 00:03:38 . Memory (MB): peak = 3317.328 ; gain = 2749.863
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3317.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Work/Nexys-A7/Nexys-A7-HW/proj/Nexys-A7-HW.runs/synth_1/Nexys4DdrUserDemo.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Nexys4DdrUserDemo_utilization_synth.rpt -pb Nexys4DdrUserDemo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 26 01:39:02 2024...
