INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/FPGA/FPGA_FOC/vivado_FOC/vivado_FOC.srcs/sources_1/new/f_30M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_30M
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/FPGA/FPGA_FOC/vivado_FOC/vivado_FOC.srcs/sources_1/new/adc_ad7928.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_ad7928
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/FPGA/FPGA_FOC/vivado_FOC/vivado_FOC.srcs/sources_1/new/cartesian2polar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cartesian2polar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/FPGA/FPGA_FOC/vivado_FOC/vivado_FOC.srcs/sources_1/new/clark_tr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clark_tr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/FPGA/FPGA_FOC/vivado_FOC/vivado_FOC.srcs/sources_1/new/foc_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foc_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/FPGA/FPGA_FOC/vivado_FOC/vivado_FOC.srcs/sources_1/new/hold_detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hold_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/FPGA/FPGA_FOC/vivado_FOC/vivado_FOC.srcs/sources_1/new/i2c_register_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_register_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/FPGA/FPGA_FOC/vivado_FOC/vivado_FOC.srcs/sources_1/new/park_tr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module park_tr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/FPGA/FPGA_FOC/vivado_FOC/vivado_FOC.srcs/sources_1/new/pi_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pi_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/FPGA/FPGA_FOC/vivado_FOC/vivado_FOC.srcs/sources_1/new/sincos.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sincos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/FPGA/FPGA_FOC/vivado_FOC/vivado_FOC.srcs/sources_1/new/svpwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svpwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/FPGA/FPGA_FOC/vivado_FOC/vivado_FOC.srcs/sources_1/new/uart_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/FPGA/FPGA_FOC/vivado_FOC/vivado_FOC.srcs/sources_1/new/fpga_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/FPGA/FPGA_FOC/vivado_FOC/vivado_FOC.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
