/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire [7:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [9:0] celloutsig_0_26z;
  wire [16:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_38z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [20:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_1z + celloutsig_0_6z[9:4];
  assign celloutsig_0_8z = celloutsig_0_0z[6:0] + celloutsig_0_2z[10:4];
  assign celloutsig_0_10z = celloutsig_0_2z[5:2] + { in_data[82:80], celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_6z[9:0], celloutsig_0_7z } + { celloutsig_0_6z[11:0], celloutsig_0_10z };
  assign celloutsig_0_13z = { celloutsig_0_0z[6:5], celloutsig_0_5z } + { celloutsig_0_0z[4:3], celloutsig_0_4z };
  assign celloutsig_0_23z = celloutsig_0_8z[3:0] + celloutsig_0_7z[4:1];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 11'h000;
    else _00_ <= { celloutsig_0_2z[9:8], celloutsig_0_22z, celloutsig_0_16z };
  assign celloutsig_0_4z = celloutsig_0_2z[9:1] === in_data[79:71];
  assign celloutsig_0_5z = { celloutsig_0_2z[13:8], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z } === { in_data[60:51], celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_0z[4:2], celloutsig_0_5z, celloutsig_0_17z } === celloutsig_0_11z[13:7];
  assign celloutsig_1_5z = { in_data[183:179], celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, in_data[138:133] };
  assign celloutsig_1_19z = { in_data[115:107], celloutsig_1_5z } % { 1'h1, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_6z };
  assign celloutsig_0_9z = celloutsig_0_7z[5:2] % { 1'h1, celloutsig_0_1z[2:0] };
  assign celloutsig_0_15z = { celloutsig_0_2z[9:6], celloutsig_0_3z } % { 1'h1, celloutsig_0_13z[1:0], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_16z = celloutsig_0_6z[10:3] % { 1'h1, celloutsig_0_6z[10:4] };
  assign celloutsig_0_17z = celloutsig_0_15z[4:2] % { 1'h1, celloutsig_0_8z[4:3] };
  assign celloutsig_0_19z = { celloutsig_0_6z[4:3], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z } % { 1'h1, celloutsig_0_15z[14:6] };
  assign celloutsig_0_20z = celloutsig_0_19z % { 1'h1, celloutsig_0_6z[6:2], celloutsig_0_9z };
  assign celloutsig_0_2z = { in_data[48:44], celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, celloutsig_0_1z[4:1], celloutsig_0_1z, celloutsig_0_1z[5:1], in_data[0] };
  assign celloutsig_0_26z = celloutsig_0_11z[13:4] % { 1'h1, celloutsig_0_24z[3:0], celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_21z };
  assign celloutsig_0_38z = { celloutsig_0_36z[2:1], celloutsig_0_5z, celloutsig_0_21z } % { 1'h1, celloutsig_0_26z[5:4], in_data[0] };
  assign celloutsig_1_0z = in_data[154:143] % { 1'h1, in_data[179:169] };
  assign celloutsig_0_24z = celloutsig_0_20z[9:4] % { 1'h1, celloutsig_0_2z[6:2] };
  assign celloutsig_1_6z = & { celloutsig_1_5z[6:5], celloutsig_1_0z };
  assign celloutsig_0_12z = & celloutsig_0_1z[4:2];
  assign celloutsig_1_18z = celloutsig_1_4z[15] & celloutsig_1_16z[4];
  assign celloutsig_0_14z = celloutsig_0_7z[4] & celloutsig_0_7z[5];
  assign celloutsig_0_43z = | { celloutsig_0_12z, celloutsig_0_3z[8:4] };
  assign celloutsig_0_44z = _00_[2:0] <<< { celloutsig_0_38z[3], celloutsig_0_33z, celloutsig_0_43z };
  assign celloutsig_1_16z = celloutsig_1_5z <<< celloutsig_1_5z;
  assign celloutsig_0_1z = celloutsig_0_0z[7:2] <<< celloutsig_0_0z[5:0];
  assign celloutsig_0_0z = in_data[27:20] ^ in_data[34:27];
  assign celloutsig_0_3z = in_data[17:4] ^ in_data[69:56];
  assign celloutsig_0_36z = celloutsig_0_11z[9:7] ^ _00_[5:3];
  assign celloutsig_0_6z = { celloutsig_0_0z[5:0], celloutsig_0_0z } ^ in_data[57:44];
  assign celloutsig_0_33z = ~((in_data[19] & celloutsig_0_20z[8]) | celloutsig_0_23z[0]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[10] & celloutsig_1_0z[7]) | in_data[179]);
  assign celloutsig_1_3z = ~((in_data[159] & celloutsig_1_2z[2]) | 1'h0);
  assign celloutsig_0_21z = ~((celloutsig_0_8z[6] & celloutsig_0_14z) | celloutsig_0_19z[0]);
  assign celloutsig_0_22z = ~((celloutsig_0_0z[0] & in_data[45]) | celloutsig_0_0z[6]);
  assign celloutsig_1_2z[2:0] = celloutsig_1_0z[3:1] ^ { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign { celloutsig_1_4z[2:0], celloutsig_1_4z[20:9] } = { celloutsig_1_2z[2:0], in_data[166:155] } ^ { celloutsig_1_2z[1:0], celloutsig_1_1z, celloutsig_1_0z[11:1], celloutsig_1_1z };
  assign celloutsig_1_2z[7:3] = 5'h00;
  assign celloutsig_1_4z[8:3] = { in_data[154], 4'h0, celloutsig_1_2z[2] };
  assign { out_data[128], out_data[111:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
