Parsing VHDL file "C:/Users/mohammed.bensalah/Documents/GitHub/DCF77_SN_Part2/dcf_77_complete.ews/design.hdl/DCF77_Receiver_tb.vhd" into library design
