   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "driver_adc.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.__NVIC_EnableIRQ,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	__NVIC_EnableIRQ:
  25              	.LFB105:
  26              	 .file 1 "C:/CODE/Licenta/Libraries/CMSIS/Include/core_cm4.h"
   1:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V5.1.0
   5:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  * @date     13. March 2019
   6:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /*
   8:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  *
  10:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  *
  12:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  *
  16:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  *
  18:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
  24:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
  25:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__clang__)
  28:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #endif
  30:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
  31:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
  34:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
  36:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #endif
  39:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
  40:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
  41:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
  44:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
  47:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
  50:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
  53:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
  54:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
  55:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
  59:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   @{
  61:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
  63:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_version.h"
  64:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
  65:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* CMSIS CM4 definitions */
  66:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
  71:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
  73:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** */
  76:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  77:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  80:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #else
  81:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  83:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  84:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #else
  85:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  86:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  87:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
  88:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_FP
  90:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  92:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #else
  93:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  95:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  96:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #else
  97:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  98:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  99:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 100:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 101:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 104:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #else
 105:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 107:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 108:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #else
 109:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 110:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 111:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 112:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 113:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 114:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 116:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #else
 117:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 119:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 120:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #else
 121:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 122:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 123:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 124:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 136:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 137:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 138:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 148:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 149:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 160:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #endif
 161:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 162:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 164:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 165:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 166:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** }
 167:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #endif
 168:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 169:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 171:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 173:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 176:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 177:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 178:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #endif
 179:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 180:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 184:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 186:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 187:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 189:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 191:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 192:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 194:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 196:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 197:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 201:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 202:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 206:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #endif
 207:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 208:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
 210:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 212:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** */
 216:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #else
 219:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #endif
 221:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 224:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 225:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 229:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 230:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 231:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 232:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 233:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 234:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 235:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 236:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 237:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 238:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 239:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 240:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 241:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 242:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 243:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 244:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
 245:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** */
 248:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 249:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
 250:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 251:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 253:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   @{
 254:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
 255:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 256:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
 257:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
 259:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 260:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
 261:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   struct
 262:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   {
 263:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 274:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 275:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 276:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 279:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 282:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 285:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 288:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 291:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 294:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 295:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
 296:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
 298:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 299:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
 300:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   struct
 301:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   {
 302:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 307:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 308:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 309:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 312:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 313:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
 314:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
 316:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 317:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
 318:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   struct
 319:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   {
 320:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 335:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 336:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 337:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 340:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 343:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 346:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 349:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 352:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 355:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 358:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 361:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 364:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 367:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 368:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
 369:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
 371:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 372:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
 373:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   struct
 374:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   {
 375:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 382:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 383:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 384:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 387:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 390:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 393:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 395:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 396:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
 397:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 398:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   @{
 401:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
 402:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 403:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
 404:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
 406:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 407:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
 408:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 410:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[24U];
 412:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 414:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 416:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 418:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 420:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 422:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 423:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 427:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 429:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 430:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
 431:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 432:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   @{
 435:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
 436:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 437:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
 438:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
 440:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 441:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
 442:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 462:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 464:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 465:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 466:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 469:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 472:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 475:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 478:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 481:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 485:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 488:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 491:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 494:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 497:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 500:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 503:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 506:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 509:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 512:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 516:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 520:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 523:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 526:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 529:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 532:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 535:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 538:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 539:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 542:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 545:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 548:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 552:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 555:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 558:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 561:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 564:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 567:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 571:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 574:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 577:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 580:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 583:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 586:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 589:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 592:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 595:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 598:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 601:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 604:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 607:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 610:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 614:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 617:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 620:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 624:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 627:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 630:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 633:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 636:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 639:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 643:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 646:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 649:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 652:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 655:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 658:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 661:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 665:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 668:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 671:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 674:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 677:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 680:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 684:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 687:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 690:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 694:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 697:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 700:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 703:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 706:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 708:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 709:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
 710:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 711:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   @{
 714:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
 715:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 716:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
 717:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
 719:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 720:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
 721:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 722:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 725:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 726:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 730:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 734:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 737:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 740:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 743:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 746:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 748:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 749:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
 750:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 751:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   @{
 754:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
 755:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 756:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
 757:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
 759:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 760:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
 761:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 766:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 767:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 771:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 774:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 777:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 780:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 781:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 784:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 785:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 788:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 792:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 795:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 798:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 800:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 801:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
 802:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 803:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   @{
 806:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
 807:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 808:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
 809:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
 811:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 812:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
 813:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 814:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   {
 815:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 820:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 822:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 824:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[32U];
 826:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 827:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 828:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 829:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 830:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 831:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 832:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 833:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 834:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 835:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 836:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 837:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 838:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 839:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 840:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 841:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 842:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 843:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 844:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 845:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 846:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 847:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 848:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 849:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 850:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 851:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 852:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 853:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 854:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 855:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 856:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 857:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 858:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 859:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 860:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 861:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 862:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 863:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 864:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 865:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 866:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 867:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 868:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 869:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 870:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 871:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 872:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 873:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 874:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 875:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 876:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 880:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 883:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 886:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 888:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 889:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
 890:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 891:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   @{
 894:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
 895:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 896:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
 897:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
 899:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 900:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
 901:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 913:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 917:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 921:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 925:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 926:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 927:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 930:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 933:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 936:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 939:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 942:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 945:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 948:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 951:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 954:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 957:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 960:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 963:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 966:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 969:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 972:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 975:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 978:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 981:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 985:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 989:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 993:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
 997:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1001:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1005:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1009:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1012:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1015:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1018:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1021:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1024:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1027:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1030:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1033:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1035:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1036:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1037:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1038:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   @{
1041:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1042:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1043:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1044:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1046:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1047:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
1048:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1051:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1053:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1055:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1059:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1060:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1063:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1067:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1070:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1073:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1074:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1078:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1082:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1086:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1089:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1092:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1095:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1099:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1102:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1106:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1110:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1113:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1116:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1119:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1122:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1125:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1128:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1130:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1131:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1132:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1133:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1134:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1135:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1136:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1137:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1138:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1139:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1140:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1141:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1142:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1143:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1144:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1145:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1146:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1147:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1148:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1149:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1150:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1151:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1152:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1153:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1154:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1155:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1156:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1157:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1158:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1159:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1160:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1161:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1162:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1163:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1164:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1165:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1166:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1167:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1168:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1169:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1170:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1171:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1172:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1173:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1174:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1175:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1176:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1177:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1178:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1179:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1180:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1181:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1182:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1183:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1184:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1185:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1186:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1187:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1188:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1189:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1190:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1191:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1192:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1193:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1194:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1195:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1196:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1197:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1198:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1199:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1200:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1201:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1202:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   @{
1203:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1204:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1205:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1206:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1207:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1208:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1209:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
1210:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1211:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1212:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1213:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1214:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1215:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1216:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1217:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1218:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1219:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1220:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1221:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1222:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1223:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1224:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1225:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1226:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1227:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1228:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1229:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1230:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1231:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1232:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1233:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1234:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1235:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1236:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1237:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1238:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1239:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1240:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1241:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1242:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1243:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1244:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1245:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1246:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1247:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1248:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1249:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1250:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1251:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1252:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1253:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1254:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1255:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1256:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1257:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1258:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1259:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1260:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1261:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1262:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1263:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1264:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1265:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1266:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1267:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1268:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1269:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1270:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1271:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1272:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1273:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1274:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1275:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1276:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1277:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1278:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1279:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1280:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1281:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1282:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1283:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1284:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1285:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1286:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1287:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1288:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1289:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1290:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1291:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1292:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1293:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1294:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1295:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1296:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1297:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1298:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   @{
1299:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1300:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1301:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1302:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1303:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1304:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1305:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
1306:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1307:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1308:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1309:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1310:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1311:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1312:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1313:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1314:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1315:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1316:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1317:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1318:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1319:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1320:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1321:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1322:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1323:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1324:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1325:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1326:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1327:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1328:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1329:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1330:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1331:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1332:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1333:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1334:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1335:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1336:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1337:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1338:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1339:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1340:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1341:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1342:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1343:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1344:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1345:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1346:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1347:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1348:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1349:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1350:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1351:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1352:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1353:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1354:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1355:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1356:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1357:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1358:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1359:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1360:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1361:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1362:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1363:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1364:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1365:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1366:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1367:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1368:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1369:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1370:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1371:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1372:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1373:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1374:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1375:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1376:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1377:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1378:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1379:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1380:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1381:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1382:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1383:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1384:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1385:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1386:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1387:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1388:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1389:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1390:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1391:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1392:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1393:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1394:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1395:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1396:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1397:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1398:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1399:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1400:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1401:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1402:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1403:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1404:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1405:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1406:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1407:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1408:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1409:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1410:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   @{
1411:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1412:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1413:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1414:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1415:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1416:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1417:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
1418:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1419:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1420:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1421:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1422:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1423:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1424:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1425:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1426:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1427:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1428:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1429:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1430:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1431:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1432:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1433:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1434:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1435:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1436:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1437:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1438:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1439:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1440:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1441:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1442:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1443:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1444:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1445:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1446:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1447:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1448:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1449:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1450:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1451:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1452:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1453:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1454:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1455:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1456:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1457:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1458:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1459:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1460:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1461:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1462:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1463:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1464:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1465:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1466:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1467:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1468:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1469:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1470:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1471:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1472:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1473:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1474:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1475:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1476:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1477:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1478:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1479:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1480:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1481:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1482:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1483:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1484:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1485:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1486:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1487:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1488:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1489:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1490:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1491:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1492:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1493:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1494:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1495:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1496:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1497:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1498:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1499:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1500:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1501:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1502:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1503:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1504:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1505:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1506:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1507:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1508:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1509:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1510:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1511:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1512:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1513:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1514:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1515:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   @{
1516:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1517:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1518:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1519:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1520:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1521:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1522:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1523:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** */
1524:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1525:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1526:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1527:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1528:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1529:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1530:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1531:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** */
1532:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1533:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1534:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1535:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1536:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1537:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1538:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1539:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1540:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1541:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   @{
1542:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1543:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1544:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1545:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1546:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1547:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1548:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1549:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1550:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1551:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1552:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1553:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1554:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1555:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1556:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1557:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1558:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1559:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1560:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1561:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1562:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1563:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1564:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1565:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1566:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #endif
1567:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1568:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1569:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1570:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1571:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1572:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1573:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1574:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1575:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1576:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1577:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1578:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1579:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1580:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1581:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1582:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1583:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1584:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1585:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** */
1586:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1587:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1588:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1589:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1590:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1591:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1592:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1593:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1594:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   @{
1595:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1596:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1597:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1598:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1599:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1600:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1601:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1602:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #else
1603:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1604:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1605:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1606:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1607:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1608:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1609:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1610:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1611:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1612:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1613:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1614:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1615:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1616:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1617:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1618:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1619:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1620:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1621:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1622:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #else
1623:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1624:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1625:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1626:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1627:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1628:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1629:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1630:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1631:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1632:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1633:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1634:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1635:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1636:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1637:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1638:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1639:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1640:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1641:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1642:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1643:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1644:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1645:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1646:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1647:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1648:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1649:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
1650:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1651:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1652:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1653:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1654:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1655:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1656:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1657:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1658:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1659:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** }
1660:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1661:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1662:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1663:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1664:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1665:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1666:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1667:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1668:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
1669:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1670:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** }
1671:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1672:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1673:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1674:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable Interrupt
1675:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1676:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1677:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1678:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1679:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1680:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1680 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 0346     	 mov r3,r0
  43 0008 FB71     	 strb r3,[r7,#7]
1681:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  44              	 .loc 1 1681 0
  45 000a 97F90730 	 ldrsb r3,[r7,#7]
  46 000e 002B     	 cmp r3,#0
  47 0010 0BDB     	 blt .L1
1682:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   {
1683:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  48              	 .loc 1 1683 0
  49 0012 0849     	 ldr r1,.L3
  50 0014 97F90730 	 ldrsb r3,[r7,#7]
  51 0018 5B09     	 lsrs r3,r3,#5
  52 001a FA79     	 ldrb r2,[r7,#7]
  53 001c 02F01F02 	 and r2,r2,#31
  54 0020 0120     	 movs r0,#1
  55 0022 00FA02F2 	 lsl r2,r0,r2
  56 0026 41F82320 	 str r2,[r1,r3,lsl#2]
  57              	.L1:
1684:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   }
1685:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** }
  58              	 .loc 1 1685 0
  59 002a 0C37     	 adds r7,r7,#12
  60              	.LCFI3:
  61              	 .cfi_def_cfa_offset 4
  62 002c BD46     	 mov sp,r7
  63              	.LCFI4:
  64              	 .cfi_def_cfa_register 13
  65              	 
  66 002e 5DF8047B 	 ldr r7,[sp],#4
  67              	.LCFI5:
  68              	 .cfi_restore 7
  69              	 .cfi_def_cfa_offset 0
  70 0032 7047     	 bx lr
  71              	.L4:
  72              	 .align 2
  73              	.L3:
  74 0034 00E100E0 	 .word -536813312
  75              	 .cfi_endproc
  76              	.LFE105:
  78              	 .section .text.__NVIC_ClearPendingIRQ,"ax",%progbits
  79              	 .align 2
  80              	 .thumb
  81              	 .thumb_func
  83              	__NVIC_ClearPendingIRQ:
  84              	.LFB110:
1686:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1687:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1688:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1689:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1690:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1691:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1692:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1693:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1694:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1695:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1696:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1697:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
1698:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1699:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   {
1700:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1701:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   }
1702:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   else
1703:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   {
1704:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1705:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   }
1706:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** }
1707:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1708:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1709:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1710:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable Interrupt
1711:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1712:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1713:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1714:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1715:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1716:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
1717:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1718:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   {
1719:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1720:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     __DSB();
1721:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     __ISB();
1722:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   }
1723:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** }
1724:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1725:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1726:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1727:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1728:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1729:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1730:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1731:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1732:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1733:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1734:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1735:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
1736:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1737:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   {
1738:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1739:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   }
1740:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   else
1741:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   {
1742:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1743:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   }
1744:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** }
1745:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1746:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1747:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1748:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1749:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1750:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1751:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1752:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1753:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1754:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
1755:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1756:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   {
1757:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1758:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   }
1759:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** }
1760:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1761:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1762:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1763:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1764:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1765:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1766:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1767:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1768:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1769:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
  85              	 .loc 1 1769 0
  86              	 .cfi_startproc
  87              	 
  88              	 
  89              	 
  90 0000 80B4     	 push {r7}
  91              	.LCFI6:
  92              	 .cfi_def_cfa_offset 4
  93              	 .cfi_offset 7,-4
  94 0002 83B0     	 sub sp,sp,#12
  95              	.LCFI7:
  96              	 .cfi_def_cfa_offset 16
  97 0004 00AF     	 add r7,sp,#0
  98              	.LCFI8:
  99              	 .cfi_def_cfa_register 7
 100 0006 0346     	 mov r3,r0
 101 0008 FB71     	 strb r3,[r7,#7]
1770:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 102              	 .loc 1 1770 0
 103 000a 97F90730 	 ldrsb r3,[r7,#7]
 104 000e 002B     	 cmp r3,#0
 105 0010 0CDB     	 blt .L5
1771:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   {
1772:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 106              	 .loc 1 1772 0
 107 0012 0949     	 ldr r1,.L7
 108 0014 97F90730 	 ldrsb r3,[r7,#7]
 109 0018 5B09     	 lsrs r3,r3,#5
 110 001a FA79     	 ldrb r2,[r7,#7]
 111 001c 02F01F02 	 and r2,r2,#31
 112 0020 0120     	 movs r0,#1
 113 0022 00FA02F2 	 lsl r2,r0,r2
 114 0026 6033     	 adds r3,r3,#96
 115 0028 41F82320 	 str r2,[r1,r3,lsl#2]
 116              	.L5:
1773:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   }
1774:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** }
 117              	 .loc 1 1774 0
 118 002c 0C37     	 adds r7,r7,#12
 119              	.LCFI9:
 120              	 .cfi_def_cfa_offset 4
 121 002e BD46     	 mov sp,r7
 122              	.LCFI10:
 123              	 .cfi_def_cfa_register 13
 124              	 
 125 0030 5DF8047B 	 ldr r7,[sp],#4
 126              	.LCFI11:
 127              	 .cfi_restore 7
 128              	 .cfi_def_cfa_offset 0
 129 0034 7047     	 bx lr
 130              	.L8:
 131 0036 00BF     	 .align 2
 132              	.L7:
 133 0038 00E100E0 	 .word -536813312
 134              	 .cfi_endproc
 135              	.LFE110:
 137              	 .section .text.__NVIC_SetPriority,"ax",%progbits
 138              	 .align 2
 139              	 .thumb
 140              	 .thumb_func
 142              	__NVIC_SetPriority:
 143              	.LFB112:
1775:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1776:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1777:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1778:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1779:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1780:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1781:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1782:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1783:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1784:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1785:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1786:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
1787:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1788:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   {
1789:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1790:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   }
1791:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   else
1792:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   {
1793:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1794:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   }
1795:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** }
1796:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1797:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** 
1798:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** /**
1799:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1800:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1801:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1802:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1803:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1804:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1805:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1806:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****  */
1807:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1808:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** {
 144              	 .loc 1 1808 0
 145              	 .cfi_startproc
 146              	 
 147              	 
 148              	 
 149 0000 80B4     	 push {r7}
 150              	.LCFI12:
 151              	 .cfi_def_cfa_offset 4
 152              	 .cfi_offset 7,-4
 153 0002 83B0     	 sub sp,sp,#12
 154              	.LCFI13:
 155              	 .cfi_def_cfa_offset 16
 156 0004 00AF     	 add r7,sp,#0
 157              	.LCFI14:
 158              	 .cfi_def_cfa_register 7
 159 0006 0346     	 mov r3,r0
 160 0008 3960     	 str r1,[r7]
 161 000a FB71     	 strb r3,[r7,#7]
1809:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 162              	 .loc 1 1809 0
 163 000c 97F90730 	 ldrsb r3,[r7,#7]
 164 0010 002B     	 cmp r3,#0
 165 0012 0ADB     	 blt .L10
1810:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   {
1811:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 166              	 .loc 1 1811 0
 167 0014 0D49     	 ldr r1,.L12
 168 0016 97F90730 	 ldrsb r3,[r7,#7]
 169 001a 3A68     	 ldr r2,[r7]
 170 001c D2B2     	 uxtb r2,r2
 171 001e 9200     	 lsls r2,r2,#2
 172 0020 D2B2     	 uxtb r2,r2
 173 0022 0B44     	 add r3,r3,r1
 174 0024 83F80023 	 strb r2,[r3,#768]
 175 0028 0AE0     	 b .L9
 176              	.L10:
1812:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   }
1813:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   else
1814:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   {
1815:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 177              	 .loc 1 1815 0
 178 002a 0949     	 ldr r1,.L12+4
 179 002c FB79     	 ldrb r3,[r7,#7]
 180 002e 03F00F03 	 and r3,r3,#15
 181 0032 043B     	 subs r3,r3,#4
 182 0034 3A68     	 ldr r2,[r7]
 183 0036 D2B2     	 uxtb r2,r2
 184 0038 9200     	 lsls r2,r2,#2
 185 003a D2B2     	 uxtb r2,r2
 186 003c 0B44     	 add r3,r3,r1
 187 003e 1A76     	 strb r2,[r3,#24]
 188              	.L9:
1816:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h ****   }
1817:C:/CODE/Licenta/Libraries/CMSIS/Include\core_cm4.h **** }
 189              	 .loc 1 1817 0
 190 0040 0C37     	 adds r7,r7,#12
 191              	.LCFI15:
 192              	 .cfi_def_cfa_offset 4
 193 0042 BD46     	 mov sp,r7
 194              	.LCFI16:
 195              	 .cfi_def_cfa_register 13
 196              	 
 197 0044 5DF8047B 	 ldr r7,[sp],#4
 198              	.LCFI17:
 199              	 .cfi_restore 7
 200              	 .cfi_def_cfa_offset 0
 201 0048 7047     	 bx lr
 202              	.L13:
 203 004a 00BF     	 .align 2
 204              	.L12:
 205 004c 00E100E0 	 .word -536813312
 206 0050 00ED00E0 	 .word -536810240
 207              	 .cfi_endproc
 208              	.LFE112:
 210              	 .comm CCU8_CC8_CR1_CR1_Value,4,4
 211              	 .comm u_mot_dig,4,4
 212              	 .comm u_log_dig,4,4
 213              	 .comm u_mot,4,4
 214              	 .comm u_log,4,4
 215              	 .global interrupt_counter_slow_loop
 216              	 .section .bss.interrupt_counter_slow_loop,"aw",%nobits
 217              	 .align 1
 220              	interrupt_counter_slow_loop:
 221 0000 0000     	 .space 2
 222              	 .global interrupt_counter_fast_loop
 223              	 .section .bss.interrupt_counter_fast_loop,"aw",%nobits
 224              	 .align 1
 227              	interrupt_counter_fast_loop:
 228 0000 0000     	 .space 2
 229              	 .global interrupt_counter_timer
 230              	 .section .bss.interrupt_counter_timer,"aw",%nobits
 231              	 .align 1
 234              	interrupt_counter_timer:
 235 0000 0000     	 .space 2
 236              	 .global interrupt_counter_ref_gen
 237              	 .section .bss.interrupt_counter_ref_gen,"aw",%nobits
 238              	 .align 2
 241              	interrupt_counter_ref_gen:
 242 0000 00000000 	 .space 4
 243              	 .global motor_spd
 244              	 .section .bss.motor_spd,"aw",%nobits
 245              	 .align 2
 248              	motor_spd:
 249 0000 00000000 	 .space 4
 250              	 .global mechanical_position_old
 251              	 .section .bss.mechanical_position_old,"aw",%nobits
 252              	 .align 2
 255              	mechanical_position_old:
 256 0000 00000000 	 .space 4
 257              	 .global wait_100_us
 258              	 .section .data.wait_100_us,"aw",%progbits
 259              	 .align 1
 262              	wait_100_us:
 263 0000 0200     	 .short 2
 264              	 .global wait_1_ms
 265              	 .section .data.wait_1_ms,"aw",%progbits
 266              	 .align 1
 269              	wait_1_ms:
 270 0000 1400     	 .short 20
 271              	 .global offset_ia
 272              	 .section .bss.offset_ia,"aw",%nobits
 273              	 .align 2
 276              	offset_ia:
 277 0000 00000000 	 .space 4
 278              	 .global offset_ib
 279              	 .section .bss.offset_ib,"aw",%nobits
 280              	 .align 2
 283              	offset_ib:
 284 0000 00000000 	 .space 4
 285              	 .global offset_ic
 286              	 .section .bss.offset_ic,"aw",%nobits
 287              	 .align 2
 290              	offset_ic:
 291 0000 00000000 	 .space 4
 292              	 .comm ia,2,2
 293              	 .comm ib,2,2
 294              	 .comm ic,2,2
 295              	 .comm ia_a,4,4
 296              	 .comm ib_a,4,4
 297              	 .comm ic_a,4,4
 298              	 .comm iq_a,4,4
 299              	 .global interrupt_counter_rpm
 300              	 .section .bss.interrupt_counter_rpm,"aw",%nobits
 301              	 .align 1
 304              	interrupt_counter_rpm:
 305 0000 0000     	 .space 2
 306              	 .comm ia_32,4,4
 307              	 .comm ib_32,4,4
 308              	 .comm ic_32,4,4
 309              	 .global signal_ia_test
 310              	 .section .bss.signal_ia_test,"aw",%nobits
 311              	 .align 2
 314              	signal_ia_test:
 315 0000 00000000 	 .space 4
 316              	 .global signal_ib_test
 317              	 .section .bss.signal_ib_test,"aw",%nobits
 318              	 .align 2
 321              	signal_ib_test:
 322 0000 00000000 	 .space 4
 323              	 .global signal_ic_test
 324              	 .section .bss.signal_ic_test,"aw",%nobits
 325              	 .align 2
 328              	signal_ic_test:
 329 0000 00000000 	 .space 4
 330              	 .global increment_2_pi
 331              	 .section .bss.increment_2_pi,"aw",%nobits
 332              	 .align 2
 335              	increment_2_pi:
 336 0000 00000000 	 .space 4
 337              	 .comm sin_increment_2_pi,4,4
 338              	 .comm cos_increment_2_pi,4,4
 339              	 .comm sin_plus_cos,4,4
 340              	 .global __aeabi_f2d
 341              	 .global __aeabi_dadd
 342              	 .global __aeabi_d2f
 343              	 .global __aeabi_dcmpge
 344              	 .global __aeabi_dsub
 345              	 .global __aeabi_dmul
 346              	 .section .text.test_ia_id_iq_id,"ax",%progbits
 347              	 .align 2
 348              	 .global test_ia_id_iq_id
 349              	 .thumb
 350              	 .thumb_func
 352              	test_ia_id_iq_id:
 353              	.LFB196:
 354              	 .file 2 "../driver_adc.c"
   1:../driver_adc.c **** #include <stdint.h>
   2:../driver_adc.c **** #include <stdbool.h>
   3:../driver_adc.c **** #include <xmc_common.h>   // includes stdint stdbool stdef stdstring
   4:../driver_adc.c **** #include "driver_pwm.h"
   5:../driver_adc.c **** #include "main.h"
   6:../driver_adc.c **** #include "motor_data_update.h"
   7:../driver_adc.c **** #include "driver_adc.h"
   8:../driver_adc.c **** #include "transform.h"
   9:../driver_adc.c **** #include "io.h"
  10:../driver_adc.c **** #include <probe_scope.h>
  11:../driver_adc.c **** #include "Encoder.h"
  12:../driver_adc.c **** #include "timer.h"
  13:../driver_adc.c **** #include "motor_data_update.h"
  14:../driver_adc.c **** #include "state_machine.h"
  15:../driver_adc.c **** #include "pi_regulator.h"
  16:../driver_adc.c **** #include "reference_generator.h"
  17:../driver_adc.c **** #include "current_protection.h"
  18:../driver_adc.c **** 
  19:../driver_adc.c **** int u_mot_dig, u_log_dig;					// saves the 12bit value read from VADC
  20:../driver_adc.c **** float u_mot, u_log;							// The 12bit value converted into Volts
  21:../driver_adc.c **** uint16_t interrupt_counter_slow_loop = 0;
  22:../driver_adc.c **** uint16_t interrupt_counter_fast_loop = 0;				// counts how many times the interrupt has happened
  23:../driver_adc.c **** uint16_t interrupt_counter_timer = 0;		// used for timer
  24:../driver_adc.c **** uint32_t interrupt_counter_ref_gen = 0;
  25:../driver_adc.c **** int32_t	motor_spd = 0;
  26:../driver_adc.c **** int32_t	mechanical_position_old = 0;
  27:../driver_adc.c **** uint16_t wait_100_us = 2; 					// 50us * wait | 2 = 100us | 1000 = 50ms
  28:../driver_adc.c **** uint16_t wait_1_ms = 20;
  29:../driver_adc.c **** int32_t offset_ia = 0;
  30:../driver_adc.c **** int32_t offset_ib = 0;
  31:../driver_adc.c **** int32_t offset_ic = 0;
  32:../driver_adc.c **** int16_t ia, ib, ic;
  33:../driver_adc.c **** float ia_a, ib_a, ic_a, iq_a;
  34:../driver_adc.c **** uint16_t interrupt_counter_rpm = 0;
  35:../driver_adc.c **** int32_t ia_32, ib_32, ic_32;
  36:../driver_adc.c **** 
  37:../driver_adc.c **** float signal_ia_test = 0, signal_ib_test = 0, signal_ic_test = 0;
  38:../driver_adc.c **** float increment_2_pi = 0;
  39:../driver_adc.c **** float sin_increment_2_pi, cos_increment_2_pi;
  40:../driver_adc.c **** float sin_plus_cos;
  41:../driver_adc.c **** 
  42:../driver_adc.c **** /*
  43:../driver_adc.c ****  * Main VADC interrupts
  44:../driver_adc.c ****  */
  45:../driver_adc.c **** void test_ia_id_iq_id (void)
  46:../driver_adc.c **** {
 355              	 .loc 2 46 0
 356              	 .cfi_startproc
 357              	 
 358              	 
 359 0000 80B5     	 push {r7,lr}
 360              	.LCFI18:
 361              	 .cfi_def_cfa_offset 8
 362              	 .cfi_offset 7,-8
 363              	 .cfi_offset 14,-4
 364 0002 00AF     	 add r7,sp,#0
 365              	.LCFI19:
 366              	 .cfi_def_cfa_register 7
  47:../driver_adc.c **** 	increment_2_pi += 0.01;
 367              	 .loc 2 47 0
 368 0004 724B     	 ldr r3,.L18+48
 369 0006 1B68     	 ldr r3,[r3]
 370 0008 1846     	 mov r0,r3
 371 000a FFF7FEFF 	 bl __aeabi_f2d
 372 000e 0246     	 mov r2,r0
 373 0010 0B46     	 mov r3,r1
 374 0012 1046     	 mov r0,r2
 375 0014 1946     	 mov r1,r3
 376 0016 62A3     	 adr r3,.L18
 377 0018 D3E90023 	 ldrd r2,[r3]
 378 001c FFF7FEFF 	 bl __aeabi_dadd
 379 0020 0246     	 mov r2,r0
 380 0022 0B46     	 mov r3,r1
 381 0024 1046     	 mov r0,r2
 382 0026 1946     	 mov r1,r3
 383 0028 FFF7FEFF 	 bl __aeabi_d2f
 384 002c 0246     	 mov r2,r0
 385 002e 684B     	 ldr r3,.L18+48
 386 0030 1A60     	 str r2,[r3]
  48:../driver_adc.c **** 	if(increment_2_pi >= 2*M_PI)
 387              	 .loc 2 48 0
 388 0032 674B     	 ldr r3,.L18+48
 389 0034 1B68     	 ldr r3,[r3]
 390 0036 1846     	 mov r0,r3
 391 0038 FFF7FEFF 	 bl __aeabi_f2d
 392 003c 0246     	 mov r2,r0
 393 003e 0B46     	 mov r3,r1
 394 0040 1046     	 mov r0,r2
 395 0042 1946     	 mov r1,r3
 396 0044 58A3     	 adr r3,.L18+8
 397 0046 D3E90023 	 ldrd r2,[r3]
 398 004a FFF7FEFF 	 bl __aeabi_dcmpge
 399 004e 0346     	 mov r3,r0
 400 0050 002B     	 cmp r3,#0
 401 0052 03D0     	 beq .L15
  49:../driver_adc.c **** 	{
  50:../driver_adc.c **** 		increment_2_pi = 0;
 402              	 .loc 2 50 0
 403 0054 5E4B     	 ldr r3,.L18+48
 404 0056 4FF00002 	 mov r2,#0
 405 005a 1A60     	 str r2,[r3]
 406              	.L15:
  51:../driver_adc.c **** 	}
  52:../driver_adc.c **** 
  53:../driver_adc.c **** 	signal_ia_test = sin(increment_2_pi - M_PI/2.) * 5000;
 407              	 .loc 2 53 0
 408 005c 5C4B     	 ldr r3,.L18+48
 409 005e 1B68     	 ldr r3,[r3]
 410 0060 1846     	 mov r0,r3
 411 0062 FFF7FEFF 	 bl __aeabi_f2d
 412 0066 0246     	 mov r2,r0
 413 0068 0B46     	 mov r3,r1
 414 006a 1046     	 mov r0,r2
 415 006c 1946     	 mov r1,r3
 416 006e 50A3     	 adr r3,.L18+16
 417 0070 D3E90023 	 ldrd r2,[r3]
 418 0074 FFF7FEFF 	 bl __aeabi_dsub
 419 0078 0246     	 mov r2,r0
 420 007a 0B46     	 mov r3,r1
 421 007c 1046     	 mov r0,r2
 422 007e 1946     	 mov r1,r3
 423 0080 FFF7FEFF 	 bl sin
 424 0084 0246     	 mov r2,r0
 425 0086 0B46     	 mov r3,r1
 426 0088 1046     	 mov r0,r2
 427 008a 1946     	 mov r1,r3
 428 008c 4AA3     	 adr r3,.L18+24
 429 008e D3E90023 	 ldrd r2,[r3]
 430 0092 FFF7FEFF 	 bl __aeabi_dmul
 431 0096 0246     	 mov r2,r0
 432 0098 0B46     	 mov r3,r1
 433 009a 1046     	 mov r0,r2
 434 009c 1946     	 mov r1,r3
 435 009e FFF7FEFF 	 bl __aeabi_d2f
 436 00a2 0246     	 mov r2,r0
 437 00a4 4B4B     	 ldr r3,.L18+52
 438 00a6 1A60     	 str r2,[r3]
  54:../driver_adc.c **** 	signal_ib_test = sin(increment_2_pi + (120. * M_PI / 180.) - M_PI/2.) * 5000;
 439              	 .loc 2 54 0
 440 00a8 494B     	 ldr r3,.L18+48
 441 00aa 1B68     	 ldr r3,[r3]
 442 00ac 1846     	 mov r0,r3
 443 00ae FFF7FEFF 	 bl __aeabi_f2d
 444 00b2 0246     	 mov r2,r0
 445 00b4 0B46     	 mov r3,r1
 446 00b6 1046     	 mov r0,r2
 447 00b8 1946     	 mov r1,r3
 448 00ba 41A3     	 adr r3,.L18+32
 449 00bc D3E90023 	 ldrd r2,[r3]
 450 00c0 FFF7FEFF 	 bl __aeabi_dadd
 451 00c4 0246     	 mov r2,r0
 452 00c6 0B46     	 mov r3,r1
 453 00c8 1046     	 mov r0,r2
 454 00ca 1946     	 mov r1,r3
 455 00cc 38A3     	 adr r3,.L18+16
 456 00ce D3E90023 	 ldrd r2,[r3]
 457 00d2 FFF7FEFF 	 bl __aeabi_dsub
 458 00d6 0246     	 mov r2,r0
 459 00d8 0B46     	 mov r3,r1
 460 00da 1046     	 mov r0,r2
 461 00dc 1946     	 mov r1,r3
 462 00de FFF7FEFF 	 bl sin
 463 00e2 0246     	 mov r2,r0
 464 00e4 0B46     	 mov r3,r1
 465 00e6 1046     	 mov r0,r2
 466 00e8 1946     	 mov r1,r3
 467 00ea 33A3     	 adr r3,.L18+24
 468 00ec D3E90023 	 ldrd r2,[r3]
 469 00f0 FFF7FEFF 	 bl __aeabi_dmul
 470 00f4 0246     	 mov r2,r0
 471 00f6 0B46     	 mov r3,r1
 472 00f8 1046     	 mov r0,r2
 473 00fa 1946     	 mov r1,r3
 474 00fc FFF7FEFF 	 bl __aeabi_d2f
 475 0100 0246     	 mov r2,r0
 476 0102 354B     	 ldr r3,.L18+56
 477 0104 1A60     	 str r2,[r3]
  55:../driver_adc.c **** 	signal_ic_test = sin(increment_2_pi + (240. * M_PI / 180.) - M_PI/2.) * 5000;
 478              	 .loc 2 55 0
 479 0106 324B     	 ldr r3,.L18+48
 480 0108 1B68     	 ldr r3,[r3]
 481 010a 1846     	 mov r0,r3
 482 010c FFF7FEFF 	 bl __aeabi_f2d
 483 0110 0246     	 mov r2,r0
 484 0112 0B46     	 mov r3,r1
 485 0114 1046     	 mov r0,r2
 486 0116 1946     	 mov r1,r3
 487 0118 2BA3     	 adr r3,.L18+40
 488 011a D3E90023 	 ldrd r2,[r3]
 489 011e FFF7FEFF 	 bl __aeabi_dadd
 490 0122 0246     	 mov r2,r0
 491 0124 0B46     	 mov r3,r1
 492 0126 1046     	 mov r0,r2
 493 0128 1946     	 mov r1,r3
 494 012a 21A3     	 adr r3,.L18+16
 495 012c D3E90023 	 ldrd r2,[r3]
 496 0130 FFF7FEFF 	 bl __aeabi_dsub
 497 0134 0246     	 mov r2,r0
 498 0136 0B46     	 mov r3,r1
 499 0138 1046     	 mov r0,r2
 500 013a 1946     	 mov r1,r3
 501 013c FFF7FEFF 	 bl sin
 502 0140 0246     	 mov r2,r0
 503 0142 0B46     	 mov r3,r1
 504 0144 1046     	 mov r0,r2
 505 0146 1946     	 mov r1,r3
 506 0148 1BA3     	 adr r3,.L18+24
 507 014a D3E90023 	 ldrd r2,[r3]
 508 014e FFF7FEFF 	 bl __aeabi_dmul
 509 0152 0246     	 mov r2,r0
 510 0154 0B46     	 mov r3,r1
 511 0156 1046     	 mov r0,r2
 512 0158 1946     	 mov r1,r3
 513 015a FFF7FEFF 	 bl __aeabi_d2f
 514 015e 0246     	 mov r2,r0
 515 0160 1E4B     	 ldr r3,.L18+60
 516 0162 1A60     	 str r2,[r3]
  56:../driver_adc.c **** 	sincosf(increment_2_pi, &sin_increment_2_pi, &cos_increment_2_pi);
 517              	 .loc 2 56 0
 518 0164 1A4B     	 ldr r3,.L18+48
 519 0166 1B68     	 ldr r3,[r3]
 520 0168 1846     	 mov r0,r3
 521 016a 1D49     	 ldr r1,.L18+64
 522 016c 1D4A     	 ldr r2,.L18+68
 523 016e FFF7FEFF 	 bl sincosf
  57:../driver_adc.c **** 	sin_plus_cos = sin_increment_2_pi*sin_increment_2_pi + cos_increment_2_pi*cos_increment_2_pi;
 524              	 .loc 2 57 0
 525 0172 1B4B     	 ldr r3,.L18+64
 526 0174 93ED007A 	 flds s14,[r3]
 527 0178 194B     	 ldr r3,.L18+64
 528 017a D3ED007A 	 flds s15,[r3]
 529 017e 27EE277A 	 fmuls s14,s14,s15
 530 0182 184B     	 ldr r3,.L18+68
 531 0184 D3ED006A 	 flds s13,[r3]
 532 0188 164B     	 ldr r3,.L18+68
 533 018a D3ED007A 	 flds s15,[r3]
 534 018e 66EEA77A 	 fmuls s15,s13,s15
 535 0192 77EE277A 	 fadds s15,s14,s15
 536 0196 144B     	 ldr r3,.L18+72
 537 0198 C3ED007A 	 fsts s15,[r3]
  58:../driver_adc.c **** 
  59:../driver_adc.c **** }
 538              	 .loc 2 59 0
 539 019c 80BD     	 pop {r7,pc}
 540              	.L19:
 541 019e 00BF     	 .align 3
 542              	.L18:
 543 01a0 7B14AE47 	 .word 1202590843
 544 01a4 E17A843F 	 .word 1065646817
 545 01a8 182D4454 	 .word 1413754136
 546 01ac FB211940 	 .word 1075388923
 547 01b0 182D4454 	 .word 1413754136
 548 01b4 FB21F93F 	 .word 1073291771
 549 01b8 00000000 	 .word 0
 550 01bc 0088B340 	 .word 1085507584
 551 01c0 65732D38 	 .word 942502757
 552 01c4 52C10040 	 .word 1073791314
 553 01c8 65732D38 	 .word 942502757
 554 01cc 52C11040 	 .word 1074839890
 555 01d0 00000000 	 .word increment_2_pi
 556 01d4 00000000 	 .word signal_ia_test
 557 01d8 00000000 	 .word signal_ib_test
 558 01dc 00000000 	 .word signal_ic_test
 559 01e0 00000000 	 .word sin_increment_2_pi
 560 01e4 00000000 	 .word cos_increment_2_pi
 561 01e8 00000000 	 .word sin_plus_cos
 562              	 .cfi_endproc
 563              	.LFE196:
 565 01ec AFF30080 	 .section .text.VADC0_G0_2_IRQHandler,"ax",%progbits
 566              	 .align 2
 567              	 .global VADC0_G0_2_IRQHandler
 568              	 .thumb
 569              	 .thumb_func
 571              	VADC0_G0_2_IRQHandler:
 572              	.LFB197:
  60:../driver_adc.c **** void VADC0_G0_2_IRQHandler (void)
  61:../driver_adc.c **** {
 573              	 .loc 2 61 0
 574              	 .cfi_startproc
 575              	 
 576              	 
 577 0000 80B5     	 push {r7,lr}
 578              	.LCFI20:
 579              	 .cfi_def_cfa_offset 8
 580              	 .cfi_offset 7,-8
 581              	 .cfi_offset 14,-4
 582 0002 82B0     	 sub sp,sp,#8
 583              	.LCFI21:
 584              	 .cfi_def_cfa_offset 16
 585 0004 00AF     	 add r7,sp,#0
 586              	.LCFI22:
 587              	 .cfi_def_cfa_register 7
  62:../driver_adc.c **** 	interrupt_counter_slow_loop++;
 588              	 .loc 2 62 0
 589 0006 4A4B     	 ldr r3,.L28
 590 0008 1B88     	 ldrh r3,[r3]
 591 000a 0133     	 adds r3,r3,#1
 592 000c 9AB2     	 uxth r2,r3
 593 000e 484B     	 ldr r3,.L28
 594 0010 1A80     	 strh r2,[r3]
  63:../driver_adc.c **** 	interrupt_counter_fast_loop++;
 595              	 .loc 2 63 0
 596 0012 484B     	 ldr r3,.L28+4
 597 0014 1B88     	 ldrh r3,[r3]
 598 0016 0133     	 adds r3,r3,#1
 599 0018 9AB2     	 uxth r2,r3
 600 001a 464B     	 ldr r3,.L28+4
 601 001c 1A80     	 strh r2,[r3]
  64:../driver_adc.c **** 	interrupt_counter_timer++;
 602              	 .loc 2 64 0
 603 001e 464B     	 ldr r3,.L28+8
 604 0020 1B88     	 ldrh r3,[r3]
 605 0022 0133     	 adds r3,r3,#1
 606 0024 9AB2     	 uxth r2,r3
 607 0026 444B     	 ldr r3,.L28+8
 608 0028 1A80     	 strh r2,[r3]
  65:../driver_adc.c **** /*
  66:../driver_adc.c ****  * Fast compute "loop"
  67:../driver_adc.c ****  * Every 100us compute speed,mechanical/electrical position, field, dq_abc transformation
  68:../driver_adc.c ****  */
  69:../driver_adc.c **** 	if (interrupt_counter_fast_loop == wait_100_us)
 609              	 .loc 2 69 0
 610 002a 424B     	 ldr r3,.L28+4
 611 002c 1A88     	 ldrh r2,[r3]
 612 002e 434B     	 ldr r3,.L28+12
 613 0030 1B88     	 ldrh r3,[r3]
 614 0032 9A42     	 cmp r2,r3
 615 0034 49D1     	 bne .L21
  70:../driver_adc.c **** 	{
  71:../driver_adc.c **** 
  72:../driver_adc.c **** //		test_ia_id_iq_id();	//TEST
  73:../driver_adc.c **** 		read_currents();
 616              	 .loc 2 73 0
 617 0036 FFF7FEFF 	 bl read_currents
  74:../driver_adc.c **** 		compute_currents();
 618              	 .loc 2 74 0
 619 003a FFF7FEFF 	 bl compute_currents
  75:../driver_adc.c **** 		compute_u_mot();
 620              	 .loc 2 75 0
 621 003e FFF7FEFF 	 bl compute_u_mot
  76:../driver_adc.c **** 		compute_u_log();
 622              	 .loc 2 76 0
 623 0042 FFF7FEFF 	 bl compute_u_log
  77:../driver_adc.c **** 
  78:../driver_adc.c **** 		if (drive_status == STATE_2_OPERATION_ENABLED)
 624              	 .loc 2 78 0
 625 0046 3E4B     	 ldr r3,.L28+16
 626 0048 1B88     	 ldrh r3,[r3]
 627 004a 022B     	 cmp r3,#2
 628 004c 3AD1     	 bne .L22
  79:../driver_adc.c **** 		{
  80:../driver_adc.c **** 		compute_fast_speed();
 629              	 .loc 2 80 0
 630 004e FFF7FEFF 	 bl compute_fast_speed
  81:../driver_adc.c **** 		compute_fast_mechanical_position();
 631              	 .loc 2 81 0
 632 0052 FFF7FEFF 	 bl compute_fast_mechanical_position
  82:../driver_adc.c **** 		compute_fast_electrical_position();
 633              	 .loc 2 82 0
 634 0056 FFF7FEFF 	 bl compute_fast_electrical_position
  83:../driver_adc.c **** //		if ()
  84:../driver_adc.c **** //		{
  85:../driver_adc.c **** 			compute_fast_field();
 635              	 .loc 2 85 0
 636 005a FFF7FEFF 	 bl compute_fast_field
  86:../driver_adc.c **** //		}
  87:../driver_adc.c **** 		abc_dq();
 637              	 .loc 2 87 0
 638 005e FFF7FEFF 	 bl abc_dq
  88:../driver_adc.c **** 		current_protection();
 639              	 .loc 2 88 0
 640 0062 FFF7FEFF 	 bl current_protection
  89:../driver_adc.c **** //		abc_dq_test();	//TEST
  90:../driver_adc.c **** 
  91:../driver_adc.c **** 		if (loop_control == LOOP_CONTROL_ON)
 641              	 .loc 2 91 0
 642 0066 374B     	 ldr r3,.L28+20
 643 0068 1B78     	 ldrb r3,[r3]
 644 006a 012B     	 cmp r3,#1
 645 006c 03D1     	 bne .L23
  92:../driver_adc.c **** 		{
  93:../driver_adc.c **** 			pi_regulator_i_d();
 646              	 .loc 2 93 0
 647 006e FFF7FEFF 	 bl pi_regulator_i_d
  94:../driver_adc.c **** 			pi_regulator_i_q();
 648              	 .loc 2 94 0
 649 0072 FFF7FEFF 	 bl pi_regulator_i_q
 650              	.L23:
  95:../driver_adc.c **** 		}
  96:../driver_adc.c **** 
  97:../driver_adc.c **** 		dq_abc();
 651              	 .loc 2 97 0
 652 0076 FFF7FEFF 	 bl dq_abc
  98:../driver_adc.c **** 		pwm_update(u_a_ref, u_b_ref, u_c_ref);
 653              	 .loc 2 98 0
 654 007a 334B     	 ldr r3,.L28+24
 655 007c D3ED007A 	 flds s15,[r3]
 656 0080 FDEEE77A 	 ftosizs s15,s15
 657 0084 C7ED017A 	 fsts s15,[r7,#4]
 658 0088 BB88     	 ldrh r3,[r7,#4]
 659 008a 99B2     	 uxth r1,r3
 660 008c 2F4B     	 ldr r3,.L28+28
 661 008e D3ED007A 	 flds s15,[r3]
 662 0092 FDEEE77A 	 ftosizs s15,s15
 663 0096 C7ED017A 	 fsts s15,[r7,#4]
 664 009a BB88     	 ldrh r3,[r7,#4]
 665 009c 9AB2     	 uxth r2,r3
 666 009e 2C4B     	 ldr r3,.L28+32
 667 00a0 D3ED007A 	 flds s15,[r3]
 668 00a4 FDEEE77A 	 ftosizs s15,s15
 669 00a8 C7ED017A 	 fsts s15,[r7,#4]
 670 00ac BB88     	 ldrh r3,[r7,#4]
 671 00ae 9BB2     	 uxth r3,r3
 672 00b0 09B2     	 sxth r1,r1
 673 00b2 12B2     	 sxth r2,r2
 674 00b4 1BB2     	 sxth r3,r3
 675 00b6 0846     	 mov r0,r1
 676 00b8 1146     	 mov r1,r2
 677 00ba 1A46     	 mov r2,r3
 678 00bc FFF7FEFF 	 bl pwm_update
  99:../driver_adc.c **** 
 100:../driver_adc.c **** 		ProbeScope_Sampling();
 679              	 .loc 2 100 0
 680 00c0 FFF7FEFF 	 bl ProbeScope_Sampling
 681              	.L22:
 101:../driver_adc.c **** 
 102:../driver_adc.c **** 		}
 103:../driver_adc.c **** 
 104:../driver_adc.c **** 		interrupt_counter_fast_loop = 0;
 682              	 .loc 2 104 0
 683 00c4 1B4B     	 ldr r3,.L28+4
 684 00c6 0022     	 movs r2,#0
 685 00c8 1A80     	 strh r2,[r3]
 686              	.L21:
 105:../driver_adc.c **** 	}
 106:../driver_adc.c **** /*
 107:../driver_adc.c ****  * Slow compute loop
 108:../driver_adc.c ****  * Every 1ms compute speed
 109:../driver_adc.c ****  */
 110:../driver_adc.c **** 	if (interrupt_counter_slow_loop == wait_1_ms)
 687              	 .loc 2 110 0
 688 00ca 194B     	 ldr r3,.L28
 689 00cc 1A88     	 ldrh r2,[r3]
 690 00ce 214B     	 ldr r3,.L28+36
 691 00d0 1B88     	 ldrh r3,[r3]
 692 00d2 9A42     	 cmp r2,r3
 693 00d4 28D1     	 bne .L20
 111:../driver_adc.c **** 	{
 112:../driver_adc.c **** 		if (ref_gen_status != STATUS_0_DISABLED)
 694              	 .loc 2 112 0
 695 00d6 204B     	 ldr r3,.L28+40
 696 00d8 1B78     	 ldrb r3,[r3]
 697 00da 002B     	 cmp r3,#0
 698 00dc 06D0     	 beq .L25
 113:../driver_adc.c **** 		{
 114:../driver_adc.c **** 		interrupt_counter_ref_gen++;
 699              	 .loc 2 114 0
 700 00de 1F4B     	 ldr r3,.L28+44
 701 00e0 1B68     	 ldr r3,[r3]
 702 00e2 0133     	 adds r3,r3,#1
 703 00e4 1D4A     	 ldr r2,.L28+44
 704 00e6 1360     	 str r3,[r2]
 115:../driver_adc.c **** 		reference_generator();
 705              	 .loc 2 115 0
 706 00e8 FFF7FEFF 	 bl reference_generator
 707              	.L25:
 116:../driver_adc.c **** 		}
 117:../driver_adc.c **** 		if((loop_control == LOOP_CONTROL_ON) && (drive_status == STATE_2_OPERATION_ENABLED))
 708              	 .loc 2 117 0
 709 00ec 154B     	 ldr r3,.L28+20
 710 00ee 1B78     	 ldrb r3,[r3]
 711 00f0 012B     	 cmp r3,#1
 712 00f2 07D1     	 bne .L26
 713              	 .loc 2 117 0 is_stmt 0 discriminator 1
 714 00f4 124B     	 ldr r3,.L28+16
 715 00f6 1B88     	 ldrh r3,[r3]
 716 00f8 022B     	 cmp r3,#2
 717 00fa 03D1     	 bne .L26
 118:../driver_adc.c **** 		{
 119:../driver_adc.c **** 			pi_regulator_pos();
 718              	 .loc 2 119 0 is_stmt 1
 719 00fc FFF7FEFF 	 bl pi_regulator_pos
 120:../driver_adc.c **** 			pi_regulator_speed();
 720              	 .loc 2 120 0
 721 0100 FFF7FEFF 	 bl pi_regulator_speed
 722              	.L26:
 121:../driver_adc.c **** 		}
 122:../driver_adc.c **** 		if (drive_status == STATE_2_OPERATION_ENABLED)
 723              	 .loc 2 122 0
 724 0104 0E4B     	 ldr r3,.L28+16
 725 0106 1B88     	 ldrh r3,[r3]
 726 0108 022B     	 cmp r3,#2
 727 010a 0AD1     	 bne .L27
 123:../driver_adc.c **** 		{
 124:../driver_adc.c **** 			motor_spd = mechanical_position_fast - mechanical_position_old;
 728              	 .loc 2 124 0
 729 010c 144B     	 ldr r3,.L28+48
 730 010e 1A68     	 ldr r2,[r3]
 731 0110 144B     	 ldr r3,.L28+52
 732 0112 1B68     	 ldr r3,[r3]
 733 0114 D31A     	 subs r3,r2,r3
 734 0116 144A     	 ldr r2,.L28+56
 735 0118 1360     	 str r3,[r2]
 125:../driver_adc.c **** 			mechanical_position_old = mechanical_position_fast;
 736              	 .loc 2 125 0
 737 011a 114B     	 ldr r3,.L28+48
 738 011c 1B68     	 ldr r3,[r3]
 739 011e 114A     	 ldr r2,.L28+52
 740 0120 1360     	 str r3,[r2]
 741              	.L27:
 126:../driver_adc.c **** 		}
 127:../driver_adc.c **** 		interrupt_counter_slow_loop = 0;
 742              	 .loc 2 127 0
 743 0122 034B     	 ldr r3,.L28
 744 0124 0022     	 movs r2,#0
 745 0126 1A80     	 strh r2,[r3]
 746              	.L20:
 128:../driver_adc.c **** 	}
 129:../driver_adc.c **** }
 747              	 .loc 2 129 0
 748 0128 0837     	 adds r7,r7,#8
 749              	.LCFI23:
 750              	 .cfi_def_cfa_offset 8
 751 012a BD46     	 mov sp,r7
 752              	.LCFI24:
 753              	 .cfi_def_cfa_register 13
 754              	 
 755 012c 80BD     	 pop {r7,pc}
 756              	.L29:
 757 012e 00BF     	 .align 2
 758              	.L28:
 759 0130 00000000 	 .word interrupt_counter_slow_loop
 760 0134 00000000 	 .word interrupt_counter_fast_loop
 761 0138 00000000 	 .word interrupt_counter_timer
 762 013c 00000000 	 .word wait_100_us
 763 0140 00000000 	 .word drive_status
 764 0144 00000000 	 .word loop_control
 765 0148 00000000 	 .word u_a_ref
 766 014c 00000000 	 .word u_b_ref
 767 0150 00000000 	 .word u_c_ref
 768 0154 00000000 	 .word wait_1_ms
 769 0158 00000000 	 .word ref_gen_status
 770 015c 00000000 	 .word interrupt_counter_ref_gen
 771 0160 00000000 	 .word mechanical_position_fast
 772 0164 00000000 	 .word mechanical_position_old
 773 0168 00000000 	 .word motor_spd
 774              	 .cfi_endproc
 775              	.LFE197:
 777              	 .section .text.adc_init,"ax",%progbits
 778              	 .align 2
 779              	 .global adc_init
 780              	 .thumb
 781              	 .thumb_func
 783              	adc_init:
 784              	.LFB198:
 130:../driver_adc.c **** void adc_init (void)
 131:../driver_adc.c **** {
 785              	 .loc 2 131 0
 786              	 .cfi_startproc
 787              	 
 788              	 
 789              	 
 790 0000 80B4     	 push {r7}
 791              	.LCFI25:
 792              	 .cfi_def_cfa_offset 4
 793              	 .cfi_offset 7,-4
 794 0002 00AF     	 add r7,sp,#0
 795              	.LCFI26:
 796              	 .cfi_def_cfa_register 7
 132:../driver_adc.c **** 	/*Pin setup - P14.0 P14.3 P14.4*/
 133:../driver_adc.c **** 	PORT14->IOCR0 |= (INPUT_PULL_UP_MSK << PORT14_IOCR0_PC0_POS);	//P14.0 - G0CH0				-A
 797              	 .loc 2 133 0
 798 0004 C84A     	 ldr r2,.L33
 799 0006 C84B     	 ldr r3,.L33
 800 0008 1B69     	 ldr r3,[r3,#16]
 801 000a 43F01003 	 orr r3,r3,#16
 802 000e 1361     	 str r3,[r2,#16]
 134:../driver_adc.c **** 	PORT14->IOCR0 |= (INPUT_PULL_UP_MSK << PORT14_IOCR0_PC3_POS);	//P14.3 - G1CH3(ALIAS CH0)	-B
 803              	 .loc 2 134 0
 804 0010 C54A     	 ldr r2,.L33
 805 0012 C54B     	 ldr r3,.L33
 806 0014 1B69     	 ldr r3,[r3,#16]
 807 0016 43F08053 	 orr r3,r3,#268435456
 808 001a 1361     	 str r3,[r2,#16]
 135:../driver_adc.c **** 	PORT14->IOCR4 |= (INPUT_PULL_UP_MSK << PORT14_IOCR4_PC4_POS);	//P14.4 - G2CH0				-C
 809              	 .loc 2 135 0
 810 001c C24A     	 ldr r2,.L33
 811 001e C24B     	 ldr r3,.L33
 812 0020 5B69     	 ldr r3,[r3,#20]
 813 0022 43F01003 	 orr r3,r3,#16
 814 0026 5361     	 str r3,[r2,#20]
 136:../driver_adc.c **** 
 137:../driver_adc.c **** 	/*Disable Gating - enables the clock for VADC */
 138:../driver_adc.c **** 	SCU_CLK->CGATCLR0 |= SCU_CGATCLR0_VADC_MSK;
 815              	 .loc 2 138 0
 816 0028 C04A     	 ldr r2,.L33+4
 817 002a C04B     	 ldr r3,.L33+4
 818 002c 9B6C     	 ldr r3,[r3,#72]
 819 002e 43F00103 	 orr r3,r3,#1
 820 0032 9364     	 str r3,[r2,#72]
 139:../driver_adc.c **** 
 140:../driver_adc.c **** 	/*Clear reset*/
 141:../driver_adc.c **** //	SCU_RESET->PRSET0 |= SCU_PRCLR0_VADCRS_MSK
 142:../driver_adc.c **** 	SCU_RESET->PRCLR0 |= SCU_PRCLR0_VADCRS_MSK;
 821              	 .loc 2 142 0
 822 0034 BE4A     	 ldr r2,.L33+8
 823 0036 BE4B     	 ldr r3,.L33+8
 824 0038 5B69     	 ldr r3,[r3,#20]
 825 003a 43F00103 	 orr r3,r3,#1
 826 003e 5361     	 str r3,[r2,#20]
 143:../driver_adc.c **** 
 144:../driver_adc.c **** 	/*Enable Module Clock - write 0 to enable*/
 145:../driver_adc.c **** 	VADC->CLC &= ~VADC_CLC_DISR_MSK;
 827              	 .loc 2 145 0
 828 0040 4FF04022 	 mov r2,#1073758208
 829 0044 4FF04023 	 mov r3,#1073758208
 830 0048 1B68     	 ldr r3,[r3]
 831 004a 23F00103 	 bic r3,r3,#1
 832 004e 1360     	 str r3,[r2]
 146:../driver_adc.c **** 
 147:../driver_adc.c **** 	/*Set Frequency to 36MHz by dividing the F_ADC/4 -> 144/4=36 --- NEED TO ALSO WRITE INTO ENABLE BI
 148:../driver_adc.c **** //	VADC->GLOBCFG = (uint32_t)((VADC_GLOBCGF_DIVA_4_MSK << VADC_GLOBCGF_DIVA_POS) | (VADC_GLOBCFG_DI
 149:../driver_adc.c **** 
 150:../driver_adc.c **** 	/*Configure Conversion resolution - 12BITS  --- GLOBAL*/
 151:../driver_adc.c **** 	VADC->GLOBICLASS[0] &= ~(VADC_GLOBICLASS0_CMS_12_MSK << VADC_GLOBICLASS0_CMS_POS);
 833              	 .loc 2 151 0
 834 0050 4FF04022 	 mov r2,#1073758208
 835 0054 4FF04023 	 mov r3,#1073758208
 836 0058 D3F8A030 	 ldr r3,[r3,#160]
 837 005c 23F4E063 	 bic r3,r3,#1792
 838 0060 C2F8A030 	 str r3,[r2,#160]
 152:../driver_adc.c **** 
 153:../driver_adc.c **** 	/*Configure Sample and hold time - 5clocks --- GLOBAL*/
 154:../driver_adc.c **** 	VADC->GLOBICLASS[0] |= (VADC_GLOBICLASS0_STCS_5_MSK << VADC_GLOBICLASS0_STCS_POS);
 839              	 .loc 2 154 0
 840 0064 4FF04022 	 mov r2,#1073758208
 841 0068 4FF04023 	 mov r3,#1073758208
 842 006c D3F8A030 	 ldr r3,[r3,#160]
 843 0070 43F00503 	 orr r3,r3,#5
 844 0074 C2F8A030 	 str r3,[r2,#160]
 155:../driver_adc.c **** 
 156:../driver_adc.c **** 	/*Power Up VADC G0/G1/G2 for calibration*/
 157:../driver_adc.c **** 	/*Enable all Analog Converters*/
 158:../driver_adc.c **** 	VADC_G0->ARBCFG |= VADC_ARBCFG_ANONC_MSK;
 845              	 .loc 2 158 0
 846 0078 AE4A     	 ldr r2,.L33+12
 847 007a AE4B     	 ldr r3,.L33+12
 848 007c D3F88030 	 ldr r3,[r3,#128]
 849 0080 43F00303 	 orr r3,r3,#3
 850 0084 C2F88030 	 str r3,[r2,#128]
 159:../driver_adc.c **** 	VADC_G1->ARBCFG |= VADC_ARBCFG_ANONC_MSK;
 851              	 .loc 2 159 0
 852 0088 AB4A     	 ldr r2,.L33+16
 853 008a AB4B     	 ldr r3,.L33+16
 854 008c D3F88030 	 ldr r3,[r3,#128]
 855 0090 43F00303 	 orr r3,r3,#3
 856 0094 C2F88030 	 str r3,[r2,#128]
 160:../driver_adc.c **** 	VADC_G2->ARBCFG |= VADC_ARBCFG_ANONC_MSK;
 857              	 .loc 2 160 0
 858 0098 A84A     	 ldr r2,.L33+20
 859 009a A84B     	 ldr r3,.L33+20
 860 009c D3F88030 	 ldr r3,[r3,#128]
 861 00a0 43F00303 	 orr r3,r3,#3
 862 00a4 C2F88030 	 str r3,[r2,#128]
 161:../driver_adc.c **** 
 162:../driver_adc.c **** 	/*StartUp Calibration*/
 163:../driver_adc.c **** 	VADC->GLOBCFG |= ENABLE << VADC_GLOBCFG_SUCAL_POS;
 863              	 .loc 2 163 0
 864 00a8 4FF04022 	 mov r2,#1073758208
 865 00ac 4FF04023 	 mov r3,#1073758208
 866 00b0 D3F88030 	 ldr r3,[r3,#128]
 867 00b4 43F00043 	 orr r3,r3,#-2147483648
 868 00b8 C2F88030 	 str r3,[r2,#128]
 164:../driver_adc.c **** 
 165:../driver_adc.c **** 	/*Wait for calibration to finish*/
 166:../driver_adc.c **** 	while((VADC_G0->ARBCFG & VADC_ARBCFG_CAL_MSK) && (VADC_G1->ARBCFG & VADC_ARBCFG_CAL_MSK) && (VADC_
 869              	 .loc 2 166 0
 870 00bc 00BF     	 nop
 871              	.L32:
 872              	 .loc 2 166 0 is_stmt 0 discriminator 3
 873 00be 9D4B     	 ldr r3,.L33+12
 874 00c0 D3F88030 	 ldr r3,[r3,#128]
 875 00c4 03F08053 	 and r3,r3,#268435456
 876 00c8 002B     	 cmp r3,#0
 877 00ca 0DD0     	 beq .L31
 878              	 .loc 2 166 0 discriminator 1
 879 00cc 9A4B     	 ldr r3,.L33+16
 880 00ce D3F88030 	 ldr r3,[r3,#128]
 881 00d2 03F08053 	 and r3,r3,#268435456
 882 00d6 002B     	 cmp r3,#0
 883 00d8 06D0     	 beq .L31
 884              	 .loc 2 166 0 discriminator 2
 885 00da 984B     	 ldr r3,.L33+20
 886 00dc D3F88030 	 ldr r3,[r3,#128]
 887 00e0 03F08053 	 and r3,r3,#268435456
 888 00e4 002B     	 cmp r3,#0
 889 00e6 EAD1     	 bne .L32
 890              	.L31:
 167:../driver_adc.c **** 	{
 168:../driver_adc.c **** 		//Wait for calibration
 169:../driver_adc.c **** 	};
 170:../driver_adc.c **** 
 171:../driver_adc.c **** 	/*Configure the conversion kernel*/
 172:../driver_adc.c **** 
 173:../driver_adc.c **** 	/*Slave SetUp - G1/G2*/
 174:../driver_adc.c **** 	/*Disable arbitration*/
 175:../driver_adc.c **** 	VADC_G1->ARBPR &= ~(DISABLE << VADC_ARBPR_ASEN0_POS);
 891              	 .loc 2 175 0 is_stmt 1
 892 00e8 934A     	 ldr r2,.L33+16
 893 00ea 934B     	 ldr r3,.L33+16
 894 00ec D3F88430 	 ldr r3,[r3,#132]
 895 00f0 23F08073 	 bic r3,r3,#16777216
 896 00f4 C2F88430 	 str r3,[r2,#132]
 176:../driver_adc.c **** 	VADC_G2->ARBPR &= ~(DISABLE << VADC_ARBPR_ASEN0_POS);
 897              	 .loc 2 176 0
 898 00f8 904A     	 ldr r2,.L33+20
 899 00fa 904B     	 ldr r3,.L33+20
 900 00fc D3F88430 	 ldr r3,[r3,#132]
 901 0100 23F08073 	 bic r3,r3,#16777216
 902 0104 C2F88430 	 str r3,[r2,#132]
 177:../driver_adc.c **** 
 178:../driver_adc.c **** 	/*Set maximum priority */
 179:../driver_adc.c **** 	VADC_G1->ARBPR |= VADC_ARBPR_PRIO0_MAX_MSK;
 903              	 .loc 2 179 0
 904 0108 8B4A     	 ldr r2,.L33+16
 905 010a 8B4B     	 ldr r3,.L33+16
 906 010c D3F88430 	 ldr r3,[r3,#132]
 907 0110 43F00303 	 orr r3,r3,#3
 908 0114 C2F88430 	 str r3,[r2,#132]
 180:../driver_adc.c **** 	VADC_G2->ARBPR |= VADC_ARBPR_PRIO0_MAX_MSK;
 909              	 .loc 2 180 0
 910 0118 884A     	 ldr r2,.L33+20
 911 011a 884B     	 ldr r3,.L33+20
 912 011c D3F88430 	 ldr r3,[r3,#132]
 913 0120 43F00303 	 orr r3,r3,#3
 914 0124 C2F88430 	 str r3,[r2,#132]
 181:../driver_adc.c **** 
 182:../driver_adc.c **** //	//GETS ALL THIS SETTINGS FROM MASTER - No need to set up slave settings
 183:../driver_adc.c **** //	/*Enable writing in TMEN - Timer mode for equidistant sampling enabled*/
 184:../driver_adc.c **** //	VADC_G1->QCTRL0 |= (ENABLE << VADC_QCTRL0_TMWC_POS) | (ENABLE << VADC_QCTRL0_TMEN_POS);
 185:../driver_adc.c **** //	VADC_G2->QCTRL0 |= (ENABLE << VADC_QCTRL0_TMWC_POS) | (ENABLE << VADC_QCTRL0_TMEN_POS);
 186:../driver_adc.c **** //
 187:../driver_adc.c **** //	/*Enable writing in XTMODE and XTSEL */
 188:../driver_adc.c **** //	/*Trigger Operating Mode - Trigger event upon any edge*/
 189:../driver_adc.c **** //	VADC_G1->QCTRL0 |= (ENABLE << VADC_QCTRL0_XTWC_POS) | (VADC_QCTRL0_XTMODE_ANY_MSK << VADC_QCTRL0
 190:../driver_adc.c **** //	VADC_G2->QCTRL0 |= (ENABLE << VADC_QCTRL0_XTWC_POS) | (VADC_QCTRL0_XTMODE_ANY_MSK << VADC_QCTRL0
 191:../driver_adc.c **** //
 192:../driver_adc.c **** //	/*External Trigger Input Selection - Trigger on Input J (CCU80.SR3)*/
 193:../driver_adc.c **** //	VADC_G1->QCTRL0 |= (ENABLE << VADC_QCTRL0_XTWC_POS) | (VADC_QCTRL0_XTSEL_J_MSK << VADC_QCTRL0_XT
 194:../driver_adc.c **** //	VADC_G2->QCTRL0 |= (ENABLE << VADC_QCTRL0_XTWC_POS) | (VADC_QCTRL0_XTSEL_J_MSK << VADC_QCTRL0_XT
 195:../driver_adc.c **** 
 196:../driver_adc.c **** 	/*Enable interruption of other running conversions*/
 197:../driver_adc.c **** 	VADC_G1->ARBPR |= VADC_ARBPR_CSM0_MSK;
 915              	 .loc 2 197 0
 916 0128 834A     	 ldr r2,.L33+16
 917 012a 834B     	 ldr r3,.L33+16
 918 012c D3F88430 	 ldr r3,[r3,#132]
 919 0130 43F00803 	 orr r3,r3,#8
 920 0134 C2F88430 	 str r3,[r2,#132]
 198:../driver_adc.c **** 	VADC_G2->ARBPR |= VADC_ARBPR_CSM0_MSK;
 921              	 .loc 2 198 0
 922 0138 804A     	 ldr r2,.L33+20
 923 013a 804B     	 ldr r3,.L33+20
 924 013c D3F88430 	 ldr r3,[r3,#132]
 925 0140 43F00803 	 orr r3,r3,#8
 926 0144 C2F88430 	 str r3,[r2,#132]
 199:../driver_adc.c **** 
 200:../driver_adc.c **** 	/*Enable arbitration*/
 201:../driver_adc.c **** 	VADC_G1->ARBPR |= (ENABLE << VADC_ARBPR_ASEN0_POS);
 927              	 .loc 2 201 0
 928 0148 7B4A     	 ldr r2,.L33+16
 929 014a 7B4B     	 ldr r3,.L33+16
 930 014c D3F88430 	 ldr r3,[r3,#132]
 931 0150 43F08073 	 orr r3,r3,#16777216
 932 0154 C2F88430 	 str r3,[r2,#132]
 202:../driver_adc.c **** 	VADC_G2->ARBPR |= (ENABLE << VADC_ARBPR_ASEN0_POS);
 933              	 .loc 2 202 0
 934 0158 784A     	 ldr r2,.L33+20
 935 015a 784B     	 ldr r3,.L33+20
 936 015c D3F88430 	 ldr r3,[r3,#132]
 937 0160 43F08073 	 orr r3,r3,#16777216
 938 0164 C2F88430 	 str r3,[r2,#132]
 203:../driver_adc.c **** 
 204:../driver_adc.c **** 
 205:../driver_adc.c **** 	/*Master SetUp - G0*/
 206:../driver_adc.c **** 	/*Disable arbitration*/
 207:../driver_adc.c **** 	VADC_G0->ARBPR &= ~(DISABLE << VADC_ARBPR_ASEN0_POS);
 939              	 .loc 2 207 0
 940 0168 724A     	 ldr r2,.L33+12
 941 016a 724B     	 ldr r3,.L33+12
 942 016c D3F88430 	 ldr r3,[r3,#132]
 943 0170 23F08073 	 bic r3,r3,#16777216
 944 0174 C2F88430 	 str r3,[r2,#132]
 208:../driver_adc.c **** 
 209:../driver_adc.c **** 	/*Set maximum priority */
 210:../driver_adc.c **** 	VADC_G0->ARBPR |= VADC_ARBPR_PRIO0_MAX_MSK;
 945              	 .loc 2 210 0
 946 0178 6E4A     	 ldr r2,.L33+12
 947 017a 6E4B     	 ldr r3,.L33+12
 948 017c D3F88430 	 ldr r3,[r3,#132]
 949 0180 43F00303 	 orr r3,r3,#3
 950 0184 C2F88430 	 str r3,[r2,#132]
 211:../driver_adc.c **** 
 212:../driver_adc.c **** 	/*Enable writing in TMEN - Timer mode for equidistant sampling enabled*/
 213:../driver_adc.c **** 	VADC_G0->QCTRL0 |= (ENABLE << VADC_QCTRL0_TMWC_POS) | (ENABLE << VADC_QCTRL0_TMEN_POS);
 951              	 .loc 2 213 0
 952 0188 6A4A     	 ldr r2,.L33+12
 953 018a 6A4B     	 ldr r3,.L33+12
 954 018c D3F80031 	 ldr r3,[r3,#256]
 955 0190 43F01043 	 orr r3,r3,#-1879048192
 956 0194 C2F80031 	 str r3,[r2,#256]
 214:../driver_adc.c **** 
 215:../driver_adc.c **** 	/*Enable writing in XTMODE and XTSEL */
 216:../driver_adc.c **** 	/*Trigger Operating Mode - Trigger event upon any edge*/
 217:../driver_adc.c **** 	VADC_G0->QCTRL0 |= (ENABLE << VADC_QCTRL0_XTWC_POS) | (VADC_QCTRL0_XTMODE_ANY_MSK << VADC_QCTRL0_X
 957              	 .loc 2 217 0
 958 0198 664A     	 ldr r2,.L33+12
 959 019a 664B     	 ldr r3,.L33+12
 960 019c D3F80031 	 ldr r3,[r3,#256]
 961 01a0 43F46043 	 orr r3,r3,#57344
 962 01a4 C2F80031 	 str r3,[r2,#256]
 218:../driver_adc.c **** 
 219:../driver_adc.c **** 	/*External Trigger Input Selection - Trigger on Input J (CCU80.SR3)*/
 220:../driver_adc.c **** 	VADC_G0->QCTRL0 |= (ENABLE << VADC_QCTRL0_XTWC_POS) | (VADC_QCTRL0_XTSEL_J_MSK << VADC_QCTRL0_XTSE
 963              	 .loc 2 220 0
 964 01a8 624A     	 ldr r2,.L33+12
 965 01aa 624B     	 ldr r3,.L33+12
 966 01ac D3F80031 	 ldr r3,[r3,#256]
 967 01b0 43F40943 	 orr r3,r3,#35072
 968 01b4 C2F80031 	 str r3,[r2,#256]
 221:../driver_adc.c **** 
 222:../driver_adc.c **** 	/*Configure the Queue Mode*/
 223:../driver_adc.c **** 	/*Enable Gate - Conversion requests are issued if a valid conversion request is pending in the que
 224:../driver_adc.c **** 	VADC_G0->QMR0 |= VADC_QMR0_ENGT_MSK;
 969              	 .loc 2 224 0
 970 01b8 5E4A     	 ldr r2,.L33+12
 971 01ba 5E4B     	 ldr r3,.L33+12
 972 01bc D3F80431 	 ldr r3,[r3,#260]
 973 01c0 43F00103 	 orr r3,r3,#1
 974 01c4 C2F80431 	 str r3,[r2,#260]
 225:../driver_adc.c **** 
 226:../driver_adc.c **** 	/*Enable External Trigger - The selected edge at the selected trigger input signal REQTR generates
 227:../driver_adc.c **** 	VADC_G0->QMR0 |= VADC_QMR0_ENTR_MSK;
 975              	 .loc 2 227 0
 976 01c8 5A4A     	 ldr r2,.L33+12
 977 01ca 5A4B     	 ldr r3,.L33+12
 978 01cc D3F80431 	 ldr r3,[r3,#260]
 979 01d0 43F00403 	 orr r3,r3,#4
 980 01d4 C2F80431 	 str r3,[r2,#260]
 228:../driver_adc.c **** 
 229:../driver_adc.c **** 	/*Enable arbitration*/
 230:../driver_adc.c **** 	VADC_G0->ARBPR |= (ENABLE << VADC_ARBPR_ASEN0_POS);
 981              	 .loc 2 230 0
 982 01d8 564A     	 ldr r2,.L33+12
 983 01da 564B     	 ldr r3,.L33+12
 984 01dc D3F88430 	 ldr r3,[r3,#132]
 985 01e0 43F08073 	 orr r3,r3,#16777216
 986 01e4 C2F88430 	 str r3,[r2,#132]
 231:../driver_adc.c **** 
 232:../driver_adc.c **** 	/*Channel configuration*/
 233:../driver_adc.c **** 	/*Set Channel 0 as priority channel*/
 234:../driver_adc.c **** 	VADC_G0->CHASS |= VADC_CHASS_ASSCH0_MSK;
 987              	 .loc 2 234 0
 988 01e8 524A     	 ldr r2,.L33+12
 989 01ea 524B     	 ldr r3,.L33+12
 990 01ec D3F88830 	 ldr r3,[r3,#136]
 991 01f0 43F00103 	 orr r3,r3,#1
 992 01f4 C2F88830 	 str r3,[r2,#136]
 235:../driver_adc.c **** 	VADC_G1->CHASS |= VADC_CHASS_ASSCH0_MSK;
 993              	 .loc 2 235 0
 994 01f8 4F4A     	 ldr r2,.L33+16
 995 01fa 4F4B     	 ldr r3,.L33+16
 996 01fc D3F88830 	 ldr r3,[r3,#136]
 997 0200 43F00103 	 orr r3,r3,#1
 998 0204 C2F88830 	 str r3,[r2,#136]
 236:../driver_adc.c **** 	VADC_G2->CHASS |= VADC_CHASS_ASSCH0_MSK;
 999              	 .loc 2 236 0
 1000 0208 4C4A     	 ldr r2,.L33+20
 1001 020a 4C4B     	 ldr r3,.L33+20
 1002 020c D3F88830 	 ldr r3,[r3,#136]
 1003 0210 43F00103 	 orr r3,r3,#1
 1004 0214 C2F88830 	 str r3,[r2,#136]
 237:../driver_adc.c **** 
 238:../driver_adc.c **** 	/*Convert G1CH3 into CH0 with ALIAS*/
 239:../driver_adc.c **** 	VADC_G1->ALIAS |= 3U << VADC_ALIAS_ALIAS0_POS;
 1005              	 .loc 2 239 0
 1006 0218 474A     	 ldr r2,.L33+16
 1007 021a 474B     	 ldr r3,.L33+16
 1008 021c D3F8B030 	 ldr r3,[r3,#176]
 1009 0220 43F00303 	 orr r3,r3,#3
 1010 0224 C2F8B030 	 str r3,[r2,#176]
 240:../driver_adc.c **** 
 241:../driver_adc.c **** 	/*Channel Control - Request a synchronized conversion of this channel (only taken into account for
 242:../driver_adc.c **** 	VADC_G0->CHCTR[0] |= VADC_CHCTR_SYNC_MSK;
 1011              	 .loc 2 242 0
 1012 0228 424A     	 ldr r2,.L33+12
 1013 022a 424B     	 ldr r3,.L33+12
 1014 022c D3F80032 	 ldr r3,[r3,#512]
 1015 0230 43F48063 	 orr r3,r3,#1024
 1016 0234 C2F80032 	 str r3,[r2,#512]
 243:../driver_adc.c **** 
 244:../driver_adc.c **** 	/*Use GLOBAL class0 configuration*/
 245:../driver_adc.c **** 	VADC_G0->CHCTR[0] |= VADC_CHCTR_ICSEL_GLOBAL_0_MSK;
 1017              	 .loc 2 245 0
 1018 0238 3E4A     	 ldr r2,.L33+12
 1019 023a 3E4B     	 ldr r3,.L33+12
 1020 023c D3F80032 	 ldr r3,[r3,#512]
 1021 0240 43F00203 	 orr r3,r3,#2
 1022 0244 C2F80032 	 str r3,[r2,#512]
 246:../driver_adc.c **** 
 247:../driver_adc.c **** 	/*Register used to store results 0-15*/
 248:../driver_adc.c **** 	VADC_G0->CHCTR[0] |= (1U << VADC_G_CHCTR_RESREG_Pos);
 1023              	 .loc 2 248 0
 1024 0248 3A4A     	 ldr r2,.L33+12
 1025 024a 3A4B     	 ldr r3,.L33+12
 1026 024c D3F80032 	 ldr r3,[r3,#512]
 1027 0250 43F48033 	 orr r3,r3,#65536
 1028 0254 C2F80032 	 str r3,[r2,#512]
 249:../driver_adc.c **** 	VADC_G1->CHCTR[0] |= (1U << VADC_G_CHCTR_RESREG_Pos);
 1029              	 .loc 2 249 0
 1030 0258 374A     	 ldr r2,.L33+16
 1031 025a 374B     	 ldr r3,.L33+16
 1032 025c D3F80032 	 ldr r3,[r3,#512]
 1033 0260 43F48033 	 orr r3,r3,#65536
 1034 0264 C2F80032 	 str r3,[r2,#512]
 250:../driver_adc.c **** 	VADC_G2->CHCTR[0] |= (1U << VADC_G_CHCTR_RESREG_Pos);
 1035              	 .loc 2 250 0
 1036 0268 344A     	 ldr r2,.L33+20
 1037 026a 344B     	 ldr r3,.L33+20
 1038 026c D3F80032 	 ldr r3,[r3,#512]
 1039 0270 43F48033 	 orr r3,r3,#65536
 1040 0274 C2F80032 	 str r3,[r2,#512]
 251:../driver_adc.c **** 
 252:../driver_adc.c **** 	/*Configure the Result Input Queue for G0 Master*/
 253:../driver_adc.c **** 	/*----Channel to be converted*/
 254:../driver_adc.c **** 	/*Enable Source Interrupt - (x << VADC_G_QINR0_REQCHNR_Pos)*/
 255:../driver_adc.c **** 	/*External Trigger - VADC_QINR0_EXTR_MSK*/
 256:../driver_adc.c **** 	/*Automatic refill - VADC_QINR0_RF_MSK*/
 257:../driver_adc.c **** 	/*End of conversion trigger - VADC_QINR0_ENSI_MSK*/
 258:../driver_adc.c **** 	VADC_G0->QINR0 |= (0U << VADC_G_QINR0_REQCHNR_Pos) | VADC_QINR0_RF_MSK | VADC_QINR0_EXTR_MSK | VAD
 1041              	 .loc 2 258 0
 1042 0278 2E4A     	 ldr r2,.L33+12
 1043 027a 2E4B     	 ldr r3,.L33+12
 1044 027c D3F81031 	 ldr r3,[r3,#272]
 1045 0280 43F0E003 	 orr r3,r3,#224
 1046 0284 C2F81031 	 str r3,[r2,#272]
 259:../driver_adc.c **** 
 260:../driver_adc.c **** 	/*Configure master and slave channels*/
 261:../driver_adc.c **** 	/*Power down the VADC */
 262:../driver_adc.c **** 	VADC_G0->ARBCFG &= ~VADC_ARBCFG_ANONC_MSK;
 1047              	 .loc 2 262 0
 1048 0288 2A4A     	 ldr r2,.L33+12
 1049 028a 2A4B     	 ldr r3,.L33+12
 1050 028c D3F88030 	 ldr r3,[r3,#128]
 1051 0290 23F00303 	 bic r3,r3,#3
 1052 0294 C2F88030 	 str r3,[r2,#128]
 263:../driver_adc.c **** 	VADC_G1->ARBCFG &= ~VADC_ARBCFG_ANONC_MSK;
 1053              	 .loc 2 263 0
 1054 0298 274A     	 ldr r2,.L33+16
 1055 029a 274B     	 ldr r3,.L33+16
 1056 029c D3F88030 	 ldr r3,[r3,#128]
 1057 02a0 23F00303 	 bic r3,r3,#3
 1058 02a4 C2F88030 	 str r3,[r2,#128]
 264:../driver_adc.c **** 	VADC_G2->ARBCFG &= ~VADC_ARBCFG_ANONC_MSK;
 1059              	 .loc 2 264 0
 1060 02a8 244A     	 ldr r2,.L33+20
 1061 02aa 244B     	 ldr r3,.L33+20
 1062 02ac D3F88030 	 ldr r3,[r3,#128]
 1063 02b0 23F00303 	 bic r3,r3,#3
 1064 02b4 C2F88030 	 str r3,[r2,#128]
 265:../driver_adc.c **** 
 266:../driver_adc.c **** 	/*G0 – master; G1, G2 – slaves */
 267:../driver_adc.c **** 	VADC_G1->SYNCTR |= VADC_SYNCTR_STSEL_CL1_MSK;
 1065              	 .loc 2 267 0
 1066 02b8 1F4A     	 ldr r2,.L33+16
 1067 02ba 1F4B     	 ldr r3,.L33+16
 1068 02bc D3F8C030 	 ldr r3,[r3,#192]
 1069 02c0 43F00103 	 orr r3,r3,#1
 1070 02c4 C2F8C030 	 str r3,[r2,#192]
 268:../driver_adc.c **** 	VADC_G2->SYNCTR |= VADC_SYNCTR_STSEL_CL1_MSK;
 1071              	 .loc 2 268 0
 1072 02c8 1C4A     	 ldr r2,.L33+20
 1073 02ca 1C4B     	 ldr r3,.L33+20
 1074 02cc D3F8C030 	 ldr r3,[r3,#192]
 1075 02d0 43F00103 	 orr r3,r3,#1
 1076 02d4 C2F8C030 	 str r3,[r2,#192]
 269:../driver_adc.c **** 
 270:../driver_adc.c **** 	/*Evaluate Ready Input Rx - EVALR1*/
 271:../driver_adc.c **** 	VADC_G0->SYNCTR |= VADC_SYNCTR_EVALR1_MSK;
 1077              	 .loc 2 271 0
 1078 02d8 164A     	 ldr r2,.L33+12
 1079 02da 164B     	 ldr r3,.L33+12
 1080 02dc D3F8C030 	 ldr r3,[r3,#192]
 1081 02e0 43F01003 	 orr r3,r3,#16
 1082 02e4 C2F8C030 	 str r3,[r2,#192]
 272:../driver_adc.c **** 	VADC_G1->SYNCTR |= VADC_SYNCTR_EVALR1_MSK;
 1083              	 .loc 2 272 0
 1084 02e8 134A     	 ldr r2,.L33+16
 1085 02ea 134B     	 ldr r3,.L33+16
 1086 02ec D3F8C030 	 ldr r3,[r3,#192]
 1087 02f0 43F01003 	 orr r3,r3,#16
 1088 02f4 C2F8C030 	 str r3,[r2,#192]
 273:../driver_adc.c **** 	VADC_G2->SYNCTR |= VADC_SYNCTR_EVALR1_MSK;
 1089              	 .loc 2 273 0
 1090 02f8 104A     	 ldr r2,.L33+20
 1091 02fa 104B     	 ldr r3,.L33+20
 1092 02fc D3F8C030 	 ldr r3,[r3,#192]
 1093 0300 43F01003 	 orr r3,r3,#16
 1094 0304 C2F8C030 	 str r3,[r2,#192]
 274:../driver_adc.c **** 
 275:../driver_adc.c **** 	/*Power on the VADC*/
 276:../driver_adc.c **** 	VADC_G0->ARBCFG |= VADC_ARBCFG_ANONC_MSK;
 1095              	 .loc 2 276 0
 1096 0308 0A4A     	 ldr r2,.L33+12
 1097 030a 0A4B     	 ldr r3,.L33+12
 1098 030c D3F88030 	 ldr r3,[r3,#128]
 1099 0310 43F00303 	 orr r3,r3,#3
 1100 0314 C2F88030 	 str r3,[r2,#128]
 277:../driver_adc.c **** 
 278:../driver_adc.c **** 	/*Result Register - Service Request Generation Enable*/
 279:../driver_adc.c **** 	VADC_G0->RCR[1] = VADC_GxRCRy_SRGEN_MSK;
 1101              	 .loc 2 279 0
 1102 0318 064B     	 ldr r3,.L33+12
 1103 031a 4FF00042 	 mov r2,#-2147483648
 1104 031e C3F88422 	 str r2,[r3,#644]
 280:../driver_adc.c **** 
 281:../driver_adc.c **** 	/*Routes the corresponding event trigger from RESULT group to G0_CH2*/
 282:../driver_adc.c **** 	VADC_G0->REVNP0 |= (VADC_REVNP0_REV0NP_L2G0_MSK << 4U);
 1105              	 .loc 2 282 0
 1106 0322 044A     	 ldr r2,.L33+12
 1107 0324 0CE0     	 b .L34
 1108              	.L35:
 1109 0326 00BF     	 .align 2
 1110              	.L33:
 1111 0328 008E0248 	 .word 1208126976
 1112 032c 00460050 	 .word 1342195200
 1113 0330 00440050 	 .word 1342194688
 1114 0334 00440040 	 .word 1073759232
 1115 0338 00480040 	 .word 1073760256
 1116 033c 004C0040 	 .word 1073761280
 1117              	.L34:
 1118 0340 354B     	 ldr r3,.L36
 1119 0342 D3F8B031 	 ldr r3,[r3,#432]
 1120 0346 43F02003 	 orr r3,r3,#32
 1121 034a C2F8B031 	 str r3,[r2,#432]
 283:../driver_adc.c **** 
 284:../driver_adc.c **** 
 285:../driver_adc.c **** 	/*AutoScan for V_mot & V_log*/
 286:../driver_adc.c **** 
 287:../driver_adc.c **** 	/*Pin Set up*/
 288:../driver_adc.c **** 	PORT15->IOCR4 |= (INPUT_PULL_UP_MSK << PORT15_IOCR4_PC6_Pos);   //P15.6 - G2CH6				-Vmot
 1122              	 .loc 2 288 0
 1123 034e 334A     	 ldr r2,.L36+4
 1124 0350 324B     	 ldr r3,.L36+4
 1125 0352 5B69     	 ldr r3,[r3,#20]
 1126 0354 43F48013 	 orr r3,r3,#1048576
 1127 0358 5361     	 str r3,[r2,#20]
 289:../driver_adc.c **** 	PORT14->IOCR12 |=(INPUT_PULL_UP_MSK << PORT14_IOCR12_PC14_Pos);	//P14.14- G1CH6				-Vlog
 1128              	 .loc 2 289 0
 1129 035a 314A     	 ldr r2,.L36+8
 1130 035c 304B     	 ldr r3,.L36+8
 1131 035e DB69     	 ldr r3,[r3,#28]
 1132 0360 43F48013 	 orr r3,r3,#1048576
 1133 0364 D361     	 str r3,[r2,#28]
 290:../driver_adc.c **** 
 291:../driver_adc.c **** 	/*Channel Select*/
 292:../driver_adc.c **** 	VADC_G1->ASSEL |= (ENABLE << VADC_ASSEL_CHSEL6_POS);
 1134              	 .loc 2 292 0
 1135 0366 2F4A     	 ldr r2,.L36+12
 1136 0368 2E4B     	 ldr r3,.L36+12
 1137 036a D3F82831 	 ldr r3,[r3,#296]
 1138 036e 43F04003 	 orr r3,r3,#64
 1139 0372 C2F82831 	 str r3,[r2,#296]
 293:../driver_adc.c **** 	VADC_G2->ASSEL |= (ENABLE << VADC_ASSEL_CHSEL6_POS);
 1140              	 .loc 2 293 0
 1141 0376 2C4A     	 ldr r2,.L36+16
 1142 0378 2B4B     	 ldr r3,.L36+16
 1143 037a D3F82831 	 ldr r3,[r3,#296]
 1144 037e 43F04003 	 orr r3,r3,#64
 1145 0382 C2F82831 	 str r3,[r2,#296]
 294:../driver_adc.c **** 
 295:../driver_adc.c **** 	/*Define load event*/
 296:../driver_adc.c **** 	VADC_G1->ASMR |= VADC_ASMR_SCAN_MSK | VADC_ASMR_ENGT_MSK | VADC_ASMR_LDEV_MSK;
 1146              	 .loc 2 296 0
 1147 0386 274A     	 ldr r2,.L36+12
 1148 0388 264B     	 ldr r3,.L36+12
 1149 038a D3F82431 	 ldr r3,[r3,#292]
 1150 038e 43F40473 	 orr r3,r3,#528
 1151 0392 43F00103 	 orr r3,r3,#1
 1152 0396 C2F82431 	 str r3,[r2,#292]
 297:../driver_adc.c **** 	VADC_G2->ASMR |= VADC_ASMR_SCAN_MSK | VADC_ASMR_ENGT_MSK | VADC_ASMR_LDEV_MSK;;
 1153              	 .loc 2 297 0
 1154 039a 234A     	 ldr r2,.L36+16
 1155 039c 224B     	 ldr r3,.L36+16
 1156 039e D3F82431 	 ldr r3,[r3,#292]
 1157 03a2 43F40473 	 orr r3,r3,#528
 1158 03a6 43F00103 	 orr r3,r3,#1
 1159 03aa C2F82431 	 str r3,[r2,#292]
 298:../driver_adc.c **** 
 299:../driver_adc.c **** 	/*Conversion configuration to use global 0 settings*/
 300:../driver_adc.c **** 	VADC_G1->CHCTR[6] |= VADC_CHCTR_ICSEL_GLOBAL_0_MSK;
 1160              	 .loc 2 300 0
 1161 03ae 1D4A     	 ldr r2,.L36+12
 1162 03b0 1C4B     	 ldr r3,.L36+12
 1163 03b2 D3F81832 	 ldr r3,[r3,#536]
 1164 03b6 43F00203 	 orr r3,r3,#2
 1165 03ba C2F81832 	 str r3,[r2,#536]
 301:../driver_adc.c **** 	VADC_G2->CHCTR[6] |= VADC_CHCTR_ICSEL_GLOBAL_0_MSK;
 1166              	 .loc 2 301 0
 1167 03be 1A4A     	 ldr r2,.L36+16
 1168 03c0 194B     	 ldr r3,.L36+16
 1169 03c2 D3F81832 	 ldr r3,[r3,#536]
 1170 03c6 43F00203 	 orr r3,r3,#2
 1171 03ca C2F81832 	 str r3,[r2,#536]
 302:../driver_adc.c **** 
 303:../driver_adc.c **** 	/*Enable Arbitration*/
 304:../driver_adc.c **** 	VADC_G1->ARBPR |= (ENABLE << VADC_ARBPR_ASEN1_POS);
 1172              	 .loc 2 304 0
 1173 03ce 154A     	 ldr r2,.L36+12
 1174 03d0 144B     	 ldr r3,.L36+12
 1175 03d2 D3F88430 	 ldr r3,[r3,#132]
 1176 03d6 43F00073 	 orr r3,r3,#33554432
 1177 03da C2F88430 	 str r3,[r2,#132]
 305:../driver_adc.c **** 	VADC_G2->ARBPR |= (ENABLE << VADC_ARBPR_ASEN1_POS);
 1178              	 .loc 2 305 0
 1179 03de 124A     	 ldr r2,.L36+16
 1180 03e0 114B     	 ldr r3,.L36+16
 1181 03e2 D3F88430 	 ldr r3,[r3,#132]
 1182 03e6 43F00073 	 orr r3,r3,#33554432
 1183 03ea C2F88430 	 str r3,[r2,#132]
 306:../driver_adc.c **** 
 307:../driver_adc.c **** 	/*Registers to store results 0-15*/
 308:../driver_adc.c **** 	VADC_G1->CHCTR[6] |= (14U << VADC_G_CHCTR_RESREG_Pos);
 1184              	 .loc 2 308 0
 1185 03ee 0D4A     	 ldr r2,.L36+12
 1186 03f0 0C4B     	 ldr r3,.L36+12
 1187 03f2 D3F81832 	 ldr r3,[r3,#536]
 1188 03f6 43F46023 	 orr r3,r3,#917504
 1189 03fa C2F81832 	 str r3,[r2,#536]
 309:../driver_adc.c **** 	VADC_G2->CHCTR[6] |= (14U << VADC_G_CHCTR_RESREG_Pos);
 1190              	 .loc 2 309 0
 1191 03fe 0A4A     	 ldr r2,.L36+16
 1192 0400 094B     	 ldr r3,.L36+16
 1193 0402 D3F81832 	 ldr r3,[r3,#536]
 1194 0406 43F46023 	 orr r3,r3,#917504
 1195 040a C2F81832 	 str r3,[r2,#536]
 310:../driver_adc.c **** 
 311:../driver_adc.c **** }
 1196              	 .loc 2 311 0
 1197 040e BD46     	 mov sp,r7
 1198              	.LCFI27:
 1199              	 .cfi_def_cfa_register 13
 1200              	 
 1201 0410 5DF8047B 	 ldr r7,[sp],#4
 1202              	.LCFI28:
 1203              	 .cfi_restore 7
 1204              	 .cfi_def_cfa_offset 0
 1205 0414 7047     	 bx lr
 1206              	.L37:
 1207 0416 00BF     	 .align 2
 1208              	.L36:
 1209 0418 00440040 	 .word 1073759232
 1210 041c 008F0248 	 .word 1208127232
 1211 0420 008E0248 	 .word 1208126976
 1212 0424 00480040 	 .word 1073760256
 1213 0428 004C0040 	 .word 1073761280
 1214              	 .cfi_endproc
 1215              	.LFE198:
 1217              	 .section .text.interrupt_vadc_init,"ax",%progbits
 1218              	 .align 2
 1219              	 .global interrupt_vadc_init
 1220              	 .thumb
 1221              	 .thumb_func
 1223              	interrupt_vadc_init:
 1224              	.LFB199:
 312:../driver_adc.c **** 
 313:../driver_adc.c **** void interrupt_vadc_init(void)
 314:../driver_adc.c **** {
 1225              	 .loc 2 314 0
 1226              	 .cfi_startproc
 1227              	 
 1228              	 
 1229 0000 80B5     	 push {r7,lr}
 1230              	.LCFI29:
 1231              	 .cfi_def_cfa_offset 8
 1232              	 .cfi_offset 7,-8
 1233              	 .cfi_offset 14,-4
 1234 0002 00AF     	 add r7,sp,#0
 1235              	.LCFI30:
 1236              	 .cfi_def_cfa_register 7
 315:../driver_adc.c **** 	/*  Reset CCU80 */
 316:../driver_adc.c **** 	SCU_RESET->PRSET0 |= SCU_RESET_PRSET0_CCU80RS_Msk ;
 1237              	 .loc 2 316 0
 1238 0004 3D4A     	 ldr r2,.L39
 1239 0006 3D4B     	 ldr r3,.L39
 1240 0008 1B69     	 ldr r3,[r3,#16]
 1241 000a 43F08003 	 orr r3,r3,#128
 1242 000e 1361     	 str r3,[r2,#16]
 317:../driver_adc.c **** 
 318:../driver_adc.c **** 	/* Clear reset of CCU80 */
 319:../driver_adc.c **** 	SCU_RESET->PRCLR0 |= SCU_RESET_PRCLR0_CCU80RS_Msk ;
 1243              	 .loc 2 319 0
 1244 0010 3A4A     	 ldr r2,.L39
 1245 0012 3A4B     	 ldr r3,.L39
 1246 0014 5B69     	 ldr r3,[r3,#20]
 1247 0016 43F08003 	 orr r3,r3,#128
 1248 001a 5361     	 str r3,[r2,#20]
 320:../driver_adc.c **** 
 321:../driver_adc.c **** 	/* Enable CCU8 via clkset */
 322:../driver_adc.c **** 	SCU_CLK->CLKSET |= SCU_CLK_CLKSET_CCUCEN_Msk ;
 1249              	 .loc 2 322 0
 1250 001c 384A     	 ldr r2,.L39+4
 1251 001e 384B     	 ldr r3,.L39+4
 1252 0020 5B68     	 ldr r3,[r3,#4]
 1253 0022 43F01003 	 orr r3,r3,#16
 1254 0026 5360     	 str r3,[r2,#4]
 323:../driver_adc.c **** 
 324:../driver_adc.c **** 	/* Enable prescaler */
 325:../driver_adc.c **** 	CCU80->GIDLC |= CCU8_GIDLC_SPRB_Msk;
 1255              	 .loc 2 325 0
 1256 0028 364A     	 ldr r2,.L39+8
 1257 002a 364B     	 ldr r3,.L39+8
 1258 002c DB68     	 ldr r3,[r3,#12]
 1259 002e 43F48073 	 orr r3,r3,#256
 1260 0032 D360     	 str r3,[r2,#12]
 326:../driver_adc.c **** 
 327:../driver_adc.c **** 	/*Set timer to center aligned mode */
 328:../driver_adc.c **** 	CCU80_CC83->TC |= (uint32_t)(CCU8_CC8_TC_TCM_Msk);
 1261              	 .loc 2 328 0
 1262 0034 344A     	 ldr r2,.L39+12
 1263 0036 344B     	 ldr r3,.L39+12
 1264 0038 5B69     	 ldr r3,[r3,#20]
 1265 003a 43F00103 	 orr r3,r3,#1
 1266 003e 5361     	 str r3,[r2,#20]
 329:../driver_adc.c **** 
 330:../driver_adc.c **** 	/*SHADOW:Define the period value of Compare Channel 1 */
 331:../driver_adc.c **** 	CCU80_CC83->PRS|= (uint32_t)(CCU8_CC8_PRS_PR_Value << CCU8_CC8_PR_PR_Pos);
 1267              	 .loc 2 331 0
 1268 0040 314A     	 ldr r2,.L39+12
 1269 0042 314B     	 ldr r3,.L39+12
 1270 0044 5B6B     	 ldr r3,[r3,#52]
 1271 0046 43F46163 	 orr r3,r3,#3600
 1272 004a 5363     	 str r3,[r2,#52]
 332:../driver_adc.c **** 
 333:../driver_adc.c **** 	/*SHADOW:Define the compare value of Compare Channel 1 */
 334:../driver_adc.c **** 	CCU80_CC83->CR1S |= (uint32_t)(CCU80_CC83_CR_Value << CCU8_CC8_CR1_CR1_Pos);
 1273              	 .loc 2 334 0
 1274 004c 2E4A     	 ldr r2,.L39+12
 1275 004e 2E4B     	 ldr r3,.L39+12
 1276 0050 DB6B     	 ldr r3,[r3,#60]
 1277 0052 43F03203 	 orr r3,r3,#50
 1278 0056 D363     	 str r3,[r2,#60]
 335:../driver_adc.c **** 
 336:../driver_adc.c **** 	/*Request shadow transfer  */
 337:../driver_adc.c **** 	CCU80->GCSS |= (CCU8_GCSS_S3SE_Msk);
 1279              	 .loc 2 337 0
 1280 0058 2A4A     	 ldr r2,.L39+8
 1281 005a 2A4B     	 ldr r3,.L39+8
 1282 005c 1B69     	 ldr r3,[r3,#16]
 1283 005e 43F48053 	 orr r3,r3,#4096
 1284 0062 1361     	 str r3,[r2,#16]
 338:../driver_adc.c **** 
 339:../driver_adc.c **** 	/*Enable CC80*/
 340:../driver_adc.c **** 	CCU80->GIDLC |= (CCU8_GIDLC_CS3I_Msk) ;
 1285              	 .loc 2 340 0
 1286 0064 274A     	 ldr r2,.L39+8
 1287 0066 274B     	 ldr r3,.L39+8
 1288 0068 DB68     	 ldr r3,[r3,#12]
 1289 006a 43F00803 	 orr r3,r3,#8
 1290 006e D360     	 str r3,[r2,#12]
 341:../driver_adc.c **** 
 342:../driver_adc.c **** 	/*Clear the timer run bit(TRBC) and timer (TCC) */
 343:../driver_adc.c **** 	CCU80_CC83->TCCLR |= (uint32_t)(CCU8_CC8_TCCLR_TRBC_Msk);
 1291              	 .loc 2 343 0
 1292 0070 254A     	 ldr r2,.L39+12
 1293 0072 254B     	 ldr r3,.L39+12
 1294 0074 1B69     	 ldr r3,[r3,#16]
 1295 0076 43F00103 	 orr r3,r3,#1
 1296 007a 1361     	 str r3,[r2,#16]
 344:../driver_adc.c **** 	CCU80_CC83->TCCLR |= (uint32_t)(CCU8_CC8_TCCLR_TCC_Msk);
 1297              	 .loc 2 344 0
 1298 007c 224A     	 ldr r2,.L39+12
 1299 007e 224B     	 ldr r3,.L39+12
 1300 0080 1B69     	 ldr r3,[r3,#16]
 1301 0082 43F00203 	 orr r3,r3,#2
 1302 0086 1361     	 str r3,[r2,#16]
 345:../driver_adc.c **** 
 346:../driver_adc.c **** 	/* Use IN_H for Event 0 on Rising edge
 347:../driver_adc.c **** 	 * Set start on EVENT 0 on Rising edge
 348:../driver_adc.c **** 	 */
 349:../driver_adc.c **** 	CCU80_CC83->INS |= CCU8_IN_H << CCU8_CC8_INS_EV0IS_Pos;
 1303              	 .loc 2 349 0
 1304 0088 1F4A     	 ldr r2,.L39+12
 1305 008a 1F4B     	 ldr r3,.L39+12
 1306 008c 1B68     	 ldr r3,[r3]
 1307 008e 43F00703 	 orr r3,r3,#7
 1308 0092 1360     	 str r3,[r2]
 350:../driver_adc.c **** 	CCU80_CC83->INS |= ACTIVE_ON_RISING_EDGE << CCU8_CC8_INS_EV0EM_Pos;
 1309              	 .loc 2 350 0
 1310 0094 1C4A     	 ldr r2,.L39+12
 1311 0096 1C4B     	 ldr r3,.L39+12
 1312 0098 1B68     	 ldr r3,[r3]
 1313 009a 43F48033 	 orr r3,r3,#65536
 1314 009e 1360     	 str r3,[r2]
 351:../driver_adc.c **** 	CCU80_CC83->CMC |= ENABLE << CCU8_CC8_CMC_STRTS_Pos;
 1315              	 .loc 2 351 0
 1316 00a0 194A     	 ldr r2,.L39+12
 1317 00a2 194B     	 ldr r3,.L39+12
 1318 00a4 5B68     	 ldr r3,[r3,#4]
 1319 00a6 43F00103 	 orr r3,r3,#1
 1320 00aa 5360     	 str r3,[r2,#4]
 352:../driver_adc.c **** 
 353:../driver_adc.c **** //	/*Configure the timer CCU8 to generate  a service request when matching compare channel 1 while 
 354:../driver_adc.c **** //	CCU80_CC83->INS  |=  15 << CCU8_CC8_INS_EV2IS_Pos;   		//which input is used -> input CC80.IN3P
 355:../driver_adc.c **** //	CCU80_CC83->INS  &=  ~CCU8_CC8_INS_EV2EM_Msk;	 			// clear event active on rising edge
 356:../driver_adc.c **** //	CCU80_CC83->INS  |=  ENABLE  << CCU8_CC8_INS_EV2EM_Pos;	 	// set event active on rising edge
 357:../driver_adc.c **** 
 358:../driver_adc.c **** 	/*Enables the Channel 1 compare match while counting down interrupt*/
 359:../driver_adc.c **** 	CCU80_CC83->INTE |= ENABLE << CCU8_CC8_INTE_CMD1E_Pos;
 1321              	 .loc 2 359 0
 1322 00ac 164A     	 ldr r2,.L39+12
 1323 00ae 164B     	 ldr r3,.L39+12
 1324 00b0 D3F8A430 	 ldr r3,[r3,#164]
 1325 00b4 43F00803 	 orr r3,r3,#8
 1326 00b8 C2F8A430 	 str r3,[r2,#164]
 360:../driver_adc.c **** 
 361:../driver_adc.c **** 	/*The interrupt generated by compare match of channel 1 is forwarded to CC8ySR3*/
 362:../driver_adc.c **** 	CCU80_CC83->SRS  |= CCU8_SRS_CM1SR_SR3_MSK << CCU8_SRS_CM1SR_POS;
 1327              	 .loc 2 362 0
 1328 00bc 124A     	 ldr r2,.L39+12
 1329 00be 124B     	 ldr r3,.L39+12
 1330 00c0 D3F8A830 	 ldr r3,[r3,#168]
 1331 00c4 43F00C03 	 orr r3,r3,#12
 1332 00c8 C2F8A830 	 str r3,[r2,#168]
 363:../driver_adc.c **** 
 364:../driver_adc.c **** 	/*Enable the VADC G0 Line 2 interrupt*/
 365:../driver_adc.c **** 	NVIC_ClearPendingIRQ(VADC0_G0_2_IRQn);
 1333              	 .loc 2 365 0
 1334 00cc 1420     	 movs r0,#20
 1335 00ce FFF7FEFF 	 bl __NVIC_ClearPendingIRQ
 366:../driver_adc.c **** 	NVIC_EnableIRQ(VADC0_G0_2_IRQn);
 1336              	 .loc 2 366 0
 1337 00d2 1420     	 movs r0,#20
 1338 00d4 FFF7FEFF 	 bl __NVIC_EnableIRQ
 367:../driver_adc.c **** 
 368:../driver_adc.c **** 	/*Set priority level for VADC to 1(second highest)*/
 369:../driver_adc.c **** 	NVIC_SetPriority(VADC0_G0_2_IRQn, 1U);
 1339              	 .loc 2 369 0
 1340 00d8 1420     	 movs r0,#20
 1341 00da 0121     	 movs r1,#1
 1342 00dc FFF7FEFF 	 bl __NVIC_SetPriority
 370:../driver_adc.c **** 
 371:../driver_adc.c **** //	/*Enable the VADC G2 Line 2 interrupt*/
 372:../driver_adc.c **** //	NVIC_ClearPendingIRQ(VADC0_G2_2_IRQn);
 373:../driver_adc.c **** //	NVIC_EnableIRQ(VADC0_G2_2_IRQn);
 374:../driver_adc.c **** //
 375:../driver_adc.c **** //	/*Set priority level for VADC to 1(second highest)*/
 376:../driver_adc.c **** //	NVIC_SetPriority(VADC0_G2_2_IRQn, 10U);
 377:../driver_adc.c **** 
 378:../driver_adc.c **** 	SCU_GENERAL->CCUCON |= SCU_GENERAL_CCUCON_GSC80_Msk;
 1343              	 .loc 2 378 0
 1344 00e0 0A4A     	 ldr r2,.L39+16
 1345 00e2 0A4B     	 ldr r3,.L39+16
 1346 00e4 DB6C     	 ldr r3,[r3,#76]
 1347 00e6 43F48073 	 orr r3,r3,#256
 1348 00ea D364     	 str r3,[r2,#76]
 379:../driver_adc.c **** 	SCU_GENERAL->CCUCON &= ~SCU_GENERAL_CCUCON_GSC80_Msk;
 1349              	 .loc 2 379 0
 1350 00ec 074A     	 ldr r2,.L39+16
 1351 00ee 074B     	 ldr r3,.L39+16
 1352 00f0 DB6C     	 ldr r3,[r3,#76]
 1353 00f2 23F48073 	 bic r3,r3,#256
 1354 00f6 D364     	 str r3,[r2,#76]
 380:../driver_adc.c **** 
 381:../driver_adc.c **** }
 1355              	 .loc 2 381 0
 1356 00f8 80BD     	 pop {r7,pc}
 1357              	.L40:
 1358 00fa 00BF     	 .align 2
 1359              	.L39:
 1360 00fc 00440050 	 .word 1342194688
 1361 0100 00460050 	 .word 1342195200
 1362 0104 00000240 	 .word 1073872896
 1363 0108 00040240 	 .word 1073873920
 1364 010c 00400050 	 .word 1342193664
 1365              	 .cfi_endproc
 1366              	.LFE199:
 1368              	 .section .text.read_currents,"ax",%progbits
 1369              	 .align 2
 1370              	 .global read_currents
 1371              	 .thumb
 1372              	 .thumb_func
 1374              	read_currents:
 1375              	.LFB200:
 382:../driver_adc.c **** 
 383:../driver_adc.c **** void read_currents (void)
 384:../driver_adc.c **** {
 1376              	 .loc 2 384 0
 1377              	 .cfi_startproc
 1378              	 
 1379              	 
 1380              	 
 1381 0000 80B4     	 push {r7}
 1382              	.LCFI31:
 1383              	 .cfi_def_cfa_offset 4
 1384              	 .cfi_offset 7,-4
 1385 0002 00AF     	 add r7,sp,#0
 1386              	.LCFI32:
 1387              	 .cfi_def_cfa_register 7
 385:../driver_adc.c **** 	ia = ((VADC_G0->RES[1] & 0xFFFF) * 16 - offset_ia);		//16 bit value
 1388              	 .loc 2 385 0
 1389 0004 2A4B     	 ldr r3,.L42
 1390 0006 D3F80433 	 ldr r3,[r3,#772]
 1391 000a 9BB2     	 uxth r3,r3
 1392 000c 1B01     	 lsls r3,r3,#4
 1393 000e 9AB2     	 uxth r2,r3
 1394 0010 284B     	 ldr r3,.L42+4
 1395 0012 1B68     	 ldr r3,[r3]
 1396 0014 9BB2     	 uxth r3,r3
 1397 0016 D31A     	 subs r3,r2,r3
 1398 0018 9BB2     	 uxth r3,r3
 1399 001a 9AB2     	 uxth r2,r3
 1400 001c 264B     	 ldr r3,.L42+8
 1401 001e 1A80     	 strh r2,[r3]
 386:../driver_adc.c **** 	ib = (VADC_G1->RES[1] & 0xFFFF) * 16 - offset_ib;		//16 bit value
 1402              	 .loc 2 386 0
 1403 0020 264B     	 ldr r3,.L42+12
 1404 0022 D3F80433 	 ldr r3,[r3,#772]
 1405 0026 9BB2     	 uxth r3,r3
 1406 0028 1B01     	 lsls r3,r3,#4
 1407 002a 9AB2     	 uxth r2,r3
 1408 002c 244B     	 ldr r3,.L42+16
 1409 002e 1B68     	 ldr r3,[r3]
 1410 0030 9BB2     	 uxth r3,r3
 1411 0032 D31A     	 subs r3,r2,r3
 1412 0034 9BB2     	 uxth r3,r3
 1413 0036 9AB2     	 uxth r2,r3
 1414 0038 224B     	 ldr r3,.L42+20
 1415 003a 1A80     	 strh r2,[r3]
 387:../driver_adc.c **** 	ic = (VADC_G2->RES[1] & 0xFFFF) * 16 - offset_ic;		//16 bit value
 1416              	 .loc 2 387 0
 1417 003c 224B     	 ldr r3,.L42+24
 1418 003e D3F80433 	 ldr r3,[r3,#772]
 1419 0042 9BB2     	 uxth r3,r3
 1420 0044 1B01     	 lsls r3,r3,#4
 1421 0046 9AB2     	 uxth r2,r3
 1422 0048 204B     	 ldr r3,.L42+28
 1423 004a 1B68     	 ldr r3,[r3]
 1424 004c 9BB2     	 uxth r3,r3
 1425 004e D31A     	 subs r3,r2,r3
 1426 0050 9BB2     	 uxth r3,r3
 1427 0052 9AB2     	 uxth r2,r3
 1428 0054 1E4B     	 ldr r3,.L42+32
 1429 0056 1A80     	 strh r2,[r3]
 388:../driver_adc.c **** 	ia = (-ib-ic);
 1430              	 .loc 2 388 0
 1431 0058 1A4B     	 ldr r3,.L42+20
 1432 005a 1B88     	 ldrh r3,[r3]
 1433 005c 9BB2     	 uxth r3,r3
 1434 005e 5B42     	 negs r3,r3
 1435 0060 9AB2     	 uxth r2,r3
 1436 0062 1B4B     	 ldr r3,.L42+32
 1437 0064 1B88     	 ldrh r3,[r3]
 1438 0066 9BB2     	 uxth r3,r3
 1439 0068 D31A     	 subs r3,r2,r3
 1440 006a 9BB2     	 uxth r3,r3
 1441 006c 9AB2     	 uxth r2,r3
 1442 006e 124B     	 ldr r3,.L42+8
 1443 0070 1A80     	 strh r2,[r3]
 389:../driver_adc.c **** 
 390:../driver_adc.c **** 	ia_32 = ia;
 1444              	 .loc 2 390 0
 1445 0072 114B     	 ldr r3,.L42+8
 1446 0074 1B88     	 ldrh r3,[r3]
 1447 0076 1BB2     	 sxth r3,r3
 1448 0078 164A     	 ldr r2,.L42+36
 1449 007a 1360     	 str r3,[r2]
 391:../driver_adc.c **** 	ib_32 = ib;
 1450              	 .loc 2 391 0
 1451 007c 114B     	 ldr r3,.L42+20
 1452 007e 1B88     	 ldrh r3,[r3]
 1453 0080 1BB2     	 sxth r3,r3
 1454 0082 154A     	 ldr r2,.L42+40
 1455 0084 1360     	 str r3,[r2]
 392:../driver_adc.c **** 	ic_32 = ic;
 1456              	 .loc 2 392 0
 1457 0086 124B     	 ldr r3,.L42+32
 1458 0088 1B88     	 ldrh r3,[r3]
 1459 008a 1BB2     	 sxth r3,r3
 1460 008c 134A     	 ldr r2,.L42+44
 1461 008e 1360     	 str r3,[r2]
 393:../driver_adc.c **** 
 394:../driver_adc.c **** 	u_mot_dig = (VADC_G2->RES[14] & 0xFFFF);	//12 bit value
 1462              	 .loc 2 394 0
 1463 0090 0D4B     	 ldr r3,.L42+24
 1464 0092 D3F83833 	 ldr r3,[r3,#824]
 1465 0096 9BB2     	 uxth r3,r3
 1466 0098 114A     	 ldr r2,.L42+48
 1467 009a 1360     	 str r3,[r2]
 395:../driver_adc.c **** 	u_log_dig = (VADC_G1->RES[14] & 0xFFFF);	//12 bit value
 1468              	 .loc 2 395 0
 1469 009c 074B     	 ldr r3,.L42+12
 1470 009e D3F83833 	 ldr r3,[r3,#824]
 1471 00a2 9BB2     	 uxth r3,r3
 1472 00a4 0F4A     	 ldr r2,.L42+52
 1473 00a6 1360     	 str r3,[r2]
 396:../driver_adc.c **** }
 1474              	 .loc 2 396 0
 1475 00a8 BD46     	 mov sp,r7
 1476              	.LCFI33:
 1477              	 .cfi_def_cfa_register 13
 1478              	 
 1479 00aa 5DF8047B 	 ldr r7,[sp],#4
 1480              	.LCFI34:
 1481              	 .cfi_restore 7
 1482              	 .cfi_def_cfa_offset 0
 1483 00ae 7047     	 bx lr
 1484              	.L43:
 1485              	 .align 2
 1486              	.L42:
 1487 00b0 00440040 	 .word 1073759232
 1488 00b4 00000000 	 .word offset_ia
 1489 00b8 00000000 	 .word ia
 1490 00bc 00480040 	 .word 1073760256
 1491 00c0 00000000 	 .word offset_ib
 1492 00c4 00000000 	 .word ib
 1493 00c8 004C0040 	 .word 1073761280
 1494 00cc 00000000 	 .word offset_ic
 1495 00d0 00000000 	 .word ic
 1496 00d4 00000000 	 .word ia_32
 1497 00d8 00000000 	 .word ib_32
 1498 00dc 00000000 	 .word ic_32
 1499 00e0 00000000 	 .word u_mot_dig
 1500 00e4 00000000 	 .word u_log_dig
 1501              	 .cfi_endproc
 1502              	.LFE200:
 1504              	 .global __aeabi_i2d
 1505              	 .section .text.compute_u_mot,"ax",%progbits
 1506              	 .align 2
 1507              	 .global compute_u_mot
 1508              	 .thumb
 1509              	 .thumb_func
 1511              	compute_u_mot:
 1512              	.LFB201:
 397:../driver_adc.c **** 
 398:../driver_adc.c **** /*
 399:../driver_adc.c ****  * Compute the 12bit value of u_mot into volts
 400:../driver_adc.c ****  * u_mot_max = 100V
 401:../driver_adc.c ****  */
 402:../driver_adc.c **** void compute_u_mot (void)
 403:../driver_adc.c **** {
 1513              	 .loc 2 403 0
 1514              	 .cfi_startproc
 1515              	 
 1516              	 
 1517 0000 80B5     	 push {r7,lr}
 1518              	.LCFI35:
 1519              	 .cfi_def_cfa_offset 8
 1520              	 .cfi_offset 7,-8
 1521              	 .cfi_offset 14,-4
 1522 0002 00AF     	 add r7,sp,#0
 1523              	.LCFI36:
 1524              	 .cfi_def_cfa_register 7
 404:../driver_adc.c **** 	u_mot = u_mot_dig * 0.0245;
 1525              	 .loc 2 404 0
 1526 0004 0E4B     	 ldr r3,.L45+8
 1527 0006 1B68     	 ldr r3,[r3]
 1528 0008 1846     	 mov r0,r3
 1529 000a FFF7FEFF 	 bl __aeabi_i2d
 1530 000e 0246     	 mov r2,r0
 1531 0010 0B46     	 mov r3,r1
 1532 0012 1046     	 mov r0,r2
 1533 0014 1946     	 mov r1,r3
 1534 0016 08A3     	 adr r3,.L45
 1535 0018 D3E90023 	 ldrd r2,[r3]
 1536 001c FFF7FEFF 	 bl __aeabi_dmul
 1537 0020 0246     	 mov r2,r0
 1538 0022 0B46     	 mov r3,r1
 1539 0024 1046     	 mov r0,r2
 1540 0026 1946     	 mov r1,r3
 1541 0028 FFF7FEFF 	 bl __aeabi_d2f
 1542 002c 0246     	 mov r2,r0
 1543 002e 054B     	 ldr r3,.L45+12
 1544 0030 1A60     	 str r2,[r3]
 405:../driver_adc.c **** }
 1545              	 .loc 2 405 0
 1546 0032 80BD     	 pop {r7,pc}
 1547              	.L46:
 1548 0034 AFF30080 	 .align 3
 1549              	.L45:
 1550 0038 4A0C022B 	 .word 721554506
 1551 003c 8716993F 	 .word 1066997383
 1552 0040 00000000 	 .word u_mot_dig
 1553 0044 00000000 	 .word u_mot
 1554              	 .cfi_endproc
 1555              	.LFE201:
 1557              	 .section .text.compute_u_log,"ax",%progbits
 1558              	 .align 2
 1559              	 .global compute_u_log
 1560              	 .thumb
 1561              	 .thumb_func
 1563              	compute_u_log:
 1564              	.LFB202:
 406:../driver_adc.c **** /*
 407:../driver_adc.c ****  * Compute the 12bit value of u_log into volts
 408:../driver_adc.c ****  * u_log_max = 50V
 409:../driver_adc.c ****  */
 410:../driver_adc.c **** void compute_u_log (void)
 411:../driver_adc.c **** {
 1565              	 .loc 2 411 0
 1566              	 .cfi_startproc
 1567              	 
 1568              	 
 1569 0000 80B5     	 push {r7,lr}
 1570              	.LCFI37:
 1571              	 .cfi_def_cfa_offset 8
 1572              	 .cfi_offset 7,-8
 1573              	 .cfi_offset 14,-4
 1574 0002 00AF     	 add r7,sp,#0
 1575              	.LCFI38:
 1576              	 .cfi_def_cfa_register 7
 412:../driver_adc.c **** 	u_log = u_log_dig * 0.01327;
 1577              	 .loc 2 412 0
 1578 0004 0E4B     	 ldr r3,.L48+8
 1579 0006 1B68     	 ldr r3,[r3]
 1580 0008 1846     	 mov r0,r3
 1581 000a FFF7FEFF 	 bl __aeabi_i2d
 1582 000e 0246     	 mov r2,r0
 1583 0010 0B46     	 mov r3,r1
 1584 0012 1046     	 mov r0,r2
 1585 0014 1946     	 mov r1,r3
 1586 0016 08A3     	 adr r3,.L48
 1587 0018 D3E90023 	 ldrd r2,[r3]
 1588 001c FFF7FEFF 	 bl __aeabi_dmul
 1589 0020 0246     	 mov r2,r0
 1590 0022 0B46     	 mov r3,r1
 1591 0024 1046     	 mov r0,r2
 1592 0026 1946     	 mov r1,r3
 1593 0028 FFF7FEFF 	 bl __aeabi_d2f
 1594 002c 0246     	 mov r2,r0
 1595 002e 054B     	 ldr r3,.L48+12
 1596 0030 1A60     	 str r2,[r3]
 413:../driver_adc.c **** }
 1597              	 .loc 2 413 0
 1598 0032 80BD     	 pop {r7,pc}
 1599              	.L49:
 1600 0034 AFF30080 	 .align 3
 1601              	.L48:
 1602 0038 3EB32440 	 .word 1076147006
 1603 003c 4D2D8B3F 	 .word 1066085709
 1604 0040 00000000 	 .word u_log_dig
 1605 0044 00000000 	 .word u_log
 1606              	 .cfi_endproc
 1607              	.LFE202:
 1609              	 .global __aeabi_ddiv
 1610              	 .section .text.compute_currents,"ax",%progbits
 1611              	 .align 2
 1612              	 .global compute_currents
 1613              	 .thumb
 1614              	 .thumb_func
 1616              	compute_currents:
 1617              	.LFB203:
 414:../driver_adc.c **** /*
 415:../driver_adc.c ****  * I_pos = 40A | I_neg = -40A
 416:../driver_adc.c ****  */
 417:../driver_adc.c **** void compute_currents (void)
 418:../driver_adc.c **** {
 1618              	 .loc 2 418 0
 1619              	 .cfi_startproc
 1620              	 
 1621              	 
 1622 0000 80B5     	 push {r7,lr}
 1623              	.LCFI39:
 1624              	 .cfi_def_cfa_offset 8
 1625              	 .cfi_offset 7,-8
 1626              	 .cfi_offset 14,-4
 1627 0002 00AF     	 add r7,sp,#0
 1628              	.LCFI40:
 1629              	 .cfi_def_cfa_register 7
 419:../driver_adc.c **** 	ia_a = (float)(ia+32768)/65535.0 * 80.0 - 40.0;
 1630              	 .loc 2 419 0
 1631 0004 644B     	 ldr r3,.L51+8
 1632 0006 1B88     	 ldrh r3,[r3]
 1633 0008 1BB2     	 sxth r3,r3
 1634 000a 03F50043 	 add r3,r3,#32768
 1635 000e 07EE903A 	 fmsr s15,r3
 1636 0012 F8EEE77A 	 fsitos s15,s15
 1637 0016 17EE900A 	 fmrs r0,s15
 1638 001a FFF7FEFF 	 bl __aeabi_f2d
 1639 001e 0246     	 mov r2,r0
 1640 0020 0B46     	 mov r3,r1
 1641 0022 1046     	 mov r0,r2
 1642 0024 1946     	 mov r1,r3
 1643 0026 5AA3     	 adr r3,.L51
 1644 0028 D3E90023 	 ldrd r2,[r3]
 1645 002c FFF7FEFF 	 bl __aeabi_ddiv
 1646 0030 0246     	 mov r2,r0
 1647 0032 0B46     	 mov r3,r1
 1648 0034 1046     	 mov r0,r2
 1649 0036 1946     	 mov r1,r3
 1650 0038 4FF00002 	 mov r2,#0
 1651 003c 574B     	 ldr r3,.L51+12
 1652 003e FFF7FEFF 	 bl __aeabi_dmul
 1653 0042 0246     	 mov r2,r0
 1654 0044 0B46     	 mov r3,r1
 1655 0046 1046     	 mov r0,r2
 1656 0048 1946     	 mov r1,r3
 1657 004a 4FF00002 	 mov r2,#0
 1658 004e 544B     	 ldr r3,.L51+16
 1659 0050 FFF7FEFF 	 bl __aeabi_dsub
 1660 0054 0246     	 mov r2,r0
 1661 0056 0B46     	 mov r3,r1
 1662 0058 1046     	 mov r0,r2
 1663 005a 1946     	 mov r1,r3
 1664 005c FFF7FEFF 	 bl __aeabi_d2f
 1665 0060 0246     	 mov r2,r0
 1666 0062 504B     	 ldr r3,.L51+20
 1667 0064 1A60     	 str r2,[r3]
 420:../driver_adc.c **** 	ib_a = (float)(ib+32768)/65535.0 * 80.0 - 40.0;
 1668              	 .loc 2 420 0
 1669 0066 504B     	 ldr r3,.L51+24
 1670 0068 1B88     	 ldrh r3,[r3]
 1671 006a 1BB2     	 sxth r3,r3
 1672 006c 03F50043 	 add r3,r3,#32768
 1673 0070 07EE903A 	 fmsr s15,r3
 1674 0074 F8EEE77A 	 fsitos s15,s15
 1675 0078 17EE900A 	 fmrs r0,s15
 1676 007c FFF7FEFF 	 bl __aeabi_f2d
 1677 0080 0246     	 mov r2,r0
 1678 0082 0B46     	 mov r3,r1
 1679 0084 1046     	 mov r0,r2
 1680 0086 1946     	 mov r1,r3
 1681 0088 41A3     	 adr r3,.L51
 1682 008a D3E90023 	 ldrd r2,[r3]
 1683 008e FFF7FEFF 	 bl __aeabi_ddiv
 1684 0092 0246     	 mov r2,r0
 1685 0094 0B46     	 mov r3,r1
 1686 0096 1046     	 mov r0,r2
 1687 0098 1946     	 mov r1,r3
 1688 009a 4FF00002 	 mov r2,#0
 1689 009e 3F4B     	 ldr r3,.L51+12
 1690 00a0 FFF7FEFF 	 bl __aeabi_dmul
 1691 00a4 0246     	 mov r2,r0
 1692 00a6 0B46     	 mov r3,r1
 1693 00a8 1046     	 mov r0,r2
 1694 00aa 1946     	 mov r1,r3
 1695 00ac 4FF00002 	 mov r2,#0
 1696 00b0 3B4B     	 ldr r3,.L51+16
 1697 00b2 FFF7FEFF 	 bl __aeabi_dsub
 1698 00b6 0246     	 mov r2,r0
 1699 00b8 0B46     	 mov r3,r1
 1700 00ba 1046     	 mov r0,r2
 1701 00bc 1946     	 mov r1,r3
 1702 00be FFF7FEFF 	 bl __aeabi_d2f
 1703 00c2 0246     	 mov r2,r0
 1704 00c4 394B     	 ldr r3,.L51+28
 1705 00c6 1A60     	 str r2,[r3]
 421:../driver_adc.c **** 	ic_a = (float)(ic+32768)/65535.0 * 80.0 - 40.0;
 1706              	 .loc 2 421 0
 1707 00c8 394B     	 ldr r3,.L51+32
 1708 00ca 1B88     	 ldrh r3,[r3]
 1709 00cc 1BB2     	 sxth r3,r3
 1710 00ce 03F50043 	 add r3,r3,#32768
 1711 00d2 07EE903A 	 fmsr s15,r3
 1712 00d6 F8EEE77A 	 fsitos s15,s15
 1713 00da 17EE900A 	 fmrs r0,s15
 1714 00de FFF7FEFF 	 bl __aeabi_f2d
 1715 00e2 0246     	 mov r2,r0
 1716 00e4 0B46     	 mov r3,r1
 1717 00e6 1046     	 mov r0,r2
 1718 00e8 1946     	 mov r1,r3
 1719 00ea 29A3     	 adr r3,.L51
 1720 00ec D3E90023 	 ldrd r2,[r3]
 1721 00f0 FFF7FEFF 	 bl __aeabi_ddiv
 1722 00f4 0246     	 mov r2,r0
 1723 00f6 0B46     	 mov r3,r1
 1724 00f8 1046     	 mov r0,r2
 1725 00fa 1946     	 mov r1,r3
 1726 00fc 4FF00002 	 mov r2,#0
 1727 0100 264B     	 ldr r3,.L51+12
 1728 0102 FFF7FEFF 	 bl __aeabi_dmul
 1729 0106 0246     	 mov r2,r0
 1730 0108 0B46     	 mov r3,r1
 1731 010a 1046     	 mov r0,r2
 1732 010c 1946     	 mov r1,r3
 1733 010e 4FF00002 	 mov r2,#0
 1734 0112 234B     	 ldr r3,.L51+16
 1735 0114 FFF7FEFF 	 bl __aeabi_dsub
 1736 0118 0246     	 mov r2,r0
 1737 011a 0B46     	 mov r3,r1
 1738 011c 1046     	 mov r0,r2
 1739 011e 1946     	 mov r1,r3
 1740 0120 FFF7FEFF 	 bl __aeabi_d2f
 1741 0124 0246     	 mov r2,r0
 1742 0126 234B     	 ldr r3,.L51+36
 1743 0128 1A60     	 str r2,[r3]
 422:../driver_adc.c **** 	iq_a = (float)(i_q+32768)/65535.0 * 80.0 - 40.0;
 1744              	 .loc 2 422 0
 1745 012a 234B     	 ldr r3,.L51+40
 1746 012c D3ED007A 	 flds s15,[r3]
 1747 0130 9FED227A 	 flds s14,.L51+44
 1748 0134 77EE877A 	 fadds s15,s15,s14
 1749 0138 17EE900A 	 fmrs r0,s15
 1750 013c FFF7FEFF 	 bl __aeabi_f2d
 1751 0140 0246     	 mov r2,r0
 1752 0142 0B46     	 mov r3,r1
 1753 0144 1046     	 mov r0,r2
 1754 0146 1946     	 mov r1,r3
 1755 0148 11A3     	 adr r3,.L51
 1756 014a D3E90023 	 ldrd r2,[r3]
 1757 014e FFF7FEFF 	 bl __aeabi_ddiv
 1758 0152 0246     	 mov r2,r0
 1759 0154 0B46     	 mov r3,r1
 1760 0156 1046     	 mov r0,r2
 1761 0158 1946     	 mov r1,r3
 1762 015a 4FF00002 	 mov r2,#0
 1763 015e 0F4B     	 ldr r3,.L51+12
 1764 0160 FFF7FEFF 	 bl __aeabi_dmul
 1765 0164 0246     	 mov r2,r0
 1766 0166 0B46     	 mov r3,r1
 1767 0168 1046     	 mov r0,r2
 1768 016a 1946     	 mov r1,r3
 1769 016c 4FF00002 	 mov r2,#0
 1770 0170 0B4B     	 ldr r3,.L51+16
 1771 0172 FFF7FEFF 	 bl __aeabi_dsub
 1772 0176 0246     	 mov r2,r0
 1773 0178 0B46     	 mov r3,r1
 1774 017a 1046     	 mov r0,r2
 1775 017c 1946     	 mov r1,r3
 1776 017e FFF7FEFF 	 bl __aeabi_d2f
 1777 0182 0246     	 mov r2,r0
 1778 0184 0E4B     	 ldr r3,.L51+48
 1779 0186 1A60     	 str r2,[r3]
 423:../driver_adc.c **** 
 424:../driver_adc.c **** }
 1780              	 .loc 2 424 0
 1781 0188 80BD     	 pop {r7,pc}
 1782              	.L52:
 1783 018a 00BFAFF3 	 .align 3
 1783      0080
 1784              	.L51:
 1785 0190 00000000 	 .word 0
 1786 0194 E0FFEF40 	 .word 1089470432
 1787 0198 00000000 	 .word ia
 1788 019c 00005440 	 .word 1079246848
 1789 01a0 00004440 	 .word 1078198272
 1790 01a4 00000000 	 .word ia_a
 1791 01a8 00000000 	 .word ib
 1792 01ac 00000000 	 .word ib_a
 1793 01b0 00000000 	 .word ic
 1794 01b4 00000000 	 .word ic_a
 1795 01b8 00000000 	 .word i_q
 1796 01bc 00000047 	 .word 1191182336
 1797 01c0 00000000 	 .word iq_a
 1798              	 .cfi_endproc
 1799              	.LFE203:
 1801 01c4 AFF30080 	 .section .text.current_offset,"ax",%progbits
 1802              	 .align 2
 1803              	 .global current_offset
 1804              	 .thumb
 1805              	 .thumb_func
 1807              	current_offset:
 1808              	.LFB204:
 425:../driver_adc.c **** 
 426:../driver_adc.c **** void current_offset (void)
 427:../driver_adc.c **** {
 1809              	 .loc 2 427 0
 1810              	 .cfi_startproc
 1811              	 
 1812              	 
 1813 0000 80B5     	 push {r7,lr}
 1814              	.LCFI41:
 1815              	 .cfi_def_cfa_offset 8
 1816              	 .cfi_offset 7,-8
 1817              	 .cfi_offset 14,-4
 1818 0002 82B0     	 sub sp,sp,#8
 1819              	.LCFI42:
 1820              	 .cfi_def_cfa_offset 16
 1821 0004 00AF     	 add r7,sp,#0
 1822              	.LCFI43:
 1823              	 .cfi_def_cfa_register 7
 428:../driver_adc.c **** 	offset_ia = 0;
 1824              	 .loc 2 428 0
 1825 0006 2A4B     	 ldr r3,.L59
 1826 0008 0022     	 movs r2,#0
 1827 000a 1A60     	 str r2,[r3]
 429:../driver_adc.c **** 	offset_ib = 0;
 1828              	 .loc 2 429 0
 1829 000c 294B     	 ldr r3,.L59+4
 1830 000e 0022     	 movs r2,#0
 1831 0010 1A60     	 str r2,[r3]
 430:../driver_adc.c **** 	offset_ic = 0;
 1832              	 .loc 2 430 0
 1833 0012 294B     	 ldr r3,.L59+8
 1834 0014 0022     	 movs r2,#0
 1835 0016 1A60     	 str r2,[r3]
 1836              	.LBB2:
 431:../driver_adc.c **** 	for(int i = 0; i < 16; ++i){
 1837              	 .loc 2 431 0
 1838 0018 0023     	 movs r3,#0
 1839 001a 7B60     	 str r3,[r7,#4]
 1840 001c 26E0     	 b .L54
 1841              	.L55:
 432:../driver_adc.c **** 		delay_t(3);
 1842              	 .loc 2 432 0 discriminator 3
 1843 001e 0320     	 movs r0,#3
 1844 0020 FFF7FEFF 	 bl delay_t
 433:../driver_adc.c **** 		offset_ia += ((VADC_G0->RES[1] & 0xFFFF) * 16);
 1845              	 .loc 2 433 0 discriminator 3
 1846 0024 254B     	 ldr r3,.L59+12
 1847 0026 D3F80433 	 ldr r3,[r3,#772]
 1848 002a 9BB2     	 uxth r3,r3
 1849 002c 1B01     	 lsls r3,r3,#4
 1850 002e 204A     	 ldr r2,.L59
 1851 0030 1268     	 ldr r2,[r2]
 1852 0032 1344     	 add r3,r3,r2
 1853 0034 1A46     	 mov r2,r3
 1854 0036 1E4B     	 ldr r3,.L59
 1855 0038 1A60     	 str r2,[r3]
 434:../driver_adc.c **** 		offset_ib += ((VADC_G1->RES[1] & 0xFFFF) * 16);
 1856              	 .loc 2 434 0 discriminator 3
 1857 003a 214B     	 ldr r3,.L59+16
 1858 003c D3F80433 	 ldr r3,[r3,#772]
 1859 0040 9BB2     	 uxth r3,r3
 1860 0042 1B01     	 lsls r3,r3,#4
 1861 0044 1B4A     	 ldr r2,.L59+4
 1862 0046 1268     	 ldr r2,[r2]
 1863 0048 1344     	 add r3,r3,r2
 1864 004a 1A46     	 mov r2,r3
 1865 004c 194B     	 ldr r3,.L59+4
 1866 004e 1A60     	 str r2,[r3]
 435:../driver_adc.c **** 		offset_ic += ((VADC_G2->RES[1] & 0xFFFF) * 16);
 1867              	 .loc 2 435 0 discriminator 3
 1868 0050 1C4B     	 ldr r3,.L59+20
 1869 0052 D3F80433 	 ldr r3,[r3,#772]
 1870 0056 9BB2     	 uxth r3,r3
 1871 0058 1B01     	 lsls r3,r3,#4
 1872 005a 174A     	 ldr r2,.L59+8
 1873 005c 1268     	 ldr r2,[r2]
 1874 005e 1344     	 add r3,r3,r2
 1875 0060 1A46     	 mov r2,r3
 1876 0062 154B     	 ldr r3,.L59+8
 1877 0064 1A60     	 str r2,[r3]
 431:../driver_adc.c **** 		delay_t(3);
 1878              	 .loc 2 431 0 discriminator 3
 1879 0066 7B68     	 ldr r3,[r7,#4]
 1880 0068 0133     	 adds r3,r3,#1
 1881 006a 7B60     	 str r3,[r7,#4]
 1882              	.L54:
 431:../driver_adc.c **** 		delay_t(3);
 1883              	 .loc 2 431 0 is_stmt 0 discriminator 1
 1884 006c 7B68     	 ldr r3,[r7,#4]
 1885 006e 0F2B     	 cmp r3,#15
 1886 0070 D5DD     	 ble .L55
 1887              	.LBE2:
 436:../driver_adc.c **** 
 437:../driver_adc.c **** 	}
 438:../driver_adc.c **** 
 439:../driver_adc.c **** 	offset_ia = offset_ia/16;
 1888              	 .loc 2 439 0 is_stmt 1
 1889 0072 0F4B     	 ldr r3,.L59
 1890 0074 1B68     	 ldr r3,[r3]
 1891 0076 002B     	 cmp r3,#0
 1892 0078 00DA     	 bge .L56
 1893 007a 0F33     	 adds r3,r3,#15
 1894              	.L56:
 1895 007c 1B11     	 asrs r3,r3,#4
 1896 007e 1A46     	 mov r2,r3
 1897 0080 0B4B     	 ldr r3,.L59
 1898 0082 1A60     	 str r2,[r3]
 440:../driver_adc.c **** 	offset_ib = offset_ib/16;
 1899              	 .loc 2 440 0
 1900 0084 0B4B     	 ldr r3,.L59+4
 1901 0086 1B68     	 ldr r3,[r3]
 1902 0088 002B     	 cmp r3,#0
 1903 008a 00DA     	 bge .L57
 1904 008c 0F33     	 adds r3,r3,#15
 1905              	.L57:
 1906 008e 1B11     	 asrs r3,r3,#4
 1907 0090 1A46     	 mov r2,r3
 1908 0092 084B     	 ldr r3,.L59+4
 1909 0094 1A60     	 str r2,[r3]
 441:../driver_adc.c **** 	offset_ic = offset_ic/16;
 1910              	 .loc 2 441 0
 1911 0096 084B     	 ldr r3,.L59+8
 1912 0098 1B68     	 ldr r3,[r3]
 1913 009a 002B     	 cmp r3,#0
 1914 009c 00DA     	 bge .L58
 1915 009e 0F33     	 adds r3,r3,#15
 1916              	.L58:
 1917 00a0 1B11     	 asrs r3,r3,#4
 1918 00a2 1A46     	 mov r2,r3
 1919 00a4 044B     	 ldr r3,.L59+8
 1920 00a6 1A60     	 str r2,[r3]
 442:../driver_adc.c **** 
 443:../driver_adc.c **** }
 1921              	 .loc 2 443 0
 1922 00a8 0837     	 adds r7,r7,#8
 1923              	.LCFI44:
 1924              	 .cfi_def_cfa_offset 8
 1925 00aa BD46     	 mov sp,r7
 1926              	.LCFI45:
 1927              	 .cfi_def_cfa_register 13
 1928              	 
 1929 00ac 80BD     	 pop {r7,pc}
 1930              	.L60:
 1931 00ae 00BF     	 .align 2
 1932              	.L59:
 1933 00b0 00000000 	 .word offset_ia
 1934 00b4 00000000 	 .word offset_ib
 1935 00b8 00000000 	 .word offset_ic
 1936 00bc 00440040 	 .word 1073759232
 1937 00c0 00480040 	 .word 1073760256
 1938 00c4 004C0040 	 .word 1073761280
 1939              	 .cfi_endproc
 1940              	.LFE204:
 1942              	 .text
 1943              	.Letext0:
 1944              	 .file 3 "c:\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 1945              	 .file 4 "c:\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 1946              	 .file 5 "C:/CODE/Licenta/Libraries/CMSIS/Infineon/XMC4800_series/Include/XMC4800.h"
 1947              	 .file 6 "../main.h"
 1948              	 .file 7 "../reference_generator.h"
 1949              	 .file 8 "../transform.h"
 1950              	 .file 9 "../state_machine.h"
DEFINED SYMBOLS
                            *ABS*:00000000 driver_adc.c
    {standard input}:20     .text.__NVIC_EnableIRQ:00000000 $t
    {standard input}:24     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
    {standard input}:74     .text.__NVIC_EnableIRQ:00000034 $d
    {standard input}:79     .text.__NVIC_ClearPendingIRQ:00000000 $t
    {standard input}:83     .text.__NVIC_ClearPendingIRQ:00000000 __NVIC_ClearPendingIRQ
    {standard input}:133    .text.__NVIC_ClearPendingIRQ:00000038 $d
    {standard input}:138    .text.__NVIC_SetPriority:00000000 $t
    {standard input}:142    .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
    {standard input}:205    .text.__NVIC_SetPriority:0000004c $d
                            *COM*:00000004 CCU8_CC8_CR1_CR1_Value
                            *COM*:00000004 u_mot_dig
                            *COM*:00000004 u_log_dig
                            *COM*:00000004 u_mot
                            *COM*:00000004 u_log
    {standard input}:220    .bss.interrupt_counter_slow_loop:00000000 interrupt_counter_slow_loop
    {standard input}:217    .bss.interrupt_counter_slow_loop:00000000 $d
    {standard input}:227    .bss.interrupt_counter_fast_loop:00000000 interrupt_counter_fast_loop
    {standard input}:224    .bss.interrupt_counter_fast_loop:00000000 $d
    {standard input}:234    .bss.interrupt_counter_timer:00000000 interrupt_counter_timer
    {standard input}:231    .bss.interrupt_counter_timer:00000000 $d
    {standard input}:241    .bss.interrupt_counter_ref_gen:00000000 interrupt_counter_ref_gen
    {standard input}:238    .bss.interrupt_counter_ref_gen:00000000 $d
    {standard input}:248    .bss.motor_spd:00000000 motor_spd
    {standard input}:245    .bss.motor_spd:00000000 $d
    {standard input}:255    .bss.mechanical_position_old:00000000 mechanical_position_old
    {standard input}:252    .bss.mechanical_position_old:00000000 $d
    {standard input}:262    .data.wait_100_us:00000000 wait_100_us
    {standard input}:259    .data.wait_100_us:00000000 $d
    {standard input}:269    .data.wait_1_ms:00000000 wait_1_ms
    {standard input}:266    .data.wait_1_ms:00000000 $d
    {standard input}:276    .bss.offset_ia:00000000 offset_ia
    {standard input}:273    .bss.offset_ia:00000000 $d
    {standard input}:283    .bss.offset_ib:00000000 offset_ib
    {standard input}:280    .bss.offset_ib:00000000 $d
    {standard input}:290    .bss.offset_ic:00000000 offset_ic
    {standard input}:287    .bss.offset_ic:00000000 $d
                            *COM*:00000002 ia
                            *COM*:00000002 ib
                            *COM*:00000002 ic
                            *COM*:00000004 ia_a
                            *COM*:00000004 ib_a
                            *COM*:00000004 ic_a
                            *COM*:00000004 iq_a
    {standard input}:304    .bss.interrupt_counter_rpm:00000000 interrupt_counter_rpm
    {standard input}:301    .bss.interrupt_counter_rpm:00000000 $d
                            *COM*:00000004 ia_32
                            *COM*:00000004 ib_32
                            *COM*:00000004 ic_32
    {standard input}:314    .bss.signal_ia_test:00000000 signal_ia_test
    {standard input}:311    .bss.signal_ia_test:00000000 $d
    {standard input}:321    .bss.signal_ib_test:00000000 signal_ib_test
    {standard input}:318    .bss.signal_ib_test:00000000 $d
    {standard input}:328    .bss.signal_ic_test:00000000 signal_ic_test
    {standard input}:325    .bss.signal_ic_test:00000000 $d
    {standard input}:335    .bss.increment_2_pi:00000000 increment_2_pi
    {standard input}:332    .bss.increment_2_pi:00000000 $d
                            *COM*:00000004 sin_increment_2_pi
                            *COM*:00000004 cos_increment_2_pi
                            *COM*:00000004 sin_plus_cos
    {standard input}:347    .text.test_ia_id_iq_id:00000000 $t
    {standard input}:352    .text.test_ia_id_iq_id:00000000 test_ia_id_iq_id
    {standard input}:543    .text.test_ia_id_iq_id:000001a0 $d
    {standard input}:566    .text.VADC0_G0_2_IRQHandler:00000000 $t
    {standard input}:571    .text.VADC0_G0_2_IRQHandler:00000000 VADC0_G0_2_IRQHandler
    {standard input}:1374   .text.read_currents:00000000 read_currents
    {standard input}:1616   .text.compute_currents:00000000 compute_currents
    {standard input}:1511   .text.compute_u_mot:00000000 compute_u_mot
    {standard input}:1563   .text.compute_u_log:00000000 compute_u_log
    {standard input}:759    .text.VADC0_G0_2_IRQHandler:00000130 $d
    {standard input}:778    .text.adc_init:00000000 $t
    {standard input}:783    .text.adc_init:00000000 adc_init
    {standard input}:1111   .text.adc_init:00000328 $d
    {standard input}:1118   .text.adc_init:00000340 $t
    {standard input}:1209   .text.adc_init:00000418 $d
    {standard input}:1218   .text.interrupt_vadc_init:00000000 $t
    {standard input}:1223   .text.interrupt_vadc_init:00000000 interrupt_vadc_init
    {standard input}:1360   .text.interrupt_vadc_init:000000fc $d
    {standard input}:1369   .text.read_currents:00000000 $t
    {standard input}:1487   .text.read_currents:000000b0 $d
    {standard input}:1506   .text.compute_u_mot:00000000 $t
    {standard input}:1550   .text.compute_u_mot:00000038 $d
    {standard input}:1558   .text.compute_u_log:00000000 $t
    {standard input}:1602   .text.compute_u_log:00000038 $d
    {standard input}:1611   .text.compute_currents:00000000 $t
    {standard input}:1785   .text.compute_currents:00000190 $d
    {standard input}:1802   .text.current_offset:00000000 $t
    {standard input}:1807   .text.current_offset:00000000 current_offset
    {standard input}:1933   .text.current_offset:000000b0 $d
                     .debug_frame:00000010 $d
    {standard input}:565    .text.test_ia_id_iq_id:000001ec $t
    {standard input}:1801   .text.compute_currents:000001c4 $t

UNDEFINED SYMBOLS
__aeabi_f2d
__aeabi_dadd
__aeabi_d2f
__aeabi_dcmpge
__aeabi_dsub
__aeabi_dmul
sin
sincosf
compute_fast_speed
compute_fast_mechanical_position
compute_fast_electrical_position
compute_fast_field
abc_dq
current_protection
pi_regulator_i_d
pi_regulator_i_q
dq_abc
pwm_update
ProbeScope_Sampling
reference_generator
pi_regulator_pos
pi_regulator_speed
drive_status
loop_control
u_a_ref
u_b_ref
u_c_ref
ref_gen_status
mechanical_position_fast
__aeabi_i2d
__aeabi_ddiv
i_q
delay_t
