 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16_out
Version: K-2015.06-SP2
Date   : Mon Mar 17 15:41:37 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: memory_reg_55__32_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_152_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__32_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__32_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[352] (net)              1        0.001               0.000      0.078 f
  U2640/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2374 (net)                    1        0.001               0.000      0.122 r
  U2641/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2383 (net)                    1        0.001               0.000      0.194 r
  U2647/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1757 (net)                    1        0.001               0.000      0.214 f
  Q_reg_152_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_152_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__29_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_149_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__29_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__29_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[349] (net)              1        0.001               0.000      0.078 f
  U2672/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2404 (net)                    1        0.001               0.000      0.122 r
  U2673/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2413 (net)                    1        0.001               0.000      0.194 r
  U2679/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1760 (net)                    1        0.001               0.000      0.214 f
  Q_reg_149_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_149_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__28_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_148_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__28_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__28_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[348] (net)              1        0.001               0.000      0.078 f
  U2682/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2414 (net)                    1        0.001               0.000      0.122 r
  U2683/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2423 (net)                    1        0.001               0.000      0.194 r
  U2689/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1761 (net)                    1        0.001               0.000      0.214 f
  Q_reg_148_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_148_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__27_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_147_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__27_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__27_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[347] (net)              1        0.001               0.000      0.078 f
  U2714/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2444 (net)                    1        0.001               0.000      0.122 r
  U2715/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2453 (net)                    1        0.001               0.000      0.194 r
  U2719/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1762 (net)                    1        0.001               0.000      0.214 f
  Q_reg_147_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_147_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__37_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_77_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__37_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__37_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[437] (net)              1        0.001               0.000      0.078 f
  U2110/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n1853 (net)                    1        0.001               0.000      0.122 r
  U2111/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1862 (net)                    1        0.001               0.000      0.194 r
  U2117/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1672 (net)                    1        0.001               0.000      0.214 f
  Q_reg_77_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_77_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_5_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__5_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_52__5_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[445] (net)              1        0.001               0.000      0.078 f
  U2253/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n1993 (net)                    1        0.001               0.000      0.122 r
  U2254/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2002 (net)                    1        0.001               0.000      0.194 r
  U2260/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1664 (net)                    1        0.001               0.000      0.214 f
  Q_reg_5_/D (EDFQD1)                               0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_5_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__0_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_52__0_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[440] (net)              1        0.001               0.000      0.078 f
  U2171/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n1913 (net)                    1        0.001               0.000      0.122 r
  U2172/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1922 (net)                    1        0.001               0.000      0.194 r
  U1918/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1669 (net)                    1        0.001               0.000      0.214 f
  Q_reg_0_/D (EDFQD1)                               0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_0_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__39_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_159_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__39_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__39_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[359] (net)              1        0.001               0.000      0.078 f
  U2396/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2134 (net)                    1        0.001               0.000      0.122 r
  U2397/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2143 (net)                    1        0.001               0.000      0.194 r
  U2403/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1750 (net)                    1        0.001               0.000      0.214 f
  Q_reg_159_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_159_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__38_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_158_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__38_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__38_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[358] (net)              1        0.001               0.000      0.078 f
  U2723/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2457 (net)                    1        0.001               0.000      0.122 r
  U2724/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2469 (net)                    1        0.001               0.000      0.194 r
  U2729/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1751 (net)                    1        0.001               0.000      0.214 f
  Q_reg_158_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_158_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__37_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_157_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__37_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__37_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[357] (net)              1        0.001               0.000      0.078 f
  U2540/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2274 (net)                    1        0.001               0.000      0.122 r
  U2541/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2283 (net)                    1        0.001               0.000      0.194 r
  U2547/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1752 (net)                    1        0.001               0.000      0.214 f
  Q_reg_157_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_157_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__36_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_156_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__36_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__36_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[356] (net)              1        0.001               0.000      0.078 f
  U2572/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2304 (net)                    1        0.001               0.000      0.122 r
  U2573/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2313 (net)                    1        0.001               0.000      0.194 r
  U2578/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1753 (net)                    1        0.001               0.000      0.214 f
  Q_reg_156_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_156_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__35_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_155_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__35_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__35_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[355] (net)              1        0.001               0.000      0.078 f
  U2602/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2334 (net)                    1        0.001               0.000      0.122 r
  U2603/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2343 (net)                    1        0.001               0.000      0.194 r
  U2609/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1754 (net)                    1        0.001               0.000      0.214 f
  Q_reg_155_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_155_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__34_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_154_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__34_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__34_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[354] (net)              1        0.001               0.000      0.078 f
  U1893/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2344 (net)                    1        0.001               0.000      0.122 r
  U2613/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2353 (net)                    1        0.001               0.000      0.194 r
  U2618/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1755 (net)                    1        0.001               0.000      0.214 f
  Q_reg_154_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_154_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__33_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_153_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__33_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__33_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[353] (net)              1        0.001               0.000      0.078 f
  U2519/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2254 (net)                    1        0.001               0.000      0.122 r
  U2520/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2263 (net)                    1        0.001               0.000      0.194 r
  U2526/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1756 (net)                    1        0.001               0.000      0.214 f
  Q_reg_153_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_153_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__31_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_151_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__31_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__31_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[351] (net)              1        0.001               0.000      0.078 f
  U2661/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2394 (net)                    1        0.001               0.000      0.122 r
  U2662/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2403 (net)                    1        0.001               0.000      0.194 r
  U2668/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1758 (net)                    1        0.001               0.000      0.214 f
  Q_reg_151_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_151_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__30_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_150_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__30_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__30_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[350] (net)              1        0.001               0.000      0.078 f
  U2509/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2244 (net)                    1        0.001               0.000      0.122 r
  U2510/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2253 (net)                    1        0.001               0.000      0.194 r
  U1929/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1759 (net)                    1        0.001               0.000      0.214 f
  Q_reg_150_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_150_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__26_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_146_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__26_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__26_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[346] (net)              1        0.001               0.000      0.078 f
  U2783/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2528 (net)                    1        0.001               0.000      0.122 r
  U2784/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2537 (net)                    1        0.001               0.000      0.194 r
  U2790/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1763 (net)                    1        0.001               0.000      0.214 f
  Q_reg_146_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_146_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__25_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_145_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__25_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__25_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[345] (net)              1        0.001               0.000      0.078 f
  U2794/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2538 (net)                    1        0.001               0.000      0.122 r
  U2795/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2547 (net)                    1        0.001               0.000      0.194 r
  U2800/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1764 (net)                    1        0.001               0.000      0.214 f
  Q_reg_145_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_145_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__24_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_144_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__24_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__24_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[344] (net)              1        0.001               0.000      0.078 f
  U3019/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2758 (net)                    1        0.001               0.000      0.122 r
  U3020/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2767 (net)                    1        0.001               0.000      0.194 r
  U3026/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1765 (net)                    1        0.001               0.000      0.214 f
  Q_reg_144_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_144_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__22_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_142_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__22_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__22_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[342] (net)              1        0.001               0.000      0.078 f
  U2886/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2628 (net)                    1        0.001               0.000      0.122 r
  U2887/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2637 (net)                    1        0.001               0.000      0.194 r
  U2893/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1767 (net)                    1        0.001               0.000      0.214 f
  Q_reg_142_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_142_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__19_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_139_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__19_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__19_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[339] (net)              1        0.001               0.000      0.078 f
  U1885/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2568 (net)                    1        0.001               0.000      0.122 r
  U1915/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2577 (net)                    1        0.001               0.000      0.194 r
  U2830/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1770 (net)                    1        0.001               0.000      0.214 f
  Q_reg_139_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_139_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__18_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_138_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__18_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__18_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[338] (net)              1        0.001               0.000      0.078 f
  U2834/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2578 (net)                    1        0.001               0.000      0.122 r
  U2835/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2587 (net)                    1        0.001               0.000      0.194 r
  U2841/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1771 (net)                    1        0.001               0.000      0.214 f
  Q_reg_138_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_138_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__17_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_137_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__17_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__17_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[337] (net)              1        0.001               0.000      0.078 f
  U2844/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2588 (net)                    1        0.001               0.000      0.122 r
  U2845/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2597 (net)                    1        0.001               0.000      0.194 r
  U1928/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1772 (net)                    1        0.001               0.000      0.214 f
  Q_reg_137_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_137_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_136_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__16_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__16_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[336] (net)              1        0.001               0.000      0.078 f
  U2854/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2598 (net)                    1        0.001               0.000      0.122 r
  U2855/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2607 (net)                    1        0.001               0.000      0.194 r
  U2861/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1773 (net)                    1        0.001               0.000      0.214 f
  Q_reg_136_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_136_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_135_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__15_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__15_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[335] (net)              1        0.001               0.000      0.078 f
  U2864/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2608 (net)                    1        0.001               0.000      0.122 r
  U2865/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2617 (net)                    1        0.001               0.000      0.194 r
  U2871/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1774 (net)                    1        0.001               0.000      0.214 f
  Q_reg_135_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_135_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__13_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_133_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__13_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__13_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[333] (net)              1        0.001               0.000      0.078 f
  U2896/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2638 (net)                    1        0.001               0.000      0.122 r
  U2897/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2647 (net)                    1        0.001               0.000      0.194 r
  U2903/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1776 (net)                    1        0.001               0.000      0.214 f
  Q_reg_133_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_133_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_54__38_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_118_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__38_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__38_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[398] (net)              1        0.001               0.000      0.078 f
  U2917/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2658 (net)                    1        0.001               0.000      0.122 r
  U2918/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2667 (net)                    1        0.001               0.000      0.194 r
  U2924/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1711 (net)                    1        0.001               0.000      0.214 f
  Q_reg_118_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_118_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_54__37_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_117_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__37_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__37_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[397] (net)              1        0.001               0.000      0.078 f
  U2928/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2668 (net)                    1        0.001               0.000      0.122 r
  U2929/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2677 (net)                    1        0.001               0.000      0.194 r
  U2933/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1712 (net)                    1        0.001               0.000      0.214 f
  Q_reg_117_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_117_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_54__36_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_116_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__36_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__36_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[396] (net)              1        0.001               0.000      0.078 f
  U2937/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2678 (net)                    1        0.001               0.000      0.122 r
  U2938/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2687 (net)                    1        0.001               0.000      0.194 r
  U2944/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1713 (net)                    1        0.001               0.000      0.214 f
  Q_reg_116_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_116_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_54__34_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_114_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__34_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__34_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[394] (net)              1        0.001               0.000      0.078 f
  U2958/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2698 (net)                    1        0.001               0.000      0.122 r
  U2959/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2707 (net)                    1        0.001               0.000      0.194 r
  U2965/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1715 (net)                    1        0.001               0.000      0.214 f
  Q_reg_114_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_114_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_54__33_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_113_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__33_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__33_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[393] (net)              1        0.001               0.000      0.078 f
  U2969/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2708 (net)                    1        0.001               0.000      0.122 r
  U2970/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2717 (net)                    1        0.001               0.000      0.194 r
  U2975/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1716 (net)                    1        0.001               0.000      0.214 f
  Q_reg_113_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_113_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_54__32_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_112_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__32_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__32_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[392] (net)              1        0.001               0.000      0.078 f
  U2979/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2718 (net)                    1        0.001               0.000      0.122 r
  U2980/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2727 (net)                    1        0.001               0.000      0.194 r
  U2986/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1717 (net)                    1        0.001               0.000      0.214 f
  Q_reg_112_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_112_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_54__31_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_111_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__31_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__31_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[391] (net)              1        0.001               0.000      0.078 f
  U2990/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2728 (net)                    1        0.001               0.000      0.122 r
  U2991/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2737 (net)                    1        0.001               0.000      0.194 r
  U2996/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1718 (net)                    1        0.001               0.000      0.214 f
  Q_reg_111_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_111_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_54__29_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_109_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__29_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__29_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[389] (net)              1        0.001               0.000      0.078 f
  U1869/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2748 (net)                    1        0.001               0.000      0.122 r
  U1911/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2757 (net)                    1        0.001               0.000      0.194 r
  U1926/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1720 (net)                    1        0.001               0.000      0.214 f
  Q_reg_109_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_109_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_54__11_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_91_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__11_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__11_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[371] (net)              1        0.001               0.000      0.078 f
  U3146/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2878 (net)                    1        0.001               0.000      0.122 r
  U3147/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2887 (net)                    1        0.001               0.000      0.194 r
  U3153/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1738 (net)                    1        0.001               0.000      0.214 f
  Q_reg_91_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_91_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_54__10_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_90_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__10_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__10_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[370] (net)              1        0.001               0.000      0.078 f
  U2045/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n1803 (net)                    1        0.001               0.000      0.122 r
  U2046/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1812 (net)                    1        0.001               0.000      0.194 r
  U2058/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1739 (net)                    1        0.001               0.000      0.214 f
  Q_reg_90_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_90_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_54__5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_85_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__5_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_54__5_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[365] (net)              1        0.001               0.000      0.078 f
  U2141/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n1883 (net)                    1        0.001               0.000      0.122 r
  U2142/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1892 (net)                    1        0.001               0.000      0.194 r
  U2147/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1744 (net)                    1        0.001               0.000      0.214 f
  Q_reg_85_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_85_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_54__3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_83_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__3_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_54__3_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[363] (net)              1        0.001               0.000      0.078 f
  U2151/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n1893 (net)                    1        0.001               0.000      0.122 r
  U2152/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1902 (net)                    1        0.001               0.000      0.194 r
  U2157/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1746 (net)                    1        0.001               0.000      0.214 f
  Q_reg_83_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_83_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_54__2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_82_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__2_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_54__2_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[362] (net)              1        0.001               0.000      0.078 f
  U3124/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2858 (net)                    1        0.001               0.000      0.122 r
  U3125/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2867 (net)                    1        0.001               0.000      0.194 r
  U3131/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1747 (net)                    1        0.001               0.000      0.214 f
  Q_reg_82_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_82_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_54__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_80_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__0_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_54__0_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[360] (net)              1        0.001               0.000      0.078 f
  U2693/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2424 (net)                    1        0.001               0.000      0.122 r
  U2694/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2433 (net)                    1        0.001               0.000      0.194 r
  U1924/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1749 (net)                    1        0.001               0.000      0.214 f
  Q_reg_80_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_80_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__34_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_74_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__34_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__34_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[434] (net)              1        0.001               0.000      0.078 f
  U2161/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n1903 (net)                    1        0.001               0.000      0.122 r
  U2162/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1912 (net)                    1        0.001               0.000      0.194 r
  U2168/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1675 (net)                    1        0.001               0.000      0.214 f
  Q_reg_74_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_74_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__29_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_69_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__29_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__29_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[429] (net)              1        0.001               0.000      0.078 f
  U3030/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2768 (net)                    1        0.001               0.000      0.122 r
  U3031/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2777 (net)                    1        0.001               0.000      0.194 r
  U3037/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1680 (net)                    1        0.001               0.000      0.214 f
  Q_reg_69_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_69_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__25_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_65_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__25_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__25_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[425] (net)              1        0.001               0.000      0.078 f
  U3061/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2798 (net)                    1        0.001               0.000      0.122 r
  U3062/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2807 (net)                    1        0.001               0.000      0.194 r
  U3068/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1684 (net)                    1        0.001               0.000      0.214 f
  Q_reg_65_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_65_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__22_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_62_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__22_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__22_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[422] (net)              1        0.001               0.000      0.078 f
  U3071/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2808 (net)                    1        0.001               0.000      0.122 r
  U3072/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2817 (net)                    1        0.001               0.000      0.194 r
  U3078/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1687 (net)                    1        0.001               0.000      0.214 f
  Q_reg_62_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_62_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__20_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_60_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__20_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__20_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[420] (net)              1        0.001               0.000      0.078 f
  U3081/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2818 (net)                    1        0.001               0.000      0.122 r
  U3082/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2827 (net)                    1        0.001               0.000      0.194 r
  U3088/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1689 (net)                    1        0.001               0.000      0.214 f
  Q_reg_60_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_60_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__17_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_57_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__17_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__17_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[417] (net)              1        0.001               0.000      0.078 f
  U2764/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2508 (net)                    1        0.001               0.000      0.122 r
  U2765/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2517 (net)                    1        0.001               0.000      0.194 r
  U2769/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1692 (net)                    1        0.001               0.000      0.214 f
  Q_reg_57_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_57_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__14_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_54_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__14_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__14_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[414] (net)              1        0.001               0.000      0.078 f
  U2100/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n1843 (net)                    1        0.001               0.000      0.122 r
  U2101/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1852 (net)                    1        0.001               0.000      0.194 r
  U2107/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1695 (net)                    1        0.001               0.000      0.214 f
  Q_reg_54_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_54_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__11_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_51_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__11_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__11_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[411] (net)              1        0.001               0.000      0.078 f
  U2132/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n1873 (net)                    1        0.001               0.000      0.122 r
  U2133/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1882 (net)                    1        0.001               0.000      0.194 r
  U1922/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1698 (net)                    1        0.001               0.000      0.214 f
  Q_reg_51_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_51_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_45_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__5_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_53__5_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[405] (net)              1        0.001               0.000      0.078 f
  U2089/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n1833 (net)                    1        0.001               0.000      0.122 r
  U2090/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1842 (net)                    1        0.001               0.000      0.194 r
  U2096/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1704 (net)                    1        0.001               0.000      0.214 f
  Q_reg_45_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_45_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_42_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__2_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_53__2_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[402] (net)              1        0.001               0.000      0.078 f
  U3157/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2888 (net)                    1        0.001               0.000      0.122 r
  U3158/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2897 (net)                    1        0.001               0.000      0.194 r
  U3162/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1707 (net)                    1        0.001               0.000      0.214 f
  Q_reg_42_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_42_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_40_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__0_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_53__0_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[400] (net)              1        0.001               0.000      0.078 f
  U3114/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2848 (net)                    1        0.001               0.000      0.122 r
  U3115/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2857 (net)                    1        0.001               0.000      0.194 r
  U3120/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1709 (net)                    1        0.001               0.000      0.214 f
  Q_reg_40_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_40_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__37_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_37_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__37_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__37_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[477] (net)              1        0.001               0.000      0.078 f
  U2189/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n1933 (net)                    1        0.001               0.000      0.122 r
  U2190/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1942 (net)                    1        0.001               0.000      0.194 r
  U2196/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1632 (net)                    1        0.001               0.000      0.214 f
  Q_reg_37_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_37_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__36_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_36_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__36_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__36_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[476] (net)              1        0.001               0.000      0.078 f
  U2328/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2063 (net)                    1        0.001               0.000      0.122 r
  U2329/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2072 (net)                    1        0.001               0.000      0.194 r
  U1921/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1633 (net)                    1        0.001               0.000      0.214 f
  Q_reg_36_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_36_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__35_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_35_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__35_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__35_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[475] (net)              1        0.001               0.000      0.078 f
  U2264/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2003 (net)                    1        0.001               0.000      0.122 r
  U2265/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2012 (net)                    1        0.001               0.000      0.194 r
  U2271/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1634 (net)                    1        0.001               0.000      0.214 f
  Q_reg_35_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_35_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__34_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_34_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__34_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__34_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[474] (net)              1        0.001               0.000      0.078 f
  U1829/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2093 (net)                    1        0.001               0.000      0.122 r
  U1901/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2103 (net)                    1        0.001               0.000      0.194 r
  U2363/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1635 (net)                    1        0.001               0.000      0.214 f
  Q_reg_34_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_34_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__33_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_33_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__33_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__33_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[473] (net)              1        0.001               0.000      0.078 f
  U2210/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n1953 (net)                    1        0.001               0.000      0.122 r
  U2211/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1962 (net)                    1        0.001               0.000      0.194 r
  U2217/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1636 (net)                    1        0.001               0.000      0.214 f
  Q_reg_33_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_33_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__18_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_18_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__18_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__18_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[458] (net)              1        0.001               0.000      0.078 f
  U2337/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2073 (net)                    1        0.001               0.000      0.122 r
  U2338/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2082 (net)                    1        0.001               0.000      0.194 r
  U2344/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1651 (net)                    1        0.001               0.000      0.214 f
  Q_reg_18_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_18_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_15_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__15_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__15_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[455] (net)              1        0.001               0.000      0.078 f
  U2285/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2023 (net)                    1        0.001               0.000      0.122 r
  U2286/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2032 (net)                    1        0.001               0.000      0.194 r
  U2292/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1654 (net)                    1        0.001               0.000      0.214 f
  Q_reg_15_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_15_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__14_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_14_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__14_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__14_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[454] (net)              1        0.001               0.000      0.078 f
  U2242/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n1983 (net)                    1        0.001               0.000      0.122 r
  U2243/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1992 (net)                    1        0.001               0.000      0.194 r
  U2249/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1655 (net)                    1        0.001               0.000      0.214 f
  Q_reg_14_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_14_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__12_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_12_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__12_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__12_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[452] (net)              1        0.001               0.000      0.078 f
  U2387/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2124 (net)                    1        0.001               0.000      0.122 r
  U2388/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2133 (net)                    1        0.001               0.000      0.194 r
  U2392/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1657 (net)                    1        0.001               0.000      0.214 f
  Q_reg_12_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_12_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__10_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_10_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__10_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__10_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[450] (net)              1        0.001               0.000      0.078 f
  U2200/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n1943 (net)                    1        0.001               0.000      0.122 r
  U2201/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1952 (net)                    1        0.001               0.000      0.194 r
  U2206/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1659 (net)                    1        0.001               0.000      0.214 f
  Q_reg_10_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_10_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_6_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__6_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_52__6_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[446] (net)              1        0.001               0.000      0.078 f
  U2367/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2104 (net)                    1        0.001               0.000      0.122 r
  U2368/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2113 (net)                    1        0.001               0.000      0.194 r
  U1919/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1663 (net)                    1        0.001               0.000      0.214 f
  Q_reg_6_/D (EDFQD1)                               0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_6_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_3_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__3_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_52__3_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[443] (net)              1        0.001               0.000      0.078 f
  U2078/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n1823 (net)                    1        0.001               0.000      0.122 r
  U2079/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1832 (net)                    1        0.001               0.000      0.194 r
  U2086/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1666 (net)                    1        0.001               0.000      0.214 f
  Q_reg_3_/D (EDFQD1)                               0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_3_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_1_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__1_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_52__1_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[441] (net)              1        0.001               0.000      0.078 f
  U2752/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2494 (net)                    1        0.001               0.000      0.122 r
  U2753/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2507 (net)                    1        0.001               0.000      0.194 r
  U2760/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1668 (net)                    1        0.001               0.000      0.214 f
  Q_reg_1_/D (EDFQD1)                               0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_1_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__31_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_71_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__31_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__31_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[431] (net)              1        0.001               0.000      0.078 f
  U2121/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n1863 (net)                    1        0.001               0.000      0.122 r
  U2122/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1872 (net)                    1        0.001               0.000      0.194 r
  U2128/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1678 (net)                    1        0.001               0.000      0.214 f
  Q_reg_71_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_71_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__8_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_48_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__8_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_53__8_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[408] (net)              1        0.001               0.000      0.078 f
  U2064/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n1813 (net)                    1        0.001               0.000      0.122 r
  U2065/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1822 (net)                    1        0.001               0.000      0.194 r
  U2073/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1701 (net)                    1        0.001               0.000      0.214 f
  Q_reg_48_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_48_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__17_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_17_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__17_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__17_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[457] (net)              1        0.001               0.000      0.078 f
  U2231/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n1973 (net)                    1        0.001               0.000      0.122 r
  U2232/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1982 (net)                    1        0.001               0.000      0.194 r
  U2238/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1652 (net)                    1        0.001               0.000      0.214 f
  Q_reg_17_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_17_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__9_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_9_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__9_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_52__9_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[449] (net)              1        0.001               0.000      0.078 f
  U2376/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2114 (net)                    1        0.001               0.000      0.122 r
  U2377/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2123 (net)                    1        0.001               0.000      0.194 r
  U2383/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1660 (net)                    1        0.001               0.000      0.214 f
  Q_reg_9_/D (EDFQD1)                               0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_9_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__8_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_8_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__8_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_52__8_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[448] (net)              1        0.001               0.000      0.078 f
  U2179/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n1923 (net)                    1        0.001               0.000      0.122 r
  U2180/Z (AN4D0)                                   0.030     0.072      0.194 r
  n1932 (net)                    1        0.001               0.000      0.194 r
  U2185/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1661 (net)                    1        0.001               0.000      0.214 f
  Q_reg_8_/D (EDFQD1)                               0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_8_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_55__20_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_140_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_55__20_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_55__20_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[340] (net)              1        0.001               0.000      0.078 f
  U2814/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2558 (net)                    1        0.001               0.000      0.122 r
  U2815/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2567 (net)                    1        0.001               0.000      0.194 r
  U2821/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1769 (net)                    1        0.001               0.000      0.214 f
  Q_reg_140_/D (EDFQD1)                             0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_140_/CP (EDFQD1)                                      0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__33_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_73_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__33_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__33_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[433] (net)              1        0.001               0.000      0.078 f
  U3176/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2908 (net)                    1        0.001               0.000      0.122 r
  U3177/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2917 (net)                    1        0.001               0.000      0.194 r
  U3183/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1676 (net)                    1        0.001               0.000      0.214 f
  Q_reg_73_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_73_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__26_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_66_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__26_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__26_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[426] (net)              1        0.001               0.000      0.078 f
  U3052/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2788 (net)                    1        0.001               0.000      0.122 r
  U3053/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2797 (net)                    1        0.001               0.000      0.194 r
  U1923/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1683 (net)                    1        0.001               0.000      0.214 f
  Q_reg_66_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_66_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__19_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_59_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__19_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__19_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[419] (net)              1        0.001               0.000      0.078 f
  U3092/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2828 (net)                    1        0.001               0.000      0.122 r
  U3093/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2837 (net)                    1        0.001               0.000      0.194 r
  U3099/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1690 (net)                    1        0.001               0.000      0.214 f
  Q_reg_59_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_59_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__9_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_49_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__9_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_53__9_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[409] (net)              1        0.001               0.000      0.078 f
  U1837/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2919 (net)                    1        0.001               0.000      0.122 r
  U1903/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2929 (net)                    1        0.001               0.000      0.194 r
  U3192/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1700 (net)                    1        0.001               0.000      0.214 f
  Q_reg_49_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_49_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_41_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__1_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_53__1_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[401] (net)              1        0.001               0.000      0.078 f
  U3135/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2868 (net)                    1        0.001               0.000      0.122 r
  U3136/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2877 (net)                    1        0.001               0.000      0.194 r
  U3142/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1708 (net)                    1        0.001               0.000      0.214 f
  Q_reg_41_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_41_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__13_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_13_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__13_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__13_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[453] (net)              1        0.001               0.000      0.078 f
  U2306/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2043 (net)                    1        0.001               0.000      0.122 r
  U2307/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2052 (net)                    1        0.001               0.000      0.194 r
  U2313/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1656 (net)                    1        0.001               0.000      0.214 f
  Q_reg_13_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_13_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_54__14_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_94_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__14_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_54__14_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[374] (net)              1        0.001               0.000      0.078 f
  U1861/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2470 (net)                    1        0.001               0.000      0.122 r
  U1909/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2479 (net)                    1        0.001               0.000      0.194 r
  U2738/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1735 (net)                    1        0.001               0.000      0.214 f
  Q_reg_94_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_94_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_54__7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_87_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_54__7_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_54__7_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[367] (net)              1        0.001               0.000      0.078 f
  U2742/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2480 (net)                    1        0.001               0.000      0.122 r
  U2743/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2489 (net)                    1        0.001               0.000      0.194 r
  U2747/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1742 (net)                    1        0.001               0.000      0.214 f
  Q_reg_87_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_87_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__39_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_79_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__39_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__39_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[439] (net)              1        0.001               0.000      0.078 f
  U1853/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2354 (net)                    1        0.001               0.000      0.122 r
  U1907/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2363 (net)                    1        0.001               0.000      0.194 r
  U2627/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1670 (net)                    1        0.001               0.000      0.214 f
  Q_reg_79_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_79_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__36_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_76_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__36_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__36_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[436] (net)              1        0.001               0.000      0.078 f
  U2703/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2434 (net)                    1        0.001               0.000      0.122 r
  U2704/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2443 (net)                    1        0.001               0.000      0.194 r
  U2710/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1673 (net)                    1        0.001               0.000      0.214 f
  Q_reg_76_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_76_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__35_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_75_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__35_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__35_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[435] (net)              1        0.001               0.000      0.078 f
  U2650/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2384 (net)                    1        0.001               0.000      0.122 r
  U2651/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2393 (net)                    1        0.001               0.000      0.194 r
  U2657/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1674 (net)                    1        0.001               0.000      0.214 f
  Q_reg_75_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_75_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__30_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_70_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__30_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__30_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[430] (net)              1        0.001               0.000      0.078 f
  U2551/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2284 (net)                    1        0.001               0.000      0.122 r
  U2552/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2293 (net)                    1        0.001               0.000      0.194 r
  U2557/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1679 (net)                    1        0.001               0.000      0.214 f
  Q_reg_70_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_70_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__28_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_68_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__28_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__28_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[428] (net)              1        0.001               0.000      0.078 f
  U2631/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2364 (net)                    1        0.001               0.000      0.122 r
  U2632/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2373 (net)                    1        0.001               0.000      0.194 r
  U2637/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1681 (net)                    1        0.001               0.000      0.214 f
  Q_reg_68_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_68_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__24_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_64_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__24_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__24_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[424] (net)              1        0.001               0.000      0.078 f
  U1845/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2324 (net)                    1        0.001               0.000      0.122 r
  U1905/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2333 (net)                    1        0.001               0.000      0.194 r
  U2598/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1685 (net)                    1        0.001               0.000      0.214 f
  Q_reg_64_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_64_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__23_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_63_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__23_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__23_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[423] (net)              1        0.001               0.000      0.078 f
  U2582/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2314 (net)                    1        0.001               0.000      0.122 r
  U2583/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2323 (net)                    1        0.001               0.000      0.194 r
  U2589/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1686 (net)                    1        0.001               0.000      0.214 f
  Q_reg_63_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_63_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__21_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_61_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__21_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__21_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[421] (net)              1        0.001               0.000      0.078 f
  U2561/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2294 (net)                    1        0.001               0.000      0.122 r
  U2562/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2303 (net)                    1        0.001               0.000      0.194 r
  U2568/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1688 (net)                    1        0.001               0.000      0.214 f
  Q_reg_61_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_61_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__18_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_58_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__18_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__18_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[418] (net)              1        0.001               0.000      0.078 f
  U2529/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2264 (net)                    1        0.001               0.000      0.122 r
  U2530/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2273 (net)                    1        0.001               0.000      0.194 r
  U2536/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1691 (net)                    1        0.001               0.000      0.214 f
  Q_reg_58_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_58_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_56_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__16_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__16_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[416] (net)              1        0.001               0.000      0.078 f
  U2459/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2194 (net)                    1        0.001               0.000      0.122 r
  U2460/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2203 (net)                    1        0.001               0.000      0.194 r
  U2466/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1693 (net)                    1        0.001               0.000      0.214 f
  Q_reg_56_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_56_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_55_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__15_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__15_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[415] (net)              1        0.001               0.000      0.078 f
  U2479/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2214 (net)                    1        0.001               0.000      0.122 r
  U2480/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2223 (net)                    1        0.001               0.000      0.194 r
  U2485/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1694 (net)                    1        0.001               0.000      0.214 f
  Q_reg_55_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_55_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__13_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_53_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__13_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__13_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[413] (net)              1        0.001               0.000      0.078 f
  U2489/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2224 (net)                    1        0.001               0.000      0.122 r
  U2490/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2233 (net)                    1        0.001               0.000      0.194 r
  U2495/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1696 (net)                    1        0.001               0.000      0.214 f
  Q_reg_53_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_53_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__12_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_52_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__12_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__12_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[412] (net)              1        0.001               0.000      0.078 f
  U2448/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2184 (net)                    1        0.001               0.000      0.122 r
  U2449/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2193 (net)                    1        0.001               0.000      0.194 r
  U2455/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1697 (net)                    1        0.001               0.000      0.214 f
  Q_reg_52_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_52_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__10_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_50_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__10_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_53__10_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[410] (net)              1        0.001               0.000      0.078 f
  U2499/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2234 (net)                    1        0.001               0.000      0.122 r
  U2500/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2243 (net)                    1        0.001               0.000      0.194 r
  U2506/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1699 (net)                    1        0.001               0.000      0.214 f
  Q_reg_50_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_50_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_47_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__7_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_53__7_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[407] (net)              1        0.001               0.000      0.078 f
  U2406/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2144 (net)                    1        0.001               0.000      0.122 r
  U2407/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2153 (net)                    1        0.001               0.000      0.194 r
  U2413/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1702 (net)                    1        0.001               0.000      0.214 f
  Q_reg_47_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_47_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_44_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__4_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_53__4_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[404] (net)              1        0.001               0.000      0.078 f
  U2417/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2154 (net)                    1        0.001               0.000      0.122 r
  U2418/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2163 (net)                    1        0.001               0.000      0.194 r
  U2424/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1705 (net)                    1        0.001               0.000      0.214 f
  Q_reg_44_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_44_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_53__3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_43_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_53__3_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_53__3_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[403] (net)              1        0.001               0.000      0.078 f
  U2437/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2174 (net)                    1        0.001               0.000      0.122 r
  U2438/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2183 (net)                    1        0.001               0.000      0.194 r
  U2444/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1706 (net)                    1        0.001               0.000      0.214 f
  Q_reg_43_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_43_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_16_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__16_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__16_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[456] (net)              1        0.001               0.000      0.078 f
  U2275/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2013 (net)                    1        0.001               0.000      0.122 r
  U2276/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2022 (net)                    1        0.001               0.000      0.194 r
  U2282/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1653 (net)                    1        0.001               0.000      0.214 f
  Q_reg_16_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_16_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_4_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__4_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_52__4_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[444] (net)              1        0.001               0.000      0.078 f
  U1813/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2204 (net)                    1        0.001               0.000      0.122 r
  U1897/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2213 (net)                    1        0.001               0.000      0.194 r
  U2475/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1665 (net)                    1        0.001               0.000      0.214 f
  Q_reg_4_/D (EDFQD1)                               0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_4_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_2_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__2_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_52__2_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[442] (net)              1        0.001               0.000      0.078 f
  U2427/ZN (AOI22D0)                                0.077     0.044      0.122 r
  n2164 (net)                    1        0.001               0.000      0.122 r
  U2428/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2173 (net)                    1        0.001               0.000      0.194 r
  U2434/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1667 (net)                    1        0.001               0.000      0.214 f
  Q_reg_2_/D (EDFQD1)                               0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_2_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__19_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_19_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__19_/CP (EDFQD1)                    0.000     0.000 #    0.000 r
  memory_reg_52__19_/Q (EDFQD1)                     0.012     0.078      0.078 f
  memory[459] (net)              1        0.001               0.000      0.078 f
  U1821/ZN (AOI22D0)                                0.076     0.044      0.122 r
  n3337 (net)                    1        0.001               0.000      0.122 r
  U1899/Z (AN4D0)                                   0.030     0.072      0.194 r
  n3346 (net)                    1        0.001               0.000      0.194 r
  U3604/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1650 (net)                    1        0.001               0.000      0.214 f
  Q_reg_19_/D (EDFQD1)                              0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_19_/CP (EDFQD1)                                       0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


  Startpoint: memory_reg_52__7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_7_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory_reg_52__7_/CP (EDFQD1)                     0.000     0.000 #    0.000 r
  memory_reg_52__7_/Q (EDFQD1)                      0.012     0.078      0.078 f
  memory[447] (net)              1        0.001               0.000      0.078 f
  U2296/ZN (AOI22D0)                                0.076     0.044      0.122 r
  n2033 (net)                    1        0.001               0.000      0.122 r
  U2297/Z (AN4D0)                                   0.030     0.072      0.194 r
  n2042 (net)                    1        0.001               0.000      0.194 r
  U2303/ZN (CKND2D0)                                0.021     0.020      0.214 f
  n1662 (net)                    1        0.001               0.000      0.214 f
  Q_reg_7_/D (EDFQD1)                               0.021     0.000      0.214 f
  data arrival time                                                      0.214

  clock CLK (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  Q_reg_7_/CP (EDFQD1)                                        0.000      3.500 r
  library setup time                                         -0.051      3.449
  data required time                                                     3.449
  -------------------------------------------------------------------------------
  data required time                                                     3.449
  data arrival time                                                     -0.214
  -------------------------------------------------------------------------------
  slack (MET)                                                            3.235


1
