Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Sep  5 21:09:53 2020
| Host         : DESKTOP-64JSPKI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bwt_design_wrapper_control_sets_placed.rpt
| Design       : bwt_design_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   221 |
|    Minimum number of control sets                        |   221 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   132 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   221 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    74 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     3 |
| >= 16              |   116 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             419 |          147 |
| No           | No                    | Yes                    |             150 |           65 |
| No           | Yes                   | No                     |             547 |          203 |
| Yes          | No                    | No                     |            1463 |          525 |
| Yes          | No                    | Yes                    |              26 |            6 |
| Yes          | Yes                   | No                     |            2759 |         1092 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                                           Enable Signal                                                                          |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                         |                1 |              2 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                3 |              4 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | bwt_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/genblk1[0].RAM/empty_reg_reg[0]                                   | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              4 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/genblk1[0].RAM/empty_reg_reg_0[0]                                 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              4 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[0]/w_ptr_reg[3]_i_1_n_0                                              | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              4 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/genblk1[0].RAM/E[0]                                               | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              4 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/phase_nxt                                                                              | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              5 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_awready0                                                                                                 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              5 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_arready0                                                                                                 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              5 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/E[0]                                                              | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              5 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[0]/E[0]                                                              | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              5 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | bwt_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/counter_b_reg[4]_3[0]                                                       | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | bwt_design_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                  |                1 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                          | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                2 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/counter_b_reg[4]_0[0]                                                       | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                4 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/clear                                                              |                3 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_k[7]_i_1_n_0                                                                   | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                4 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/counter_b_reg[3]_0[0]                                                       | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                5 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/counter_b_reg[3][0]                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                4 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[3]_0[0]                                                | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                3 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_8[0]                                                | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_1[0]                                                | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                5 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_13[0]                                               | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                2 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_5[0]                                                | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                4 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_17[0]                                               | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                4 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_14[0]                                               | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                2 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_11[0]                                               | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                4 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_7[0]                                                | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                3 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_12[0]                                               | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                4 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_10[0]                                               | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                3 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_3[0]                                                | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                4 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_2[0]                                                | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                4 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[3]_3[0]                                                | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                6 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_4[0]                                                | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                4 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_16[0]                                               | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                2 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_15[0]                                               | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                3 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_6[0]                                                | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                5 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[3]_4[0]                                                | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                2 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_9[0]                                                | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6]_0[0]                                                | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                2 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[3][0]                                                  | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                3 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[6][0]                                                  | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                5 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[3]_2[0]                                                | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                6 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/FSM_onehot_state_reg[3]_1[0]                                                | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                4 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/counter_b_reg[4]_1[0]                                                       | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                3 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                2 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                5 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                          | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                2 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                          | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                2 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                3 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                          | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                2 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                3 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/E[0]                                                                        | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                2 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                          | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                3 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                3 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                2 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                3 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                          | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                          | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                2 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                          | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                5 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                3 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                3 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                3 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                2 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                2 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                2 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                          | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                4 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                2 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                4 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                3 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                2 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                2 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/counter_b_reg[4]_2[0]                                                       | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                5 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/counter_b_reg[4][0]                                                         | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                1 |              8 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                3 |              9 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             11 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                5 |             12 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                5 |             12 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                         |                2 |             12 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                         |                3 |             12 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                         |                4 |             13 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                3 |             14 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                         |                2 |             14 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_nxt                                                                          | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                7 |             15 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                6 |             16 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                         |                3 |             16 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                         |                9 |             21 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                         |               10 |             21 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                8 |             22 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[1][2][7]_i_1_n_0                                                             | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |               12 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[25][2][7]_i_1_n_0                                                  |                                                                                                                                                         |                6 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[8][2][7]_i_1_n_0                                                   |                                                                                                                                                         |               14 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[7][2][7]_i_1_n_0                                                   |                                                                                                                                                         |               10 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[30][2][7]_i_1_n_0                                                  |                                                                                                                                                         |                8 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[6][2][7]_i_1_n_0                                                   |                                                                                                                                                         |               15 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[28][2][7]_i_1_n_0                                                  |                                                                                                                                                         |                6 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[31][2][7]_i_1_n_0                                                  |                                                                                                                                                         |               14 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[2][2][7]_i_1_n_0                                                   |                                                                                                                                                         |               12 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[27][2][7]_i_1_n_0                                                  |                                                                                                                                                         |               11 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[29][2][7]_i_1_n_0                                                  |                                                                                                                                                         |                9 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[4][2][7]_i_1_n_0                                                   |                                                                                                                                                         |               12 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[5][2][7]_i_1_n_0                                                   |                                                                                                                                                         |               14 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[24][2][7]_i_1_n_0                                                  |                                                                                                                                                         |                9 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[26][2][7]_i_1_n_0                                                  |                                                                                                                                                         |                7 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[23][2][7]_i_1_n_0                                                  |                                                                                                                                                         |               13 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[9][2][7]_i_1_n_0                                                   |                                                                                                                                                         |               13 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[3][2][7]_i_1_n_0                                                   |                                                                                                                                                         |               15 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                8 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[22][2][7]_i_1_n_0                                                  |                                                                                                                                                         |               11 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[10][2][7]_i_1_n_0                                                  |                                                                                                                                                         |               10 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out                                                                    |                                                                                                                                                         |               11 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[11][2][7]_i_1_n_0                                                  |                                                                                                                                                         |               11 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[12][2][7]_i_1_n_0                                                  |                                                                                                                                                         |               13 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[0][2][7]_i_1_n_0                                                             | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |               12 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[10][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                7 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[11][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                4 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[4][2][7]_i_1_n_0                                                             | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                8 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[7][2][7]_i_1_n_0                                                             | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                9 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[8][2][7]_i_1_n_0                                                             | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |               10 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[22][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                9 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[24][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                5 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[12][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                7 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[23][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                8 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[3][2][7]_i_1_n_0                                                             | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |               12 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[25][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                9 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[27][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                7 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[13][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |               11 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[17][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |               10 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[19][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |               12 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[2][2][7]_i_1_n_0                                                             | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                9 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[5][2][7]_i_1_n_0                                                             | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |               11 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[9][2][7]_i_1_n_0                                                             | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |               10 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[15][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |               10 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[6][2][7]_i_1_n_0                                                             | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                8 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_nxt                                                                          | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |               12 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[20][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                8 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[18][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                8 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[21][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                8 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[26][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                7 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[16][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                9 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[28][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                7 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[14][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |               10 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[29][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |               10 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data[30][2][7]_i_1_n_0                                                            | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |                9 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[13][2][7]_i_1_n_0                                                  |                                                                                                                                                         |               13 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[14][2][7]_i_1_n_0                                                  |                                                                                                                                                         |                8 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[16][2][7]_i_1_n_0                                                  |                                                                                                                                                         |               13 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[15][2][7]_i_1_n_0                                                  |                                                                                                                                                         |               11 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[17][2][7]_i_1_n_0                                                  |                                                                                                                                                         |                8 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[18][2][7]_i_1_n_0                                                  |                                                                                                                                                         |               10 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[19][2][7]_i_1_n_0                                                  |                                                                                                                                                         |                9 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[1][2][7]_i_1_n_0                                                   |                                                                                                                                                         |               12 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[20][2][7]_i_1_n_0                                                  |                                                                                                                                                         |               10 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out[21][2][7]_i_1_n_0                                                  |                                                                                                                                                         |               13 |             24 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg_rden__0                                                                                              | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |               15 |             32 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                         |                9 |             34 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                         |               12 |             35 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                         |               12 |             47 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |               12 |             47 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[15]/genblk1[0].RAM/wr_en                                              |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[3]/genblk1[0].RAM/wr_en                                               |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/genblk1[0].RAM/wr_en                                               |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/genblk1[0].RAM/wr_en                                               |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/genblk1[2].RAM/wr_en                                              |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[2]/genblk1[0].RAM/wr_en                                               |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                         |               10 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[9]/genblk1[0].RAM/wr_en                                               |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[7]/genblk1[0].RAM/wr_en                                               |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[4]/genblk1[0].RAM/wr_en                                               |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[15]/wr_en                                                            |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[5]/wr_en                                                             |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[4]/wr_en                                                             |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[3]/wr_en                                                             |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[2]/wr_en                                                             |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[6]/wr_en                                                             |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[1]/wr_en                                                             |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[9]/wr_en                                                             |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/wr_en                                                            |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[8]/wr_en                                                             |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[7]/wr_en                                                             |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/wr_en                                                            |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[12]/wr_en                                                            |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                         |                9 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[11]/wr_en                                                            |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |               10 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |                8 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[10]/wr_en                                                            |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[0]/wr_en                                                             |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/genblk1[0].RAM/wr_en                                              |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[13]/genblk1[0].RAM/wr_en                                              |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[5]/genblk1[0].RAM/wr_en                                               |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[6]/genblk1[0].RAM/wr_en                                               |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[2]/genblk1[0].RAM/empty_reg_reg                                       |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[0]/genblk1[0].RAM/wr_en                                               |                                                                                                                                                         |                6 |             48 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/input_string[31][7]_i_1_n_0                                                                     |                                                                                                                                                         |               62 |            256 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/E[0]                                                                                   | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |               74 |            256 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/Q[1]                                                                                   | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |              227 |            256 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                                         |              148 |            420 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |              239 |            620 |
|  bwt_design_i/processing_system7_0/inst/FCLK_CLK0 | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/sort_start_i_1_n_0                                                                     | bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0                                       |              249 |            768 |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


