{"vcs1":{"timestamp_begin":1701297599.312175156, "rt":0.75, "ut":0.37, "st":0.29}}
{"vcselab":{"timestamp_begin":1701297600.152413895, "rt":0.89, "ut":0.58, "st":0.27}}
{"link":{"timestamp_begin":1701297601.098912387, "rt":0.55, "ut":0.18, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1701297598.554299958}
{"VCS_COMP_START_TIME": 1701297598.554299958}
{"VCS_COMP_END_TIME": 1701297602.574177718}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R library.sv task2.sv"}
{"vcs1": {"peak_mem": 337632}}
{"stitch_vcselab": {"peak_mem": 222608}}
