#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Aug  4 14:27:39 2025
# Process ID         : 1059
# Current directory  : /home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog
# Command line       : xsim -mode tcl -source {xsim.dir/sha3_256_hw/xsim_script.tcl}
# Log file           : /home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/xsim.log
# Journal file       : /home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/xsim.jou
# Running On         : DESKTOP-S15BKKL
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz
# CPU Frequency      : 2808.009 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 6
# Host memory        : 4050 MB
# Swap memory        : 1073 MB
# Total Virtual      : 5124 MB
# Available Virtual  : 4179 MB
#-----------------------------------------------------------
source xsim.dir/sha3_256_hw/xsim_script.tcl
# xsim {sha3_256_hw} -view {{sha3_256_hw_dataflow_ana.wcfg}} -tclbatch {sha3_256_hw.tcl} -protoinst {sha3_256_hw.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file sha3_256_hw.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw//AESL_inst_sha3_256_hw_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/grp_KeccakF1600_StatePermute_fu_302/grp_KeccakF1600_StatePermute_fu_302_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_296/grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_296_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/grp_sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1_fu_309/grp_sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1_fu_309_activity
Time resolution is 1 ps
open_wave_config sha3_256_hw_dataflow_ana.wcfg
source sha3_256_hw.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set out_r__in_r_group [add_wave_group out_r__in_r(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $out_r__in_r_group]
## set wdata_group [add_wave_group "Write Channel" -into $out_r__in_r_group]
## set ctrl_group [add_wave_group "Handshakes" -into $out_r__in_r_group]
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set inlen__return_group [add_wave_group inlen__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/interrupt -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_BRESP -into $inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_BREADY -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_BVALID -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_RRESP -into $inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_RDATA -into $inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_RREADY -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_RVALID -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_ARREADY -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_ARVALID -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_ARADDR -into $inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_WSTRB -into $inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_WDATA -into $inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_WREADY -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_WVALID -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_AWREADY -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_AWVALID -into $inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_AWADDR -into $inlen__return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set out_r__in_r_group [add_wave_group out_r__in_r(axi_slave) -into $cinputgroup]
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_BRESP -into $out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_BREADY -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_BVALID -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_RRESP -into $out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_RDATA -into $out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_RREADY -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_RVALID -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_ARREADY -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_ARVALID -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_ARADDR -into $out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_WSTRB -into $out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_WDATA -into $out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_WREADY -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_WVALID -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_AWREADY -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_AWVALID -into $out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/s_axi_control_r_AWADDR -into $out_r__in_r_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/ap_done -into $blocksiggroup
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/ap_idle -into $blocksiggroup
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/ap_ready -into $blocksiggroup
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_sha3_256_hw_top/AESL_inst_sha3_256_hw/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_sha3_256_hw_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_sha3_256_hw_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_sha3_256_hw_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_sha3_256_hw_top/LENGTH_gmem -into $tb_portdepth_group -radix hex
## add_wave /apatb_sha3_256_hw_top/LENGTH_in_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_sha3_256_hw_top/LENGTH_inlen -into $tb_portdepth_group -radix hex
## add_wave /apatb_sha3_256_hw_top/LENGTH_out_r -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_out_r__in_r_group [add_wave_group out_r__in_r(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_out_r__in_r_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_out_r__in_r_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_out_r__in_r_group]
## add_wave /apatb_sha3_256_hw_top/gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_inlen__return_group [add_wave_group inlen__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_sha3_256_hw_top/control_INTERRUPT -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_BRESP -into $tb_inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_BREADY -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_BVALID -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_RRESP -into $tb_inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_RDATA -into $tb_inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_RREADY -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_RVALID -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_ARREADY -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_ARVALID -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_ARADDR -into $tb_inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_WSTRB -into $tb_inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_WDATA -into $tb_inlen__return_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_WREADY -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_WVALID -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_AWREADY -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_AWVALID -into $tb_inlen__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_AWADDR -into $tb_inlen__return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_out_r__in_r_group [add_wave_group out_r__in_r(axi_slave) -into $tbcinputgroup]
## add_wave /apatb_sha3_256_hw_top/control_r_BRESP -into $tb_out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_BREADY -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_BVALID -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_RRESP -into $tb_out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_RDATA -into $tb_out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_RREADY -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_RVALID -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_ARREADY -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_ARVALID -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_ARADDR -into $tb_out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_WSTRB -into $tb_out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_WDATA -into $tb_out_r__in_r_group -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_WREADY -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_WVALID -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_AWREADY -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_AWVALID -into $tb_out_r__in_r_group -color #ffff00 -radix hex
## add_wave /apatb_sha3_256_hw_top/control_r_AWADDR -into $tb_out_r__in_r_group -radix hex
## save_wave_config sha3_256_hw.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "2995000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3055 ns : File "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls_solution/hls/sim/verilog/sha3_256_hw.autotb.v" Line 497
## quit
INFO: [Common 17-206] Exiting xsim at Mon Aug  4 14:28:02 2025...
