{"third_party/llvm-16.0/llvm/lib/Target/RISCV":{"MCTargetDesc":{"r":[271,[1],414,[1]]},"AsmParser":{"r":[271,[1]]},"CMakeLists.txt":{"r":[271,[1]],"f":1},"Disassembler":{"r":[271,[1]]},"GISel":{"r":[271,[1]]},"MCA":{"r":[271,[1]]},"RISCV.h":{"r":[271,[1]],"f":1},"RISCV.td":{"r":[271,[1]],"f":1},"RISCVAsmPrinter.cpp":{"r":[271,[1]],"f":1},"RISCVCallingConv.td":{"r":[271,[1]],"f":1},"RISCVCodeGenPrepare.cpp":{"r":[271,[1]],"f":1},"RISCVExpandAtomicPseudoInsts.cpp":{"r":[271,[1]],"f":1},"RISCVExpandPseudoInsts.cpp":{"r":[271,[1]],"f":1},"RISCVFeatures.td":{"r":[271,[1]],"f":1},"RISCVFrameLowering.cpp":{"r":[271,[1]],"f":1},"RISCVFrameLowering.h":{"r":[271,[1]],"f":1},"RISCVGatherScatterLowering.cpp":{"r":[271,[1]],"f":1},"RISCVISelDAGToDAG.cpp":{"r":[271,[1]],"f":1},"RISCVISelDAGToDAG.h":{"r":[271,[1]],"f":1},"RISCVISelLowering.cpp":{"r":[271,[1]],"f":1},"RISCVISelLowering.h":{"r":[271,[1]],"f":1},"RISCVInsertVSETVLI.cpp":{"r":[271,[1]],"f":1},"RISCVInstrFormats.td":{"r":[271,[1]],"f":1},"RISCVInstrFormatsC.td":{"r":[271,[1]],"f":1},"RISCVInstrFormatsV.td":{"r":[271,[1]],"f":1},"RISCVInstrInfo.cpp":{"r":[271,[1]],"f":1},"RISCVInstrInfo.h":{"r":[271,[1]],"f":1},"RISCVInstrInfo.td":{"r":[271,[1]],"f":1},"RISCVInstrInfoA.td":{"r":[271,[1]],"f":1},"RISCVInstrInfoC.td":{"r":[271,[1]],"f":1},"RISCVInstrInfoD.td":{"r":[271,[1]],"f":1},"RISCVInstrInfoF.td":{"r":[271,[1]],"f":1},"RISCVInstrInfoM.td":{"r":[271,[1]],"f":1},"RISCVInstrInfoV.td":{"r":[271,[1]],"f":1},"RISCVInstrInfoVPseudos.td":{"r":[271,[1]],"f":1},"RISCVInstrInfoVSDPatterns.td":{"r":[271,[1]],"f":1},"RISCVInstrInfoVVLPatterns.td":{"r":[271,[1]],"f":1},"RISCVInstrInfoXTHead.td":{"r":[271,[1]],"f":1},"RISCVInstrInfoXVentana.td":{"r":[271,[1]],"f":1},"RISCVInstrInfoZb.td":{"r":[271,[1]],"f":1},"RISCVInstrInfoZfh.td":{"r":[271,[1]],"f":1},"RISCVInstrInfoZicbo.td":{"r":[271,[1]],"f":1},"RISCVInstrInfoZk.td":{"r":[271,[1]],"f":1},"RISCVMCInstLower.cpp":{"r":[271,[1]],"f":1},"RISCVMachineFunctionInfo.cpp":{"r":[271,[1]],"f":1},"RISCVMachineFunctionInfo.h":{"r":[271,[1]],"f":1},"RISCVMacroFusion.cpp":{"r":[271,[1]],"f":1},"RISCVMacroFusion.h":{"r":[271,[1]],"f":1},"RISCVMakeCompressible.cpp":{"r":[271,[1]],"f":1},"RISCVMergeBaseOffset.cpp":{"r":[271,[1]],"f":1},"RISCVProcessors.td":{"r":[271,[1]],"f":1},"RISCVRedundantCopyElimination.cpp":{"r":[271,[1]],"f":1},"RISCVRegisterInfo.cpp":{"r":[271,[1]],"f":1},"RISCVRegisterInfo.h":{"r":[271,[1]],"f":1},"RISCVRegisterInfo.td":{"r":[271,[1]],"f":1},"RISCVSExtWRemoval.cpp":{"r":[271,[1]],"f":1},"RISCVSchedRocket.td":{"r":[271,[1]],"f":1},"RISCVSchedSiFive7.td":{"r":[271,[1]],"f":1},"RISCVSchedSyntacoreSCR1.td":{"r":[271,[1]],"f":1},"RISCVSchedule.td":{"r":[271,[1]],"f":1},"RISCVScheduleV.td":{"r":[271,[1]],"f":1},"RISCVScheduleZb.td":{"r":[271,[1]],"f":1},"RISCVStripWSuffix.cpp":{"r":[271,[1]],"f":1},"RISCVSubtarget.cpp":{"r":[271,[1]],"f":1},"RISCVSubtarget.h":{"r":[271,[1]],"f":1},"RISCVSystemOperands.td":{"r":[271,[1]],"f":1},"RISCVTargetMachine.cpp":{"r":[271,[1]],"f":1},"RISCVTargetMachine.h":{"r":[271,[1]],"f":1},"RISCVTargetObjectFile.cpp":{"r":[271,[1]],"f":1},"RISCVTargetObjectFile.h":{"r":[271,[1]],"f":1},"RISCVTargetTransformInfo.cpp":{"r":[271,[1]],"f":1},"RISCVTargetTransformInfo.h":{"r":[271,[1]],"f":1},"TargetInfo":{"r":[271,[1]]}},"test/tools/llvm-mca/AArch64/Falkor":{"zero-latency-store.s":{"r":[40,[1]],"f":1}}}