Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CLA4_behav xil_defaultlib.CLA4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'gpfulladder' remains a black box since it has no binding entity [D:/Users/marco/vivado/vhdl_class/vhdl_class.srcs/sources_1/new/CLA4.vhd:39]
WARNING: [VRFC 10-4940] 'gpfulladder' remains a black box since it has no binding entity [D:/Users/marco/vivado/vhdl_class/vhdl_class.srcs/sources_1/new/CLA4.vhd:40]
WARNING: [VRFC 10-4940] 'gpfulladder' remains a black box since it has no binding entity [D:/Users/marco/vivado/vhdl_class/vhdl_class.srcs/sources_1/new/CLA4.vhd:41]
WARNING: [VRFC 10-4940] 'gpfulladder' remains a black box since it has no binding entity [D:/Users/marco/vivado/vhdl_class/vhdl_class.srcs/sources_1/new/CLA4.vhd:42]
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-3274] No architecture found for entity CLALogic. The architecture may be invalidated by recompile of dependent package
