// Seed: 3596067871
module module_0 (
    output wor id_0,
    output wand id_1,
    input supply0 id_2,
    input wand id_3,
    input wor id_4,
    input tri id_5,
    output uwire id_6,
    output supply0 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    output wand id_11,
    input tri1 id_12,
    input wor id_13,
    output uwire id_14,
    input supply1 id_15,
    input tri id_16,
    input wor id_17,
    output supply0 id_18,
    input supply1 id_19,
    input supply0 id_20,
    input tri1 id_21,
    input supply1 id_22,
    input tri1 id_23,
    input uwire id_24,
    input supply1 id_25
);
  assign id_11 = 1;
  wire id_27;
  assign id_6 = 1'd0;
  initial
    if (id_20)
      `define pp_28 0
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri id_2,
    output wand id_3,
    input supply1 void id_4,
    input wand id_5
    , id_9,
    input tri id_6,
    output tri1 id_7
);
  wire id_10;
  module_0(
      id_7,
      id_7,
      id_4,
      id_1,
      id_4,
      id_5,
      id_3,
      id_3,
      id_1,
      id_7,
      id_1,
      id_3,
      id_2,
      id_1,
      id_3,
      id_2,
      id_5,
      id_2,
      id_3,
      id_6,
      id_6,
      id_0,
      id_1,
      id_0,
      id_0,
      id_4
  );
endmodule
