$date
	Thu Apr 28 18:37:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tioe1_tb $end
$var wire 1 ! t_F $end
$var reg 4 " t_input [3:0] $end
$scope module dut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 & D $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
b0 "
0!
$end
#10
1&
b1 "
#20
1%
0&
b10 "
#30
1&
b11 "
#40
1!
1$
0%
0&
b100 "
#50
0!
1&
b101 "
#60
1!
1%
0&
b110 "
#70
1&
b111 "
#80
1#
0$
0%
0&
b1000 "
#90
0!
1&
b1001 "
#100
1!
1%
0&
b1010 "
#110
1&
b1011 "
#120
0!
1$
0%
0&
b1100 "
#130
1&
b1101 "
#140
1%
0&
b1110 "
#150
1&
b1111 "
#160
0#
0$
0%
0&
b0 "
