
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003580                       # Number of seconds simulated
sim_ticks                                  3579525498                       # Number of ticks simulated
final_tick                               533143905435                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 330829                       # Simulator instruction rate (inst/s)
host_op_rate                                   428281                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 298883                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918436                       # Number of bytes of host memory used
host_seconds                                 11976.35                       # Real time elapsed on the host
sim_insts                                  3962124147                       # Number of instructions simulated
sim_ops                                    5129246394                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       340224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       272384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       136448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       223232                       # Number of bytes read from this memory
system.physmem.bytes_read::total               979200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       316288                       # Number of bytes written to this memory
system.physmem.bytes_written::total            316288                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2658                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2128                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1066                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1744                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7650                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2471                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2471                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       357589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     95047235                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       536384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     76095002                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       572143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     38119019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       464866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     62363573                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               273555811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       357589                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       536384                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       572143                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       464866                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1930982                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          88360315                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               88360315                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          88360315                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       357589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     95047235                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       536384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     76095002                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       572143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     38119019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       464866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     62363573                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              361916126                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8583995                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3108665                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2552136                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202491                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1265787                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204092                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          315287                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8837                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3199983                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17038681                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3108665                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519379                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3659852                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083168                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        709579                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1564566                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80133                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8447000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.480456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.333675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4787148     56.67%     56.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365805      4.33%     61.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318005      3.76%     64.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342501      4.05%     68.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          301886      3.57%     72.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155406      1.84%     74.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101401      1.20%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          268668      3.18%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1806180     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8447000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362147                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.984936                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3368915                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       666537                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3478935                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55864                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876740                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506891                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          982                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20212135                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6345                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876740                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3536555                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         311123                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        80599                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3363821                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       278154                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19525509                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          605                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        174138                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76711                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           24                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27097367                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91027258                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91027258                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10290372                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3348                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1751                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           739843                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1940854                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008837                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26281                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       348674                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18409994                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3345                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14768817                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28330                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6133241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18755397                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          149                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8447000                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.748410                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907185                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3027818     35.84%     35.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1777104     21.04%     56.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1208626     14.31%     71.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       763297      9.04%     80.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       748703      8.86%     89.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       444723      5.26%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       336381      3.98%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74927      0.89%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65421      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8447000                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108390     69.41%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21368     13.68%     83.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26396     16.90%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12140255     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200377      1.36%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579146     10.69%     94.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847442      5.74%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14768817                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.720506                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156158                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010573                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38169120                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24546708                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14354182                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14924975                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26241                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711651                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228937                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876740                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         235907                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16716                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18413339                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29645                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1940854                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008837                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1747                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11897                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          890                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          132                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121687                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115103                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236790                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14511484                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486397                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       257331                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2310714                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057073                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            824317                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.690528                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14368647                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14354182                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9361559                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26131144                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.672203                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358253                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6174430                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204649                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7570260                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.616764                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.170321                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3046383     40.24%     40.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2040565     26.96%     67.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833256     11.01%     78.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428335      5.66%     83.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       369527      4.88%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       181440      2.40%     91.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201195      2.66%     93.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101705      1.34%     95.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       367854      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7570260                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       367854                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25616163                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37705155                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 136995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.858399                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.858399                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.164959                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.164959                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65528916                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19677014                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18962563                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8583995                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3127142                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2729220                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199497                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1549208                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1492667                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          225933                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6418                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3662942                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17372770                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3127142                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1718600                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3581978                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         980641                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        436233                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1805920                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80011                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8461186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.368079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.175236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4879208     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179656      2.12%     59.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          328401      3.88%     63.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          307325      3.63%     67.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          494812      5.85%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          510825      6.04%     79.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124011      1.47%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94703      1.12%     81.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1542245     18.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8461186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364299                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.023856                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3782309                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       421526                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3464201                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        13908                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        779241                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345414                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          771                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19461032                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        779241                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3945413                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         149244                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47794                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3313766                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       225727                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18931263                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76181                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        92636                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25175673                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86214437                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86214437                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16322363                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8853278                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2241                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1101                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           602445                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2882225                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       637986                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10568                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       218649                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17912484                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15080094                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20191                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5414166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14925282                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8461186                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.782267                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.839833                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2938478     34.73%     34.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1582911     18.71%     53.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1373911     16.24%     69.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       840757      9.94%     79.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       876911     10.36%     89.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       515107      6.09%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       229845      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61287      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        41979      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8461186                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60006     66.53%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19085     21.16%     87.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11108     12.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11849658     78.58%     78.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120455      0.80%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1102      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2566705     17.02%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       542174      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15080094                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.756769                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90199                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005981                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38731761                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23328907                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14591765                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15170293                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37110                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       834111                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       155971                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        779241                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          81628                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6852                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17914689                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        21954                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2882225                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       637986                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1101                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3401                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           57                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       105927                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118136                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224063                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14799715                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2466551                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280376                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2995350                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2234662                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            528799                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.724106                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14607899                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14591765                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8969424                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21988957                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.699880                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407906                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10921842                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12433656                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5481112                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199837                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7681945                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.618556                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.312863                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3530650     45.96%     45.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1637285     21.31%     67.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       906802     11.80%     79.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       311246      4.05%     83.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       298987      3.89%     87.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125083      1.63%     88.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       326125      4.25%     92.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95220      1.24%     94.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       450547      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7681945                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10921842                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12433656                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2530123                       # Number of memory references committed
system.switch_cpus1.commit.loads              2048108                       # Number of loads committed
system.switch_cpus1.commit.membars               1100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1943447                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10862102                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170141                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       450547                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25146166                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36609451                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 122809                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10921842                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12433656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10921842                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.785948                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.785948                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.272350                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.272350                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68406915                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19156852                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20004876                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8583995                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3218726                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2626854                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       216080                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1366151                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1266414                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          332558                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9579                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3336803                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17489281                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3218726                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1598972                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3791648                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1125300                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        508372                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1624627                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        83623                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8544279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.532045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.337324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4752631     55.62%     55.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          311490      3.65%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          463583      5.43%     64.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          323007      3.78%     68.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          226201      2.65%     71.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          220628      2.58%     73.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          134898      1.58%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          285236      3.34%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1826605     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8544279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.374968                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.037429                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3431218                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       532917                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3619838                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        53024                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        907276                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       541159                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20950921                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        907276                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3624458                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          52850                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       203797                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3475718                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       280175                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20321571                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        115865                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        95824                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28502342                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94603645                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94603645                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17510320                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10992019                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3651                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1745                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           837414                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1866422                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       951997                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11331                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       310813                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18932329                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3485                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15112297                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29931                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6333747                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19388824                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8544279                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.768704                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.914860                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3071530     35.95%     35.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1693527     19.82%     55.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1246758     14.59%     70.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       820505      9.60%     79.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       818885      9.58%     89.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       396483      4.64%     94.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       350694      4.10%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        65556      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        80341      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8544279                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          82262     71.23%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16270     14.09%     85.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16962     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12639834     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       190555      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1739      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1487903      9.85%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       792266      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15112297                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.760520                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             115494                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007642                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38914298                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25269603                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14691078                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15227791                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        47385                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       728496                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          677                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       228379                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        907276                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          28630                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5127                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18935816                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65785                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1866422                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       951997                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1745                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4233                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131341                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117363                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       248704                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14832748                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1388901                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       279549                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2162004                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2106688                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            773103                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.727954                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14697693                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14691078                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9517437                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27048235                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.711450                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351869                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10181019                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12549750                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6386099                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3480                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       217653                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7637003                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.643282                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172447                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2939779     38.49%     38.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2178100     28.52%     67.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       823322     10.78%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       459923      6.02%     83.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       391548      5.13%     88.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       175364      2.30%     91.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       167505      2.19%     93.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       114501      1.50%     94.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       386961      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7637003                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10181019                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12549750                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1861544                       # Number of memory references committed
system.switch_cpus2.commit.loads              1137926                       # Number of loads committed
system.switch_cpus2.commit.membars               1740                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1820855                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11297996                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       259569                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       386961                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26185891                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38779552                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1937                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  39716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10181019                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12549750                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10181019                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.843137                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.843137                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.186047                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.186047                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66618684                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20437236                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19249650                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3480                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8583995                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3119635                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2540098                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209350                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1329040                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1227300                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          320230                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9304                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3445028                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17048793                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3119635                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1547530                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3581149                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1072333                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        555229                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1683952                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8440887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.487921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.299429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4859738     57.57%     57.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          193096      2.29%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          252452      2.99%     62.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          378166      4.48%     67.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          368598      4.37%     71.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          279403      3.31%     75.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          165203      1.96%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          248714      2.95%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1695517     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8440887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.363425                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.986114                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3559244                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       544208                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3450708                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27453                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        859273                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       526531                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          194                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20392963                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1069                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        859273                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3749291                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         104155                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       164532                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3283636                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       279994                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19793513                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          111                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        120224                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88642                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27583930                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92178245                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92178245                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17124076                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10459815                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4223                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2377                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           798200                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1833696                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       971217                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19401                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       358346                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18390167                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3983                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14799842                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27458                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5991033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18237031                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          639                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8440887                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.753352                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894112                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2933391     34.75%     34.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1855966     21.99%     56.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1209947     14.33%     71.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       812898      9.63%     80.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       759303      9.00%     89.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       406338      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       298953      3.54%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90060      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74031      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8440887                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          72625     69.48%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14880     14.24%     83.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17025     16.29%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12317625     83.23%     83.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       209108      1.41%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1672      0.01%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1460346      9.87%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       811091      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14799842                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.724121                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             104531                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007063                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38172559                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24385270                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14385981                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14904373                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50722                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       703454                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          209                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246796                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        859273                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          60567                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9792                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18394155                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       127816                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1833696                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       971217                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2311                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7426                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127908                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118264                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246172                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14518302                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1376019                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       281539                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2169943                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2033857                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            793924                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.691322                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14390006                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14385981                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9241869                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25943367                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.675907                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356232                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10028689                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12326496                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6067683                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3344                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212635                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7581614                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.625841                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.148875                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2926953     38.61%     38.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2179056     28.74%     67.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       799086     10.54%     77.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       459056      6.05%     83.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       383269      5.06%     89.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       195491      2.58%     91.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       183796      2.42%     94.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80463      1.06%     95.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       374444      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7581614                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10028689                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12326496                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1854663                       # Number of memory references committed
system.switch_cpus3.commit.loads              1130242                       # Number of loads committed
system.switch_cpus3.commit.membars               1672                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1768093                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11110608                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251567                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       374444                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25601349                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37648093                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3607                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 143108                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10028689                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12326496                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10028689                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.855944                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.855944                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.168301                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.168301                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65334113                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19872550                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18834966                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3344                       # number of misc regfile writes
system.l2.replacements                           7653                       # number of replacements
system.l2.tagsinuse                       8191.986487                       # Cycle average of tags in use
system.l2.total_refs                           412131                       # Total number of references to valid blocks.
system.l2.sampled_refs                          15845                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.010161                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            67.441880                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.390929                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1231.161099                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.162654                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1012.051916                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.735030                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    480.283103                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.822211                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    828.494800                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1474.806250                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1110.621809                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            758.551599                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1190.463208                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008233                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000902                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.150288                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001363                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.123541                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001310                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.058628                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001077                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.101135                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.180030                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.135574                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.092597                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.145320                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         7181                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3249                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2347                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3384                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16161                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4644                       # number of Writeback hits
system.l2.Writeback_hits::total                  4644                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         7181                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3249                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2347                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3384                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16161                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         7181                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3249                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2347                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3384                       # number of overall hits
system.l2.overall_hits::total                   16161                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2658                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2128                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1066                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1744                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7650                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2658                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2128                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1066                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1744                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7650                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2658                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2128                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1066                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1744                       # number of overall misses
system.l2.overall_misses::total                  7650                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       447854                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    128512106                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       759203                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     97742091                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       785747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     47471264                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       550957                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     78441160                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       354710382                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       447854                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    128512106                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       759203                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     97742091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       785747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     47471264                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       550957                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     78441160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        354710382                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       447854                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    128512106                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       759203                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     97742091                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       785747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     47471264                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       550957                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     78441160                       # number of overall miss cycles
system.l2.overall_miss_latency::total       354710382                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9839                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5377                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3413                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5128                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               23811                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4644                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4644                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9839                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5377                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3413                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5128                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                23811                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9839                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5377                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3413                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5128                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               23811                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.270149                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.395760                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.312335                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.340094                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.321280                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.270149                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.395760                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.312335                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.340094                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.321280                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.270149                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.395760                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.312335                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.340094                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.321280                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44785.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48349.174567                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 50613.533333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45931.433741                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 49109.187500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 44532.142589                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 42381.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44977.729358                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46367.370196                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44785.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48349.174567                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 50613.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45931.433741                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 49109.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 44532.142589                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 42381.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44977.729358                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46367.370196                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44785.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48349.174567                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 50613.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45931.433741                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 49109.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 44532.142589                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 42381.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44977.729358                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46367.370196                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2471                       # number of writebacks
system.l2.writebacks::total                      2471                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2658                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2128                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1066                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1744                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7650                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1066                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1744                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7650                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1066                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1744                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7650                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       389914                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    113298821                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       673584                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     85422100                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       696285                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     41317329                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       475508                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     68313277                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    310586818                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       389914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    113298821                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       673584                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     85422100                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       696285                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     41317329                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       475508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     68313277                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    310586818                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       389914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    113298821                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       673584                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     85422100                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       696285                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     41317329                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       475508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     68313277                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    310586818                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.270149                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.395760                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.312335                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.340094                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.321280                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.270149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.395760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.312335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.340094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.321280                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.270149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.395760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.312335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.340094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.321280                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38991.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42625.591046                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44905.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40141.964286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43517.812500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 38759.220450                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 36577.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39170.456995                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40599.584052                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38991.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42625.591046                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 44905.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40141.964286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 43517.812500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 38759.220450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 36577.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39170.456995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40599.584052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38991.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42625.591046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 44905.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40141.964286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 43517.812500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 38759.220450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 36577.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39170.456995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40599.584052                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975614                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572216                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821040.392727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975614                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015987                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1564555                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1564555                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1564555                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1564555                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1564555                       # number of overall hits
system.cpu0.icache.overall_hits::total        1564555                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       546293                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       546293                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       546293                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       546293                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       546293                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       546293                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1564566                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1564566                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1564566                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1564566                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1564566                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1564566                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        49663                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        49663                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        49663                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        49663                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        49663                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        49663                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       457854                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       457854                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       457854                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       457854                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       457854                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       457854                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45785.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45785.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45785.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45785.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45785.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45785.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9839                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469897                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10095                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17282.803071                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.836510                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.163490                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897799                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102201                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168125                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168125                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776682                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776682                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1670                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1670                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944807                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944807                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944807                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944807                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38352                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38352                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           10                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38362                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38362                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38362                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38362                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1207416544                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1207416544                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       347612                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       347612                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1207764156                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1207764156                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1207764156                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1207764156                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206477                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206477                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1983169                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1983169                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1983169                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1983169                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031788                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031788                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019344                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019344                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019344                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019344                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31482.492282                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31482.492282                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34761.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34761.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31483.346958                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31483.346958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31483.346958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31483.346958                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1232                       # number of writebacks
system.cpu0.dcache.writebacks::total             1232                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28513                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28513                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28523                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28523                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28523                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28523                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9839                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9839                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9839                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9839                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9839                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9839                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    196307162                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    196307162                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    196307162                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    196307162                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    196307162                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    196307162                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008155                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008155                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004961                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004961                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004961                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004961                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19951.942474                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19951.942474                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19951.942474                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19951.942474                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19951.942474                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19951.942474                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.939548                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913271894                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685003.494465                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.939548                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023942                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868493                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1805904                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1805904                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1805904                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1805904                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1805904                       # number of overall hits
system.cpu1.icache.overall_hits::total        1805904                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       866939                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       866939                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       866939                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       866939                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       866939                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       866939                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1805920                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1805920                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1805920                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1805920                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1805920                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1805920                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54183.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54183.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54183.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54183.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54183.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54183.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       783897                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       783897                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       783897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       783897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       783897                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       783897                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52259.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52259.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52259.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52259.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52259.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52259.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5377                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207684299                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5633                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36869.216936                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.689832                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.310168                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.780038                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.219962                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2233081                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2233081                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479813                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479813                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2712894                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2712894                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2712894                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2712894                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18323                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18323                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18323                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18323                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18323                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18323                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    745813197                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    745813197                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    745813197                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    745813197                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    745813197                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    745813197                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2251404                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2251404                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479813                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479813                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2731217                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2731217                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2731217                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2731217                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008138                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008138                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006709                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006709                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006709                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006709                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40703.661900                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40703.661900                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40703.661900                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40703.661900                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40703.661900                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40703.661900                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          795                       # number of writebacks
system.cpu1.dcache.writebacks::total              795                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12946                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12946                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12946                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12946                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12946                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12946                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5377                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5377                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5377                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5377                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5377                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5377                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    129673033                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    129673033                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    129673033                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    129673033                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    129673033                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    129673033                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002388                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002388                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001969                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001969                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24116.241956                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24116.241956                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24116.241956                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24116.241956                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24116.241956                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24116.241956                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.962763                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007975174                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2181764.445887                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.962763                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025581                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740325                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1624609                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1624609                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1624609                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1624609                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1624609                       # number of overall hits
system.cpu2.icache.overall_hits::total        1624609                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       977911                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       977911                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       977911                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       977911                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       977911                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       977911                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1624627                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1624627                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1624627                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1624627                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1624627                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1624627                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 54328.388889                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54328.388889                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 54328.388889                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54328.388889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 54328.388889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54328.388889                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       827428                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       827428                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       827428                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       827428                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       827428                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       827428                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51714.250000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51714.250000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 51714.250000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51714.250000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 51714.250000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51714.250000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3413                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148921677                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3669                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40589.173344                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.516130                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.483870                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.837954                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.162046                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1057354                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1057354                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       720139                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        720139                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1742                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1742                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1740                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1740                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1777493                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1777493                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1777493                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1777493                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7131                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7131                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7131                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7131                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7131                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7131                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    221283426                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    221283426                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    221283426                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    221283426                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    221283426                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    221283426                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1064485                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1064485                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       720139                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       720139                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1784624                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1784624                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1784624                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1784624                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006699                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006699                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003996                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003996                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003996                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003996                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31031.191418                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31031.191418                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31031.191418                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31031.191418                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31031.191418                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31031.191418                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          770                       # number of writebacks
system.cpu2.dcache.writebacks::total              770                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3718                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3718                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3718                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3718                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3718                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3718                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3413                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3413                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3413                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3413                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3413                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3413                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     70216410                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     70216410                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     70216410                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     70216410                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     70216410                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     70216410                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003206                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003206                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001912                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001912                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001912                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001912                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20573.222971                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20573.222971                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20573.222971                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20573.222971                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20573.222971                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20573.222971                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970828                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004907357                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026022.897177                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970828                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020787                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1683936                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1683936                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1683936                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1683936                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1683936                       # number of overall hits
system.cpu3.icache.overall_hits::total        1683936                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       728290                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       728290                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       728290                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       728290                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       728290                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       728290                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1683952                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1683952                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1683952                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1683952                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1683952                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1683952                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 45518.125000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 45518.125000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 45518.125000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 45518.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 45518.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 45518.125000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       576443                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       576443                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       576443                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       576443                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       576443                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       576443                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 44341.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44341.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 44341.769231                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44341.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 44341.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44341.769231                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5128                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158240017                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5384                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29390.790676                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.308504                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.691496                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884018                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115982                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1046706                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1046706                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       720720                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        720720                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1758                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1758                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1672                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1672                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1767426                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1767426                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1767426                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1767426                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13029                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13029                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          254                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          254                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13283                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13283                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13283                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13283                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    497737458                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    497737458                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     13101399                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     13101399                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    510838857                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    510838857                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    510838857                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    510838857                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1059735                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1059735                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       720974                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       720974                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1780709                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1780709                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1780709                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1780709                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012295                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012295                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000352                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000352                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007459                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007459                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007459                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007459                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 38202.276307                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 38202.276307                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 51580.311024                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 51580.311024                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 38458.093578                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 38458.093578                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 38458.093578                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 38458.093578                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        36176                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        36176                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1847                       # number of writebacks
system.cpu3.dcache.writebacks::total             1847                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7901                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7901                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          254                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          254                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8155                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8155                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8155                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8155                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5128                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5128                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5128                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5128                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5128                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5128                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    112368999                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    112368999                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    112368999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    112368999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    112368999                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    112368999                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004839                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004839                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002880                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002880                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002880                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002880                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 21912.831318                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21912.831318                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21912.831318                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21912.831318                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21912.831318                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21912.831318                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
