--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lab05_kjb5568_rjl5336.twx lab05_kjb5568_rjl5336.ncd -o
lab05_kjb5568_rjl5336.twr lab05_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              lab05_kjb5568_rjl5336.ncd
Physical constraint file: lab05_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5321 paths analyzed, 666 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.979ns.
--------------------------------------------------------------------------------

Paths for end point pingpong/presentstate_FSM_FFd4 (SLICE_X83Y67.D1), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulseping/cnt/Q_8 (FF)
  Destination:          pingpong/presentstate_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.924ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (1.461 - 1.481)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulseping/cnt/Q_8 to pingpong/presentstate_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.AQ      Tcko                  0.456   pulseping/cnt/Q<11>
                                                       pulseping/cnt/Q_8
    SLICE_X51Y64.C2      net (fanout=1)        0.811   pulseping/cnt/Q<8>
    SLICE_X51Y64.C       Tilo                  0.124   pulseping/clear12
                                                       pulseping/clear13
    SLICE_X80Y67.A4      net (fanout=39)       2.357   pulseping/clear12
    SLICE_X80Y67.A       Tilo                  0.124   pingpong/presentstate_FSM_FFd5
                                                       pulseping/clear15
    SLICE_X83Y67.D1      net (fanout=6)        0.960   pulse_ping
    SLICE_X83Y67.CLK     Tas                   0.092   pingpong/presentstate_FSM_FFd4
                                                       pingpong/presentstate_FSM_FFd4-In3
                                                       pingpong/presentstate_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.924ns (0.796ns logic, 4.128ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulseping/cnt/Q_6 (FF)
  Destination:          pingpong/presentstate_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.919ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (1.461 - 1.479)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulseping/cnt/Q_6 to pingpong/presentstate_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y63.CQ      Tcko                  0.456   pulseping/cnt/Q<7>
                                                       pulseping/cnt/Q_6
    SLICE_X51Y64.C1      net (fanout=1)        0.806   pulseping/cnt/Q<6>
    SLICE_X51Y64.C       Tilo                  0.124   pulseping/clear12
                                                       pulseping/clear13
    SLICE_X80Y67.A4      net (fanout=39)       2.357   pulseping/clear12
    SLICE_X80Y67.A       Tilo                  0.124   pingpong/presentstate_FSM_FFd5
                                                       pulseping/clear15
    SLICE_X83Y67.D1      net (fanout=6)        0.960   pulse_ping
    SLICE_X83Y67.CLK     Tas                   0.092   pingpong/presentstate_FSM_FFd4
                                                       pingpong/presentstate_FSM_FFd4-In3
                                                       pingpong/presentstate_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.919ns (0.796ns logic, 4.123ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulseping/cnt/Q_18 (FF)
  Destination:          pingpong/presentstate_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.767ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (1.461 - 1.479)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulseping/cnt/Q_18 to pingpong/presentstate_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.CQ      Tcko                  0.456   pulseping/cnt/Q<19>
                                                       pulseping/cnt/Q_18
    SLICE_X49Y64.B4      net (fanout=1)        0.903   pulseping/cnt/Q<18>
    SLICE_X49Y64.B       Tilo                  0.124   pulseping/cnt/count<3>
                                                       pulseping/clear12
    SLICE_X80Y67.A1      net (fanout=39)       2.108   pulseping/clear11
    SLICE_X80Y67.A       Tilo                  0.124   pingpong/presentstate_FSM_FFd5
                                                       pulseping/clear15
    SLICE_X83Y67.D1      net (fanout=6)        0.960   pulse_ping
    SLICE_X83Y67.CLK     Tas                   0.092   pingpong/presentstate_FSM_FFd4
                                                       pingpong/presentstate_FSM_FFd4-In3
                                                       pingpong/presentstate_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.767ns (0.796ns logic, 3.971ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point Top_FSM/presentstate_FSM_FFd1 (SLICE_X67Y72.A1), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Up_debounce/Flip2/Q (FF)
  Destination:          Top_FSM/presentstate_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.809ns (Levels of Logic = 3)
  Clock Path Skew:      -0.132ns (1.357 - 1.489)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Up_debounce/Flip2/Q to Top_FSM/presentstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y88.AQ      Tcko                  0.456   Up_debounce/Flip2/Q
                                                       Up_debounce/Flip2/Q
    SLICE_X50Y81.A1      net (fanout=2)        1.354   Up_debounce/Flip2/Q
    SLICE_X50Y81.AMUX    Tilo                  0.354   Up_steady/Flip/Q
                                                       Top_FSM/presentstate_FSM_FFd12-In11
    SLICE_X65Y73.C4      net (fanout=4)        1.328   Top_FSM/presentstate_FSM_FFd12-In1
    SLICE_X65Y73.C       Tilo                  0.124   Top_FSM/presentstate_FSM_FFd8
                                                       Top_FSM/presentstate_FSM_FFd1-In111
    SLICE_X67Y72.A1      net (fanout=12)       1.098   Top_FSM/presentstate_FSM_FFd1-In11
    SLICE_X67Y72.CLK     Tas                   0.095   Top_FSM/presentstate_FSM_FFd4
                                                       Top_FSM/presentstate_FSM_FFd1-In1
                                                       Top_FSM/presentstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.809ns (1.029ns logic, 3.780ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Right_debounce/Flip2/Q (FF)
  Destination:          Top_FSM/presentstate_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.386ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.774 - 0.809)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Right_debounce/Flip2/Q to Top_FSM/presentstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.AQ      Tcko                  0.456   Right_debounce/Flip2/Q
                                                       Right_debounce/Flip2/Q
    SLICE_X65Y71.A1      net (fanout=6)        1.431   Right_debounce/Flip2/Q
    SLICE_X65Y71.AMUX    Tilo                  0.354   Left_steady/Flip/Q
                                                       Right_steady/Q1
    SLICE_X65Y73.C2      net (fanout=3)        0.828   corrected<2>
    SLICE_X65Y73.C       Tilo                  0.124   Top_FSM/presentstate_FSM_FFd8
                                                       Top_FSM/presentstate_FSM_FFd1-In111
    SLICE_X67Y72.A1      net (fanout=12)       1.098   Top_FSM/presentstate_FSM_FFd1-In11
    SLICE_X67Y72.CLK     Tas                   0.095   Top_FSM/presentstate_FSM_FFd4
                                                       Top_FSM/presentstate_FSM_FFd1-In1
                                                       Top_FSM/presentstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.386ns (1.029ns logic, 3.357ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Up_steady/Flip/Q (FF)
  Destination:          Top_FSM/presentstate_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.036ns (Levels of Logic = 3)
  Clock Path Skew:      -0.116ns (1.357 - 1.473)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Up_steady/Flip/Q to Top_FSM/presentstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y81.AQ      Tcko                  0.518   Up_steady/Flip/Q
                                                       Up_steady/Flip/Q
    SLICE_X50Y81.A3      net (fanout=1)        0.521   Up_steady/Flip/Q
    SLICE_X50Y81.AMUX    Tilo                  0.352   Up_steady/Flip/Q
                                                       Top_FSM/presentstate_FSM_FFd12-In11
    SLICE_X65Y73.C4      net (fanout=4)        1.328   Top_FSM/presentstate_FSM_FFd12-In1
    SLICE_X65Y73.C       Tilo                  0.124   Top_FSM/presentstate_FSM_FFd8
                                                       Top_FSM/presentstate_FSM_FFd1-In111
    SLICE_X67Y72.A1      net (fanout=12)       1.098   Top_FSM/presentstate_FSM_FFd1-In11
    SLICE_X67Y72.CLK     Tas                   0.095   Top_FSM/presentstate_FSM_FFd4
                                                       Top_FSM/presentstate_FSM_FFd1-In1
                                                       Top_FSM/presentstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.036ns (1.089ns logic, 2.947ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point Top_FSM/presentstate_FSM_FFd2 (SLICE_X67Y72.B1), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Up_debounce/Flip2/Q (FF)
  Destination:          Top_FSM/presentstate_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.809ns (Levels of Logic = 3)
  Clock Path Skew:      -0.132ns (1.357 - 1.489)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Up_debounce/Flip2/Q to Top_FSM/presentstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y88.AQ      Tcko                  0.456   Up_debounce/Flip2/Q
                                                       Up_debounce/Flip2/Q
    SLICE_X50Y81.A1      net (fanout=2)        1.354   Up_debounce/Flip2/Q
    SLICE_X50Y81.AMUX    Tilo                  0.354   Up_steady/Flip/Q
                                                       Top_FSM/presentstate_FSM_FFd12-In11
    SLICE_X65Y73.C4      net (fanout=4)        1.328   Top_FSM/presentstate_FSM_FFd12-In1
    SLICE_X65Y73.C       Tilo                  0.124   Top_FSM/presentstate_FSM_FFd8
                                                       Top_FSM/presentstate_FSM_FFd1-In111
    SLICE_X67Y72.B1      net (fanout=12)       1.100   Top_FSM/presentstate_FSM_FFd1-In11
    SLICE_X67Y72.CLK     Tas                   0.093   Top_FSM/presentstate_FSM_FFd4
                                                       Top_FSM/presentstate_FSM_FFd2-In1
                                                       Top_FSM/presentstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.809ns (1.027ns logic, 3.782ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Right_debounce/Flip2/Q (FF)
  Destination:          Top_FSM/presentstate_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.386ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.774 - 0.809)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Right_debounce/Flip2/Q to Top_FSM/presentstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.AQ      Tcko                  0.456   Right_debounce/Flip2/Q
                                                       Right_debounce/Flip2/Q
    SLICE_X65Y71.A1      net (fanout=6)        1.431   Right_debounce/Flip2/Q
    SLICE_X65Y71.AMUX    Tilo                  0.354   Left_steady/Flip/Q
                                                       Right_steady/Q1
    SLICE_X65Y73.C2      net (fanout=3)        0.828   corrected<2>
    SLICE_X65Y73.C       Tilo                  0.124   Top_FSM/presentstate_FSM_FFd8
                                                       Top_FSM/presentstate_FSM_FFd1-In111
    SLICE_X67Y72.B1      net (fanout=12)       1.100   Top_FSM/presentstate_FSM_FFd1-In11
    SLICE_X67Y72.CLK     Tas                   0.093   Top_FSM/presentstate_FSM_FFd4
                                                       Top_FSM/presentstate_FSM_FFd2-In1
                                                       Top_FSM/presentstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.386ns (1.027ns logic, 3.359ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Up_steady/Flip/Q (FF)
  Destination:          Top_FSM/presentstate_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.036ns (Levels of Logic = 3)
  Clock Path Skew:      -0.116ns (1.357 - 1.473)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Up_steady/Flip/Q to Top_FSM/presentstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y81.AQ      Tcko                  0.518   Up_steady/Flip/Q
                                                       Up_steady/Flip/Q
    SLICE_X50Y81.A3      net (fanout=1)        0.521   Up_steady/Flip/Q
    SLICE_X50Y81.AMUX    Tilo                  0.352   Up_steady/Flip/Q
                                                       Top_FSM/presentstate_FSM_FFd12-In11
    SLICE_X65Y73.C4      net (fanout=4)        1.328   Top_FSM/presentstate_FSM_FFd12-In1
    SLICE_X65Y73.C       Tilo                  0.124   Top_FSM/presentstate_FSM_FFd8
                                                       Top_FSM/presentstate_FSM_FFd1-In111
    SLICE_X67Y72.B1      net (fanout=12)       1.100   Top_FSM/presentstate_FSM_FFd1-In11
    SLICE_X67Y72.CLK     Tas                   0.093   Top_FSM/presentstate_FSM_FFd4
                                                       Top_FSM/presentstate_FSM_FFd2-In1
                                                       Top_FSM/presentstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.036ns (1.087ns logic, 2.949ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Right_debounce/Flip2/Q (SLICE_X55Y70.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Right_debounce/Flip1/Q (FF)
  Destination:          Right_debounce/Flip2/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Clock Path Skew:      0.257ns (0.766 - 0.509)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Right_debounce/Flip1/Q to Right_debounce/Flip2/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y68.AQ      Tcko                  0.141   Right_debounce/Flip1/Q
                                                       Right_debounce/Flip1/Q
    SLICE_X55Y70.AX      net (fanout=1)        0.304   Right_debounce/Flip1/Q
    SLICE_X55Y70.CLK     Tckdi       (-Th)     0.070   Right_debounce/Flip2/Q
                                                       Right_debounce/Flip2/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.071ns logic, 0.304ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point Up_steady/Flip/Q (SLICE_X50Y81.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Up_debounce/Flip3/Q (FF)
  Destination:          Up_steady/Flip/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Up_debounce/Flip3/Q to Up_steady/Flip/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y81.AQ      Tcko                  0.141   Up_debounce/Flip3/Q
                                                       Up_debounce/Flip3/Q
    SLICE_X50Y81.A5      net (fanout=1)        0.087   Up_debounce/Flip3/Q
    SLICE_X50Y81.CLK     Tah         (-Th)     0.075   Up_steady/Flip/Q
                                                       Up_debounce/Q1
                                                       Up_steady/Flip/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.066ns logic, 0.087ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point pulsetrain/cnt/Q_15 (SLICE_X58Y67.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pulsetrain/cnt/count_15 (FF)
  Destination:          pulsetrain/cnt/Q_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pulsetrain/cnt/count_15 to pulsetrain/cnt/Q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y67.DQ      Tcko                  0.141   pulsetrain/cnt/count<15>
                                                       pulsetrain/cnt/count_15
    SLICE_X58Y67.D5      net (fanout=2)        0.091   pulsetrain/cnt/count<15>
    SLICE_X58Y67.CLK     Tah         (-Th)     0.076   pulsetrain/cnt/Q<15>
                                                       pulsetrain/cnt/Q_15_rstpot
                                                       pulsetrain/cnt/Q_15
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.065ns logic, 0.091ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: pulsetrain/cnt/count<15>/CLK
  Logical resource: pulsetrain/cnt/count_15/CK
  Location pin: SLICE_X59Y67.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: pulsetrain/cnt/count<15>/CLK
  Logical resource: pulsetrain/cnt/count_15/CK
  Location pin: SLICE_X59Y67.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.979|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5321 paths, 0 nets, and 929 connections

Design statistics:
   Minimum period:   4.979ns{1}   (Maximum frequency: 200.844MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 06 23:42:00 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 674 MB



