`timescale 1ns/1ps
module tb_clk_rst_gen;



endmodule 