Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Mon Jun 17 22:47:39 2024
| Host         : GoodKook-Skull running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_wrapper_timing_summary_routed.rpt -pb cpu_wrapper_timing_summary_routed.pb -rpx cpu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-14  Critical Warning  LUT on the clock tree                           1           
TIMING-16  Warning           Large setup violation                           349         
TIMING-18  Warning           Missing input or output delay                   22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.167     -746.445                    398                  837        0.150        0.000                      0                  837        4.500        0.000                       0                   306  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
dut_clk_pin  {0.000 5.000}        10.000          100.000         
emu_clk_pin  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dut_clk_pin        -4.167     -746.445                    398                  561        0.199        0.000                      0                  561        4.500        0.000                       0                   190  
emu_clk_pin       997.952        0.000                      0                   49        0.179        0.000                      0                   49      499.500        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
emu_clk_pin   dut_clk_pin         1.050        0.000                      0                  571        0.150        0.000                      0                  571  
dut_clk_pin   emu_clk_pin         1.361        0.000                      0                   25        0.153        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  emu_clk_pin        dut_clk_pin              5.535        0.000                      0                  160        0.175        0.000                      0                  160  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        dut_clk_pin                 
(none)        emu_clk_pin                 
(none)                      emu_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  dut_clk_pin

Setup :          398  Failing Endpoints,  Worst Slack       -4.167ns,  Total Violation     -746.445ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.167ns  (required time - arrival time)
  Source:                 Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1503_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 7.015ns (64.097%)  route 3.929ns (35.903%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT6=4 MUXF7=3 MUXF8=1 RAMB36E1=1)
  Clock Path Skew:        -3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    8.371ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1637_/O
                         net (fo=1, routed)           2.016     3.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1328_/O
                         net (fo=173, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1181_/O
                         net (fo=1, routed)           0.709     6.533    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.629 r  _1327_/O
                         net (fo=16, routed)          1.742     8.371    _Clk
    RAMB36_X2Y15         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.243 r  Memory.0.1.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.308    Memory.0.1.genblk1.genblk1.CAS_A
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.733 r  Memory.0.1.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.662    12.395    DI_M[1]
    SLICE_X73Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.519 r  _0602_/O
                         net (fo=1, routed)           0.000    12.519    _0049_
    SLICE_X73Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    12.731 r  _0604_/O
                         net (fo=1, routed)           0.000    12.731    _0046_
    SLICE_X73Y81         MUXF8 (Prop_muxf8_I1_O)      0.094    12.825 r  _0605_/O
                         net (fo=13, routed)          0.388    13.213    _0397_[3]
    SLICE_X74Y81         LUT6 (Prop_lut6_I3_O)        0.316    13.529 f  _0954_/O
                         net (fo=1, routed)           0.331    13.859    _0165_[6]
    SLICE_X74Y80         MUXF7 (Prop_muxf7_S_O)       0.314    14.173 f  _0953_/O
                         net (fo=4, routed)           0.574    14.747    _0163_[2]
    SLICE_X77Y74         LUT6 (Prop_lut6_I2_O)        0.298    15.045 r  _0942_/O
                         net (fo=1, routed)           0.000    15.045    _0164_
    SLICE_X77Y74         MUXF7 (Prop_muxf7_I0_O)      0.238    15.283 r  _0943_/O
                         net (fo=1, routed)           0.524    15.808    u_cpu.u_ALU8.temp_BI[0]
    SLICE_X76Y74         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.836    16.644 r  _1324_/O[2]
                         net (fo=2, routed)           0.571    17.214    _0349_[2]
    SLICE_X75Y74         LUT6 (Prop_lut6_I1_O)        0.301    17.515 r  _1302_/O
                         net (fo=2, routed)           0.189    17.704    u_cpu.u_ALU8.temp_HC
    SLICE_X74Y74         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.678    18.382 r  _1322_/O[3]
                         net (fo=2, routed)           0.626    19.008    _0345_[3]
    SLICE_X75Y74         LUT6 (Prop_lut6_I4_O)        0.307    19.315 r  _1303_/O
                         net (fo=1, routed)           0.000    19.315    _0308_
    SLICE_X75Y74         FDCE                                         r  _1503_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.577    14.972    u_cpu.clk
    SLICE_X75Y74         FDCE                                         r  _1503_/C
                         clock pessimism              0.180    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X75Y74         FDCE (Setup_fdce_C_D)        0.032    15.148    _1503_
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -19.315    
  -------------------------------------------------------------------
                         slack                                 -4.167    

Slack (VIOLATED) :        -3.659ns  (required time - arrival time)
  Source:                 Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1484_/D
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.328ns  (logic 4.828ns (46.749%)  route 5.500ns (53.251%))
  Logic Levels:           9  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 RAMB36E1=1)
  Clock Path Skew:        -3.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    8.384ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1637_/O
                         net (fo=1, routed)           2.016     3.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1328_/O
                         net (fo=173, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1181_/O
                         net (fo=1, routed)           0.709     6.533    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.629 r  _1327_/O
                         net (fo=16, routed)          1.755     8.384    _Clk
    RAMB36_X2Y11         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.256 r  Memory.0.5.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.321    Memory.0.5.genblk1.genblk1.CAS_A
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.746 r  Memory.0.5.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.389    13.135    DI_M[5]
    SLICE_X66Y75         LUT4 (Prop_lut4_I0_O)        0.124    13.259 r  _0626_/O
                         net (fo=1, routed)           0.000    13.259    _0061_
    SLICE_X66Y75         MUXF7 (Prop_muxf7_I0_O)      0.209    13.468 r  _0628_/O
                         net (fo=1, routed)           0.000    13.468    _0058_
    SLICE_X66Y75         MUXF8 (Prop_muxf8_I1_O)      0.088    13.556 r  _0629_/O
                         net (fo=12, routed)          0.872    14.428    _0118_[4]
    SLICE_X70Y77         LUT6 (Prop_lut6_I3_O)        0.319    14.747 r  _1075_/O
                         net (fo=6, routed)           0.641    15.388    _0205_[2]
    SLICE_X67Y79         LUT6 (Prop_lut6_I2_O)        0.124    15.512 f  _1078_/O
                         net (fo=4, routed)           1.082    16.594    _0221_[2]
    SLICE_X72Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.718 f  _1131_/O
                         net (fo=1, routed)           0.000    16.718    _0222_
    SLICE_X72Y76         MUXF7 (Prop_muxf7_I1_O)      0.245    16.963 f  _1132_/O
                         net (fo=1, routed)           0.830    17.792    _0390_[3]
    SLICE_X73Y76         LUT4 (Prop_lut4_I3_O)        0.298    18.090 r  _1122_/O
                         net (fo=1, routed)           0.621    18.711    _0353_[3]
    SLICE_X72Y78         FDPE                                         r  _1484_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.580    14.975    u_cpu.clk
    SLICE_X72Y78         FDPE                                         r  _1484_/C
                         clock pessimism              0.180    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X72Y78         FDPE (Setup_fdpe_C_D)       -0.067    15.052    _1484_
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -18.711    
  -------------------------------------------------------------------
                         slack                                 -3.659    

Slack (VIOLATED) :        -3.403ns  (required time - arrival time)
  Source:                 Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1450_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.884ns  (logic 4.912ns (49.696%)  route 4.972ns (50.304%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2 RAMB36E1=1)
  Clock Path Skew:        -3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    8.382ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1637_/O
                         net (fo=1, routed)           2.016     3.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1328_/O
                         net (fo=173, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1181_/O
                         net (fo=1, routed)           0.709     6.533    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.629 r  _1327_/O
                         net (fo=16, routed)          1.753     8.382    _Clk
    RAMB36_X2Y17         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.254 r  Memory.0.4.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.319    Memory.0.4.genblk1.genblk1.CAS_A
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.744 r  Memory.0.4.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.828    12.572    DI_M[4]
    SLICE_X75Y84         LUT4 (Prop_lut4_I0_O)        0.124    12.696 r  _0555_/O
                         net (fo=1, routed)           0.000    12.696    _0026_
    SLICE_X75Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    12.908 r  _0557_/O
                         net (fo=1, routed)           0.000    12.908    _0023_
    SLICE_X75Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    13.002 r  _0558_/O
                         net (fo=13, routed)          0.896    13.897    _0020_[4]
    SLICE_X75Y80         LUT6 (Prop_lut6_I2_O)        0.316    14.213 f  _0574_/O
                         net (fo=1, routed)           0.988    15.201    _0427_[1]
    SLICE_X70Y77         LUT3 (Prop_lut3_I1_O)        0.124    15.325 r  _0566_/O
                         net (fo=3, routed)           1.137    16.462    _0127_[5]
    SLICE_X70Y73         LUT6 (Prop_lut6_I5_O)        0.124    16.586 r  _0800_/O
                         net (fo=1, routed)           0.000    16.586    _0130_
    SLICE_X70Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    16.800 r  _0801_/O
                         net (fo=1, routed)           0.000    16.800    _0129_
    SLICE_X70Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    16.888 r  _0802_/O
                         net (fo=7, routed)           0.518    17.406    _0441_[3]
    SLICE_X71Y72         LUT5 (Prop_lut5_I3_O)        0.319    17.725 r  _0798_/O
                         net (fo=8, routed)           0.541    18.266    _0259_
    SLICE_X70Y74         FDCE                                         r  _1450_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.492    14.887    u_cpu.clk
    SLICE_X70Y74         FDCE                                         r  _1450_/C
                         clock pessimism              0.180    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X70Y74         FDCE (Setup_fdce_C_CE)      -0.169    14.862    _1450_
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -18.266    
  -------------------------------------------------------------------
                         slack                                 -3.403    

Slack (VIOLATED) :        -3.267ns  (required time - arrival time)
  Source:                 Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1615_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 4.912ns (50.377%)  route 4.838ns (49.623%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2 RAMB36E1=1)
  Clock Path Skew:        -3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    8.382ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1637_/O
                         net (fo=1, routed)           2.016     3.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1328_/O
                         net (fo=173, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1181_/O
                         net (fo=1, routed)           0.709     6.533    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.629 r  _1327_/O
                         net (fo=16, routed)          1.753     8.382    _Clk
    RAMB36_X2Y17         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.254 r  Memory.0.4.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.319    Memory.0.4.genblk1.genblk1.CAS_A
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.744 r  Memory.0.4.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.828    12.572    DI_M[4]
    SLICE_X75Y84         LUT4 (Prop_lut4_I0_O)        0.124    12.696 r  _0555_/O
                         net (fo=1, routed)           0.000    12.696    _0026_
    SLICE_X75Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    12.908 r  _0557_/O
                         net (fo=1, routed)           0.000    12.908    _0023_
    SLICE_X75Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    13.002 r  _0558_/O
                         net (fo=13, routed)          0.896    13.897    _0020_[4]
    SLICE_X75Y80         LUT6 (Prop_lut6_I2_O)        0.316    14.213 f  _0574_/O
                         net (fo=1, routed)           0.988    15.201    _0427_[1]
    SLICE_X70Y77         LUT3 (Prop_lut3_I1_O)        0.124    15.325 r  _0566_/O
                         net (fo=3, routed)           1.137    16.462    _0127_[5]
    SLICE_X70Y73         LUT6 (Prop_lut6_I5_O)        0.124    16.586 r  _0800_/O
                         net (fo=1, routed)           0.000    16.586    _0130_
    SLICE_X70Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    16.800 r  _0801_/O
                         net (fo=1, routed)           0.000    16.800    _0129_
    SLICE_X70Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    16.888 r  _0802_/O
                         net (fo=7, routed)           0.453    17.340    _0441_[3]
    SLICE_X70Y72         LUT5 (Prop_lut5_I3_O)        0.319    17.659 r  _0811_/O
                         net (fo=1, routed)           0.473    18.132    _0256_
    SLICE_X66Y72         FDCE                                         r  _1615_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.495    14.890    u_cpu.clk
    SLICE_X66Y72         FDCE                                         r  _1615_/C
                         clock pessimism              0.180    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X66Y72         FDCE (Setup_fdce_C_CE)      -0.169    14.865    _1615_
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -18.132    
  -------------------------------------------------------------------
                         slack                                 -3.267    

Slack (VIOLATED) :        -3.250ns  (required time - arrival time)
  Source:                 Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1444_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 4.912ns (50.462%)  route 4.822ns (49.538%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2 RAMB36E1=1)
  Clock Path Skew:        -3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    8.382ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1637_/O
                         net (fo=1, routed)           2.016     3.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1328_/O
                         net (fo=173, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1181_/O
                         net (fo=1, routed)           0.709     6.533    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.629 r  _1327_/O
                         net (fo=16, routed)          1.753     8.382    _Clk
    RAMB36_X2Y17         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.254 r  Memory.0.4.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.319    Memory.0.4.genblk1.genblk1.CAS_A
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.744 r  Memory.0.4.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.828    12.572    DI_M[4]
    SLICE_X75Y84         LUT4 (Prop_lut4_I0_O)        0.124    12.696 r  _0555_/O
                         net (fo=1, routed)           0.000    12.696    _0026_
    SLICE_X75Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    12.908 r  _0557_/O
                         net (fo=1, routed)           0.000    12.908    _0023_
    SLICE_X75Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    13.002 r  _0558_/O
                         net (fo=13, routed)          0.896    13.897    _0020_[4]
    SLICE_X75Y80         LUT6 (Prop_lut6_I2_O)        0.316    14.213 f  _0574_/O
                         net (fo=1, routed)           0.988    15.201    _0427_[1]
    SLICE_X70Y77         LUT3 (Prop_lut3_I1_O)        0.124    15.325 r  _0566_/O
                         net (fo=3, routed)           1.137    16.462    _0127_[5]
    SLICE_X70Y73         LUT6 (Prop_lut6_I5_O)        0.124    16.586 r  _0800_/O
                         net (fo=1, routed)           0.000    16.586    _0130_
    SLICE_X70Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    16.800 r  _0801_/O
                         net (fo=1, routed)           0.000    16.800    _0129_
    SLICE_X70Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    16.888 r  _0802_/O
                         net (fo=7, routed)           0.518    17.406    _0441_[3]
    SLICE_X71Y72         LUT5 (Prop_lut5_I3_O)        0.319    17.725 r  _0798_/O
                         net (fo=8, routed)           0.391    18.116    _0259_
    SLICE_X70Y72         FDCE                                         r  _1444_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.495    14.890    u_cpu.clk
    SLICE_X70Y72         FDCE                                         r  _1444_/C
                         clock pessimism              0.180    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X70Y72         FDCE (Setup_fdce_C_CE)      -0.169    14.865    _1444_
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -18.116    
  -------------------------------------------------------------------
                         slack                                 -3.250    

Slack (VIOLATED) :        -3.250ns  (required time - arrival time)
  Source:                 Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1446_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 4.912ns (50.462%)  route 4.822ns (49.538%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2 RAMB36E1=1)
  Clock Path Skew:        -3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    8.382ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1637_/O
                         net (fo=1, routed)           2.016     3.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1328_/O
                         net (fo=173, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1181_/O
                         net (fo=1, routed)           0.709     6.533    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.629 r  _1327_/O
                         net (fo=16, routed)          1.753     8.382    _Clk
    RAMB36_X2Y17         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.254 r  Memory.0.4.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.319    Memory.0.4.genblk1.genblk1.CAS_A
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.744 r  Memory.0.4.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.828    12.572    DI_M[4]
    SLICE_X75Y84         LUT4 (Prop_lut4_I0_O)        0.124    12.696 r  _0555_/O
                         net (fo=1, routed)           0.000    12.696    _0026_
    SLICE_X75Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    12.908 r  _0557_/O
                         net (fo=1, routed)           0.000    12.908    _0023_
    SLICE_X75Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    13.002 r  _0558_/O
                         net (fo=13, routed)          0.896    13.897    _0020_[4]
    SLICE_X75Y80         LUT6 (Prop_lut6_I2_O)        0.316    14.213 f  _0574_/O
                         net (fo=1, routed)           0.988    15.201    _0427_[1]
    SLICE_X70Y77         LUT3 (Prop_lut3_I1_O)        0.124    15.325 r  _0566_/O
                         net (fo=3, routed)           1.137    16.462    _0127_[5]
    SLICE_X70Y73         LUT6 (Prop_lut6_I5_O)        0.124    16.586 r  _0800_/O
                         net (fo=1, routed)           0.000    16.586    _0130_
    SLICE_X70Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    16.800 r  _0801_/O
                         net (fo=1, routed)           0.000    16.800    _0129_
    SLICE_X70Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    16.888 r  _0802_/O
                         net (fo=7, routed)           0.518    17.406    _0441_[3]
    SLICE_X71Y72         LUT5 (Prop_lut5_I3_O)        0.319    17.725 r  _0798_/O
                         net (fo=8, routed)           0.391    18.116    _0259_
    SLICE_X70Y72         FDCE                                         r  _1446_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.495    14.890    u_cpu.clk
    SLICE_X70Y72         FDCE                                         r  _1446_/C
                         clock pessimism              0.180    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X70Y72         FDCE (Setup_fdce_C_CE)      -0.169    14.865    _1446_
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -18.116    
  -------------------------------------------------------------------
                         slack                                 -3.250    

Slack (VIOLATED) :        -3.250ns  (required time - arrival time)
  Source:                 Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1448_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 4.912ns (50.462%)  route 4.822ns (49.538%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2 RAMB36E1=1)
  Clock Path Skew:        -3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    8.382ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1637_/O
                         net (fo=1, routed)           2.016     3.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1328_/O
                         net (fo=173, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1181_/O
                         net (fo=1, routed)           0.709     6.533    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.629 r  _1327_/O
                         net (fo=16, routed)          1.753     8.382    _Clk
    RAMB36_X2Y17         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.254 r  Memory.0.4.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.319    Memory.0.4.genblk1.genblk1.CAS_A
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.744 r  Memory.0.4.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.828    12.572    DI_M[4]
    SLICE_X75Y84         LUT4 (Prop_lut4_I0_O)        0.124    12.696 r  _0555_/O
                         net (fo=1, routed)           0.000    12.696    _0026_
    SLICE_X75Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    12.908 r  _0557_/O
                         net (fo=1, routed)           0.000    12.908    _0023_
    SLICE_X75Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    13.002 r  _0558_/O
                         net (fo=13, routed)          0.896    13.897    _0020_[4]
    SLICE_X75Y80         LUT6 (Prop_lut6_I2_O)        0.316    14.213 f  _0574_/O
                         net (fo=1, routed)           0.988    15.201    _0427_[1]
    SLICE_X70Y77         LUT3 (Prop_lut3_I1_O)        0.124    15.325 r  _0566_/O
                         net (fo=3, routed)           1.137    16.462    _0127_[5]
    SLICE_X70Y73         LUT6 (Prop_lut6_I5_O)        0.124    16.586 r  _0800_/O
                         net (fo=1, routed)           0.000    16.586    _0130_
    SLICE_X70Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    16.800 r  _0801_/O
                         net (fo=1, routed)           0.000    16.800    _0129_
    SLICE_X70Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    16.888 r  _0802_/O
                         net (fo=7, routed)           0.518    17.406    _0441_[3]
    SLICE_X71Y72         LUT5 (Prop_lut5_I3_O)        0.319    17.725 r  _0798_/O
                         net (fo=8, routed)           0.391    18.116    _0259_
    SLICE_X70Y72         FDCE                                         r  _1448_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.495    14.890    u_cpu.clk
    SLICE_X70Y72         FDCE                                         r  _1448_/C
                         clock pessimism              0.180    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X70Y72         FDCE (Setup_fdce_C_CE)      -0.169    14.865    _1448_
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -18.116    
  -------------------------------------------------------------------
                         slack                                 -3.250    

Slack (VIOLATED) :        -3.250ns  (required time - arrival time)
  Source:                 Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1445_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.695ns  (logic 4.912ns (50.666%)  route 4.783ns (49.334%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2 RAMB36E1=1)
  Clock Path Skew:        -3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    8.382ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1637_/O
                         net (fo=1, routed)           2.016     3.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1328_/O
                         net (fo=173, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1181_/O
                         net (fo=1, routed)           0.709     6.533    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.629 r  _1327_/O
                         net (fo=16, routed)          1.753     8.382    _Clk
    RAMB36_X2Y17         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.254 r  Memory.0.4.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.319    Memory.0.4.genblk1.genblk1.CAS_A
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.744 r  Memory.0.4.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.828    12.572    DI_M[4]
    SLICE_X75Y84         LUT4 (Prop_lut4_I0_O)        0.124    12.696 r  _0555_/O
                         net (fo=1, routed)           0.000    12.696    _0026_
    SLICE_X75Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    12.908 r  _0557_/O
                         net (fo=1, routed)           0.000    12.908    _0023_
    SLICE_X75Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    13.002 r  _0558_/O
                         net (fo=13, routed)          0.896    13.897    _0020_[4]
    SLICE_X75Y80         LUT6 (Prop_lut6_I2_O)        0.316    14.213 f  _0574_/O
                         net (fo=1, routed)           0.988    15.201    _0427_[1]
    SLICE_X70Y77         LUT3 (Prop_lut3_I1_O)        0.124    15.325 r  _0566_/O
                         net (fo=3, routed)           1.137    16.462    _0127_[5]
    SLICE_X70Y73         LUT6 (Prop_lut6_I5_O)        0.124    16.586 r  _0800_/O
                         net (fo=1, routed)           0.000    16.586    _0130_
    SLICE_X70Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    16.800 r  _0801_/O
                         net (fo=1, routed)           0.000    16.800    _0129_
    SLICE_X70Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    16.888 r  _0802_/O
                         net (fo=7, routed)           0.518    17.406    _0441_[3]
    SLICE_X71Y72         LUT5 (Prop_lut5_I3_O)        0.319    17.725 r  _0798_/O
                         net (fo=8, routed)           0.352    18.076    _0259_
    SLICE_X71Y74         FDCE                                         r  _1445_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.492    14.887    u_cpu.clk
    SLICE_X71Y74         FDCE                                         r  _1445_/C
                         clock pessimism              0.180    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X71Y74         FDCE (Setup_fdce_C_CE)      -0.205    14.826    _1445_
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -18.076    
  -------------------------------------------------------------------
                         slack                                 -3.250    

Slack (VIOLATED) :        -3.250ns  (required time - arrival time)
  Source:                 Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1447_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.695ns  (logic 4.912ns (50.666%)  route 4.783ns (49.334%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2 RAMB36E1=1)
  Clock Path Skew:        -3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    8.382ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1637_/O
                         net (fo=1, routed)           2.016     3.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1328_/O
                         net (fo=173, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1181_/O
                         net (fo=1, routed)           0.709     6.533    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.629 r  _1327_/O
                         net (fo=16, routed)          1.753     8.382    _Clk
    RAMB36_X2Y17         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.254 r  Memory.0.4.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.319    Memory.0.4.genblk1.genblk1.CAS_A
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.744 r  Memory.0.4.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.828    12.572    DI_M[4]
    SLICE_X75Y84         LUT4 (Prop_lut4_I0_O)        0.124    12.696 r  _0555_/O
                         net (fo=1, routed)           0.000    12.696    _0026_
    SLICE_X75Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    12.908 r  _0557_/O
                         net (fo=1, routed)           0.000    12.908    _0023_
    SLICE_X75Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    13.002 r  _0558_/O
                         net (fo=13, routed)          0.896    13.897    _0020_[4]
    SLICE_X75Y80         LUT6 (Prop_lut6_I2_O)        0.316    14.213 f  _0574_/O
                         net (fo=1, routed)           0.988    15.201    _0427_[1]
    SLICE_X70Y77         LUT3 (Prop_lut3_I1_O)        0.124    15.325 r  _0566_/O
                         net (fo=3, routed)           1.137    16.462    _0127_[5]
    SLICE_X70Y73         LUT6 (Prop_lut6_I5_O)        0.124    16.586 r  _0800_/O
                         net (fo=1, routed)           0.000    16.586    _0130_
    SLICE_X70Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    16.800 r  _0801_/O
                         net (fo=1, routed)           0.000    16.800    _0129_
    SLICE_X70Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    16.888 r  _0802_/O
                         net (fo=7, routed)           0.518    17.406    _0441_[3]
    SLICE_X71Y72         LUT5 (Prop_lut5_I3_O)        0.319    17.725 r  _0798_/O
                         net (fo=8, routed)           0.352    18.076    _0259_
    SLICE_X71Y74         FDCE                                         r  _1447_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.492    14.887    u_cpu.clk
    SLICE_X71Y74         FDCE                                         r  _1447_/C
                         clock pessimism              0.180    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X71Y74         FDCE (Setup_fdce_C_CE)      -0.205    14.826    _1447_
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -18.076    
  -------------------------------------------------------------------
                         slack                                 -3.250    

Slack (VIOLATED) :        -3.250ns  (required time - arrival time)
  Source:                 Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1449_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.695ns  (logic 4.912ns (50.666%)  route 4.783ns (49.334%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2 RAMB36E1=1)
  Clock Path Skew:        -3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    8.382ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1637_/O
                         net (fo=1, routed)           2.016     3.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1328_/O
                         net (fo=173, routed)         2.126     5.700    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.824 r  _1181_/O
                         net (fo=1, routed)           0.709     6.533    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.629 r  _1327_/O
                         net (fo=16, routed)          1.753     8.382    _Clk
    RAMB36_X2Y17         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    11.254 r  Memory.0.4.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065    11.319    Memory.0.4.genblk1.genblk1.CAS_A
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    11.744 r  Memory.0.4.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.828    12.572    DI_M[4]
    SLICE_X75Y84         LUT4 (Prop_lut4_I0_O)        0.124    12.696 r  _0555_/O
                         net (fo=1, routed)           0.000    12.696    _0026_
    SLICE_X75Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    12.908 r  _0557_/O
                         net (fo=1, routed)           0.000    12.908    _0023_
    SLICE_X75Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    13.002 r  _0558_/O
                         net (fo=13, routed)          0.896    13.897    _0020_[4]
    SLICE_X75Y80         LUT6 (Prop_lut6_I2_O)        0.316    14.213 f  _0574_/O
                         net (fo=1, routed)           0.988    15.201    _0427_[1]
    SLICE_X70Y77         LUT3 (Prop_lut3_I1_O)        0.124    15.325 r  _0566_/O
                         net (fo=3, routed)           1.137    16.462    _0127_[5]
    SLICE_X70Y73         LUT6 (Prop_lut6_I5_O)        0.124    16.586 r  _0800_/O
                         net (fo=1, routed)           0.000    16.586    _0130_
    SLICE_X70Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    16.800 r  _0801_/O
                         net (fo=1, routed)           0.000    16.800    _0129_
    SLICE_X70Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    16.888 r  _0802_/O
                         net (fo=7, routed)           0.518    17.406    _0441_[3]
    SLICE_X71Y72         LUT5 (Prop_lut5_I3_O)        0.319    17.725 r  _0798_/O
                         net (fo=8, routed)           0.352    18.076    _0259_
    SLICE_X71Y74         FDCE                                         r  _1449_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.492    14.887    u_cpu.clk
    SLICE_X71Y74         FDCE                                         r  _1449_/C
                         clock pessimism              0.180    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X71Y74         FDCE (Setup_fdce_C_CE)      -0.205    14.826    _1449_
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -18.076    
  -------------------------------------------------------------------
                         slack                                 -3.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 _1438_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1440_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.554     1.450    u_cpu.clk
    SLICE_X58Y78         FDCE                                         r  _1438_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDCE (Prop_fdce_C_Q)         0.148     1.598 r  _1438_/Q
                         net (fo=2, routed)           0.073     1.672    Kbd_Wr0
    SLICE_X58Y78         LUT2 (Prop_lut2_I1_O)        0.098     1.770 r  _0842_/O
                         net (fo=1, routed)           0.000     1.770    _0004_
    SLICE_X58Y78         FDCE                                         r  _1440_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.823     1.965    u_cpu.clk
    SLICE_X58Y78         FDCE                                         r  _1440_/C
                         clock pessimism             -0.514     1.450    
    SLICE_X58Y78         FDCE (Hold_fdce_C_D)         0.120     1.570    _1440_
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 _1478_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1478_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.604     1.500    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1478_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _1478_/Q
                         net (fo=1, routed)           0.109     1.751    _0316_[2]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.862 r  _1311_/O[2]
                         net (fo=1, routed)           0.000     1.862    _0317_[2]
    SLICE_X89Y101        FDRE                                         r  _1478_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.875     2.018    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1478_/C
                         clock pessimism             -0.517     1.500    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.605    _1478_
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 _1479_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1479_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.604     1.500    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1479_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _1479_/Q
                         net (fo=2, routed)           0.120     1.762    _0316_[3]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  _1311_/O[3]
                         net (fo=1, routed)           0.000     1.870    _0317_[3]
    SLICE_X89Y101        FDRE                                         r  _1479_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.875     2.018    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1479_/C
                         clock pessimism             -0.517     1.500    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.605    _1479_
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 _1438_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1439_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.554     1.450    u_cpu.clk
    SLICE_X58Y78         FDCE                                         r  _1438_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDCE (Prop_fdce_C_Q)         0.148     1.598 r  _1438_/Q
                         net (fo=2, routed)           0.134     1.732    Kbd_Wr0
    SLICE_X58Y78         FDCE                                         r  _1439_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.823     1.965    u_cpu.clk
    SLICE_X58Y78         FDCE                                         r  _1439_/C
                         clock pessimism             -0.514     1.450    
    SLICE_X58Y78         FDCE (Hold_fdce_C_D)        -0.001     1.449    _1439_
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 _1476_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1476_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.604     1.500    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1476_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.641 f  _1476_/Q
                         net (fo=1, routed)           0.156     1.798    counter[0]
    SLICE_X89Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.843 r  _1310_/O
                         net (fo=1, routed)           0.000     1.843    _0316_[0]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.913 r  _1311_/O[0]
                         net (fo=1, routed)           0.000     1.913    _0317_[0]
    SLICE_X89Y101        FDRE                                         r  _1476_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.875     2.018    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1476_/C
                         clock pessimism             -0.517     1.500    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.605    _1476_
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 _1477_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1477_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.604     1.500    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1477_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _1477_/Q
                         net (fo=1, routed)           0.164     1.806    _0316_[1]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.916 r  _1311_/O[1]
                         net (fo=1, routed)           0.000     1.916    _0317_[1]
    SLICE_X89Y101        FDRE                                         r  _1477_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.875     2.018    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1477_/C
                         clock pessimism             -0.517     1.500    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.605    _1477_
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 _1502_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1502_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.557     1.453    u_cpu.clk
    SLICE_X63Y79         FDCE                                         r  _1502_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDCE (Prop_fdce_C_Q)         0.141     1.594 r  _1502_/Q
                         net (fo=4, routed)           0.170     1.765    _0363_[1]
    SLICE_X63Y79         LUT5 (Prop_lut5_I1_O)        0.045     1.810 r  _0923_/O
                         net (fo=1, routed)           0.000     1.810    _0330_[15]
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.873 r  _1319_/O[3]
                         net (fo=1, routed)           0.000     1.873    _0331_[15]
    SLICE_X63Y79         FDCE                                         r  _1502_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.826     1.968    u_cpu.clk
    SLICE_X63Y79         FDCE                                         r  _1502_/C
                         clock pessimism             -0.514     1.453    
    SLICE_X63Y79         FDCE (Hold_fdce_C_D)         0.105     1.558    _1502_
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 _1495_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1495_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.556     1.452    u_cpu.clk
    SLICE_X63Y78         FDCE                                         r  _1495_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  _1495_/Q
                         net (fo=4, routed)           0.168     1.762    _0396_[1]
    SLICE_X63Y78         LUT5 (Prop_lut5_I2_O)        0.045     1.807 r  _0901_/O
                         net (fo=1, routed)           0.000     1.807    _0330_[8]
    SLICE_X63Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.877 r  _1318_/O[0]
                         net (fo=1, routed)           0.000     1.877    _0331_[8]
    SLICE_X63Y78         FDCE                                         r  _1495_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.825     1.967    u_cpu.clk
    SLICE_X63Y78         FDCE                                         r  _1495_/C
                         clock pessimism             -0.514     1.452    
    SLICE_X63Y78         FDCE (Hold_fdce_C_D)         0.105     1.557    _1495_
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 _1498_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1498_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.714%)  route 0.182ns (42.286%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.556     1.452    u_cpu.clk
    SLICE_X63Y78         FDCE                                         r  _1498_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  _1498_/Q
                         net (fo=4, routed)           0.182     1.776    _0110_[0]
    SLICE_X63Y78         LUT5 (Prop_lut5_I2_O)        0.045     1.821 r  _0911_/O
                         net (fo=1, routed)           0.000     1.821    _0330_[11]
    SLICE_X63Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.884 r  _1318_/O[3]
                         net (fo=1, routed)           0.000     1.884    _0331_[11]
    SLICE_X63Y78         FDCE                                         r  _1498_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.825     1.967    u_cpu.clk
    SLICE_X63Y78         FDCE                                         r  _1498_/C
                         clock pessimism             -0.514     1.452    
    SLICE_X63Y78         FDCE (Hold_fdce_C_D)         0.105     1.557    _1498_
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 _1499_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1499_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.256ns (58.648%)  route 0.181ns (41.352%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.557     1.453    u_cpu.clk
    SLICE_X63Y79         FDCE                                         r  _1499_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDCE (Prop_fdce_C_Q)         0.141     1.594 r  _1499_/Q
                         net (fo=5, routed)           0.181     1.775    _0020_[0]
    SLICE_X63Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.820 r  _0914_/O
                         net (fo=1, routed)           0.000     1.820    _0330_[12]
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.890 r  _1319_/O[0]
                         net (fo=1, routed)           0.000     1.890    _0331_[12]
    SLICE_X63Y79         FDCE                                         r  _1499_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.826     1.968    u_cpu.clk
    SLICE_X63Y79         FDCE                                         r  _1499_/C
                         clock pessimism             -0.514     1.453    
    SLICE_X63Y79         FDCE (Hold_fdce_C_D)         0.105     1.558    _1499_
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_dut }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  Memory.0.0.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y15  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16  Memory.0.1.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  Memory.0.2.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15  Memory.0.2.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y13  Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y14  Memory.0.3.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y17  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y18  Memory.0.4.genblk1.genblk1.upper/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y73  _1329_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y73  _1329_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X67Y77  _1330_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X67Y77  _1330_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y76  _1331_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y76  _1331_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y76  _1332_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y76  _1332_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y73  _1333_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y73  _1333_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y73  _1329_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y73  _1329_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X67Y77  _1330_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X67Y77  _1330_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y76  _1331_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y76  _1331_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y76  _1332_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y76  _1332_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y73  _1333_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y73  _1333_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      997.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             997.952ns  (required time - arrival time)
  Source:                 _1370_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1411_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.518ns (27.757%)  route 1.348ns (72.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 1004.922 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.610     5.219    _0361_
    SLICE_X58Y75         FDRE                                         r  _1370_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  _1370_/Q
                         net (fo=1, routed)           1.348     7.085    stimIn[4][0]
    SLICE_X63Y74         FDRE                                         r  _1411_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.494  1004.922    _0361_
    SLICE_X63Y74         FDRE                                         r  _1411_/C
                         clock pessimism              0.259  1005.182    
                         clock uncertainty           -0.035  1005.146    
    SLICE_X63Y74         FDRE (Setup_fdre_C_D)       -0.109  1005.037    _1411_
  -------------------------------------------------------------------
                         required time                       1005.037    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                997.952    

Slack (MET) :             998.299ns  (required time - arrival time)
  Source:                 _1361_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1402_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.518ns (32.267%)  route 1.087ns (67.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 1004.933 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.613     5.222    _0361_
    SLICE_X58Y77         FDRE                                         r  _1361_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518     5.740 r  _1361_/Q
                         net (fo=1, routed)           1.087     6.827    stimIn[2][2]
    SLICE_X56Y95         FDRE                                         r  _1402_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.505  1004.933    _0361_
    SLICE_X56Y95         FDRE                                         r  _1402_/C
                         clock pessimism              0.259  1005.193    
                         clock uncertainty           -0.035  1005.157    
    SLICE_X56Y95         FDRE (Setup_fdre_C_D)       -0.031  1005.126    _1402_
  -------------------------------------------------------------------
                         required time                       1005.126    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                998.299    

Slack (MET) :             998.308ns  (required time - arrival time)
  Source:                 _1480_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1459_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.774ns (45.137%)  route 0.941ns (54.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 1004.933 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.624     5.233    _0361_
    SLICE_X66Y82         FDRE                                         r  _1480_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDRE (Prop_fdre_C_Q)         0.478     5.711 r  _1480_/Q
                         net (fo=1, routed)           0.941     6.651    vectOut[2][7]
    SLICE_X66Y83         LUT6 (Prop_lut6_I2_O)        0.296     6.947 r  _0941_/O
                         net (fo=1, routed)           0.000     6.947    _0354_[7]
    SLICE_X66Y83         FDRE                                         r  _1459_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.505  1004.933    _0361_
    SLICE_X66Y83         FDRE                                         r  _1459_/C
                         clock pessimism              0.276  1005.209    
                         clock uncertainty           -0.035  1005.174    
    SLICE_X66Y83         FDRE (Setup_fdre_C_D)        0.081  1005.255    _1459_
  -------------------------------------------------------------------
                         required time                       1005.255    
                         arrival time                          -6.947    
  -------------------------------------------------------------------
                         slack                                998.308    

Slack (MET) :             998.310ns  (required time - arrival time)
  Source:                 _1348_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1389_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.456ns (27.835%)  route 1.182ns (72.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 1005.013 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.613     5.222    _0361_
    SLICE_X59Y77         FDRE                                         r  _1348_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  _1348_/Q
                         net (fo=1, routed)           1.182     6.860    stimIn[0][3]
    SLICE_X72Y81         FDRE                                         r  _1389_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.585  1005.013    _0361_
    SLICE_X72Y81         FDRE                                         r  _1389_/C
                         clock pessimism              0.259  1005.273    
                         clock uncertainty           -0.035  1005.237    
    SLICE_X72Y81         FDRE (Setup_fdre_C_D)       -0.067  1005.170    _1389_
  -------------------------------------------------------------------
                         required time                       1005.170    
                         arrival time                          -6.860    
  -------------------------------------------------------------------
                         slack                                998.310    

Slack (MET) :             998.332ns  (required time - arrival time)
  Source:                 _1366_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1407_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.478ns (35.173%)  route 0.881ns (64.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 1004.923 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.610     5.219    _0361_
    SLICE_X60Y75         FDRE                                         r  _1366_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_fdre_C_Q)         0.478     5.697 r  _1366_/Q
                         net (fo=1, routed)           0.881     6.578    stimIn[3][4]
    SLICE_X65Y75         FDRE                                         r  _1407_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.495  1004.923    _0361_
    SLICE_X65Y75         FDRE                                         r  _1407_/C
                         clock pessimism              0.259  1005.183    
                         clock uncertainty           -0.035  1005.147    
    SLICE_X65Y75         FDRE (Setup_fdre_C_D)       -0.238  1004.909    _1407_
  -------------------------------------------------------------------
                         required time                       1004.909    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                998.332    

Slack (MET) :             998.349ns  (required time - arrival time)
  Source:                 _1377_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1418_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.478ns (36.410%)  route 0.835ns (63.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 1004.922 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.610     5.219    _0361_
    SLICE_X58Y75         FDRE                                         r  _1377_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.478     5.697 r  _1377_/Q
                         net (fo=1, routed)           0.835     6.531    stimIn[4][7]
    SLICE_X63Y74         FDRE                                         r  _1418_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.494  1004.922    _0361_
    SLICE_X63Y74         FDRE                                         r  _1418_/C
                         clock pessimism              0.259  1005.182    
                         clock uncertainty           -0.035  1005.146    
    SLICE_X63Y74         FDRE (Setup_fdre_C_D)       -0.266  1004.880    _1418_
  -------------------------------------------------------------------
                         required time                       1004.880    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                998.349    

Slack (MET) :             998.359ns  (required time - arrival time)
  Source:                 _1379_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1420_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.456ns (29.916%)  route 1.068ns (70.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 1004.922 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.610     5.219    _0361_
    SLICE_X61Y75         FDRE                                         r  _1379_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.456     5.675 r  _1379_/Q
                         net (fo=1, routed)           1.068     6.743    stimIn[5][1]
    SLICE_X61Y76         FDRE                                         r  _1420_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.494  1004.922    _0361_
    SLICE_X61Y76         FDRE                                         r  _1420_/C
                         clock pessimism              0.276  1005.198    
                         clock uncertainty           -0.035  1005.163    
    SLICE_X61Y76         FDRE (Setup_fdre_C_D)       -0.061  1005.102    _1420_
  -------------------------------------------------------------------
                         required time                       1005.102    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                998.359    

Slack (MET) :             998.362ns  (required time - arrival time)
  Source:                 _1337_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1452_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.384%)  route 1.014ns (63.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 1004.925 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.616     5.225    _0361_
    SLICE_X68Y72         FDRE                                         r  _1337_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y72         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  _1337_/Q
                         net (fo=1, routed)           1.014     6.695    _0442_[2]
    SLICE_X67Y73         LUT5 (Prop_lut5_I2_O)        0.124     6.819 r  _0934_/O
                         net (fo=1, routed)           0.000     6.819    _0354_[0]
    SLICE_X67Y73         FDRE                                         r  _1452_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.497  1004.925    _0361_
    SLICE_X67Y73         FDRE                                         r  _1452_/C
                         clock pessimism              0.259  1005.185    
                         clock uncertainty           -0.035  1005.149    
    SLICE_X67Y73         FDRE (Setup_fdre_C_D)        0.032  1005.181    _1452_
  -------------------------------------------------------------------
                         required time                       1005.181    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                998.362    

Slack (MET) :             998.381ns  (required time - arrival time)
  Source:                 _1461_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1453_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.580ns (36.816%)  route 0.995ns (63.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 1004.925 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.613     5.222    _0361_
    SLICE_X69Y74         FDRE                                         r  _1461_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y74         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  _1461_/Q
                         net (fo=1, routed)           0.995     6.673    vectOut[0][1]
    SLICE_X67Y73         LUT5 (Prop_lut5_I0_O)        0.124     6.797 r  _0935_/O
                         net (fo=1, routed)           0.000     6.797    _0354_[1]
    SLICE_X67Y73         FDRE                                         r  _1453_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.497  1004.925    _0361_
    SLICE_X67Y73         FDRE                                         r  _1453_/C
                         clock pessimism              0.259  1005.185    
                         clock uncertainty           -0.035  1005.149    
    SLICE_X67Y73         FDRE (Setup_fdre_C_D)        0.029  1005.178    _1453_
  -------------------------------------------------------------------
                         required time                       1005.178    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                998.381    

Slack (MET) :             998.397ns  (required time - arrival time)
  Source:                 _1367_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1408_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (emu_clk_pin rise@1000.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.478ns (37.538%)  route 0.795ns (62.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 1004.923 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.610     5.219    _0361_
    SLICE_X60Y75         FDRE                                         r  _1367_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_fdre_C_Q)         0.478     5.697 r  _1367_/Q
                         net (fo=1, routed)           0.795     6.492    stimIn[3][5]
    SLICE_X65Y75         FDRE                                         r  _1408_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.495  1004.923    _0361_
    SLICE_X65Y75         FDRE                                         r  _1408_/C
                         clock pessimism              0.259  1005.183    
                         clock uncertainty           -0.035  1005.147    
    SLICE_X65Y75         FDRE (Setup_fdre_C_D)       -0.258  1004.889    _1408_
  -------------------------------------------------------------------
                         required time                       1004.889    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                998.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 _1343_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1458_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.564     1.489    _0361_
    SLICE_X69Y84         FDRE                                         r  _1343_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  _1343_/Q
                         net (fo=1, routed)           0.097     1.727    vectOut[3][6]
    SLICE_X68Y84         LUT5 (Prop_lut5_I2_O)        0.045     1.772 r  _0940_/O
                         net (fo=1, routed)           0.000     1.772    _0354_[6]
    SLICE_X68Y84         FDRE                                         r  _1458_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.834     2.005    _0361_
    SLICE_X68Y84         FDRE                                         r  _1458_/C
                         clock pessimism             -0.503     1.502    
    SLICE_X68Y84         FDRE (Hold_fdre_C_D)         0.091     1.593    _1458_
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 _1472_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1456_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.562     1.487    _0361_
    SLICE_X69Y82         FDRE                                         r  _1472_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y82         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  _1472_/Q
                         net (fo=1, routed)           0.107     1.735    vectOut[1][4]
    SLICE_X69Y83         LUT5 (Prop_lut5_I1_O)        0.045     1.780 r  _0938_/O
                         net (fo=1, routed)           0.000     1.780    _0354_[4]
    SLICE_X69Y83         FDRE                                         r  _1456_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.833     2.004    _0361_
    SLICE_X69Y83         FDRE                                         r  _1456_/C
                         clock pessimism             -0.502     1.502    
    SLICE_X69Y83         FDRE (Hold_fdre_C_D)         0.091     1.593    _1456_
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 _1347_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1388_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.555     1.480    _0361_
    SLICE_X56Y77         FDRE                                         r  _1347_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  _1347_/Q
                         net (fo=1, routed)           0.112     1.756    stimIn[0][2]
    SLICE_X56Y78         FDRE                                         r  _1388_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.823     1.994    _0361_
    SLICE_X56Y78         FDRE                                         r  _1388_/C
                         clock pessimism             -0.500     1.494    
    SLICE_X56Y78         FDRE (Hold_fdre_C_D)         0.059     1.553    _1388_
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 _1462_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1454_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.288%)  route 0.144ns (43.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.556     1.481    _0361_
    SLICE_X68Y73         FDRE                                         r  _1462_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  _1462_/Q
                         net (fo=1, routed)           0.144     1.767    vectOut[0][2]
    SLICE_X67Y73         LUT5 (Prop_lut5_I0_O)        0.045     1.812 r  _0936_/O
                         net (fo=1, routed)           0.000     1.812    _0354_[2]
    SLICE_X67Y73         FDRE                                         r  _1454_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.825     1.996    _0361_
    SLICE_X67Y73         FDRE                                         r  _1454_/C
                         clock pessimism             -0.480     1.516    
    SLICE_X67Y73         FDRE (Hold_fdre_C_D)         0.092     1.608    _1454_
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 _1359_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1400_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.556     1.481    _0361_
    SLICE_X58Y77         FDRE                                         r  _1359_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  _1359_/Q
                         net (fo=1, routed)           0.110     1.755    stimIn[2][0]
    SLICE_X58Y76         FDRE                                         r  _1400_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.822     1.993    _0361_
    SLICE_X58Y76         FDRE                                         r  _1400_/C
                         clock pessimism             -0.501     1.492    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.059     1.551    _1400_
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 _1468_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1452_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.124%)  route 0.145ns (43.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.556     1.481    _0361_
    SLICE_X68Y73         FDRE                                         r  _1468_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  _1468_/Q
                         net (fo=1, routed)           0.145     1.767    _0442_[0]
    SLICE_X67Y73         LUT5 (Prop_lut5_I0_O)        0.045     1.812 r  _0934_/O
                         net (fo=1, routed)           0.000     1.812    _0354_[0]
    SLICE_X67Y73         FDRE                                         r  _1452_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.825     1.996    _0361_
    SLICE_X67Y73         FDRE                                         r  _1452_/C
                         clock pessimism             -0.480     1.516    
    SLICE_X67Y73         FDRE (Hold_fdre_C_D)         0.092     1.608    _1452_
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 _1349_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1390_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.555     1.480    _0361_
    SLICE_X56Y77         FDRE                                         r  _1349_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  _1349_/Q
                         net (fo=1, routed)           0.112     1.756    stimIn[0][4]
    SLICE_X56Y78         FDRE                                         r  _1390_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.823     1.994    _0361_
    SLICE_X56Y78         FDRE                                         r  _1390_/C
                         clock pessimism             -0.500     1.494    
    SLICE_X56Y78         FDRE (Hold_fdre_C_D)         0.052     1.546    _1390_
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 _1383_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1424_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.553     1.478    _0361_
    SLICE_X61Y75         FDRE                                         r  _1383_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  _1383_/Q
                         net (fo=1, routed)           0.116     1.722    stimIn[5][5]
    SLICE_X61Y76         FDRE                                         r  _1424_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.822     1.993    _0361_
    SLICE_X61Y76         FDRE                                         r  _1424_/C
                         clock pessimism             -0.501     1.492    
    SLICE_X61Y76         FDRE (Hold_fdre_C_D)         0.019     1.511    _1424_
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 _1342_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1457_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.562     1.487    _0361_
    SLICE_X66Y82         FDRE                                         r  _1342_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  _1342_/Q
                         net (fo=1, routed)           0.143     1.794    vectOut[3][5]
    SLICE_X66Y83         LUT5 (Prop_lut5_I2_O)        0.045     1.839 r  _0939_/O
                         net (fo=1, routed)           0.000     1.839    _0354_[5]
    SLICE_X66Y83         FDRE                                         r  _1457_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.833     2.004    _0361_
    SLICE_X66Y83         FDRE                                         r  _1457_/C
                         clock pessimism             -0.502     1.502    
    SLICE_X66Y83         FDRE (Hold_fdre_C_D)         0.120     1.622    _1457_
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 _1344_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1459_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.562     1.487    _0361_
    SLICE_X66Y82         FDRE                                         r  _1344_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  _1344_/Q
                         net (fo=1, routed)           0.145     1.796    vectOut[3][7]
    SLICE_X66Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.841 r  _0941_/O
                         net (fo=1, routed)           0.000     1.841    _0354_[7]
    SLICE_X66Y83         FDRE                                         r  _1459_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.833     2.004    _0361_
    SLICE_X66Y83         FDRE                                         r  _1459_/C
                         clock pessimism             -0.502     1.502    
    SLICE_X66Y83         FDRE (Hold_fdre_C_D)         0.121     1.623    _1459_
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         emu_clk_pin
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_emu }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y16  _1326_/I
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X68Y72    _1337_/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X68Y74    _1338_/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X68Y72    _1339_/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X69Y72    _1340_/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X69Y82    _1341_/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X66Y82    _1342_/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X69Y84    _1343_/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X66Y82    _1344_/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X56Y76    _1345_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X68Y72    _1337_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X68Y72    _1337_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X68Y74    _1338_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X68Y74    _1338_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X68Y72    _1339_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X68Y72    _1339_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X69Y72    _1340_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X69Y72    _1340_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X69Y82    _1341_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X69Y82    _1341_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X68Y72    _1337_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X68Y72    _1337_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X68Y74    _1338_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X68Y74    _1338_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X68Y72    _1339_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X68Y72    _1339_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X69Y72    _1340_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X69Y72    _1340_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X69Y82    _1341_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X69Y82    _1341_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1503_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        8.606ns  (logic 3.674ns (42.690%)  route 4.932ns (57.310%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.704     5.313    _0361_
    SLICE_X72Y81         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  _1389_/Q
                         net (fo=99, routed)          1.851     7.620    _0005_[3]
    SLICE_X79Y72         MUXF8 (Prop_muxf8_S_O)       0.273     7.893 r  _0656_/O
                         net (fo=14, routed)          0.386     8.279    _0110_[4]
    SLICE_X78Y73         LUT4 (Prop_lut4_I1_O)        0.316     8.595 f  _0983_/O
                         net (fo=3, routed)           0.345     8.940    _0413_[1]
    SLICE_X77Y73         LUT2 (Prop_lut2_I0_O)        0.124     9.064 r  _0984_/O
                         net (fo=2, routed)           0.868     9.931    _0171_[1]
    SLICE_X74Y73         LUT5 (Prop_lut5_I0_O)        0.124    10.055 r  _1271_/O
                         net (fo=1, routed)           0.000    10.055    _0246_
    SLICE_X74Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    10.264 r  _1273_/O
                         net (fo=1, routed)           0.324    10.588    _0347_[3]
    SLICE_X76Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.673    11.261 r  _1324_/CO[3]
                         net (fo=1, routed)           0.009    11.270    _0346_[3]
    SLICE_X76Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.489 r  _1325_/O[0]
                         net (fo=1, routed)           0.335    11.824    _0349_[4]
    SLICE_X75Y74         LUT6 (Prop_lut6_I2_O)        0.295    12.119 r  _1302_/O
                         net (fo=2, routed)           0.189    12.308    u_cpu.u_ALU8.temp_HC
    SLICE_X74Y74         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.678    12.986 r  _1322_/O[3]
                         net (fo=2, routed)           0.626    13.612    _0345_[3]
    SLICE_X75Y74         LUT6 (Prop_lut6_I4_O)        0.307    13.919 r  _1303_/O
                         net (fo=1, routed)           0.000    13.919    _0308_
    SLICE_X75Y74         FDCE                                         r  _1503_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.577    14.972    u_cpu.clk
    SLICE_X75Y74         FDCE                                         r  _1503_/C
                         clock pessimism              0.000    14.972    
                         clock uncertainty           -0.035    14.936    
    SLICE_X75Y74         FDCE (Setup_fdce_C_D)        0.032    14.968    _1503_
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1484_/D
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 2.721ns (32.739%)  route 5.590ns (67.261%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=2 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.704     5.313    _0361_
    SLICE_X72Y81         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  _1389_/Q
                         net (fo=99, routed)          1.851     7.620    _0005_[3]
    SLICE_X79Y72         MUXF8 (Prop_muxf8_S_O)       0.273     7.893 f  _0656_/O
                         net (fo=14, routed)          1.277     9.170    _0110_[4]
    SLICE_X68Y78         LUT3 (Prop_lut3_I2_O)        0.316     9.486 r  _1036_/O
                         net (fo=1, routed)           0.000     9.486    _0188_
    SLICE_X68Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     9.698 r  _1038_/O
                         net (fo=1, routed)           0.304    10.002    _0181_[2]
    SLICE_X71Y79         LUT6 (Prop_lut6_I2_O)        0.299    10.301 f  _1032_/O
                         net (fo=1, routed)           0.000    10.301    _0186_
    SLICE_X71Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    10.513 f  _1034_/O
                         net (fo=1, routed)           0.000    10.513    _0183_
    SLICE_X71Y79         MUXF8 (Prop_muxf8_I1_O)      0.094    10.607 f  _1035_/O
                         net (fo=3, routed)           0.708    11.314    _0221_[4]
    SLICE_X72Y76         LUT6 (Prop_lut6_I4_O)        0.316    11.630 f  _1131_/O
                         net (fo=1, routed)           0.000    11.630    _0222_
    SLICE_X72Y76         MUXF7 (Prop_muxf7_I1_O)      0.245    11.875 f  _1132_/O
                         net (fo=1, routed)           0.830    12.705    _0390_[3]
    SLICE_X73Y76         LUT4 (Prop_lut4_I3_O)        0.298    13.003 r  _1122_/O
                         net (fo=1, routed)           0.621    13.624    _0353_[3]
    SLICE_X72Y78         FDPE                                         r  _1484_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.580    14.975    u_cpu.clk
    SLICE_X72Y78         FDPE                                         r  _1484_/C
                         clock pessimism              0.000    14.975    
                         clock uncertainty           -0.035    14.939    
    SLICE_X72Y78         FDPE (Setup_fdpe_C_D)       -0.067    14.872    _1484_
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -13.624    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Memory.0.1.genblk1.genblk1.upper/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        10.239ns  (logic 1.417ns (13.839%)  route 8.822ns (86.161%))
  Logic Levels:           5  (LUT3=3 LUT6=1 MUXF8=1)
  Clock Path Skew:        2.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.750ns = ( 17.750 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.704     5.313    _0361_
    SLICE_X72Y81         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  _1389_/Q
                         net (fo=99, routed)          1.564     7.332    _0005_[3]
    SLICE_X73Y70         MUXF8 (Prop_muxf8_S_O)       0.273     7.605 r  _0618_/O
                         net (fo=16, routed)          0.821     8.427    _0396_[3]
    SLICE_X73Y73         LUT6 (Prop_lut6_I1_O)        0.316     8.743 f  _0611_/O
                         net (fo=1, routed)           0.874     9.616    _0436_[2]
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.124     9.740 f  _0610_/O
                         net (fo=1, routed)           0.969    10.709    _0437_[2]
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.124    10.833 r  _0607_/O
                         net (fo=9, routed)           1.297    12.130    _0441_[1]
    SLICE_X63Y74         LUT3 (Prop_lut3_I1_O)        0.124    12.254 r  _1182_/O
                         net (fo=16, routed)          3.297    15.552    _Address[0]
    RAMB36_X2Y16         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.upper/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.907    15.301    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.100    15.401 r  _1181_/O
                         net (fo=1, routed)           0.630    16.031    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.122 r  _1327_/O
                         net (fo=16, routed)          1.628    17.750    _Clk
    RAMB36_X2Y16         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000    17.750    
                         clock uncertainty           -0.035    17.714    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    17.148    Memory.0.1.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                         17.148    
                         arrival time                         -15.552    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.lower/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        10.069ns  (logic 1.417ns (14.073%)  route 8.652ns (85.927%))
  Logic Levels:           5  (LUT3=3 LUT6=1 MUXF8=1)
  Clock Path Skew:        2.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.668ns = ( 17.668 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.704     5.313    _0361_
    SLICE_X72Y81         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  _1389_/Q
                         net (fo=99, routed)          1.564     7.332    _0005_[3]
    SLICE_X73Y70         MUXF8 (Prop_muxf8_S_O)       0.273     7.605 r  _0618_/O
                         net (fo=16, routed)          0.821     8.427    _0396_[3]
    SLICE_X73Y73         LUT6 (Prop_lut6_I1_O)        0.316     8.743 f  _0611_/O
                         net (fo=1, routed)           0.874     9.616    _0436_[2]
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.124     9.740 f  _0610_/O
                         net (fo=1, routed)           0.969    10.709    _0437_[2]
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.124    10.833 r  _0607_/O
                         net (fo=9, routed)           1.297    12.130    _0441_[1]
    SLICE_X63Y74         LUT3 (Prop_lut3_I1_O)        0.124    12.254 r  _1182_/O
                         net (fo=16, routed)          3.127    15.381    _Address[0]
    RAMB36_X1Y12         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.907    15.301    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.100    15.401 r  _1181_/O
                         net (fo=1, routed)           0.630    16.031    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.122 r  _1327_/O
                         net (fo=16, routed)          1.546    17.668    _Clk
    RAMB36_X1Y12         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000    17.668    
                         clock uncertainty           -0.035    17.632    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    17.066    Memory.0.7.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                         17.066    
                         arrival time                         -15.381    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 _1400_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Memory.0.3.genblk1.genblk1.upper/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        10.250ns  (logic 0.642ns (6.263%)  route 9.608ns (93.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.750ns = ( 17.750 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.612     5.221    _0361_
    SLICE_X58Y76         FDRE                                         r  _1400_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.518     5.739 r  _1400_/Q
                         net (fo=26, routed)          2.946     8.685    _0467_[2]
    SLICE_X67Y82         LUT3 (Prop_lut3_I2_O)        0.124     8.809 r  _1238_/O
                         net (fo=16, routed)          6.662    15.471    Memory.0.0.WE_A[3]
    RAMB36_X3Y14         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.upper/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.907    15.301    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.100    15.401 r  _1181_/O
                         net (fo=1, routed)           0.630    16.031    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.122 r  _1327_/O
                         net (fo=16, routed)          1.628    17.750    _Clk
    RAMB36_X3Y14         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000    17.750    
                         clock uncertainty           -0.035    17.714    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.182    Memory.0.3.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                         17.182    
                         arrival time                         -15.471    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Memory.0.0.genblk1.genblk1.lower/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        10.114ns  (logic 1.417ns (14.010%)  route 8.697ns (85.990%))
  Logic Levels:           5  (LUT3=3 LUT6=1 MUXF8=1)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.747ns = ( 17.747 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.704     5.313    _0361_
    SLICE_X72Y81         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  _1389_/Q
                         net (fo=99, routed)          1.564     7.332    _0005_[3]
    SLICE_X73Y70         MUXF8 (Prop_muxf8_S_O)       0.273     7.605 r  _0618_/O
                         net (fo=16, routed)          0.821     8.427    _0396_[3]
    SLICE_X73Y73         LUT6 (Prop_lut6_I1_O)        0.316     8.743 f  _0611_/O
                         net (fo=1, routed)           0.874     9.616    _0436_[2]
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.124     9.740 f  _0610_/O
                         net (fo=1, routed)           0.969    10.709    _0437_[2]
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.124    10.833 r  _0607_/O
                         net (fo=9, routed)           1.297    12.130    _0441_[1]
    SLICE_X63Y74         LUT3 (Prop_lut3_I1_O)        0.124    12.254 r  _1182_/O
                         net (fo=16, routed)          3.172    15.427    _Address[0]
    RAMB36_X2Y13         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.907    15.301    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.100    15.401 r  _1181_/O
                         net (fo=1, routed)           0.630    16.031    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.122 r  _1327_/O
                         net (fo=16, routed)          1.625    17.747    _Clk
    RAMB36_X2Y13         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000    17.747    
                         clock uncertainty           -0.035    17.711    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    17.145    Memory.0.0.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                         -15.427    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Memory.0.5.genblk1.genblk1.lower/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        9.995ns  (logic 1.417ns (14.177%)  route 8.578ns (85.823%))
  Logic Levels:           5  (LUT3=3 LUT6=1 MUXF8=1)
  Clock Path Skew:        2.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.756ns = ( 17.756 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.704     5.313    _0361_
    SLICE_X72Y81         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  _1389_/Q
                         net (fo=99, routed)          1.564     7.332    _0005_[3]
    SLICE_X73Y70         MUXF8 (Prop_muxf8_S_O)       0.273     7.605 r  _0618_/O
                         net (fo=16, routed)          0.821     8.427    _0396_[3]
    SLICE_X73Y73         LUT6 (Prop_lut6_I1_O)        0.316     8.743 f  _0611_/O
                         net (fo=1, routed)           0.874     9.616    _0436_[2]
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.124     9.740 f  _0610_/O
                         net (fo=1, routed)           0.969    10.709    _0437_[2]
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.124    10.833 r  _0607_/O
                         net (fo=9, routed)           1.297    12.130    _0441_[1]
    SLICE_X63Y74         LUT3 (Prop_lut3_I1_O)        0.124    12.254 r  _1182_/O
                         net (fo=16, routed)          3.053    15.308    _Address[0]
    RAMB36_X2Y11         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.907    15.301    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.100    15.401 r  _1181_/O
                         net (fo=1, routed)           0.630    16.031    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.122 r  _1327_/O
                         net (fo=16, routed)          1.634    17.756    _Clk
    RAMB36_X2Y11         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000    17.756    
                         clock uncertainty           -0.035    17.720    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    17.154    Memory.0.5.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                         17.154    
                         arrival time                         -15.308    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Memory.0.6.genblk1.genblk1.upper/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        9.987ns  (logic 1.417ns (14.188%)  route 8.570ns (85.812%))
  Logic Levels:           5  (LUT3=3 LUT6=1 MUXF8=1)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.758ns = ( 17.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.704     5.313    _0361_
    SLICE_X72Y81         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  _1389_/Q
                         net (fo=99, routed)          1.564     7.332    _0005_[3]
    SLICE_X73Y70         MUXF8 (Prop_muxf8_S_O)       0.273     7.605 r  _0618_/O
                         net (fo=16, routed)          0.821     8.427    _0396_[3]
    SLICE_X73Y73         LUT6 (Prop_lut6_I1_O)        0.316     8.743 f  _0611_/O
                         net (fo=1, routed)           0.874     9.616    _0436_[2]
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.124     9.740 f  _0610_/O
                         net (fo=1, routed)           0.969    10.709    _0437_[2]
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.124    10.833 r  _0607_/O
                         net (fo=9, routed)           1.297    12.130    _0441_[1]
    SLICE_X63Y74         LUT3 (Prop_lut3_I1_O)        0.124    12.254 r  _1182_/O
                         net (fo=16, routed)          3.045    15.300    _Address[0]
    RAMB36_X3Y16         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.upper/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.907    15.301    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.100    15.401 r  _1181_/O
                         net (fo=1, routed)           0.630    16.031    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.122 r  _1327_/O
                         net (fo=16, routed)          1.636    17.758    _Clk
    RAMB36_X3Y16         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000    17.758    
                         clock uncertainty           -0.035    17.722    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    17.156    Memory.0.6.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -15.300    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Memory.0.3.genblk1.genblk1.upper/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        9.944ns  (logic 1.417ns (14.250%)  route 8.527ns (85.750%))
  Logic Levels:           5  (LUT3=3 LUT6=1 MUXF8=1)
  Clock Path Skew:        2.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.750ns = ( 17.750 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.704     5.313    _0361_
    SLICE_X72Y81         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  _1389_/Q
                         net (fo=99, routed)          1.564     7.332    _0005_[3]
    SLICE_X73Y70         MUXF8 (Prop_muxf8_S_O)       0.273     7.605 r  _0618_/O
                         net (fo=16, routed)          0.821     8.427    _0396_[3]
    SLICE_X73Y73         LUT6 (Prop_lut6_I1_O)        0.316     8.743 f  _0611_/O
                         net (fo=1, routed)           0.874     9.616    _0436_[2]
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.124     9.740 f  _0610_/O
                         net (fo=1, routed)           0.969    10.709    _0437_[2]
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.124    10.833 r  _0607_/O
                         net (fo=9, routed)           1.297    12.130    _0441_[1]
    SLICE_X63Y74         LUT3 (Prop_lut3_I1_O)        0.124    12.254 r  _1182_/O
                         net (fo=16, routed)          3.002    15.257    _Address[0]
    RAMB36_X3Y14         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.upper/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.907    15.301    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.100    15.401 r  _1181_/O
                         net (fo=1, routed)           0.630    16.031    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.122 r  _1327_/O
                         net (fo=16, routed)          1.628    17.750    _Clk
    RAMB36_X3Y14         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000    17.750    
                         clock uncertainty           -0.035    17.714    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    17.148    Memory.0.3.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                         17.148    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Memory.0.4.genblk1.genblk1.upper/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        9.945ns  (logic 1.417ns (14.248%)  route 8.528ns (85.752%))
  Logic Levels:           5  (LUT3=3 LUT6=1 MUXF8=1)
  Clock Path Skew:        2.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.757ns = ( 17.757 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.704     5.313    _0361_
    SLICE_X72Y81         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  _1389_/Q
                         net (fo=99, routed)          1.564     7.332    _0005_[3]
    SLICE_X73Y70         MUXF8 (Prop_muxf8_S_O)       0.273     7.605 r  _0618_/O
                         net (fo=16, routed)          0.821     8.427    _0396_[3]
    SLICE_X73Y73         LUT6 (Prop_lut6_I1_O)        0.316     8.743 f  _0611_/O
                         net (fo=1, routed)           0.874     9.616    _0436_[2]
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.124     9.740 f  _0610_/O
                         net (fo=1, routed)           0.969    10.709    _0437_[2]
    SLICE_X71Y73         LUT3 (Prop_lut3_I2_O)        0.124    10.833 r  _0607_/O
                         net (fo=9, routed)           1.297    12.130    _0441_[1]
    SLICE_X63Y74         LUT3 (Prop_lut3_I1_O)        0.124    12.254 r  _1182_/O
                         net (fo=16, routed)          3.003    15.258    _Address[0]
    RAMB36_X2Y18         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.upper/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.907    15.301    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.100    15.401 r  _1181_/O
                         net (fo=1, routed)           0.630    16.031    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.122 r  _1327_/O
                         net (fo=16, routed)          1.635    17.757    _Clk
    RAMB36_X2Y18         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000    17.757    
                         clock uncertainty           -0.035    17.721    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    17.155    Memory.0.4.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                         -15.258    
  -------------------------------------------------------------------
                         slack                                  1.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 _1394_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1432_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.164ns (22.200%)  route 0.575ns (77.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.555     1.480    _0361_
    SLICE_X62Y74         FDRE                                         r  _1394_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  _1394_/Q
                         net (fo=1, routed)           0.575     2.219    Kbd_In[2]
    SLICE_X64Y74         FDCE                                         r  _1432_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.822     1.964    u_cpu.clk
    SLICE_X64Y74         FDCE                                         r  _1432_/C
                         clock pessimism              0.000     1.964    
                         clock uncertainty            0.035     1.999    
    SLICE_X64Y74         FDCE (Hold_fdce_C_D)         0.070     2.069    _1432_
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 _1396_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1434_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.643%)  route 0.615ns (81.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.556     1.481    _0361_
    SLICE_X65Y76         FDRE                                         r  _1396_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  _1396_/Q
                         net (fo=1, routed)           0.615     2.237    Kbd_In[4]
    SLICE_X69Y79         FDCE                                         r  _1434_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.827     1.969    u_cpu.clk
    SLICE_X69Y79         FDCE                                         r  _1434_/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.035     2.004    
    SLICE_X69Y79         FDCE (Hold_fdce_C_D)         0.070     2.074    _1434_
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 _1390_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1438_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.807%)  route 0.588ns (78.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.555     1.480    _0361_
    SLICE_X56Y78         FDRE                                         r  _1390_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  _1390_/Q
                         net (fo=1, routed)           0.588     2.232    Kbd_Wr
    SLICE_X58Y78         FDCE                                         r  _1438_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.823     1.965    u_cpu.clk
    SLICE_X58Y78         FDCE                                         r  _1438_/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.035     2.000    
    SLICE_X58Y78         FDCE (Hold_fdce_C_D)         0.060     2.060    _1438_
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 _1405_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Memory.0.2.genblk1.genblk1.lower/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.183ns (7.923%)  route 2.127ns (92.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.555     1.480    _0361_
    SLICE_X63Y74         FDRE                                         r  _1405_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  _1405_/Q
                         net (fo=1, routed)           1.063     2.684    Mem_Emu_Adr[10]
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.042     2.726 r  _1192_/O
                         net (fo=16, routed)          1.064     3.790    _Address[10]
    RAMB36_X1Y14         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.lower/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         1.038     2.180    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.056     2.236 r  _1181_/O
                         net (fo=1, routed)           0.304     2.540    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.569 r  _1327_/O
                         net (fo=16, routed)          0.864     3.433    _Clk
    RAMB36_X1Y14         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000     3.433    
                         clock uncertainty            0.035     3.468    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.121     3.589    Memory.0.2.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                         -3.589    
                         arrival time                           3.790    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 _1398_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1436_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.780%)  route 0.652ns (82.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.556     1.481    _0361_
    SLICE_X65Y76         FDRE                                         r  _1398_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  _1398_/Q
                         net (fo=1, routed)           0.652     2.274    Kbd_In[6]
    SLICE_X65Y77         FDCE                                         r  _1436_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.825     1.967    u_cpu.clk
    SLICE_X65Y77         FDCE                                         r  _1436_/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.035     2.002    
    SLICE_X65Y77         FDCE (Hold_fdce_C_D)         0.070     2.072    _1436_
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 _1391_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1428_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.254ns (30.570%)  route 0.577ns (69.430%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.555     1.480    _0361_
    SLICE_X62Y74         FDRE                                         r  _1391_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  _1391_/Q
                         net (fo=2, routed)           0.300     1.944    _0440_[0]
    SLICE_X66Y72         LUT3 (Prop_lut3_I0_O)        0.045     1.989 f  _1160_/O
                         net (fo=2, routed)           0.277     2.266    _0458_[5]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.045     2.311 r  _1159_/O
                         net (fo=1, routed)           0.000     2.311    _0362_[1]
    SLICE_X65Y72         FDCE                                         r  _1428_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.825     1.967    u_cpu.clk
    SLICE_X65Y72         FDCE                                         r  _1428_/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.035     2.002    
    SLICE_X65Y72         FDCE (Hold_fdce_C_D)         0.092     2.094    _1428_
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 _1395_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1433_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.141ns (17.827%)  route 0.650ns (82.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.555     1.480    _0361_
    SLICE_X63Y75         FDRE                                         r  _1395_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  _1395_/Q
                         net (fo=1, routed)           0.650     2.271    Kbd_In[3]
    SLICE_X66Y74         FDCE                                         r  _1433_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.822     1.964    u_cpu.clk
    SLICE_X66Y74         FDCE                                         r  _1433_/C
                         clock pessimism              0.000     1.964    
                         clock uncertainty            0.035     1.999    
    SLICE_X66Y74         FDCE (Hold_fdce_C_D)         0.052     2.051    _1433_
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 _1397_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1435_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.406%)  route 0.669ns (82.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.556     1.481    _0361_
    SLICE_X61Y77         FDRE                                         r  _1397_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  _1397_/Q
                         net (fo=1, routed)           0.669     2.291    Kbd_In[5]
    SLICE_X65Y77         FDCE                                         r  _1435_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.825     1.967    u_cpu.clk
    SLICE_X65Y77         FDCE                                         r  _1435_/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.035     2.002    
    SLICE_X65Y77         FDCE (Hold_fdce_C_D)         0.066     2.068    _1435_
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 _1406_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.210ns (8.955%)  route 2.135ns (91.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.555     1.480    _0361_
    SLICE_X62Y75         FDRE                                         r  _1406_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  _1406_/Q
                         net (fo=1, routed)           1.024     2.669    Mem_Emu_Adr[11]
    SLICE_X62Y75         LUT3 (Prop_lut3_I0_O)        0.046     2.715 r  _1193_/O
                         net (fo=16, routed)          1.110     3.825    _Address[11]
    RAMB36_X1Y13         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         1.038     2.180    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.056     2.236 r  _1181_/O
                         net (fo=1, routed)           0.304     2.540    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.569 r  _1327_/O
                         net (fo=16, routed)          0.870     3.439    _Clk
    RAMB36_X1Y13         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000     3.439    
                         clock uncertainty            0.035     3.474    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.117     3.591    Memory.0.7.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.825    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1513_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.141ns (20.480%)  route 0.547ns (79.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.588     1.513    _0361_
    SLICE_X72Y81         FDRE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  _1389_/Q
                         net (fo=99, routed)          0.547     2.202    _0005_[3]
    SLICE_X68Y81         FDCE                                         r  _1513_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.829     1.971    u_cpu.clk
    SLICE_X68Y81         FDCE                                         r  _1513_/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.035     2.006    
    SLICE_X68Y81         FDCE (Hold_fdce_C_CE)       -0.039     1.967    _1513_
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.235    





---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1342_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        5.105ns  (logic 3.297ns (64.584%)  route 1.808ns (35.416%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 1004.932 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.384ns = ( 998.384 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1637_/O
                         net (fo=1, routed)           2.016   993.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1328_/O
                         net (fo=173, routed)         2.126   995.700    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.124   995.824 r  _1181_/O
                         net (fo=1, routed)           0.709   996.533    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   996.629 r  _1327_/O
                         net (fo=16, routed)          1.755   998.384    _Clk
    RAMB36_X2Y11         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872  1001.256 r  Memory.0.5.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065  1001.321    Memory.0.5.genblk1.genblk1.CAS_A
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425  1001.746 r  Memory.0.5.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.743  1003.489    DI_M[5]
    SLICE_X66Y82         FDRE                                         r  _1342_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.504  1004.932    _0361_
    SLICE_X66Y82         FDRE                                         r  _1342_/C
                         clock pessimism              0.000  1004.932    
                         clock uncertainty           -0.035  1004.897    
    SLICE_X66Y82         FDRE (Setup_fdre_C_D)       -0.047  1004.850    _1342_
  -------------------------------------------------------------------
                         required time                       1004.850    
                         arrival time                       -1003.489    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1344_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        4.836ns  (logic 3.297ns (68.180%)  route 1.539ns (31.820%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 1004.932 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.297ns = ( 998.297 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1637_/O
                         net (fo=1, routed)           2.016   993.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1328_/O
                         net (fo=173, routed)         2.126   995.700    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.124   995.824 r  _1181_/O
                         net (fo=1, routed)           0.709   996.533    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   996.629 r  _1327_/O
                         net (fo=16, routed)          1.668   998.297    _Clk
    RAMB36_X1Y12         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872  1001.169 r  Memory.0.7.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065  1001.234    Memory.0.7.genblk1.genblk1.CAS_A
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425  1001.659 r  Memory.0.7.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.473  1003.132    DI_M[7]
    SLICE_X66Y82         FDRE                                         r  _1344_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.504  1004.932    _0361_
    SLICE_X66Y82         FDRE                                         r  _1344_/C
                         clock pessimism              0.000  1004.932    
                         clock uncertainty           -0.035  1004.897    
    SLICE_X66Y82         FDRE (Setup_fdre_C_D)       -0.043  1004.854    _1344_
  -------------------------------------------------------------------
                         required time                       1004.854    
                         arrival time                       -1003.132    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1340_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        4.630ns  (logic 3.297ns (71.205%)  route 1.333ns (28.795%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 1004.926 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.383ns = ( 998.383 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1637_/O
                         net (fo=1, routed)           2.016   993.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1328_/O
                         net (fo=173, routed)         2.126   995.700    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.124   995.824 r  _1181_/O
                         net (fo=1, routed)           0.709   996.533    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   996.629 r  _1327_/O
                         net (fo=16, routed)          1.754   998.383    _Clk
    RAMB36_X3Y13         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872  1001.255 r  Memory.0.3.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065  1001.320    Memory.0.3.genblk1.genblk1.CAS_A
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425  1001.745 r  Memory.0.3.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.268  1003.013    DI_M[3]
    SLICE_X69Y72         FDRE                                         r  _1340_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.498  1004.926    _0361_
    SLICE_X69Y72         FDRE                                         r  _1340_/C
                         clock pessimism              0.000  1004.926    
                         clock uncertainty           -0.035  1004.891    
    SLICE_X69Y72         FDRE (Setup_fdre_C_D)       -0.081  1004.810    _1340_
  -------------------------------------------------------------------
                         required time                       1004.810    
                         arrival time                       -1003.013    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1338_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        4.559ns  (logic 3.297ns (72.325%)  route 1.262ns (27.675%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 1004.923 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.371ns = ( 998.371 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1637_/O
                         net (fo=1, routed)           2.016   993.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1328_/O
                         net (fo=173, routed)         2.126   995.700    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.124   995.824 r  _1181_/O
                         net (fo=1, routed)           0.709   996.533    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   996.629 r  _1327_/O
                         net (fo=16, routed)          1.742   998.371    _Clk
    RAMB36_X2Y15         RAMB36E1                                     r  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872  1001.243 r  Memory.0.1.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065  1001.308    Memory.0.1.genblk1.genblk1.CAS_A
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425  1001.733 r  Memory.0.1.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.196  1002.929    DI_M[1]
    SLICE_X68Y74         FDRE                                         r  _1338_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.495  1004.923    _0361_
    SLICE_X68Y74         FDRE                                         r  _1338_/C
                         clock pessimism              0.000  1004.923    
                         clock uncertainty           -0.035  1004.888    
    SLICE_X68Y74         FDRE (Setup_fdre_C_D)       -0.103  1004.785    _1338_
  -------------------------------------------------------------------
                         required time                       1004.785    
                         arrival time                       -1002.929    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 Memory.0.6.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1343_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        4.571ns  (logic 3.297ns (72.134%)  route 1.274ns (27.866%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 1004.934 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.380ns = ( 998.380 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1637_/O
                         net (fo=1, routed)           2.016   993.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1328_/O
                         net (fo=173, routed)         2.126   995.700    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.124   995.824 r  _1181_/O
                         net (fo=1, routed)           0.709   996.533    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   996.629 r  _1327_/O
                         net (fo=16, routed)          1.751   998.380    _Clk
    RAMB36_X3Y15         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872  1001.252 r  Memory.0.6.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065  1001.317    Memory.0.6.genblk1.genblk1.CAS_A
    RAMB36_X3Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425  1001.742 r  Memory.0.6.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.208  1002.950    DI_M[6]
    SLICE_X69Y84         FDRE                                         r  _1343_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.506  1004.934    _0361_
    SLICE_X69Y84         FDRE                                         r  _1343_/C
                         clock pessimism              0.000  1004.934    
                         clock uncertainty           -0.035  1004.899    
    SLICE_X69Y84         FDRE (Setup_fdre_C_D)       -0.067  1004.832    _1343_
  -------------------------------------------------------------------
                         required time                       1004.832    
                         arrival time                       -1002.950    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1341_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        4.517ns  (logic 3.297ns (72.995%)  route 1.220ns (27.005%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 1004.932 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.382ns = ( 998.382 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1637_/O
                         net (fo=1, routed)           2.016   993.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1328_/O
                         net (fo=173, routed)         2.126   995.700    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.124   995.824 r  _1181_/O
                         net (fo=1, routed)           0.709   996.533    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   996.629 r  _1327_/O
                         net (fo=16, routed)          1.753   998.382    _Clk
    RAMB36_X2Y17         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872  1001.254 r  Memory.0.4.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065  1001.319    Memory.0.4.genblk1.genblk1.CAS_A
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425  1001.744 r  Memory.0.4.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.154  1002.898    DI_M[4]
    SLICE_X69Y82         FDRE                                         r  _1341_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.504  1004.932    _0361_
    SLICE_X69Y82         FDRE                                         r  _1341_/C
                         clock pessimism              0.000  1004.932    
                         clock uncertainty           -0.035  1004.897    
    SLICE_X69Y82         FDRE (Setup_fdre_C_D)       -0.067  1004.830    _1341_
  -------------------------------------------------------------------
                         required time                       1004.830    
                         arrival time                       -1002.898    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1337_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        4.434ns  (logic 3.297ns (74.355%)  route 1.137ns (25.645%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 1004.926 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.374ns = ( 998.374 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1637_/O
                         net (fo=1, routed)           2.016   993.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1328_/O
                         net (fo=173, routed)         2.126   995.700    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.124   995.824 r  _1181_/O
                         net (fo=1, routed)           0.709   996.533    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   996.629 r  _1327_/O
                         net (fo=16, routed)          1.745   998.374    _Clk
    RAMB36_X2Y13         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872  1001.246 r  Memory.0.0.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065  1001.311    Memory.0.0.genblk1.genblk1.CAS_A
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425  1001.736 r  Memory.0.0.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.072  1002.808    DI_M[0]
    SLICE_X68Y72         FDRE                                         r  _1337_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.498  1004.926    _0361_
    SLICE_X68Y72         FDRE                                         r  _1337_/C
                         clock pessimism              0.000  1004.926    
                         clock uncertainty           -0.035  1004.891    
    SLICE_X68Y72         FDRE (Setup_fdre_C_D)       -0.067  1004.824    _1337_
  -------------------------------------------------------------------
                         required time                       1004.824    
                         arrival time                       -1002.808    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 Memory.0.2.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1339_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        4.294ns  (logic 3.297ns (76.776%)  route 0.997ns (23.225%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 1004.926 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.284ns = ( 998.284 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1637_/O
                         net (fo=1, routed)           2.016   993.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1328_/O
                         net (fo=173, routed)         2.126   995.700    u_cpu.clk
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.124   995.824 r  _1181_/O
                         net (fo=1, routed)           0.709   996.533    _0351_
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   996.629 r  _1327_/O
                         net (fo=16, routed)          1.655   998.284    _Clk
    RAMB36_X1Y14         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872  1001.156 r  Memory.0.2.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065  1001.221    Memory.0.2.genblk1.genblk1.CAS_A
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425  1001.646 r  Memory.0.2.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           0.932  1002.578    DI_M[2]
    SLICE_X68Y72         FDRE                                         r  _1339_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.498  1004.926    _0361_
    SLICE_X68Y72         FDRE                                         r  _1339_/C
                         clock pessimism              0.000  1004.926    
                         clock uncertainty           -0.035  1004.891    
    SLICE_X68Y72         FDRE (Setup_fdre_C_D)       -0.081  1004.810    _1339_
  -------------------------------------------------------------------
                         required time                       1004.810    
                         arrival time                       -1002.578    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 _1447_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1463_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        3.024ns  (logic 0.456ns (15.078%)  route 2.568ns (84.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 1004.925 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.186ns = ( 995.186 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1637_/O
                         net (fo=1, routed)           2.016   993.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1328_/O
                         net (fo=173, routed)         1.611   995.186    u_cpu.clk
    SLICE_X71Y74         FDCE                                         r  _1447_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y74         FDCE (Prop_fdce_C_Q)         0.456   995.642 r  _1447_/Q
                         net (fo=2, routed)           2.568   998.210    Dsp_Reg[3]
    SLICE_X69Y73         FDRE                                         r  _1463_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.497  1004.925    _0361_
    SLICE_X69Y73         FDRE                                         r  _1463_/C
                         clock pessimism              0.000  1004.925    
                         clock uncertainty           -0.035  1004.890    
    SLICE_X69Y73         FDRE (Setup_fdre_C_D)       -0.105  1004.785    _1463_
  -------------------------------------------------------------------
                         required time                       1004.785    
                         arrival time                        -998.210    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.783ns  (required time - arrival time)
  Source:                 _1445_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1461_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (emu_clk_pin rise@1000.000ns - dut_clk_pin rise@990.000ns)
  Data Path Delay:        2.839ns  (logic 0.456ns (16.064%)  route 2.383ns (83.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 1004.923 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.186ns = ( 995.186 - 990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                    990.000   990.000 r  
    N15                                               0.000   990.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   990.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463   991.463 r  _1637_/O
                         net (fo=1, routed)           2.016   993.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   993.574 r  _1328_/O
                         net (fo=173, routed)         1.611   995.186    u_cpu.clk
    SLICE_X71Y74         FDCE                                         r  _1445_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y74         FDCE (Prop_fdce_C_Q)         0.456   995.642 r  _1445_/Q
                         net (fo=2, routed)           2.383   998.024    Dsp_Reg[1]
    SLICE_X69Y74         FDRE                                         r  _1461_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E2                                                0.000  1000.000 r  clk_emu (IN)
                         net (fo=0)                   0.000  1000.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417  1001.417 r  _1638_/O
                         net (fo=1, routed)           1.920  1003.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.428 r  _1326_/O
                         net (fo=115, routed)         1.495  1004.923    _0361_
    SLICE_X69Y74         FDRE                                         r  _1461_/C
                         clock pessimism              0.000  1004.923    
                         clock uncertainty           -0.035  1004.888    
    SLICE_X69Y74         FDRE (Setup_fdre_C_D)       -0.081  1004.807    _1461_
  -------------------------------------------------------------------
                         required time                       1004.807    
                         arrival time                        -998.024    
  -------------------------------------------------------------------
                         slack                                  6.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 _1435_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1473_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.660%)  route 0.657ns (82.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.556     1.452    u_cpu.clk
    SLICE_X65Y77         FDCE                                         r  _1435_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  _1435_/Q
                         net (fo=2, routed)           0.657     2.251    Kbd_Reg[5]
    SLICE_X66Y82         FDRE                                         r  _1473_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.832     2.003    _0361_
    SLICE_X66Y82         FDRE                                         r  _1473_/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.038    
    SLICE_X66Y82         FDRE (Hold_fdre_C_D)         0.060     2.098    _1473_
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 _1432_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1470_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.141ns (17.244%)  route 0.677ns (82.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.553     1.449    u_cpu.clk
    SLICE_X64Y74         FDCE                                         r  _1432_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  _1432_/Q
                         net (fo=2, routed)           0.677     2.267    Kbd_Reg[2]
    SLICE_X67Y72         FDRE                                         r  _1470_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.827     1.998    _0361_
    SLICE_X67Y72         FDRE                                         r  _1470_/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.035     2.033    
    SLICE_X67Y72         FDRE (Hold_fdre_C_D)         0.066     2.099    _1470_
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 _1446_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1462_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.001%)  route 0.656ns (79.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.556     1.452    u_cpu.clk
    SLICE_X70Y72         FDCE                                         r  _1446_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDCE (Prop_fdce_C_Q)         0.164     1.616 r  _1446_/Q
                         net (fo=2, routed)           0.656     2.272    Dsp_Reg[2]
    SLICE_X68Y73         FDRE                                         r  _1462_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.825     1.996    _0361_
    SLICE_X68Y73         FDRE                                         r  _1462_/C
                         clock pessimism              0.000     1.996    
                         clock uncertainty            0.035     2.031    
    SLICE_X68Y73         FDRE (Hold_fdre_C_D)         0.066     2.097    _1462_
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 _1448_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1464_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.164ns (19.782%)  route 0.665ns (80.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.556     1.452    u_cpu.clk
    SLICE_X70Y72         FDCE                                         r  _1448_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDCE (Prop_fdce_C_Q)         0.164     1.616 r  _1448_/Q
                         net (fo=2, routed)           0.665     2.281    Dsp_Reg[4]
    SLICE_X69Y82         FDRE                                         r  _1464_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.832     2.003    _0361_
    SLICE_X69Y82         FDRE                                         r  _1464_/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.038    
    SLICE_X69Y82         FDRE (Hold_fdre_C_D)         0.066     2.104    _1464_
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 _1430_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1468_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.141ns (17.038%)  route 0.687ns (82.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.553     1.449    u_cpu.clk
    SLICE_X64Y74         FDCE                                         r  _1430_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  _1430_/Q
                         net (fo=2, routed)           0.687     2.277    Kbd_Reg[0]
    SLICE_X68Y73         FDRE                                         r  _1468_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.825     1.996    _0361_
    SLICE_X68Y73         FDRE                                         r  _1468_/C
                         clock pessimism              0.000     1.996    
                         clock uncertainty            0.035     2.031    
    SLICE_X68Y73         FDRE (Hold_fdre_C_D)         0.058     2.089    _1468_
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 _1451_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1467_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.141ns (16.362%)  route 0.721ns (83.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.553     1.449    u_cpu.clk
    SLICE_X71Y74         FDCE                                         r  _1451_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y74         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  _1451_/Q
                         net (fo=2, routed)           0.721     2.311    Dsp_Reg[7]
    SLICE_X66Y82         FDRE                                         r  _1467_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.832     2.003    _0361_
    SLICE_X66Y82         FDRE                                         r  _1467_/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.038    
    SLICE_X66Y82         FDRE (Hold_fdre_C_D)         0.063     2.101    _1467_
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 _1434_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1472_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.155%)  route 0.732ns (83.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.557     1.453    u_cpu.clk
    SLICE_X69Y79         FDCE                                         r  _1434_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDCE (Prop_fdce_C_Q)         0.141     1.594 r  _1434_/Q
                         net (fo=2, routed)           0.732     2.326    Kbd_Reg[4]
    SLICE_X69Y82         FDRE                                         r  _1472_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.832     2.003    _0361_
    SLICE_X69Y82         FDRE                                         r  _1472_/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.038    
    SLICE_X69Y82         FDRE (Hold_fdre_C_D)         0.070     2.108    _1472_
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 _1436_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1474_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.486%)  route 0.770ns (84.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.556     1.452    u_cpu.clk
    SLICE_X65Y77         FDCE                                         r  _1436_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  _1436_/Q
                         net (fo=2, routed)           0.770     2.363    Kbd_Reg[6]
    SLICE_X67Y84         FDRE                                         r  _1474_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.834     2.005    _0361_
    SLICE_X67Y84         FDRE                                         r  _1474_/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.035     2.040    
    SLICE_X67Y84         FDRE (Hold_fdre_C_D)         0.070     2.110    _1474_
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 _1431_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1469_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.141ns (15.701%)  route 0.757ns (84.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.556     1.452    u_cpu.clk
    SLICE_X64Y77         FDCE                                         r  _1431_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  _1431_/Q
                         net (fo=2, routed)           0.757     2.350    Kbd_Reg[1]
    SLICE_X68Y74         FDRE                                         r  _1469_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.824     1.995    _0361_
    SLICE_X68Y74         FDRE                                         r  _1469_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X68Y74         FDRE (Hold_fdre_C_D)         0.066     2.096    _1469_
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 _1437_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _1475_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.141ns (15.586%)  route 0.764ns (84.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.556     1.452    u_cpu.clk
    SLICE_X65Y77         FDCE                                         r  _1437_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  _1437_/Q
                         net (fo=2, routed)           0.764     2.357    Kbd_Reg[7]
    SLICE_X66Y82         FDRE                                         r  _1475_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.832     2.003    _0361_
    SLICE_X66Y82         FDRE                                         r  _1475_/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.038    
    SLICE_X66Y82         FDRE (Hold_fdre_C_D)         0.053     2.091    _1475_
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.266    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1560_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.456ns (12.308%)  route 3.249ns (87.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.608     5.217    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  _1386_/Q
                         net (fo=161, routed)         3.249     8.921    _0422_[0]
    SLICE_X63Y84         FDCE                                         f  _1560_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.502    14.897    u_cpu.clk
    SLICE_X63Y84         FDCE                                         r  _1560_/C
                         clock pessimism              0.000    14.897    
                         clock uncertainty           -0.035    14.861    
    SLICE_X63Y84         FDCE (Recov_fdce_C_CLR)     -0.405    14.456    _1560_
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1610_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.456ns (12.308%)  route 3.249ns (87.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.608     5.217    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  _1386_/Q
                         net (fo=161, routed)         3.249     8.921    _0422_[0]
    SLICE_X62Y84         FDCE                                         f  _1610_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.502    14.897    u_cpu.clk
    SLICE_X62Y84         FDCE                                         r  _1610_/C
                         clock pessimism              0.000    14.897    
                         clock uncertainty           -0.035    14.861    
    SLICE_X62Y84         FDCE (Recov_fdce_C_CLR)     -0.319    14.542    _1610_
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1445_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.456ns (12.983%)  route 3.056ns (87.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.608     5.217    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  _1386_/Q
                         net (fo=161, routed)         3.056     8.729    _0422_[0]
    SLICE_X71Y74         FDCE                                         f  _1445_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.492    14.887    u_cpu.clk
    SLICE_X71Y74         FDCE                                         r  _1445_/C
                         clock pessimism              0.000    14.887    
                         clock uncertainty           -0.035    14.851    
    SLICE_X71Y74         FDCE (Recov_fdce_C_CLR)     -0.405    14.446    _1445_
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1447_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.456ns (12.983%)  route 3.056ns (87.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.608     5.217    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  _1386_/Q
                         net (fo=161, routed)         3.056     8.729    _0422_[0]
    SLICE_X71Y74         FDCE                                         f  _1447_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.492    14.887    u_cpu.clk
    SLICE_X71Y74         FDCE                                         r  _1447_/C
                         clock pessimism              0.000    14.887    
                         clock uncertainty           -0.035    14.851    
    SLICE_X71Y74         FDCE (Recov_fdce_C_CLR)     -0.405    14.446    _1447_
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1449_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.456ns (12.983%)  route 3.056ns (87.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.608     5.217    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  _1386_/Q
                         net (fo=161, routed)         3.056     8.729    _0422_[0]
    SLICE_X71Y74         FDCE                                         f  _1449_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.492    14.887    u_cpu.clk
    SLICE_X71Y74         FDCE                                         r  _1449_/C
                         clock pessimism              0.000    14.887    
                         clock uncertainty           -0.035    14.851    
    SLICE_X71Y74         FDCE (Recov_fdce_C_CLR)     -0.405    14.446    _1449_
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1451_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.456ns (12.983%)  route 3.056ns (87.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.608     5.217    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  _1386_/Q
                         net (fo=161, routed)         3.056     8.729    _0422_[0]
    SLICE_X71Y74         FDCE                                         f  _1451_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.492    14.887    u_cpu.clk
    SLICE_X71Y74         FDCE                                         r  _1451_/C
                         clock pessimism              0.000    14.887    
                         clock uncertainty           -0.035    14.851    
    SLICE_X71Y74         FDCE (Recov_fdce_C_CLR)     -0.405    14.446    _1451_
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1607_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.456ns (13.128%)  route 3.018ns (86.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.608     5.217    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  _1386_/Q
                         net (fo=161, routed)         3.018     8.690    _0422_[0]
    SLICE_X63Y83         FDCE                                         f  _1607_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.501    14.896    u_cpu.clk
    SLICE_X63Y83         FDCE                                         r  _1607_/C
                         clock pessimism              0.000    14.896    
                         clock uncertainty           -0.035    14.860    
    SLICE_X63Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.455    _1607_
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1450_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.456ns (12.983%)  route 3.056ns (87.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.608     5.217    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  _1386_/Q
                         net (fo=161, routed)         3.056     8.729    _0422_[0]
    SLICE_X70Y74         FDCE                                         f  _1450_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.492    14.887    u_cpu.clk
    SLICE_X70Y74         FDCE                                         r  _1450_/C
                         clock pessimism              0.000    14.887    
                         clock uncertainty           -0.035    14.851    
    SLICE_X70Y74         FDCE (Recov_fdce_C_CLR)     -0.319    14.532    _1450_
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1595_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.456ns (13.128%)  route 3.018ns (86.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.608     5.217    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  _1386_/Q
                         net (fo=161, routed)         3.018     8.690    _0422_[0]
    SLICE_X62Y83         FDCE                                         f  _1595_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.501    14.896    u_cpu.clk
    SLICE_X62Y83         FDCE                                         r  _1595_/C
                         clock pessimism              0.000    14.896    
                         clock uncertainty           -0.035    14.860    
    SLICE_X62Y83         FDCE (Recov_fdce_C_CLR)     -0.319    14.541    _1595_
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1556_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dut_clk_pin rise@10.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.456ns (13.190%)  route 3.001ns (86.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.608     5.217    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  _1386_/Q
                         net (fo=161, routed)         3.001     8.674    _0422_[0]
    SLICE_X62Y85         FDCE                                         f  _1556_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_dut (IN)
                         net (fo=0)                   0.000    10.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  _1637_/O
                         net (fo=1, routed)           1.911    13.303    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.394 r  _1328_/O
                         net (fo=173, routed)         1.503    14.898    u_cpu.clk
    SLICE_X62Y85         FDCE                                         r  _1556_/C
                         clock pessimism              0.000    14.898    
                         clock uncertainty           -0.035    14.862    
    SLICE_X62Y85         FDCE (Recov_fdce_C_CLR)     -0.319    14.543    _1556_
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  5.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1591_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.141ns (23.039%)  route 0.471ns (76.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.553     1.478    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  _1386_/Q
                         net (fo=161, routed)         0.471     2.090    _0422_[0]
    SLICE_X65Y82         FDCE                                         f  _1591_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.830     1.972    u_cpu.clk
    SLICE_X65Y82         FDCE                                         r  _1591_/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.035     2.007    
    SLICE_X65Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.915    _1591_
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1603_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.876%)  route 0.475ns (77.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.553     1.478    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  _1386_/Q
                         net (fo=161, routed)         0.475     2.094    _0422_[0]
    SLICE_X64Y82         FDCE                                         f  _1603_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.830     1.972    u_cpu.clk
    SLICE_X64Y82         FDCE                                         r  _1603_/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.035     2.007    
    SLICE_X64Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.915    _1603_
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1604_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.876%)  route 0.475ns (77.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.553     1.478    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  _1386_/Q
                         net (fo=161, routed)         0.475     2.094    _0422_[0]
    SLICE_X64Y82         FDCE                                         f  _1604_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.830     1.972    u_cpu.clk
    SLICE_X64Y82         FDCE                                         r  _1604_/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.035     2.007    
    SLICE_X64Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.915    _1604_
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1580_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.894%)  route 0.503ns (78.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.553     1.478    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  _1386_/Q
                         net (fo=161, routed)         0.503     2.122    _0422_[0]
    SLICE_X65Y81         FDCE                                         f  _1580_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.829     1.971    u_cpu.clk
    SLICE_X65Y81         FDCE                                         r  _1580_/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.035     2.006    
    SLICE_X65Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.914    _1580_
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1586_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.894%)  route 0.503ns (78.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.553     1.478    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  _1386_/Q
                         net (fo=161, routed)         0.503     2.122    _0422_[0]
    SLICE_X65Y81         FDCE                                         f  _1586_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.829     1.971    u_cpu.clk
    SLICE_X65Y81         FDCE                                         r  _1586_/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.035     2.006    
    SLICE_X65Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.914    _1586_
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1601_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.141ns (21.747%)  route 0.507ns (78.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.553     1.478    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  _1386_/Q
                         net (fo=161, routed)         0.507     2.126    _0422_[0]
    SLICE_X64Y81         FDCE                                         f  _1601_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.829     1.971    u_cpu.clk
    SLICE_X64Y81         FDCE                                         r  _1601_/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.035     2.006    
    SLICE_X64Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.914    _1601_
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1602_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.141ns (21.052%)  route 0.529ns (78.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.553     1.478    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  _1386_/Q
                         net (fo=161, routed)         0.529     2.148    _0422_[0]
    SLICE_X64Y83         FDCE                                         f  _1602_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.831     1.973    u_cpu.clk
    SLICE_X64Y83         FDCE                                         r  _1602_/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.035     2.008    
    SLICE_X64Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.916    _1602_
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1588_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.079%)  route 0.598ns (80.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.553     1.478    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  _1386_/Q
                         net (fo=161, routed)         0.598     2.217    _0422_[0]
    SLICE_X68Y82         FDCE                                         f  _1588_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.830     1.972    u_cpu.clk
    SLICE_X68Y82         FDCE                                         r  _1588_/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.035     2.007    
    SLICE_X68Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.915    _1588_
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1485_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.599%)  route 0.660ns (82.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.553     1.478    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  _1386_/Q
                         net (fo=161, routed)         0.660     2.279    _0422_[0]
    SLICE_X70Y81         FDCE                                         f  _1485_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.829     1.971    u_cpu.clk
    SLICE_X70Y81         FDCE                                         r  _1485_/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.035     2.006    
    SLICE_X70Y81         FDCE (Remov_fdce_C_CLR)     -0.067     1.939    _1485_
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 _1386_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            _1571_/PRE
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.552%)  route 0.662ns (82.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.553     1.478    _0361_
    SLICE_X57Y76         FDRE                                         r  _1386_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  _1386_/Q
                         net (fo=161, routed)         0.662     2.281    _0422_[0]
    SLICE_X60Y76         FDPE                                         f  _1571_/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  _1637_/O
                         net (fo=1, routed)           0.695     1.113    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  _1328_/O
                         net (fo=173, routed)         0.820     1.962    u_cpu.clk
    SLICE_X60Y76         FDPE                                         r  _1571_/C
                         clock pessimism              0.000     1.962    
                         clock uncertainty            0.035     1.997    
    SLICE_X60Y76         FDPE (Remov_fdpe_C_PRE)     -0.071     1.926    _1571_
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.355    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dut_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1479_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.657ns  (logic 3.986ns (70.458%)  route 1.671ns (29.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  _1637_/O
                         net (fo=1, routed)           2.016     3.478    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  _1328_/O
                         net (fo=173, routed)         1.719     5.293    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1479_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.456     5.749 r  _1479_/Q
                         net (fo=2, routed)           1.671     7.420    _0316_[3]
    H5                   OBUF (Prop_obuf_I_O)         3.530    10.950 r  _1636_/O
                         net (fo=0)                   0.000    10.950    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1479_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.372ns (80.223%)  route 0.338ns (19.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  _1637_/O
                         net (fo=1, routed)           0.640     0.871    _0352_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  _1328_/O
                         net (fo=173, routed)         0.604     1.500    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1479_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _1479_/Q
                         net (fo=2, routed)           0.338     1.980    _0316_[3]
    H5                   OBUF (Prop_obuf_I_O)         1.231     3.210 r  _1636_/O
                         net (fo=0)                   0.000     3.210    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  emu_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1452_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.972ns  (logic 3.990ns (44.476%)  route 4.982ns (55.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.615     5.224    _0361_
    SLICE_X67Y73         FDRE                                         r  _1452_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  _1452_/Q
                         net (fo=1, routed)           4.982    10.661    _0360_[0]
    E15                  OBUF (Prop_obuf_I_O)         3.534    14.196 r  _1627_/O
                         net (fo=0)                   0.000    14.196    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1455_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 3.995ns (45.151%)  route 4.853ns (54.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.615     5.224    _0361_
    SLICE_X67Y73         FDRE                                         r  _1455_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  _1455_/Q
                         net (fo=1, routed)           4.853    10.533    _0360_[3]
    C15                  OBUF (Prop_obuf_I_O)         3.539    14.071 r  _1630_/O
                         net (fo=0)                   0.000    14.071    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1453_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.810ns  (logic 4.002ns (45.428%)  route 4.808ns (54.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.615     5.224    _0361_
    SLICE_X67Y73         FDRE                                         r  _1453_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  _1453_/Q
                         net (fo=1, routed)           4.808    10.487    _0360_[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    14.033 r  _1628_/O
                         net (fo=0)                   0.000    14.033    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1454_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.779ns  (logic 3.994ns (45.496%)  route 4.785ns (54.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.615     5.224    _0361_
    SLICE_X67Y73         FDRE                                         r  _1454_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  _1454_/Q
                         net (fo=1, routed)           4.785    10.465    _0360_[2]
    D15                  OBUF (Prop_obuf_I_O)         3.538    14.003 r  _1629_/O
                         net (fo=0)                   0.000    14.003    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1459_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.080ns  (logic 4.050ns (50.126%)  route 4.030ns (49.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.625     5.234    _0361_
    SLICE_X66Y83         FDRE                                         r  _1459_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  _1459_/Q
                         net (fo=1, routed)           4.030     9.782    _0360_[7]
    J15                  OBUF (Prop_obuf_I_O)         3.532    13.314 r  _1634_/O
                         net (fo=0)                   0.000    13.314    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1457_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.957ns  (logic 4.054ns (50.944%)  route 3.903ns (49.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.625     5.234    _0361_
    SLICE_X66Y83         FDRE                                         r  _1457_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  _1457_/Q
                         net (fo=1, routed)           3.903     9.655    _0360_[5]
    J18                  OBUF (Prop_obuf_I_O)         3.536    13.191 r  _1632_/O
                         net (fo=0)                   0.000    13.191    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1456_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.928ns  (logic 3.992ns (50.348%)  route 3.936ns (49.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.625     5.234    _0361_
    SLICE_X69Y83         FDRE                                         r  _1456_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  _1456_/Q
                         net (fo=1, routed)           3.936     9.626    _0360_[4]
    J17                  OBUF (Prop_obuf_I_O)         3.536    13.161 r  _1631_/O
                         net (fo=0)                   0.000    13.161    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1458_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.920ns  (logic 3.991ns (50.394%)  route 3.929ns (49.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1638_/O
                         net (fo=1, routed)           2.025     3.512    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1326_/O
                         net (fo=115, routed)         1.626     5.235    _0361_
    SLICE_X68Y84         FDRE                                         r  _1458_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y84         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  _1458_/Q
                         net (fo=1, routed)           3.929     9.619    _0360_[6]
    K15                  OBUF (Prop_obuf_I_O)         3.535    13.155 r  _1633_/O
                         net (fo=0)                   0.000    13.155    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1458_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.741ns  (logic 1.377ns (50.240%)  route 1.364ns (49.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.564     1.489    _0361_
    SLICE_X68Y84         FDRE                                         r  _1458_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y84         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  _1458_/Q
                         net (fo=1, routed)           1.364     2.994    _0360_[6]
    K15                  OBUF (Prop_obuf_I_O)         1.236     4.230 r  _1633_/O
                         net (fo=0)                   0.000     4.230    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1456_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.377ns (50.165%)  route 1.368ns (49.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.563     1.488    _0361_
    SLICE_X69Y83         FDRE                                         r  _1456_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  _1456_/Q
                         net (fo=1, routed)           1.368     2.997    _0360_[4]
    J17                  OBUF (Prop_obuf_I_O)         1.236     4.234 r  _1631_/O
                         net (fo=0)                   0.000     4.234    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1457_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.768ns  (logic 1.400ns (50.597%)  route 1.367ns (49.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.563     1.488    _0361_
    SLICE_X66Y83         FDRE                                         r  _1457_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  _1457_/Q
                         net (fo=1, routed)           1.367     3.019    _0360_[5]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.256 r  _1632_/O
                         net (fo=0)                   0.000     4.256    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1459_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.795ns  (logic 1.397ns (49.986%)  route 1.398ns (50.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.563     1.488    _0361_
    SLICE_X66Y83         FDRE                                         r  _1459_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  _1459_/Q
                         net (fo=1, routed)           1.398     3.050    _0360_[7]
    J15                  OBUF (Prop_obuf_I_O)         1.233     4.283 r  _1634_/O
                         net (fo=0)                   0.000     4.283    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1454_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.145ns  (logic 1.380ns (43.879%)  route 1.765ns (56.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.556     1.481    _0361_
    SLICE_X67Y73         FDRE                                         r  _1454_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  _1454_/Q
                         net (fo=1, routed)           1.765     3.387    _0360_[2]
    D15                  OBUF (Prop_obuf_I_O)         1.239     4.626 r  _1629_/O
                         net (fo=0)                   0.000     4.626    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1453_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.173ns  (logic 1.388ns (43.747%)  route 1.785ns (56.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.556     1.481    _0361_
    SLICE_X67Y73         FDRE                                         r  _1453_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  _1453_/Q
                         net (fo=1, routed)           1.785     3.407    _0360_[1]
    E16                  OBUF (Prop_obuf_I_O)         1.247     4.654 r  _1628_/O
                         net (fo=0)                   0.000     4.654    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1455_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.215ns  (logic 1.381ns (42.949%)  route 1.834ns (57.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.556     1.481    _0361_
    SLICE_X67Y73         FDRE                                         r  _1455_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  _1455_/Q
                         net (fo=1, routed)           1.834     3.456    _0360_[3]
    C15                  OBUF (Prop_obuf_I_O)         1.240     4.696 r  _1630_/O
                         net (fo=0)                   0.000     4.696    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1452_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.234ns  (logic 1.376ns (42.556%)  route 1.858ns (57.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1638_/O
                         net (fo=1, routed)           0.644     0.899    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1326_/O
                         net (fo=115, routed)         0.556     1.481    _0361_
    SLICE_X67Y73         FDRE                                         r  _1452_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  _1452_/Q
                         net (fo=1, routed)           1.858     3.480    _0360_[0]
    E15                  OBUF (Prop_obuf_I_O)         1.235     4.715 r  _1627_/O
                         net (fo=0)                   0.000     4.715    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  emu_clk_pin

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1355_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.916ns  (logic 1.872ns (18.884%)  route 8.043ns (81.116%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1640_/O
                         net (fo=43, routed)          3.632     5.132    _0462_[1]
    SLICE_X68Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.256 r  _0710_/O
                         net (fo=10, routed)          2.046     7.302    _0482_[0]
    SLICE_X67Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.426 r  _1254_/O
                         net (fo=3, routed)           1.210     8.636    _0483_[0]
    SLICE_X59Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.760 r  _1253_/O
                         net (fo=8, routed)           1.156     9.916    _0310_
    SLICE_X60Y77         FDRE                                         r  _1355_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1638_/O
                         net (fo=1, routed)           1.920     3.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1326_/O
                         net (fo=115, routed)         1.495     4.923    _0361_
    SLICE_X60Y77         FDRE                                         r  _1355_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1356_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.916ns  (logic 1.872ns (18.884%)  route 8.043ns (81.116%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1640_/O
                         net (fo=43, routed)          3.632     5.132    _0462_[1]
    SLICE_X68Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.256 r  _0710_/O
                         net (fo=10, routed)          2.046     7.302    _0482_[0]
    SLICE_X67Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.426 r  _1254_/O
                         net (fo=3, routed)           1.210     8.636    _0483_[0]
    SLICE_X59Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.760 r  _1253_/O
                         net (fo=8, routed)           1.156     9.916    _0310_
    SLICE_X60Y77         FDRE                                         r  _1356_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1638_/O
                         net (fo=1, routed)           1.920     3.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1326_/O
                         net (fo=115, routed)         1.495     4.923    _0361_
    SLICE_X60Y77         FDRE                                         r  _1356_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1358_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.916ns  (logic 1.872ns (18.884%)  route 8.043ns (81.116%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1640_/O
                         net (fo=43, routed)          3.632     5.132    _0462_[1]
    SLICE_X68Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.256 r  _0710_/O
                         net (fo=10, routed)          2.046     7.302    _0482_[0]
    SLICE_X67Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.426 r  _1254_/O
                         net (fo=3, routed)           1.210     8.636    _0483_[0]
    SLICE_X59Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.760 r  _1253_/O
                         net (fo=8, routed)           1.156     9.916    _0310_
    SLICE_X60Y77         FDRE                                         r  _1358_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1638_/O
                         net (fo=1, routed)           1.920     3.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1326_/O
                         net (fo=115, routed)         1.495     4.923    _0361_
    SLICE_X60Y77         FDRE                                         r  _1358_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1352_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.492ns  (logic 1.872ns (19.727%)  route 7.619ns (80.273%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1640_/O
                         net (fo=43, routed)          3.632     5.132    _0462_[1]
    SLICE_X68Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.256 r  _0710_/O
                         net (fo=10, routed)          2.046     7.302    _0482_[0]
    SLICE_X67Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.426 r  _1254_/O
                         net (fo=3, routed)           1.210     8.636    _0483_[0]
    SLICE_X59Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.760 r  _1253_/O
                         net (fo=8, routed)           0.732     9.492    _0310_
    SLICE_X59Y75         FDRE                                         r  _1352_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1638_/O
                         net (fo=1, routed)           1.920     3.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1326_/O
                         net (fo=115, routed)         1.492     4.920    _0361_
    SLICE_X59Y75         FDRE                                         r  _1352_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1353_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.492ns  (logic 1.872ns (19.727%)  route 7.619ns (80.273%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1640_/O
                         net (fo=43, routed)          3.632     5.132    _0462_[1]
    SLICE_X68Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.256 r  _0710_/O
                         net (fo=10, routed)          2.046     7.302    _0482_[0]
    SLICE_X67Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.426 r  _1254_/O
                         net (fo=3, routed)           1.210     8.636    _0483_[0]
    SLICE_X59Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.760 r  _1253_/O
                         net (fo=8, routed)           0.732     9.492    _0310_
    SLICE_X59Y75         FDRE                                         r  _1353_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1638_/O
                         net (fo=1, routed)           1.920     3.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1326_/O
                         net (fo=115, routed)         1.492     4.920    _0361_
    SLICE_X59Y75         FDRE                                         r  _1353_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1354_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.492ns  (logic 1.872ns (19.727%)  route 7.619ns (80.273%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1640_/O
                         net (fo=43, routed)          3.632     5.132    _0462_[1]
    SLICE_X68Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.256 r  _0710_/O
                         net (fo=10, routed)          2.046     7.302    _0482_[0]
    SLICE_X67Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.426 r  _1254_/O
                         net (fo=3, routed)           1.210     8.636    _0483_[0]
    SLICE_X59Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.760 r  _1253_/O
                         net (fo=8, routed)           0.732     9.492    _0310_
    SLICE_X59Y75         FDRE                                         r  _1354_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1638_/O
                         net (fo=1, routed)           1.920     3.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1326_/O
                         net (fo=115, routed)         1.492     4.920    _0361_
    SLICE_X59Y75         FDRE                                         r  _1354_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1357_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.492ns  (logic 1.872ns (19.727%)  route 7.619ns (80.273%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1640_/O
                         net (fo=43, routed)          3.632     5.132    _0462_[1]
    SLICE_X68Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.256 r  _0710_/O
                         net (fo=10, routed)          2.046     7.302    _0482_[0]
    SLICE_X67Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.426 r  _1254_/O
                         net (fo=3, routed)           1.210     8.636    _0483_[0]
    SLICE_X59Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.760 r  _1253_/O
                         net (fo=8, routed)           0.732     9.492    _0310_
    SLICE_X59Y75         FDRE                                         r  _1357_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1638_/O
                         net (fo=1, routed)           1.920     3.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1326_/O
                         net (fo=115, routed)         1.492     4.920    _0361_
    SLICE_X59Y75         FDRE                                         r  _1357_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1351_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.273ns  (logic 1.872ns (20.193%)  route 7.400ns (79.807%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1640_/O
                         net (fo=43, routed)          3.632     5.132    _0462_[1]
    SLICE_X68Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.256 r  _0710_/O
                         net (fo=10, routed)          2.046     7.302    _0482_[0]
    SLICE_X67Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.426 r  _1254_/O
                         net (fo=3, routed)           1.210     8.636    _0483_[0]
    SLICE_X59Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.760 r  _1253_/O
                         net (fo=8, routed)           0.513     9.273    _0310_
    SLICE_X60Y74         FDRE                                         r  _1351_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1638_/O
                         net (fo=1, routed)           1.920     3.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1326_/O
                         net (fo=115, routed)         1.492     4.920    _0361_
    SLICE_X60Y74         FDRE                                         r  _1351_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1347_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.154ns  (logic 2.105ns (23.000%)  route 7.049ns (77.000%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1640_/O
                         net (fo=43, routed)          3.632     5.132    _0462_[1]
    SLICE_X68Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.256 r  _0710_/O
                         net (fo=10, routed)          2.046     7.302    _0482_[0]
    SLICE_X67Y76         LUT2 (Prop_lut2_I1_O)        0.154     7.456 r  _1250_/O
                         net (fo=3, routed)           0.841     8.297    _0504_[0]
    SLICE_X59Y76         LUT2 (Prop_lut2_I0_O)        0.327     8.624 r  _1256_/O
                         net (fo=6, routed)           0.530     9.154    _0309_
    SLICE_X56Y77         FDRE                                         r  _1347_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1638_/O
                         net (fo=1, routed)           1.920     3.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1326_/O
                         net (fo=115, routed)         1.491     4.919    _0361_
    SLICE_X56Y77         FDRE                                         r  _1347_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1349_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.154ns  (logic 2.105ns (23.000%)  route 7.049ns (77.000%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1640_/O
                         net (fo=43, routed)          3.632     5.132    _0462_[1]
    SLICE_X68Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.256 r  _0710_/O
                         net (fo=10, routed)          2.046     7.302    _0482_[0]
    SLICE_X67Y76         LUT2 (Prop_lut2_I1_O)        0.154     7.456 r  _1250_/O
                         net (fo=3, routed)           0.841     8.297    _0504_[0]
    SLICE_X59Y76         LUT2 (Prop_lut2_I0_O)        0.327     8.624 r  _1256_/O
                         net (fo=6, routed)           0.530     9.154    _0309_
    SLICE_X56Y77         FDRE                                         r  _1349_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1638_/O
                         net (fo=1, routed)           1.920     3.337    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1326_/O
                         net (fo=115, routed)         1.491     4.919    _0361_
    SLICE_X56Y77         FDRE                                         r  _1349_/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1389_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.268ns (18.350%)  route 1.193ns (81.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  _1640_/O
                         net (fo=43, routed)          1.193     1.461    _0462_[1]
    SLICE_X72Y81         FDRE                                         r  _1389_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.858     2.029    _0361_
    SLICE_X72Y81         FDRE                                         r  _1389_/C

Slack:                    inf
  Source:                 Din_emu[0]
                            (input port)
  Destination:            _1345_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.511ns  (logic 0.291ns (19.247%)  route 1.220ns (80.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Din_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _1619_/O
                         net (fo=6, routed)           1.220     1.511    _0359_[0]
    SLICE_X56Y76         FDRE                                         r  _1345_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.820     1.991    _0361_
    SLICE_X56Y76         FDRE                                         r  _1345_/C

Slack:                    inf
  Source:                 Din_emu[4]
                            (input port)
  Destination:            _1349_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.265ns (17.215%)  route 1.276ns (82.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Din_emu[4] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[4]
    U14                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  _1623_/O
                         net (fo=5, routed)           1.276     1.541    _0359_[4]
    SLICE_X56Y77         FDRE                                         r  _1349_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.822     1.993    _0361_
    SLICE_X56Y77         FDRE                                         r  _1349_/C

Slack:                    inf
  Source:                 Addr_emu[1]
                            (input port)
  Destination:            _1456_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.285ns (18.422%)  route 1.263ns (81.578%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  Addr_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Addr_emu[1]
    H2                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1617_/O
                         net (fo=11, routed)          1.263     1.503    _0442_[3]
    SLICE_X69Y83         LUT5 (Prop_lut5_I3_O)        0.045     1.548 r  _0938_/O
                         net (fo=1, routed)           0.000     1.548    _0354_[4]
    SLICE_X69Y83         FDRE                                         r  _1456_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.833     2.004    _0361_
    SLICE_X69Y83         FDRE                                         r  _1456_/C

Slack:                    inf
  Source:                 Din_emu[5]
                            (input port)
  Destination:            _1350_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.552ns  (logic 0.267ns (17.199%)  route 1.285ns (82.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Din_emu[5] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _1624_/O
                         net (fo=5, routed)           1.285     1.552    _0359_[5]
    SLICE_X59Y74         FDRE                                         r  _1350_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.821     1.992    _0361_
    SLICE_X59Y74         FDRE                                         r  _1350_/C

Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _1352_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.565ns  (logic 0.283ns (18.083%)  route 1.282ns (81.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _1620_/O
                         net (fo=6, routed)           1.282     1.565    _0359_[1]
    SLICE_X59Y75         FDRE                                         r  _1352_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.821     1.992    _0361_
    SLICE_X59Y75         FDRE                                         r  _1352_/C

Slack:                    inf
  Source:                 Din_emu[2]
                            (input port)
  Destination:            _1347_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.576ns  (logic 0.292ns (18.501%)  route 1.284ns (81.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Din_emu[2] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _1621_/O
                         net (fo=6, routed)           1.284     1.576    _0359_[2]
    SLICE_X56Y77         FDRE                                         r  _1347_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.822     1.993    _0361_
    SLICE_X56Y77         FDRE                                         r  _1347_/C

Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _1363_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.283ns (17.599%)  route 1.325ns (82.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _1620_/O
                         net (fo=6, routed)           1.325     1.608    _0359_[1]
    SLICE_X60Y75         FDRE                                         r  _1363_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.821     1.992    _0361_
    SLICE_X60Y75         FDRE                                         r  _1363_/C

Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _1371_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.283ns (17.431%)  route 1.341ns (82.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _1620_/O
                         net (fo=6, routed)           1.341     1.624    _0359_[1]
    SLICE_X58Y75         FDRE                                         r  _1371_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.821     1.992    _0361_
    SLICE_X58Y75         FDRE                                         r  _1371_/C

Slack:                    inf
  Source:                 Din_emu[0]
                            (input port)
  Destination:            _1359_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.291ns (17.817%)  route 1.341ns (82.183%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Din_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _1619_/O
                         net (fo=6, routed)           1.341     1.632    _0359_[0]
    SLICE_X58Y77         FDRE                                         r  _1359_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1638_/O
                         net (fo=1, routed)           0.699     1.142    _0350_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1326_/O
                         net (fo=115, routed)         0.824     1.995    _0361_
    SLICE_X58Y77         FDRE                                         r  _1359_/C





