{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1490758600506 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1490758600625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1490758600669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1490758600669 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_QSYS:u_top\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:u_top\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1490758600799 ""}  } { { "altera_pll.v" "" { Text "d:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1490758600799 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK DE1_SoC_QSYS:u_top\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"DE1_SoC_QSYS:u_top\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1490758600815 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1490758601469 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1490758601596 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1490758602703 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1490758615588 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "DE1_SoC_QSYS:u_top\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL DE1_SoC_QSYS:u_top\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1490758615882 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1490758615882 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:u_top\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 412 global CLKCTRL_G0 " "DE1_SoC_QSYS:u_top\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 412 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1490758616113 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1490758616113 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 8 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1490758616113 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1490758616113 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490758616128 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_s7q1 " "Entity dcfifo_s7q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490758618638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490758618638 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1490758618638 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1490758618638 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1490758618701 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1490758618702 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1490758618702 ""}  } { { "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1490758618702 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1490758618703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1490758618703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1490758618704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1490758618704 ""}  } { { "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1490758618704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_lite/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1490758618704 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1490758618704 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_ADC.sdc " "Reading SDC File: 'DE1_SoC_ADC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1490758618732 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_top\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{u_top\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_top\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u_top\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{u_top\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_top\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1490758618733 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_top\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{u_top\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u_top\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u_top\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{u_top\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u_top\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1490758618733 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1490758618733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1490758618733 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE1_SoC_QSYS:u_top\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Node: DE1_SoC_QSYS:u_top\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE1_SoC_QSYS:u_top\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] DE1_SoC_QSYS:u_top\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Register DE1_SoC_QSYS:u_top\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] is being clocked by DE1_SoC_QSYS:u_top\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1490758618775 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1490758618775 "|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|pre_measure_start"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_top\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_top\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1490758618777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_top\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_top\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1490758618777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_top\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_top\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1490758618777 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1490758618777 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1490758618834 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1490758618836 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1490758618836 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1490758618836 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1490758618836 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1490758618836 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1490758618836 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1490758618836 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 u_top\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.125 u_top\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1490758618836 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 u_top\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  25.000 u_top\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1490758618836 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1490758618836 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1490758619312 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1490758619315 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1490758619321 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1490758619327 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1490758619328 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1490758619330 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1490758620116 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1490758620121 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1490758620121 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490758620584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1490758627794 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1490758629490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:43 " "Fitter placement preparation operations ending: elapsed time is 00:00:43" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490758671293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1490758693144 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1490758731342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:00 " "Fitter placement operations ending: elapsed time is 00:01:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490758731342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1490758734917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X33_Y23 X44_Y34 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34" {  } { { "loc" "" { Generic "D:/test/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34"} { { 12 { 0 ""} 33 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1490758751611 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1490758751611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1490758761714 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1490758761714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490758761718 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.97 " "Total time spent on timing analysis during the Fitter is 4.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1490758781041 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1490758781369 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1490758798342 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1490758798586 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1490758814420 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:55 " "Fitter post-fit operations ending: elapsed time is 00:00:55" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490758836453 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 80 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 81 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 82 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 83 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 84 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 85 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 86 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 87 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 88 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 89 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 90 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 91 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 92 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 93 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 94 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 95 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 96 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 97 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 98 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 99 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 100 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 101 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 102 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 103 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 104 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 105 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 106 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 107 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 108 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 109 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 110 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 111 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 112 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 113 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 114 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 115 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 116 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 117 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 118 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 119 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 120 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 121 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 122 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 123 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 124 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 125 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 126 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 127 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 128 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 129 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 130 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 131 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 132 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 133 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 134 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 135 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 136 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 137 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 138 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 139 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 140 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/test/" { { 0 { 0 ""} 0 141 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490758837613 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1490758837613 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/test/output_files/test.fit.smsg " "Generated suppressed messages file D:/test/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1490758838872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2298 " "Peak virtual memory: 2298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490758843363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 20:40:43 2017 " "Processing ended: Tue Mar 28 20:40:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490758843363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:07 " "Elapsed time: 00:04:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490758843363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:44 " "Total CPU time (on all processors): 00:04:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490758843363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1490758843363 ""}
