{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520662366122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520662366123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 10 11:42:45 2018 " "Processing started: Sat Mar 10 11:42:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520662366123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520662366123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off midsem -c midsem " "Command: quartus_map --read_settings_files=on --write_settings_files=off midsem -c midsem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520662366123 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1520662366294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-Behave " "Found design unit 1: testbench-Behave" {  } { { "testbench.vhd" "" { Text "/home/ritesh/Desktop/midsem/testbench.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377918 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "/home/ritesh/Desktop/midsem/testbench.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520662377918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dut-DutWrap " "Found design unit 1: dut-DutWrap" {  } { { "dut.vhd" "" { Text "/home/ritesh/Desktop/midsem/dut.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377919 ""} { "Info" "ISGN_ENTITY_NAME" "1 dut " "Found entity 1: dut" {  } { { "dut.vhd" "" { Text "/home/ritesh/Desktop/midsem/dut.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520662377919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-Struct " "Found design unit 1: fulladder-Struct" {  } { { "fulladder.vhd" "" { Text "/home/ritesh/Desktop/midsem/fulladder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377920 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "/home/ritesh/Desktop/midsem/fulladder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520662377920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 13 6 " "Found 13 design units, including 6 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EE224_Components " "Found design unit 1: EE224_Components" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/midsem/halfadder.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377921 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Behave " "Found design unit 2: INVERTER-Behave" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/midsem/halfadder.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377921 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Behave " "Found design unit 3: AND_2-Behave" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/midsem/halfadder.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377921 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 OR_2-Behave " "Found design unit 4: OR_2-Behave" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/midsem/halfadder.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377921 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NAND_2-Behave " "Found design unit 5: NAND_2-Behave" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/midsem/halfadder.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377921 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 XOR_2-Behave " "Found design unit 6: XOR_2-Behave" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/midsem/halfadder.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377921 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 halfadder-Struct " "Found design unit 7: halfadder-Struct" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/midsem/halfadder.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377921 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/midsem/halfadder.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377921 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/midsem/halfadder.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377921 ""} { "Info" "ISGN_ENTITY_NAME" "3 OR_2 " "Found entity 3: OR_2" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/midsem/halfadder.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377921 ""} { "Info" "ISGN_ENTITY_NAME" "4 NAND_2 " "Found entity 4: NAND_2" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/midsem/halfadder.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377921 ""} { "Info" "ISGN_ENTITY_NAME" "5 XOR_2 " "Found entity 5: XOR_2" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/midsem/halfadder.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377921 ""} { "Info" "ISGN_ENTITY_NAME" "6 halfadder " "Found entity 6: halfadder" {  } { { "halfadder.vhd" "" { Text "/home/ritesh/Desktop/midsem/halfadder.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520662377921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nfbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nfbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nfbit-struct " "Found design unit 1: nfbit-struct" {  } { { "nfbit.vhd" "" { Text "/home/ritesh/Desktop/midsem/nfbit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377922 ""} { "Info" "ISGN_ENTITY_NAME" "1 nfbit " "Found entity 1: nfbit" {  } { { "nfbit.vhd" "" { Text "/home/ritesh/Desktop/midsem/nfbit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520662377922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midsem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file midsem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 midsem-struct " "Found design unit 1: midsem-struct" {  } { { "midsem.vhd" "" { Text "/home/ritesh/Desktop/midsem/midsem.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377922 ""} { "Info" "ISGN_ENTITY_NAME" "1 midsem " "Found entity 1: midsem" {  } { { "midsem.vhd" "" { Text "/home/ritesh/Desktop/midsem/midsem.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520662377922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520662377922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dut " "Elaborating entity \"dut\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520662377988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "midsem midsem:dut1 " "Elaborating entity \"midsem\" for hierarchy \"midsem:dut1\"" {  } { { "dut.vhd" "dut1" { Text "/home/ritesh/Desktop/midsem/dut.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520662377990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nfbit midsem:dut1\|nfbit:n_1 " "Elaborating entity \"nfbit\" for hierarchy \"midsem:dut1\|nfbit:n_1\"" {  } { { "midsem.vhd" "n_1" { Text "/home/ritesh/Desktop/midsem/midsem.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520662377990 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w3 nfbit.vhd(21) " "Verilog HDL or VHDL warning at nfbit.vhd(21): object \"w3\" assigned a value but never read" {  } { { "nfbit.vhd" "" { Text "/home/ritesh/Desktop/midsem/nfbit.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1520662377991 "|nfbit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder midsem:dut1\|nfbit:n_1\|fulladder:f_0 " "Elaborating entity \"fulladder\" for hierarchy \"midsem:dut1\|nfbit:n_1\|fulladder:f_0\"" {  } { { "nfbit.vhd" "f_0" { Text "/home/ritesh/Desktop/midsem/nfbit.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520662377991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder midsem:dut1\|nfbit:n_1\|fulladder:f_0\|halfadder:h_1 " "Elaborating entity \"halfadder\" for hierarchy \"midsem:dut1\|nfbit:n_1\|fulladder:f_0\|halfadder:h_1\"" {  } { { "fulladder.vhd" "h_1" { Text "/home/ritesh/Desktop/midsem/fulladder.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520662377991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 midsem:dut1\|nfbit:n_1\|fulladder:f_0\|halfadder:h_1\|XOR_2:x_1 " "Elaborating entity \"XOR_2\" for hierarchy \"midsem:dut1\|nfbit:n_1\|fulladder:f_0\|halfadder:h_1\|XOR_2:x_1\"" {  } { { "halfadder.vhd" "x_1" { Text "/home/ritesh/Desktop/midsem/halfadder.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520662377992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 midsem:dut1\|nfbit:n_1\|fulladder:f_0\|halfadder:h_1\|AND_2:a_1 " "Elaborating entity \"AND_2\" for hierarchy \"midsem:dut1\|nfbit:n_1\|fulladder:f_0\|halfadder:h_1\|AND_2:a_1\"" {  } { { "halfadder.vhd" "a_1" { Text "/home/ritesh/Desktop/midsem/halfadder.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520662377992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 midsem:dut1\|nfbit:n_1\|fulladder:f_0\|OR_2:o_1 " "Elaborating entity \"OR_2\" for hierarchy \"midsem:dut1\|nfbit:n_1\|fulladder:f_0\|OR_2:o_1\"" {  } { { "fulladder.vhd" "o_1" { Text "/home/ritesh/Desktop/midsem/fulladder.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520662377993 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1520662378414 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1520662378414 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1520662378414 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1520662378414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1220 " "Peak virtual memory: 1220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520662378452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 10 11:42:58 2018 " "Processing ended: Sat Mar 10 11:42:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520662378452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520662378452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520662378452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520662378452 ""}
