INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:07:35 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 buffer43/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Destination:            buffer34/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.200ns  (clk rise@14.200ns - clk rise@0.000ns)
  Data Path Delay:        7.498ns  (logic 1.357ns (18.098%)  route 6.141ns (81.902%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.683 - 14.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=841, unset)          0.508     0.508    buffer43/clk
                         FDRE                                         r  buffer43/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer43/outs_reg[4]/Q
                         net (fo=5, unplaced)         0.529     1.263    buffer43/outs_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.382 r  buffer43/result0_i_1/O
                         net (fo=1, unplaced)         0.248     1.630    cmpi1/DI[1]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     1.826 f  cmpi1/result0/CO[3]
                         net (fo=21, unplaced)        0.649     2.475    buffer43/control/CO[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.518 r  buffer43/control/dataReg[5]_i_4__0/O
                         net (fo=16, unplaced)        0.298     2.816    buffer4/control/dataReg_reg[6]
                         LUT6 (Prop_lut6_I4_O)        0.043     2.859 f  buffer4/control/dataReg[1]_i_2/O
                         net (fo=7, unplaced)         0.412     3.271    buffer4/control/dataReg_reg[1]
                         LUT4 (Prop_lut4_I1_O)        0.049     3.320 r  buffer4/control/dataReg[4]_i_2/O
                         net (fo=2, unplaced)         0.255     3.575    buffer4/control/dataReg[4]_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.043     3.618 r  buffer4/control/dataReg[6]_i_4/O
                         net (fo=2, unplaced)         0.388     4.006    buffer4/control/dataReg[6]_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.049 f  buffer4/control/dataReg[5]_i_1__5/O
                         net (fo=4, unplaced)         0.246     4.295    buffer12/control/mux2_outs[5]
                         LUT5 (Prop_lut5_I2_O)        0.048     4.343 r  buffer12/control/out0_valid_INST_0_i_6/O
                         net (fo=1, unplaced)         0.000     4.343    cmpi2/DI[1]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.203     4.546 r  cmpi2/out0_valid_INST_0_i_5/CO[3]
                         net (fo=38, unplaced)        0.663     5.209    buffer23/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     5.252 r  buffer23/fifo/a_storeAddr[1]_INST_0_i_6/O
                         net (fo=3, unplaced)         0.262     5.514    control_merge2/tehb/control/outs_reg[5]_4
                         LUT6 (Prop_lut6_I3_O)        0.043     5.557 f  control_merge2/tehb/control/a_storeAddr[1]_INST_0_i_5/O
                         net (fo=20, unplaced)        0.304     5.861    control_merge2/tehb/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     5.904 r  control_merge2/tehb/control/a_storeAddr[1]_INST_0_i_1/O
                         net (fo=148, unplaced)       0.353     6.257    buffer36/control/p_1_in
                         LUT6 (Prop_lut6_I3_O)        0.043     6.300 r  buffer36/control/transmitValue_i_3__1/O
                         net (fo=8, unplaced)         0.282     6.582    buffer35/control/addi0_result_valid
                         LUT6 (Prop_lut6_I3_O)        0.043     6.625 f  buffer35/control/transmitValue_i_4__1/O
                         net (fo=2, unplaced)         0.388     7.013    buffer58/fifo/cond_br11_trueOut_ready
                         LUT6 (Prop_lut6_I0_O)        0.043     7.056 f  buffer58/fifo/transmitValue_i_2__20/O
                         net (fo=4, unplaced)         0.268     7.324    fork13/control/generateBlocks[2].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     7.367 r  fork13/control/generateBlocks[2].regblock/fullReg_i_6__0/O
                         net (fo=7, unplaced)         0.279     7.646    control_merge2/tehb/control/dataReg_reg[0]_3
                         LUT6 (Prop_lut6_I1_O)        0.043     7.689 r  control_merge2/tehb/control/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     8.006    buffer34/E[0]
                         FDRE                                         r  buffer34/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.200    14.200 r  
                                                      0.000    14.200 r  clk (IN)
                         net (fo=841, unset)          0.483    14.683    buffer34/clk
                         FDRE                                         r  buffer34/dataReg_reg[0]/C
                         clock pessimism              0.000    14.683    
                         clock uncertainty           -0.035    14.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    14.455    buffer34/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  6.449    




report_timing: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.371 ; gain = 32.000 ; free physical = 34344 ; free virtual = 210987
