Loading plugins phase: Elapsed time ==> 1s.360ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\sucra\Documents\ELECH310 Projet\design1.cydsn\design1.cydsn\design1.cyprj -d CY8C5888LTI-LP097 -s C:\Users\sucra\Documents\ELECH310 Projet\design1.cydsn\design1.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.143ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.098ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  design1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sucra\Documents\ELECH310 Projet\design1.cydsn\design1.cydsn\design1.cyprj -dcpsoc3 design1.v -verilog
======================================================================

======================================================================
Compiling:  design1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sucra\Documents\ELECH310 Projet\design1.cydsn\design1.cydsn\design1.cyprj -dcpsoc3 design1.v -verilog
======================================================================

======================================================================
Compiling:  design1.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sucra\Documents\ELECH310 Projet\design1.cydsn\design1.cydsn\design1.cyprj -dcpsoc3 -verilog design1.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun May 22 20:03:17 2022


======================================================================
Compiling:  design1.v
Program  :   vpp
Options  :    -yv2 -q10 design1.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun May 22 20:03:18 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'design1.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  design1.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sucra\Documents\ELECH310 Projet\design1.cydsn\design1.cydsn\design1.cyprj -dcpsoc3 -verilog design1.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun May 22 20:03:18 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\sucra\Documents\ELECH310 Projet\design1.cydsn\design1.cydsn\codegentemp\design1.ctl'.
Linking 'C:\Users\sucra\Documents\ELECH310 Projet\design1.cydsn\design1.cydsn\codegentemp\design1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  design1.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sucra\Documents\ELECH310 Projet\design1.cydsn\design1.cydsn\design1.cyprj -dcpsoc3 -verilog design1.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun May 22 20:03:20 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\sucra\Documents\ELECH310 Projet\design1.cydsn\design1.cydsn\codegentemp\design1.ctl'.
Linking 'C:\Users\sucra\Documents\ELECH310 Projet\design1.cydsn\design1.cydsn\codegentemp\design1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Timer:Net_260\
	Net_1717
	\Timer:TimerUDB:ctrl_ten\
	\Timer:TimerUDB:ctrl_cmode_0\
	\Timer:TimerUDB:ctrl_tmode_1\
	\Timer:TimerUDB:ctrl_tmode_0\
	\Timer:TimerUDB:ctrl_ic_1\
	\Timer:TimerUDB:ctrl_ic_0\
	Net_1715
	\Timer:Net_102\
	\Timer:Net_266\
	Net_1773
	Net_1774
	\UART:BUART:reset_sr\
	Net_1760
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_1753
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\JUMP:PWMUDB:km_run\
	\JUMP:PWMUDB:ctrl_cmpmode2_2\
	\JUMP:PWMUDB:ctrl_cmpmode2_1\
	\JUMP:PWMUDB:ctrl_cmpmode2_0\
	\JUMP:PWMUDB:ctrl_cmpmode1_2\
	\JUMP:PWMUDB:ctrl_cmpmode1_1\
	\JUMP:PWMUDB:ctrl_cmpmode1_0\
	\JUMP:PWMUDB:capt_rising\
	\JUMP:PWMUDB:capt_falling\
	\JUMP:PWMUDB:trig_rise\
	\JUMP:PWMUDB:trig_fall\
	\JUMP:PWMUDB:sc_kill\
	\JUMP:PWMUDB:min_kill\
	\JUMP:PWMUDB:km_tc\
	\JUMP:PWMUDB:db_tc\
	\JUMP:PWMUDB:dith_sel\
	\JUMP:PWMUDB:compare2\
	\JUMP:Net_101\
	Net_2204
	Net_2205
	\JUMP:PWMUDB:MODULE_6:b_31\
	\JUMP:PWMUDB:MODULE_6:b_30\
	\JUMP:PWMUDB:MODULE_6:b_29\
	\JUMP:PWMUDB:MODULE_6:b_28\
	\JUMP:PWMUDB:MODULE_6:b_27\
	\JUMP:PWMUDB:MODULE_6:b_26\
	\JUMP:PWMUDB:MODULE_6:b_25\
	\JUMP:PWMUDB:MODULE_6:b_24\
	\JUMP:PWMUDB:MODULE_6:b_23\
	\JUMP:PWMUDB:MODULE_6:b_22\
	\JUMP:PWMUDB:MODULE_6:b_21\
	\JUMP:PWMUDB:MODULE_6:b_20\
	\JUMP:PWMUDB:MODULE_6:b_19\
	\JUMP:PWMUDB:MODULE_6:b_18\
	\JUMP:PWMUDB:MODULE_6:b_17\
	\JUMP:PWMUDB:MODULE_6:b_16\
	\JUMP:PWMUDB:MODULE_6:b_15\
	\JUMP:PWMUDB:MODULE_6:b_14\
	\JUMP:PWMUDB:MODULE_6:b_13\
	\JUMP:PWMUDB:MODULE_6:b_12\
	\JUMP:PWMUDB:MODULE_6:b_11\
	\JUMP:PWMUDB:MODULE_6:b_10\
	\JUMP:PWMUDB:MODULE_6:b_9\
	\JUMP:PWMUDB:MODULE_6:b_8\
	\JUMP:PWMUDB:MODULE_6:b_7\
	\JUMP:PWMUDB:MODULE_6:b_6\
	\JUMP:PWMUDB:MODULE_6:b_5\
	\JUMP:PWMUDB:MODULE_6:b_4\
	\JUMP:PWMUDB:MODULE_6:b_3\
	\JUMP:PWMUDB:MODULE_6:b_2\
	\JUMP:PWMUDB:MODULE_6:b_1\
	\JUMP:PWMUDB:MODULE_6:b_0\
	\JUMP:PWMUDB:MODULE_6:g2:a0:a_31\
	\JUMP:PWMUDB:MODULE_6:g2:a0:a_30\
	\JUMP:PWMUDB:MODULE_6:g2:a0:a_29\
	\JUMP:PWMUDB:MODULE_6:g2:a0:a_28\
	\JUMP:PWMUDB:MODULE_6:g2:a0:a_27\
	\JUMP:PWMUDB:MODULE_6:g2:a0:a_26\
	\JUMP:PWMUDB:MODULE_6:g2:a0:a_25\
	\JUMP:PWMUDB:MODULE_6:g2:a0:a_24\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_31\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_30\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_29\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_28\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_27\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_26\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_25\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_24\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_23\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_22\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_21\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_20\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_19\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_18\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_17\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_16\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_15\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_14\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_13\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_12\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_11\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_10\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_9\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_8\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_7\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_6\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_5\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_4\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_3\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_2\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_1\
	\JUMP:PWMUDB:MODULE_6:g2:a0:b_0\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_31\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_30\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_29\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_28\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_27\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_26\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_25\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_24\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_23\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_22\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_21\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_20\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_19\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_18\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_17\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_16\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_15\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_14\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_13\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_12\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_11\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_10\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_9\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_8\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_7\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_6\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_5\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_4\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_3\
	\JUMP:PWMUDB:MODULE_6:g2:a0:s_2\
	\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2200
	Net_2207
	\JUMP:Net_113\
	\JUMP:Net_107\
	\JUMP:Net_114\
	\DUCK:PWMUDB:km_run\
	\DUCK:PWMUDB:ctrl_cmpmode2_2\
	\DUCK:PWMUDB:ctrl_cmpmode2_1\
	\DUCK:PWMUDB:ctrl_cmpmode2_0\
	\DUCK:PWMUDB:ctrl_cmpmode1_2\
	\DUCK:PWMUDB:ctrl_cmpmode1_1\
	\DUCK:PWMUDB:ctrl_cmpmode1_0\
	\DUCK:PWMUDB:capt_rising\
	\DUCK:PWMUDB:capt_falling\
	\DUCK:PWMUDB:trig_rise\
	\DUCK:PWMUDB:trig_fall\
	\DUCK:PWMUDB:sc_kill\
	\DUCK:PWMUDB:min_kill\
	\DUCK:PWMUDB:km_tc\
	\DUCK:PWMUDB:db_tc\
	\DUCK:PWMUDB:dith_sel\
	\DUCK:PWMUDB:compare2\
	\DUCK:Net_101\
	Net_2216
	Net_2217
	\DUCK:PWMUDB:MODULE_7:b_31\
	\DUCK:PWMUDB:MODULE_7:b_30\
	\DUCK:PWMUDB:MODULE_7:b_29\
	\DUCK:PWMUDB:MODULE_7:b_28\
	\DUCK:PWMUDB:MODULE_7:b_27\
	\DUCK:PWMUDB:MODULE_7:b_26\
	\DUCK:PWMUDB:MODULE_7:b_25\
	\DUCK:PWMUDB:MODULE_7:b_24\
	\DUCK:PWMUDB:MODULE_7:b_23\
	\DUCK:PWMUDB:MODULE_7:b_22\
	\DUCK:PWMUDB:MODULE_7:b_21\
	\DUCK:PWMUDB:MODULE_7:b_20\
	\DUCK:PWMUDB:MODULE_7:b_19\
	\DUCK:PWMUDB:MODULE_7:b_18\
	\DUCK:PWMUDB:MODULE_7:b_17\
	\DUCK:PWMUDB:MODULE_7:b_16\
	\DUCK:PWMUDB:MODULE_7:b_15\
	\DUCK:PWMUDB:MODULE_7:b_14\
	\DUCK:PWMUDB:MODULE_7:b_13\
	\DUCK:PWMUDB:MODULE_7:b_12\
	\DUCK:PWMUDB:MODULE_7:b_11\
	\DUCK:PWMUDB:MODULE_7:b_10\
	\DUCK:PWMUDB:MODULE_7:b_9\
	\DUCK:PWMUDB:MODULE_7:b_8\
	\DUCK:PWMUDB:MODULE_7:b_7\
	\DUCK:PWMUDB:MODULE_7:b_6\
	\DUCK:PWMUDB:MODULE_7:b_5\
	\DUCK:PWMUDB:MODULE_7:b_4\
	\DUCK:PWMUDB:MODULE_7:b_3\
	\DUCK:PWMUDB:MODULE_7:b_2\
	\DUCK:PWMUDB:MODULE_7:b_1\
	\DUCK:PWMUDB:MODULE_7:b_0\
	\DUCK:PWMUDB:MODULE_7:g2:a0:a_31\
	\DUCK:PWMUDB:MODULE_7:g2:a0:a_30\
	\DUCK:PWMUDB:MODULE_7:g2:a0:a_29\
	\DUCK:PWMUDB:MODULE_7:g2:a0:a_28\
	\DUCK:PWMUDB:MODULE_7:g2:a0:a_27\
	\DUCK:PWMUDB:MODULE_7:g2:a0:a_26\
	\DUCK:PWMUDB:MODULE_7:g2:a0:a_25\
	\DUCK:PWMUDB:MODULE_7:g2:a0:a_24\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_31\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_30\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_29\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_28\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_27\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_26\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_25\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_24\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_23\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_22\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_21\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_20\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_19\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_18\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_17\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_16\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_15\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_14\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_13\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_12\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_11\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_10\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_9\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_8\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_7\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_6\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_5\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_4\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_3\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_2\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_1\
	\DUCK:PWMUDB:MODULE_7:g2:a0:b_0\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_31\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_30\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_29\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_28\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_27\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_26\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_25\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_24\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_23\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_22\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_21\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_20\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_19\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_18\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_17\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_16\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_15\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_14\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_13\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_12\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_11\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_10\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_9\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_8\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_7\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_6\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_5\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_4\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_3\
	\DUCK:PWMUDB:MODULE_7:g2:a0:s_2\
	\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2212
	Net_2219
	\DUCK:Net_113\
	\DUCK:Net_107\
	\DUCK:Net_114\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\ADC:Net_268\
	\ADC:Net_270\
	Net_2298
	Net_2299

    Synthesized names
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_31\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_30\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_29\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_28\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_27\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_26\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_25\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_24\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_23\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_22\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_21\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_20\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_19\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_18\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_17\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_16\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_15\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_14\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_13\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_12\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_11\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_10\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_9\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_8\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_7\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_6\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_5\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_4\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_3\
	\JUMP:PWMUDB:add_vi_vv_MODGEN_6_2\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_31\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_30\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_29\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_28\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_27\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_26\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_25\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_24\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_23\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_22\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_21\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_20\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_19\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_18\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_17\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_16\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_15\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_14\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_13\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_12\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_11\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_10\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_9\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_8\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_7\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_6\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_5\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_4\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_3\
	\DUCK:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 327 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED1_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_6\ to tmpOE__LED1_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_5\ to tmpOE__LED1_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_4\ to tmpOE__LED1_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_3\ to tmpOE__LED1_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_2\ to tmpOE__LED1_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_1\ to tmpOE__LED1_net_0
Aliasing \LCD_Char:tmpOE__LCDPort_net_0\ to tmpOE__LED1_net_0
Aliasing tmpOE__ROW0_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__ROW3_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__ROW2_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__ROW1_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__COL2_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__COL1_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__POT1_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__COL3_net_0 to tmpOE__LED1_net_0
Aliasing \Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer:TimerUDB:trigger_enable\ to tmpOE__LED1_net_0
Aliasing \Timer:TimerUDB:status_6\ to zero
Aliasing \Timer:TimerUDB:status_5\ to zero
Aliasing \Timer:TimerUDB:status_4\ to zero
Aliasing \Timer:TimerUDB:status_0\ to \Timer:TimerUDB:tc_i\
Aliasing Net_12 to zero
Aliasing tmpOE__LED2_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__LED3_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__LED4_net_0 to tmpOE__LED1_net_0
Aliasing Net_2317 to zero
Aliasing \Timer_DAC:Net_260\ to zero
Aliasing \Timer_DAC:Net_102\ to tmpOE__LED1_net_0
Aliasing \VDAC:Net_83\ to zero
Aliasing \VDAC:Net_81\ to zero
Aliasing \VDAC:Net_82\ to zero
Aliasing tmpOE__Audio_net_0 to tmpOE__LED1_net_0
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__LED1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__LED1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__LED1_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__LED1_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED1_net_0
Aliasing tmpOE__Receive_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__Transmit_net_0 to tmpOE__LED1_net_0
Aliasing \JUMP:PWMUDB:hwCapture\ to zero
Aliasing \JUMP:PWMUDB:trig_out\ to tmpOE__LED1_net_0
Aliasing \JUMP:PWMUDB:runmode_enable\\R\ to zero
Aliasing \JUMP:PWMUDB:runmode_enable\\S\ to zero
Aliasing \JUMP:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \JUMP:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \JUMP:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \JUMP:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \JUMP:PWMUDB:final_kill\ to tmpOE__LED1_net_0
Aliasing \JUMP:PWMUDB:dith_count_1\\R\ to zero
Aliasing \JUMP:PWMUDB:dith_count_1\\S\ to zero
Aliasing \JUMP:PWMUDB:dith_count_0\\R\ to zero
Aliasing \JUMP:PWMUDB:dith_count_0\\S\ to zero
Aliasing \JUMP:PWMUDB:reset\ to zero
Aliasing \JUMP:PWMUDB:status_6\ to zero
Aliasing \JUMP:PWMUDB:status_4\ to zero
Aliasing \JUMP:PWMUDB:cmp2\ to zero
Aliasing \JUMP:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \JUMP:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \JUMP:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \JUMP:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \JUMP:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \JUMP:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \JUMP:PWMUDB:cs_addr_0\ to zero
Aliasing \JUMP:PWMUDB:pwm1_i\ to zero
Aliasing \JUMP:PWMUDB:pwm2_i\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED1_net_0
Aliasing tmpOE__PWM_to_servo_net_0 to tmpOE__LED1_net_0
Aliasing \DUCK:PWMUDB:hwCapture\ to zero
Aliasing \DUCK:PWMUDB:trig_out\ to tmpOE__LED1_net_0
Aliasing \DUCK:PWMUDB:runmode_enable\\R\ to zero
Aliasing \DUCK:PWMUDB:runmode_enable\\S\ to zero
Aliasing \DUCK:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \DUCK:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \DUCK:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \DUCK:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \DUCK:PWMUDB:final_kill\ to tmpOE__LED1_net_0
Aliasing \DUCK:PWMUDB:dith_count_1\\R\ to zero
Aliasing \DUCK:PWMUDB:dith_count_1\\S\ to zero
Aliasing \DUCK:PWMUDB:dith_count_0\\R\ to zero
Aliasing \DUCK:PWMUDB:dith_count_0\\S\ to zero
Aliasing \DUCK:PWMUDB:reset\ to zero
Aliasing \DUCK:PWMUDB:status_6\ to zero
Aliasing \DUCK:PWMUDB:status_4\ to zero
Aliasing \DUCK:PWMUDB:cmp2\ to zero
Aliasing \DUCK:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \DUCK:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \DUCK:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \DUCK:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \DUCK:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \DUCK:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \DUCK:PWMUDB:cs_addr_0\ to zero
Aliasing \DUCK:PWMUDB:pwm1_i\ to zero
Aliasing \DUCK:PWMUDB:pwm2_i\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED1_net_0
Aliasing tmpOE__PWM_to_servo_1_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__SW3_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__SW2_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__SW1_net_0 to tmpOE__LED1_net_0
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__LED1_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__LED1_net_0
Aliasing tmpOE__POT2_net_0 to tmpOE__LED1_net_0
Aliasing \ADC:Net_482\ to zero
Aliasing \ADC:Net_252\ to zero
Aliasing \ADC:soc\ to tmpOE__LED1_net_0
Aliasing Net_2294 to zero
Aliasing \Timer_audio:Net_260\ to zero
Aliasing \Timer_audio:Net_102\ to tmpOE__LED1_net_0
Aliasing \Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer:TimerUDB:hwEnable_reg\\D\ to \Timer:TimerUDB:run_mode\
Aliasing \Timer:TimerUDB:capture_out_reg_i\\D\ to \Timer:TimerUDB:capt_fifo_load_int\
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \JUMP:PWMUDB:min_kill_reg\\D\ to tmpOE__LED1_net_0
Aliasing \JUMP:PWMUDB:prevCapture\\D\ to zero
Aliasing \JUMP:PWMUDB:trig_last\\D\ to zero
Aliasing \JUMP:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LED1_net_0
Aliasing \JUMP:PWMUDB:prevCompare1\\D\ to \JUMP:PWMUDB:pwm_temp\
Aliasing \JUMP:PWMUDB:tc_i_reg\\D\ to \JUMP:PWMUDB:status_2\
Aliasing \DUCK:PWMUDB:min_kill_reg\\D\ to tmpOE__LED1_net_0
Aliasing \DUCK:PWMUDB:prevCapture\\D\ to zero
Aliasing \DUCK:PWMUDB:trig_last\\D\ to zero
Aliasing \DUCK:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LED1_net_0
Aliasing \DUCK:PWMUDB:prevCompare1\\D\ to \DUCK:PWMUDB:pwm_temp\
Aliasing \DUCK:PWMUDB:tc_i_reg\\D\ to \DUCK:PWMUDB:status_2\
Removing Lhs of wire one[6] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_6\[9] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_5\[10] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_4\[11] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_3\[12] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_2\[13] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_1\[14] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_0\[15] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__ROW0_net_0[33] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__ROW3_net_0[40] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__ROW2_net_0[47] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__ROW1_net_0[54] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__COL2_net_0[61] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__COL1_net_0[70] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__POT1_net_0[77] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__COL3_net_0[94] = tmpOE__LED1_net_0[1]
Removing Rhs of wire Net_1176[105] = \Timer:Net_53\[109]
Removing Rhs of wire Net_1176[105] = \Timer:TimerUDB:tc_reg_i\[142]
Removing Lhs of wire \Timer:TimerUDB:ctrl_enable\[124] = \Timer:TimerUDB:control_7\[116]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_1\[126] = zero[2]
Removing Rhs of wire \Timer:TimerUDB:timer_enable\[135] = \Timer:TimerUDB:runmode_enable\[147]
Removing Rhs of wire \Timer:TimerUDB:run_mode\[136] = \Timer:TimerUDB:hwEnable\[137]
Removing Lhs of wire \Timer:TimerUDB:run_mode\[136] = \Timer:TimerUDB:control_7\[116]
Removing Lhs of wire \Timer:TimerUDB:trigger_enable\[139] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \Timer:TimerUDB:tc_i\[141] = \Timer:TimerUDB:status_tc\[138]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load_int\[146] = \Timer:TimerUDB:capt_fifo_load\[134]
Removing Lhs of wire \Timer:TimerUDB:status_6\[149] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:status_5\[150] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:status_4\[151] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:status_0\[152] = \Timer:TimerUDB:status_tc\[138]
Removing Lhs of wire \Timer:TimerUDB:status_1\[153] = \Timer:TimerUDB:capt_fifo_load\[134]
Removing Rhs of wire \Timer:TimerUDB:status_2\[154] = \Timer:TimerUDB:fifo_full\[155]
Removing Rhs of wire \Timer:TimerUDB:status_3\[156] = \Timer:TimerUDB:fifo_nempty\[157]
Removing Lhs of wire Net_12[159] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_2\[160] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_1\[161] = \Timer:TimerUDB:trig_reg\[148]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_0\[162] = \Timer:TimerUDB:per_zero\[140]
Removing Lhs of wire tmpOE__LED2_net_0[340] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__LED3_net_0[346] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__LED4_net_0[352] = tmpOE__LED1_net_0[1]
Removing Lhs of wire Net_2317[359] = zero[2]
Removing Lhs of wire \Timer_DAC:Net_260\[361] = zero[2]
Removing Lhs of wire \Timer_DAC:Net_266\[362] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \Timer_DAC:Net_102\[368] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \VDAC:Net_83\[370] = zero[2]
Removing Lhs of wire \VDAC:Net_81\[371] = zero[2]
Removing Lhs of wire \VDAC:Net_82\[372] = zero[2]
Removing Lhs of wire tmpOE__Audio_net_0[377] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART:Net_61\[384] = \UART:Net_9\[383]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[388] = zero[2]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[389] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[390] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[391] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[392] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[393] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[394] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[395] = zero[2]
Removing Rhs of wire Net_1756[402] = \UART:BUART:rx_interrupt_out\[403]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[407] = \UART:BUART:tx_bitclk_dp\[443]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[453] = \UART:BUART:tx_counter_dp\[444]
Removing Lhs of wire \UART:BUART:tx_status_6\[454] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_5\[455] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_4\[456] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_1\[458] = \UART:BUART:tx_fifo_empty\[421]
Removing Lhs of wire \UART:BUART:tx_status_3\[460] = \UART:BUART:tx_fifo_notfull\[420]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[520] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[528] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[539]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[530] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[540]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[531] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[556]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[532] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[570]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[533] = \UART:BUART:sRX:s23Poll:MODIN1_1\[534]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[534] = \UART:BUART:pollcount_1\[526]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[535] = \UART:BUART:sRX:s23Poll:MODIN1_0\[536]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[536] = \UART:BUART:pollcount_0\[529]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[542] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[543] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[544] = \UART:BUART:pollcount_1\[526]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[545] = \UART:BUART:pollcount_1\[526]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[546] = \UART:BUART:pollcount_0\[529]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[547] = \UART:BUART:pollcount_0\[529]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[548] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[549] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[550] = \UART:BUART:pollcount_1\[526]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[551] = \UART:BUART:pollcount_0\[529]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[552] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[553] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[558] = \UART:BUART:pollcount_1\[526]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[559] = \UART:BUART:pollcount_1\[526]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[560] = \UART:BUART:pollcount_0\[529]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[561] = \UART:BUART:pollcount_0\[529]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[562] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[563] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[564] = \UART:BUART:pollcount_1\[526]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[565] = \UART:BUART:pollcount_0\[529]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[566] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[567] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_1\[574] = zero[2]
Removing Rhs of wire \UART:BUART:rx_status_2\[575] = \UART:BUART:rx_parity_error_status\[576]
Removing Rhs of wire \UART:BUART:rx_status_3\[577] = \UART:BUART:rx_stop_bit_error\[578]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[588] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[637]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[592] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[659]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[593] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[594] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[595] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[596] = \UART:BUART:sRX:MODIN4_6\[597]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[597] = \UART:BUART:rx_count_6\[515]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[598] = \UART:BUART:sRX:MODIN4_5\[599]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[599] = \UART:BUART:rx_count_5\[516]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[600] = \UART:BUART:sRX:MODIN4_4\[601]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[601] = \UART:BUART:rx_count_4\[517]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[602] = \UART:BUART:sRX:MODIN4_3\[603]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[603] = \UART:BUART:rx_count_3\[518]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[604] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[605] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[606] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[607] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[608] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[609] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[610] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[611] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[612] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[613] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[614] = \UART:BUART:rx_count_6\[515]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[615] = \UART:BUART:rx_count_5\[516]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[616] = \UART:BUART:rx_count_4\[517]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[617] = \UART:BUART:rx_count_3\[518]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[618] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[619] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[620] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[621] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[622] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[623] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[624] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[639] = \UART:BUART:rx_postpoll\[474]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[640] = \UART:BUART:rx_parity_bit\[591]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[641] = \UART:BUART:rx_postpoll\[474]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[642] = \UART:BUART:rx_parity_bit\[591]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[643] = \UART:BUART:rx_postpoll\[474]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[644] = \UART:BUART:rx_parity_bit\[591]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[646] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[647] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[645]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[648] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[645]
Removing Lhs of wire tmpOE__Receive_net_0[670] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__Transmit_net_0[675] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \JUMP:PWMUDB:ctrl_enable\[694] = \JUMP:PWMUDB:control_7\[686]
Removing Lhs of wire \JUMP:PWMUDB:hwCapture\[704] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:hwEnable\[705] = \JUMP:PWMUDB:control_7\[686]
Removing Lhs of wire \JUMP:PWMUDB:trig_out\[709] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \JUMP:PWMUDB:runmode_enable\\R\[711] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:runmode_enable\\S\[712] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:final_enable\[713] = \JUMP:PWMUDB:runmode_enable\[710]
Removing Lhs of wire \JUMP:PWMUDB:ltch_kill_reg\\R\[717] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:ltch_kill_reg\\S\[718] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:min_kill_reg\\R\[719] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:min_kill_reg\\S\[720] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:final_kill\[723] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \JUMP:PWMUDB:add_vi_vv_MODGEN_6_1\[727] = \JUMP:PWMUDB:MODULE_6:g2:a0:s_1\[1015]
Removing Lhs of wire \JUMP:PWMUDB:add_vi_vv_MODGEN_6_0\[729] = \JUMP:PWMUDB:MODULE_6:g2:a0:s_0\[1016]
Removing Lhs of wire \JUMP:PWMUDB:dith_count_1\\R\[730] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:dith_count_1\\S\[731] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:dith_count_0\\R\[732] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:dith_count_0\\S\[733] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:reset\[736] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:status_6\[737] = zero[2]
Removing Rhs of wire \JUMP:PWMUDB:status_5\[738] = \JUMP:PWMUDB:final_kill_reg\[752]
Removing Lhs of wire \JUMP:PWMUDB:status_4\[739] = zero[2]
Removing Rhs of wire \JUMP:PWMUDB:status_3\[740] = \JUMP:PWMUDB:fifo_full\[759]
Removing Rhs of wire \JUMP:PWMUDB:status_1\[742] = \JUMP:PWMUDB:cmp2_status_reg\[751]
Removing Rhs of wire \JUMP:PWMUDB:status_0\[743] = \JUMP:PWMUDB:cmp1_status_reg\[750]
Removing Lhs of wire \JUMP:PWMUDB:cmp2_status\[748] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:cmp2\[749] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:cmp1_status_reg\\R\[753] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:cmp1_status_reg\\S\[754] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:cmp2_status_reg\\R\[755] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:cmp2_status_reg\\S\[756] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:final_kill_reg\\R\[757] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:final_kill_reg\\S\[758] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:cs_addr_2\[760] = \JUMP:PWMUDB:tc_i\[715]
Removing Lhs of wire \JUMP:PWMUDB:cs_addr_1\[761] = \JUMP:PWMUDB:runmode_enable\[710]
Removing Lhs of wire \JUMP:PWMUDB:cs_addr_0\[762] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:pwm1_i\[848] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:pwm2_i\[850] = zero[2]
Removing Rhs of wire \JUMP:Net_96\[853] = \JUMP:PWMUDB:pwm_i_reg\[845]
Removing Lhs of wire \JUMP:PWMUDB:pwm_temp\[856] = \JUMP:PWMUDB:cmp1\[746]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_23\[897] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_22\[898] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_21\[899] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_20\[900] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_19\[901] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_18\[902] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_17\[903] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_16\[904] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_15\[905] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_14\[906] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_13\[907] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_12\[908] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_11\[909] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_10\[910] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_9\[911] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_8\[912] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_7\[913] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_6\[914] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_5\[915] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_4\[916] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_3\[917] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_2\[918] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_1\[919] = \JUMP:PWMUDB:MODIN5_1\[920]
Removing Lhs of wire \JUMP:PWMUDB:MODIN5_1\[920] = \JUMP:PWMUDB:dith_count_1\[726]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:a_0\[921] = \JUMP:PWMUDB:MODIN5_0\[922]
Removing Lhs of wire \JUMP:PWMUDB:MODIN5_0\[922] = \JUMP:PWMUDB:dith_count_0\[728]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1054] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1055] = tmpOE__LED1_net_0[1]
Removing Rhs of wire Net_1793[1056] = \JUMP:Net_96\[853]
Removing Lhs of wire tmpOE__PWM_to_servo_net_0[1064] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \DUCK:PWMUDB:ctrl_enable\[1083] = \DUCK:PWMUDB:control_7\[1075]
Removing Lhs of wire \DUCK:PWMUDB:hwCapture\[1093] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:hwEnable\[1094] = \DUCK:PWMUDB:control_7\[1075]
Removing Lhs of wire \DUCK:PWMUDB:trig_out\[1098] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \DUCK:PWMUDB:runmode_enable\\R\[1100] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:runmode_enable\\S\[1101] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:final_enable\[1102] = \DUCK:PWMUDB:runmode_enable\[1099]
Removing Lhs of wire \DUCK:PWMUDB:ltch_kill_reg\\R\[1106] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:ltch_kill_reg\\S\[1107] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:min_kill_reg\\R\[1108] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:min_kill_reg\\S\[1109] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:final_kill\[1112] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \DUCK:PWMUDB:add_vi_vv_MODGEN_7_1\[1116] = \DUCK:PWMUDB:MODULE_7:g2:a0:s_1\[1404]
Removing Lhs of wire \DUCK:PWMUDB:add_vi_vv_MODGEN_7_0\[1118] = \DUCK:PWMUDB:MODULE_7:g2:a0:s_0\[1405]
Removing Lhs of wire \DUCK:PWMUDB:dith_count_1\\R\[1119] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:dith_count_1\\S\[1120] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:dith_count_0\\R\[1121] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:dith_count_0\\S\[1122] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:reset\[1125] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:status_6\[1126] = zero[2]
Removing Rhs of wire \DUCK:PWMUDB:status_5\[1127] = \DUCK:PWMUDB:final_kill_reg\[1141]
Removing Lhs of wire \DUCK:PWMUDB:status_4\[1128] = zero[2]
Removing Rhs of wire \DUCK:PWMUDB:status_3\[1129] = \DUCK:PWMUDB:fifo_full\[1148]
Removing Rhs of wire \DUCK:PWMUDB:status_1\[1131] = \DUCK:PWMUDB:cmp2_status_reg\[1140]
Removing Rhs of wire \DUCK:PWMUDB:status_0\[1132] = \DUCK:PWMUDB:cmp1_status_reg\[1139]
Removing Lhs of wire \DUCK:PWMUDB:cmp2_status\[1137] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:cmp2\[1138] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:cmp1_status_reg\\R\[1142] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:cmp1_status_reg\\S\[1143] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:cmp2_status_reg\\R\[1144] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:cmp2_status_reg\\S\[1145] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:final_kill_reg\\R\[1146] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:final_kill_reg\\S\[1147] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:cs_addr_2\[1149] = \DUCK:PWMUDB:tc_i\[1104]
Removing Lhs of wire \DUCK:PWMUDB:cs_addr_1\[1150] = \DUCK:PWMUDB:runmode_enable\[1099]
Removing Lhs of wire \DUCK:PWMUDB:cs_addr_0\[1151] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:compare1\[1232] = \DUCK:PWMUDB:cmp1_less\[1203]
Removing Lhs of wire \DUCK:PWMUDB:pwm1_i\[1237] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:pwm2_i\[1239] = zero[2]
Removing Rhs of wire \DUCK:Net_96\[1242] = \DUCK:PWMUDB:pwm_i_reg\[1234]
Removing Lhs of wire \DUCK:PWMUDB:pwm_temp\[1245] = \DUCK:PWMUDB:cmp1\[1135]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_23\[1286] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_22\[1287] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_21\[1288] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_20\[1289] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_19\[1290] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_18\[1291] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_17\[1292] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_16\[1293] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_15\[1294] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_14\[1295] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_13\[1296] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_12\[1297] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_11\[1298] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_10\[1299] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_9\[1300] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_8\[1301] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_7\[1302] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_6\[1303] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_5\[1304] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_4\[1305] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_3\[1306] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_2\[1307] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_1\[1308] = \DUCK:PWMUDB:MODIN6_1\[1309]
Removing Lhs of wire \DUCK:PWMUDB:MODIN6_1\[1309] = \DUCK:PWMUDB:dith_count_1\[1115]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:a_0\[1310] = \DUCK:PWMUDB:MODIN6_0\[1311]
Removing Lhs of wire \DUCK:PWMUDB:MODIN6_0\[1311] = \DUCK:PWMUDB:dith_count_0\[1117]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1443] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1444] = tmpOE__LED1_net_0[1]
Removing Rhs of wire Net_1808[1445] = \DUCK:Net_96\[1242]
Removing Lhs of wire tmpOE__PWM_to_servo_1_net_0[1453] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__SW3_net_0[1460] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__SW2_net_0[1466] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__SW1_net_0[1472] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[1480] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[1487] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__POT2_net_0[1539] = tmpOE__LED1_net_0[1]
Removing Rhs of wire \ADC:Net_488\[1557] = \ADC:Net_250\[1593]
Removing Lhs of wire \ADC:Net_481\[1560] = zero[2]
Removing Lhs of wire \ADC:Net_482\[1561] = zero[2]
Removing Lhs of wire \ADC:Net_252\[1595] = zero[2]
Removing Lhs of wire \ADC:soc\[1597] = tmpOE__LED1_net_0[1]
Removing Lhs of wire Net_2294[1607] = zero[2]
Removing Lhs of wire \Timer_audio:Net_260\[1609] = zero[2]
Removing Lhs of wire \Timer_audio:Net_266\[1610] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \Timer_audio:Net_102\[1616] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \Timer:TimerUDB:capture_last\\D\[1617] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:tc_reg_i\\D\[1618] = \Timer:TimerUDB:status_tc\[138]
Removing Lhs of wire \Timer:TimerUDB:hwEnable_reg\\D\[1619] = \Timer:TimerUDB:control_7\[116]
Removing Lhs of wire \Timer:TimerUDB:capture_out_reg_i\\D\[1620] = \Timer:TimerUDB:capt_fifo_load\[134]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1621] = zero[2]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1636] = \UART:BUART:rx_bitclk_pre\[509]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1645] = \UART:BUART:rx_parity_error_pre\[586]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1646] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:min_kill_reg\\D\[1650] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \JUMP:PWMUDB:prevCapture\\D\[1651] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:trig_last\\D\[1652] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:ltch_kill_reg\\D\[1655] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \JUMP:PWMUDB:prevCompare1\\D\[1658] = \JUMP:PWMUDB:cmp1\[746]
Removing Lhs of wire \JUMP:PWMUDB:cmp1_status_reg\\D\[1659] = \JUMP:PWMUDB:cmp1_status\[747]
Removing Lhs of wire \JUMP:PWMUDB:cmp2_status_reg\\D\[1660] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:pwm_i_reg\\D\[1662] = \JUMP:PWMUDB:pwm_i\[846]
Removing Lhs of wire \JUMP:PWMUDB:pwm1_i_reg\\D\[1663] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:pwm2_i_reg\\D\[1664] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:tc_i_reg\\D\[1665] = \JUMP:PWMUDB:status_2\[741]
Removing Lhs of wire \DUCK:PWMUDB:min_kill_reg\\D\[1666] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \DUCK:PWMUDB:prevCapture\\D\[1667] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:trig_last\\D\[1668] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:ltch_kill_reg\\D\[1671] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \DUCK:PWMUDB:prevCompare1\\D\[1674] = \DUCK:PWMUDB:cmp1\[1135]
Removing Lhs of wire \DUCK:PWMUDB:cmp1_status_reg\\D\[1675] = \DUCK:PWMUDB:cmp1_status\[1136]
Removing Lhs of wire \DUCK:PWMUDB:cmp2_status_reg\\D\[1676] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:pwm_i_reg\\D\[1678] = \DUCK:PWMUDB:pwm_i\[1235]
Removing Lhs of wire \DUCK:PWMUDB:pwm1_i_reg\\D\[1679] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:pwm2_i_reg\\D\[1680] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:tc_i_reg\\D\[1681] = \DUCK:PWMUDB:status_2\[1130]

------------------------------------------------------
Aliased 0 equations, 330 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED1_net_0' (cost = 0):
tmpOE__LED1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer:TimerUDB:timer_enable\' (cost = 0):
\Timer:TimerUDB:timer_enable\ <= (\Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\JUMP:PWMUDB:compare1\' (cost = 2):
\JUMP:PWMUDB:compare1\ <= (\JUMP:PWMUDB:cmp1_less\
	OR \JUMP:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\JUMP:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \JUMP:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\JUMP:PWMUDB:dith_count_1\ and \JUMP:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\DUCK:PWMUDB:cmp1\' (cost = 0):
\DUCK:PWMUDB:cmp1\ <= (\DUCK:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\DUCK:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \DUCK:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\DUCK:PWMUDB:dith_count_1\ and \DUCK:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\JUMP:PWMUDB:cmp1\' (cost = 4):
\JUMP:PWMUDB:cmp1\ <= (\JUMP:PWMUDB:cmp1_less\
	OR \JUMP:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\JUMP:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \JUMP:PWMUDB:dith_count_0\ and \JUMP:PWMUDB:dith_count_1\)
	OR (not \JUMP:PWMUDB:dith_count_1\ and \JUMP:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\DUCK:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \DUCK:PWMUDB:dith_count_0\ and \DUCK:PWMUDB:dith_count_1\)
	OR (not \DUCK:PWMUDB:dith_count_1\ and \DUCK:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_1749 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_1749 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_1749 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_1749 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_1749 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 84 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \JUMP:PWMUDB:final_capture\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \DUCK:PWMUDB:final_capture\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \JUMP:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \DUCK:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load\[134] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:trig_reg\[148] = \Timer:TimerUDB:control_7\[116]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[473] = \UART:BUART:rx_bitclk\[521]
Removing Lhs of wire \UART:BUART:rx_status_0\[572] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_6\[581] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:final_capture\[764] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[1025] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[1035] = zero[2]
Removing Lhs of wire \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[1045] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:final_capture\[1153] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1414] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1424] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1434] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1628] = \UART:BUART:tx_ctrl_mark_last\[464]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1640] = zero[2]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1641] = zero[2]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1643] = zero[2]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1644] = \UART:BUART:rx_markspace_pre\[585]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1649] = \UART:BUART:rx_parity_bit\[591]
Removing Lhs of wire \JUMP:PWMUDB:runmode_enable\\D\[1653] = \JUMP:PWMUDB:control_7\[686]
Removing Lhs of wire \JUMP:PWMUDB:final_kill_reg\\D\[1661] = zero[2]
Removing Lhs of wire \DUCK:PWMUDB:runmode_enable\\D\[1669] = \DUCK:PWMUDB:control_7\[1075]
Removing Lhs of wire \DUCK:PWMUDB:final_kill_reg\\D\[1677] = zero[2]

------------------------------------------------------
Aliased 0 equations, 23 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_1749 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_1749 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\sucra\Documents\ELECH310 Projet\design1.cydsn\design1.cydsn\design1.cyprj" -dcpsoc3 design1.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.124ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Sunday, 22 May 2022 20:03:21
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sucra\Documents\ELECH310 Projet\design1.cydsn\design1.cydsn\design1.cyprj -d CY8C5888LTI-LP097 design1.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \JUMP:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \DUCK:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \JUMP:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \JUMP:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \JUMP:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \JUMP:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \JUMP:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \JUMP:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \DUCK:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \DUCK:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \DUCK:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \DUCK:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \DUCK:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \DUCK:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_3 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_162
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_1801
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 3: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \JUMP:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \DUCK:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBUART:Dm(0)\, \USBUART:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(0)\__PA ,
            pad => \LCD_Char:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(1)\__PA ,
            pad => \LCD_Char:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(2)\__PA ,
            pad => \LCD_Char:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(3)\__PA ,
            pad => \LCD_Char:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(4)\__PA ,
            pad => \LCD_Char:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(5)\__PA ,
            pad => \LCD_Char:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(6)\__PA ,
            pad => \LCD_Char:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = ROW0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ROW0(0)__PA ,
            pad => ROW0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ROW3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ROW3(0)__PA ,
            pad => ROW3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ROW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ROW2(0)__PA ,
            pad => ROW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ROW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ROW1(0)__PA ,
            pad => ROW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = COL2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => COL2(0)__PA ,
            annotation => Net_52 ,
            pad => COL2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = COL1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => COL1(0)__PA ,
            annotation => Net_43 ,
            pad => COL1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = POT1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => POT1(0)__PA ,
            analog_term => Net_1704 ,
            pad => POT1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = COL3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => COL3(0)__PA ,
            annotation => Net_62 ,
            pad => COL3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED2(0)__PA ,
            pad => LED2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED3(0)__PA ,
            pad => LED3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED4(0)__PA ,
            pad => LED4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Audio(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Audio(0)__PA ,
            analog_term => Net_3 ,
            pad => Audio(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Receive(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Receive(0)__PA ,
            fb => Net_1749 ,
            pad => Receive(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Transmit(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Transmit(0)__PA ,
            pin_input => Net_1748 ,
            pad => Transmit(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_to_servo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_to_servo(0)__PA ,
            pin_input => Net_1793 ,
            pad => PWM_to_servo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_to_servo_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_to_servo_1(0)__PA ,
            pin_input => Net_1808 ,
            pad => PWM_to_servo_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW3(0)__PA ,
            fb => Net_2224 ,
            pad => SW3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            fb => Net_2223 ,
            pad => SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            fb => Net_2222 ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );

    Pin : Name = POT2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => POT2(0)__PA ,
            analog_term => Net_1705 ,
            pad => POT2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_1748, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_1748 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_1749 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\JUMP:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JUMP:PWMUDB:runmode_enable\ * \JUMP:PWMUDB:tc_i\
        );
        Output = \JUMP:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\DUCK:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DUCK:PWMUDB:runmode_enable\ * \DUCK:PWMUDB:tc_i\
        );
        Output = \DUCK:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=Net_1176, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = Net_1176 (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_1749
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_1749 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_1749 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_1749
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_1749 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_1749 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_1749
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1749
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\JUMP:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JUMP:PWMUDB:control_7\
        );
        Output = \JUMP:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\JUMP:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\JUMP:PWMUDB:cmp1_eq\ * !\JUMP:PWMUDB:cmp1_less\
        );
        Output = \JUMP:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\JUMP:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_162) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\JUMP:PWMUDB:prevCompare1\ * \JUMP:PWMUDB:cmp1_eq\
            + !\JUMP:PWMUDB:prevCompare1\ * \JUMP:PWMUDB:cmp1_less\
        );
        Output = \JUMP:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1793, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_162) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \JUMP:PWMUDB:runmode_enable\ * \JUMP:PWMUDB:cmp1_eq\
            + \JUMP:PWMUDB:runmode_enable\ * \JUMP:PWMUDB:cmp1_less\
        );
        Output = Net_1793 (fanout=1)

    MacroCell: Name=\DUCK:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1801) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DUCK:PWMUDB:control_7\
        );
        Output = \DUCK:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\DUCK:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1801) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DUCK:PWMUDB:cmp1_less\
        );
        Output = \DUCK:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\DUCK:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1801) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DUCK:PWMUDB:prevCompare1\ * \DUCK:PWMUDB:cmp1_less\
        );
        Output = \DUCK:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1808, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1801) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DUCK:PWMUDB:runmode_enable\ * \DUCK:PWMUDB:cmp1_less\
        );
        Output = Net_1808 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            chain_out => \Timer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Timer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            chain_in => \Timer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Timer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Timer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            chain_in => \Timer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Timer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Timer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            z0_comb => \Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
            chain_in => \Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\JUMP:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_162 ,
            cs_addr_2 => \JUMP:PWMUDB:tc_i\ ,
            cs_addr_1 => \JUMP:PWMUDB:runmode_enable\ ,
            chain_out => \JUMP:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \JUMP:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\JUMP:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_162 ,
            cs_addr_2 => \JUMP:PWMUDB:tc_i\ ,
            cs_addr_1 => \JUMP:PWMUDB:runmode_enable\ ,
            ce0_comb => \JUMP:PWMUDB:cmp1_eq\ ,
            cl0_comb => \JUMP:PWMUDB:cmp1_less\ ,
            z0_comb => \JUMP:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \JUMP:PWMUDB:status_3\ ,
            chain_in => \JUMP:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \JUMP:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\DUCK:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1801 ,
            cs_addr_2 => \DUCK:PWMUDB:tc_i\ ,
            cs_addr_1 => \DUCK:PWMUDB:runmode_enable\ ,
            chain_out => \DUCK:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \DUCK:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\DUCK:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1801 ,
            cs_addr_2 => \DUCK:PWMUDB:tc_i\ ,
            cs_addr_1 => \DUCK:PWMUDB:runmode_enable\ ,
            cl0_comb => \DUCK:PWMUDB:cmp1_less\ ,
            z0_comb => \DUCK:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \DUCK:PWMUDB:status_3\ ,
            chain_in => \DUCK:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \DUCK:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer:TimerUDB:status_3\ ,
            status_2 => \Timer:TimerUDB:status_2\ ,
            status_0 => \Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_1756 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\JUMP:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_162 ,
            status_3 => \JUMP:PWMUDB:status_3\ ,
            status_2 => \JUMP:PWMUDB:status_2\ ,
            status_0 => \JUMP:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\DUCK:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1801 ,
            status_3 => \DUCK:PWMUDB:status_3\ ,
            status_2 => \DUCK:PWMUDB:status_2\ ,
            status_0 => \DUCK:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer:TimerUDB:control_7\ ,
            control_6 => \Timer:TimerUDB:control_6\ ,
            control_5 => \Timer:TimerUDB:control_5\ ,
            control_4 => \Timer:TimerUDB:control_4\ ,
            control_3 => \Timer:TimerUDB:control_3\ ,
            control_2 => \Timer:TimerUDB:control_2\ ,
            control_1 => \Timer:TimerUDB:control_1\ ,
            control_0 => \Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\JUMP:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_162 ,
            control_7 => \JUMP:PWMUDB:control_7\ ,
            control_6 => \JUMP:PWMUDB:control_6\ ,
            control_5 => \JUMP:PWMUDB:control_5\ ,
            control_4 => \JUMP:PWMUDB:control_4\ ,
            control_3 => \JUMP:PWMUDB:control_3\ ,
            control_2 => \JUMP:PWMUDB:control_2\ ,
            control_1 => \JUMP:PWMUDB:control_1\ ,
            control_0 => \JUMP:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\DUCK:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1801 ,
            control_7 => \DUCK:PWMUDB:control_7\ ,
            control_6 => \DUCK:PWMUDB:control_6\ ,
            control_5 => \DUCK:PWMUDB:control_5\ ,
            control_4 => \DUCK:PWMUDB:control_4\ ,
            control_3 => \DUCK:PWMUDB:control_3\ ,
            control_2 => \DUCK:PWMUDB:control_2\ ,
            control_1 => \DUCK:PWMUDB:control_1\ ,
            control_0 => \DUCK:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_1176 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_1702 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_1708 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_RX
        PORT MAP (
            interrupt => Net_1756 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_sw3
        PORT MAP (
            interrupt => Net_2224 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_sw1
        PORT MAP (
            interrupt => Net_2222 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_sw2
        PORT MAP (
            interrupt => Net_2223 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   14 :   18 :   32 : 43.75 %
IO                            :   33 :   15 :   48 : 68.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   37 :  155 :  192 : 19.27 %
  Unique P-terms              :   57 :  327 :  384 : 14.84 %
  Total P-terms               :   67 :      :      :        
  Datapath Cells              :   11 :   13 :   24 : 45.83 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    5 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.253ms
Tech Mapping phase: Elapsed time ==> 0s.326ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_5@[IOP=(15)][IoId=(5)] : Audio(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : COL1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : COL2(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : COL3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : LED1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LED2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LED3(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED4(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : POT1(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : POT2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : PWM_to_servo(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : PWM_to_servo_1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : ROW0(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : ROW1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : ROW2(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : ROW3(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Receive(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SW1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SW2(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SW3(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Transmit(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Char:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Char:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Char:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Char:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Char:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Char:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Char:LCDPort(6)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 54% done. (App=cydsfit)
Analog Placement Results:
IO_5@[IOP=(15)][IoId=(5)] : Audio(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : COL1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : COL2(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : COL3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : LED1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LED2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LED3(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED4(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : POT1(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : POT2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : PWM_to_servo(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : PWM_to_servo_1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : ROW0(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : ROW1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : ROW2(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : ROW3(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Receive(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SW1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SW2(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SW3(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Transmit(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Char:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Char:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Char:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Char:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Char:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Char:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Char:LCDPort(6)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.425ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1706 {
    dsm_0_vplus
  }
  Net: Net_1704 {
    p1_2
  }
  Net: Net_1705 {
    p15_3
  }
  Net: \ADC:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC:Net_244\ {
    common_vssa
  }
  Net: \ADC:Net_35\ {
  }
  Net: Net_3 {
    vidac_0_vout
    agl1_x_vidac_0_vout
    agl1
    agl1_x_p15_5
    p15_5
  }
  Net: \ADC:Net_249\ {
  }
  Net: \ADC:Net_257\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_34\ {
  }
  Net: \VDAC:Net_77\ {
  }
  Net: AmuxNet::AMUX {
    dsm_0_vplus
    agl2_x_dsm_0_vplus
    agl2
    agl2_x_agr2
    agr2
    agr2_x_p1_2
    agl7_x_dsm_0_vplus
    agl7
    agl7_x_agr7
    agr7
    agr7_x_p15_3
    p1_2
    p15_3
  }
  Net: AmuxNet::\ADC:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  vidac_0_vout                                     -> Net_3
  agl1_x_vidac_0_vout                              -> Net_3
  agl1                                             -> Net_3
  agl1_x_p15_5                                     -> Net_3
  p15_5                                            -> Net_3
  dsm_0_vplus                                      -> Net_1706
  p1_2                                             -> Net_1704
  p15_3                                            -> Net_1705
  dsm_0_vminus                                     -> \ADC:Net_20\
  common_vssa                                      -> \ADC:Net_244\
  agl2_x_dsm_0_vplus                               -> AmuxNet::AMUX
  agl2                                             -> AmuxNet::AMUX
  agl2_x_agr2                                      -> AmuxNet::AMUX
  agr2                                             -> AmuxNet::AMUX
  agr2_x_p1_2                                      -> AmuxNet::AMUX
  agl7_x_dsm_0_vplus                               -> AmuxNet::AMUX
  agl7                                             -> AmuxNet::AMUX
  agl7_x_agr7                                      -> AmuxNet::AMUX
  agr7                                             -> AmuxNet::AMUX
  agr7_x_p15_3                                     -> AmuxNet::AMUX
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC:AMux\
}
Mux Info {
  Mux: AMUX {
     Mouth: Net_1706
     Guts:  AmuxNet::AMUX
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_1704
      Outer: agr2_x_p1_2
      Inner: agl2_x_dsm_0_vplus
      Path {
        p1_2
        agr2_x_p1_2
        agr2
        agl2_x_agr2
        agl2
        agl2_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_1705
      Outer: agr7_x_p15_3
      Inner: agl7_x_dsm_0_vplus
      Path {
        p15_3
        agr7_x_p15_3
        agr7
        agl7_x_agr7
        agl7
        agl7_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: \ADC:AMux\ {
     Mouth: \ADC:Net_20\
     Guts:  AmuxNet::\ADC:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.355ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   17 :   31 :   48 :  35.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.65
                   Pterms :            3.82
               Macrocells :            2.18
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.146ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         11 :       6.00 :       3.36
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\JUMP:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JUMP:PWMUDB:control_7\
        );
        Output = \JUMP:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JUMP:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JUMP:PWMUDB:runmode_enable\ * \JUMP:PWMUDB:tc_i\
        );
        Output = \JUMP:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\JUMP:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\JUMP:PWMUDB:cmp1_eq\ * !\JUMP:PWMUDB:cmp1_less\
        );
        Output = \JUMP:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JUMP:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_162) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\JUMP:PWMUDB:prevCompare1\ * \JUMP:PWMUDB:cmp1_eq\
            + !\JUMP:PWMUDB:prevCompare1\ * \JUMP:PWMUDB:cmp1_less\
        );
        Output = \JUMP:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1793, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_162) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \JUMP:PWMUDB:runmode_enable\ * \JUMP:PWMUDB:cmp1_eq\
            + \JUMP:PWMUDB:runmode_enable\ * \JUMP:PWMUDB:cmp1_less\
        );
        Output = Net_1793 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\JUMP:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_162 ,
        cs_addr_2 => \JUMP:PWMUDB:tc_i\ ,
        cs_addr_1 => \JUMP:PWMUDB:runmode_enable\ ,
        ce0_comb => \JUMP:PWMUDB:cmp1_eq\ ,
        cl0_comb => \JUMP:PWMUDB:cmp1_less\ ,
        z0_comb => \JUMP:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \JUMP:PWMUDB:status_3\ ,
        chain_in => \JUMP:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \JUMP:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\JUMP:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_162 ,
        status_3 => \JUMP:PWMUDB:status_3\ ,
        status_2 => \JUMP:PWMUDB:status_2\ ,
        status_0 => \JUMP:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\JUMP:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_162 ,
        control_7 => \JUMP:PWMUDB:control_7\ ,
        control_6 => \JUMP:PWMUDB:control_6\ ,
        control_5 => \JUMP:PWMUDB:control_5\ ,
        control_4 => \JUMP:PWMUDB:control_4\ ,
        control_3 => \JUMP:PWMUDB:control_3\ ,
        control_2 => \JUMP:PWMUDB:control_2\ ,
        control_1 => \JUMP:PWMUDB:control_1\ ,
        control_0 => \JUMP:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\DUCK:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DUCK:PWMUDB:runmode_enable\ * \DUCK:PWMUDB:tc_i\
        );
        Output = \DUCK:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\DUCK:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1801) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DUCK:PWMUDB:cmp1_less\
        );
        Output = \DUCK:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\DUCK:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1801) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DUCK:PWMUDB:prevCompare1\ * \DUCK:PWMUDB:cmp1_less\
        );
        Output = \DUCK:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1808, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1801) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DUCK:PWMUDB:runmode_enable\ * \DUCK:PWMUDB:cmp1_less\
        );
        Output = Net_1808 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\DUCK:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1801 ,
        cs_addr_2 => \DUCK:PWMUDB:tc_i\ ,
        cs_addr_1 => \DUCK:PWMUDB:runmode_enable\ ,
        cl0_comb => \DUCK:PWMUDB:cmp1_less\ ,
        z0_comb => \DUCK:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \DUCK:PWMUDB:status_3\ ,
        chain_in => \DUCK:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \DUCK:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\DUCK:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1801 ,
        status_3 => \DUCK:PWMUDB:status_3\ ,
        status_2 => \DUCK:PWMUDB:status_2\ ,
        status_0 => \DUCK:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
datapathcell: Name =\JUMP:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_162 ,
        cs_addr_2 => \JUMP:PWMUDB:tc_i\ ,
        cs_addr_1 => \JUMP:PWMUDB:runmode_enable\ ,
        chain_out => \JUMP:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \JUMP:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\DUCK:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1801) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DUCK:PWMUDB:control_7\
        );
        Output = \DUCK:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\DUCK:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1801 ,
        cs_addr_2 => \DUCK:PWMUDB:tc_i\ ,
        cs_addr_1 => \DUCK:PWMUDB:runmode_enable\ ,
        chain_out => \DUCK:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \DUCK:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\DUCK:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1801 ,
        control_7 => \DUCK:PWMUDB:control_7\ ,
        control_6 => \DUCK:PWMUDB:control_6\ ,
        control_5 => \DUCK:PWMUDB:control_5\ ,
        control_4 => \DUCK:PWMUDB:control_4\ ,
        control_3 => \DUCK:PWMUDB:control_3\ ,
        control_2 => \DUCK:PWMUDB:control_2\ ,
        control_1 => \DUCK:PWMUDB:control_1\ ,
        control_0 => \DUCK:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        chain_out => \Timer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer:TimerUDB:sT32:timerdp:u1\

statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer:TimerUDB:status_3\ ,
        status_2 => \Timer:TimerUDB:status_2\ ,
        status_0 => \Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer:TimerUDB:control_7\ ,
        control_6 => \Timer:TimerUDB:control_6\ ,
        control_5 => \Timer:TimerUDB:control_5\ ,
        control_4 => \Timer:TimerUDB:control_4\ ,
        control_3 => \Timer:TimerUDB:control_3\ ,
        control_2 => \Timer:TimerUDB:control_2\ ,
        control_1 => \Timer:TimerUDB:control_1\ ,
        control_0 => \Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
datapathcell: Name =\Timer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        z0_comb => \Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
        chain_in => \Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1749
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_1749 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_1749 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1176, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = Net_1176 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        chain_in => \Timer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Timer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Timer:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_1749 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1748, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_1748 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_1749 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_1749
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        chain_in => \Timer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Timer:TimerUDB:sT32:timerdp:u3\

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_1749
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_1749 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_1749
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_1756 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_1176 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_RX
        PORT MAP (
            interrupt => Net_1756 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_sw1
        PORT MAP (
            interrupt => Net_2222 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_sw2
        PORT MAP (
            interrupt => Net_2223 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_sw3
        PORT MAP (
            interrupt => Net_2224 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_1702 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_1708 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED2(0)__PA ,
        pad => LED2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED3(0)__PA ,
        pad => LED3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED4(0)__PA ,
        pad => LED4(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = POT1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => POT1(0)__PA ,
        analog_term => Net_1704 ,
        pad => POT1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PWM_to_servo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_to_servo(0)__PA ,
        pin_input => Net_1793 ,
        pad => PWM_to_servo(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_Char:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(0)\__PA ,
        pad => \LCD_Char:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Char:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(1)\__PA ,
        pad => \LCD_Char:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Char:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(2)\__PA ,
        pad => \LCD_Char:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_Char:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(3)\__PA ,
        pad => \LCD_Char:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Char:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(4)\__PA ,
        pad => \LCD_Char:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Char:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(5)\__PA ,
        pad => \LCD_Char:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD_Char:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(6)\__PA ,
        pad => \LCD_Char:LCDPort(6)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PWM_to_servo_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_to_servo_1(0)__PA ,
        pin_input => Net_1808 ,
        pad => PWM_to_servo_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = COL1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => COL1(0)__PA ,
        annotation => Net_43 ,
        pad => COL1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = COL2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => COL2(0)__PA ,
        annotation => Net_52 ,
        pad => COL2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = COL3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => COL3(0)__PA ,
        annotation => Net_62 ,
        pad => COL3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ROW0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ROW0(0)__PA ,
        pad => ROW0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ROW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ROW1(0)__PA ,
        pad => ROW1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ROW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ROW2(0)__PA ,
        pad => ROW2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=3]: 
Pin : Name = SW3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW3(0)__PA ,
        fb => Net_2224 ,
        pad => SW3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(0)__PA ,
        fb => Net_2223 ,
        pad => SW2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        fb => Net_2222 ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__LED1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__LED1_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = ROW3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ROW3(0)__PA ,
        pad => ROW3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Receive(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Receive(0)__PA ,
        fb => Net_1749 ,
        pad => Receive(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Transmit(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Transmit(0)__PA ,
        pin_input => Net_1748 ,
        pad => Transmit(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = POT2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => POT2(0)__PA ,
        analog_term => Net_1705 ,
        pad => POT2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Audio(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Audio(0)__PA ,
        analog_term => Net_3 ,
        pad => Audio(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC:Net_93\ ,
            dclk_0 => \ADC:Net_93_local\ ,
            dclk_glb_1 => Net_162 ,
            dclk_1 => Net_162_local ,
            dclk_glb_2 => Net_1801 ,
            dclk_2 => Net_1801_local ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            dclk_glb_3 => \UART:Net_9\ ,
            dclk_3 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_1706 ,
            vminus => \ADC:Net_20\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_249\ ,
            ext_pin_2 => \ADC:Net_257\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_34\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_1708 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_DAC:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \Timer_DAC:Net_51\ ,
            cmp => \Timer_DAC:Net_261\ ,
            irq => \Timer_DAC:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Timer_audio:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \Timer_audio:Net_51\ ,
            cmp => \Timer_audio:Net_261\ ,
            irq => \Timer_audio:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_1702 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\VDAC:viDAC8\
        PORT MAP (
            vout => Net_3 ,
            iout => \VDAC:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC:vRef_2\
        PORT MAP (
            vout => \ADC:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMux\
        PORT MAP (
            muxin_1 => \ADC:Net_35\ ,
            muxin_0 => \ADC:Net_244\ ,
            vout => \ADC:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMUX
        PORT MAP (
            muxin_1 => Net_1705 ,
            muxin_0 => Net_1704 ,
            vout => Net_1706 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |               LED1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |               LED2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |               LED3(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |               LED4(0) | 
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   1 |   2 |     * |      NONE |      HI_Z_ANALOG |               POT1(0) | Analog(Net_1704)
     |   5 |     * |      NONE |         CMOS_OUT |       PWM_to_servo(0) | In(Net_1793)
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(6)\ | 
     |   7 |     * |      NONE |         CMOS_OUT |     PWM_to_servo_1(0) | In(Net_1808)
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   3 |   1 |     * |      NONE |    OPEN_DRAIN_LO |               COL1(0) | 
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |               COL2(0) | 
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |               COL3(0) | 
     |   5 |     * |      NONE |      RES_PULL_UP |               ROW0(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP |               ROW1(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |               ROW2(0) | 
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
  12 |   3 |     * |      NONE |     HI_Z_DIGITAL |                SW3(0) | FB(Net_2224)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |                SW2(0) | FB(Net_2223)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |                SW1(0) | FB(Net_2222)
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
  15 |   0 |     * |      NONE |      RES_PULL_UP |               ROW3(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |            Receive(0) | FB(Net_1749)
     |   2 |     * |      NONE |         CMOS_OUT |           Transmit(0) | In(Net_1748)
     |   3 |     * |      NONE |      HI_Z_ANALOG |               POT2(0) | Analog(Net_1705)
     |   5 |     * |      NONE |      HI_Z_ANALOG |              Audio(0) | Analog(Net_3)
     |   6 |       |   FALLING |      HI_Z_ANALOG |       \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |       \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.101ms
Digital Placement phase: Elapsed time ==> 2s.126ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "design1_r.vh2" --pcf-path "design1.pco" --des-name "design1" --dsf-path "design1.dsf" --sdc-path "design1.sdc" --lib-path "design1_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.889ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.217ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in design1_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.496ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.267ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.266ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.271ms
API generation phase: Elapsed time ==> 4s.333ms
Dependency generation phase: Elapsed time ==> 0s.022ms
Cleanup phase: Elapsed time ==> 0s.000ms
