

================================================================
== Vivado HLS Report for 'fft_streaming'
================================================================
* Date:           Sat Aug  1 16:08:11 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_proj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.148|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+----------+
    |    Latency    |    Interval   | Pipeline |
    |  min  |  max  |  min  |  max  |   Type   |
    +-------+-------+-------+-------+----------+
    |  18613|  19637|  13314|  14338| dataflow |
    +-------+-------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+-------+-------+-------+-------+---------+
        |                   |                |    Latency    |    Interval   | Pipeline|
        |      Instance     |     Module     |  min  |  max  |  min  |  max  |   Type  |
        +-------------------+----------------+-------+-------+-------+-------+---------+
        |fft_stage_1240_U0  |fft_stage_1240  |    529|    529|    529|    529|   none  |
        |fft_stage_1241_U0  |fft_stage_1241  |    529|    529|    529|    529|   none  |
        |fft_stage_1239_U0  |fft_stage_1239  |    529|    529|    529|    529|   none  |
        |fft_stage_1237_U0  |fft_stage_1237  |    529|    529|    529|    529|   none  |
        |fft_stage_1238_U0  |fft_stage_1238  |    529|    529|    529|    529|   none  |
        |fft_stage_1242_U0  |fft_stage_1242  |    529|    529|    529|    529|   none  |
        |fft_stage_1243_U0  |fft_stage_1243  |    529|    529|    529|    529|   none  |
        |fft_stage_1244_U0  |fft_stage_1244  |    529|    529|    529|    529|   none  |
        |fft_stage245_U0    |fft_stage245    |    529|    529|    529|    529|   none  |
        |fft_stage_1236_U0  |fft_stage_1236  |    529|    529|    529|    529|   none  |
        |bit_reverse235_U0  |bit_reverse235  |  13313|  14337|  13313|  14337|   none  |
        +-------------------+----------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    122|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       18|    234|   26207|  38832|    -|
|Memory           |       40|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    180|    -|
|Register         |        -|      -|      20|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       58|    234|   26227|  39134|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       20|    106|      24|     73|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+-------+------+------+-----+
    |      Instance     |     Module     | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------+----------------+---------+-------+------+------+-----+
    |bit_reverse235_U0  |bit_reverse235  |        0|      0|   118|   206|    0|
    |fft_stage245_U0    |fft_stage245    |        2|     24|  2558|  3821|    0|
    |fft_stage_1236_U0  |fft_stage_1236  |        0|     18|  2343|  3274|    0|
    |fft_stage_1237_U0  |fft_stage_1237  |        2|     24|  2645|  3941|    0|
    |fft_stage_1238_U0  |fft_stage_1238  |        2|     24|  2646|  3943|    0|
    |fft_stage_1239_U0  |fft_stage_1239  |        2|     24|  2647|  3942|    0|
    |fft_stage_1240_U0  |fft_stage_1240  |        2|     24|  2648|  3944|    0|
    |fft_stage_1241_U0  |fft_stage_1241  |        2|     24|  2649|  3944|    0|
    |fft_stage_1242_U0  |fft_stage_1242  |        2|     24|  2650|  3942|    0|
    |fft_stage_1243_U0  |fft_stage_1243  |        2|     24|  2651|  3939|    0|
    |fft_stage_1244_U0  |fft_stage_1244  |        2|     24|  2652|  3936|    0|
    +-------------------+----------------+---------+-------+------+------+-----+
    |Total              |                |       18|    234| 26207| 38832|    0|
    +-------------------+----------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Stage_R_0_U  |fft_streaming_Staudo  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_0_U  |fft_streaming_Staudo  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_1_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_2_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_3_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_4_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_5_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_6_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_7_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_8_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_R_9_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_1_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_2_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_3_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_4_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_5_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_6_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_7_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_8_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    |Stage_I_9_U  |fft_streaming_Stavdy  |        2|  0|   0|    0|  1024|   32|     2|        65536|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                      |       40|  0|   0|    0| 20480|  640|    40|      1310720|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_Stage_I_0        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_1        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_2        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_3        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_4        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_5        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_6        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_7        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_8        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_9        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_0        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_1        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_2        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_3        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_4        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_5        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_6        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_7        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_8        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_9        |    and   |      0|  0|   2|           1|           1|
    |ap_idle                          |    and   |      0|  0|   2|           1|           1|
    |bit_reverse235_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage245_U0_ap_start         |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1236_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1236_U0_ap_start       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1237_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1237_U0_ap_start       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1238_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1238_U0_ap_start       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1239_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1239_U0_ap_start       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1240_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1240_U0_ap_start       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1241_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1241_U0_ap_start       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1242_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1242_U0_ap_start       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1243_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1243_U0_ap_start       |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1244_U0_ap_continue    |    and   |      0|  0|   2|           1|           1|
    |fft_stage_1244_U0_ap_start       |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_0  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_1  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_2  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_3  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_4  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_5  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_6  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_7  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_8  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_9  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_0  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_1  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_2  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_3  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_4  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_5  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_6  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_7  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_8  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_9  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 122|          61|          61|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_Stage_I_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_8  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_9  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_8  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_9  |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 180|         40|   20|         40|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_Stage_I_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_8  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_9  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_8  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_9  |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 20|   0|   20|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_start        |  in |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_done         | out |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_ready        | out |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_idle         | out |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | fft_streaming | return value |
|X_R_address0    | out |   10|  ap_memory |      X_R      |     array    |
|X_R_ce0         | out |    1|  ap_memory |      X_R      |     array    |
|X_R_d0          | out |   32|  ap_memory |      X_R      |     array    |
|X_R_q0          |  in |   32|  ap_memory |      X_R      |     array    |
|X_R_we0         | out |    1|  ap_memory |      X_R      |     array    |
|X_R_address1    | out |   10|  ap_memory |      X_R      |     array    |
|X_R_ce1         | out |    1|  ap_memory |      X_R      |     array    |
|X_R_d1          | out |   32|  ap_memory |      X_R      |     array    |
|X_R_q1          |  in |   32|  ap_memory |      X_R      |     array    |
|X_R_we1         | out |    1|  ap_memory |      X_R      |     array    |
|X_I_address0    | out |   10|  ap_memory |      X_I      |     array    |
|X_I_ce0         | out |    1|  ap_memory |      X_I      |     array    |
|X_I_d0          | out |   32|  ap_memory |      X_I      |     array    |
|X_I_q0          |  in |   32|  ap_memory |      X_I      |     array    |
|X_I_we0         | out |    1|  ap_memory |      X_I      |     array    |
|X_I_address1    | out |   10|  ap_memory |      X_I      |     array    |
|X_I_ce1         | out |    1|  ap_memory |      X_I      |     array    |
|X_I_d1          | out |   32|  ap_memory |      X_I      |     array    |
|X_I_q1          |  in |   32|  ap_memory |      X_I      |     array    |
|X_I_we1         | out |    1|  ap_memory |      X_I      |     array    |
|OUT_R_address0  | out |   10|  ap_memory |     OUT_R     |     array    |
|OUT_R_ce0       | out |    1|  ap_memory |     OUT_R     |     array    |
|OUT_R_d0        | out |   32|  ap_memory |     OUT_R     |     array    |
|OUT_R_q0        |  in |   32|  ap_memory |     OUT_R     |     array    |
|OUT_R_we0       | out |    1|  ap_memory |     OUT_R     |     array    |
|OUT_R_address1  | out |   10|  ap_memory |     OUT_R     |     array    |
|OUT_R_ce1       | out |    1|  ap_memory |     OUT_R     |     array    |
|OUT_R_d1        | out |   32|  ap_memory |     OUT_R     |     array    |
|OUT_R_q1        |  in |   32|  ap_memory |     OUT_R     |     array    |
|OUT_R_we1       | out |    1|  ap_memory |     OUT_R     |     array    |
|OUT_I_address0  | out |   10|  ap_memory |     OUT_I     |     array    |
|OUT_I_ce0       | out |    1|  ap_memory |     OUT_I     |     array    |
|OUT_I_d0        | out |   32|  ap_memory |     OUT_I     |     array    |
|OUT_I_q0        |  in |   32|  ap_memory |     OUT_I     |     array    |
|OUT_I_we0       | out |    1|  ap_memory |     OUT_I     |     array    |
|OUT_I_address1  | out |   10|  ap_memory |     OUT_I     |     array    |
|OUT_I_ce1       | out |    1|  ap_memory |     OUT_I     |     array    |
|OUT_I_d1        | out |   32|  ap_memory |     OUT_I     |     array    |
|OUT_I_q1        |  in |   32|  ap_memory |     OUT_I     |     array    |
|OUT_I_we1       | out |    1|  ap_memory |     OUT_I     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%Stage_R_0 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 23 'alloca' 'Stage_R_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%Stage_R_1 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 24 'alloca' 'Stage_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%Stage_R_2 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 25 'alloca' 'Stage_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%Stage_R_3 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 26 'alloca' 'Stage_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%Stage_R_4 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 27 'alloca' 'Stage_R_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%Stage_R_5 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 28 'alloca' 'Stage_R_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%Stage_R_6 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 29 'alloca' 'Stage_R_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%Stage_R_7 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 30 'alloca' 'Stage_R_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%Stage_R_8 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 31 'alloca' 'Stage_R_8' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%Stage_R_9 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 32 'alloca' 'Stage_R_9' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%Stage_I_0 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 33 'alloca' 'Stage_I_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%Stage_I_1 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 34 'alloca' 'Stage_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%Stage_I_2 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 35 'alloca' 'Stage_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%Stage_I_3 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 36 'alloca' 'Stage_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%Stage_I_4 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 37 'alloca' 'Stage_I_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%Stage_I_5 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 38 'alloca' 'Stage_I_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%Stage_I_6 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 39 'alloca' 'Stage_I_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%Stage_I_7 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 40 'alloca' 'Stage_I_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%Stage_I_8 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 41 'alloca' 'Stage_I_8' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%Stage_I_9 = alloca [1024 x float], align 4" [src/music.cpp:226]   --->   Operation 42 'alloca' 'Stage_I_9' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 43 [2/2] (0.00ns)   --->   "call fastcc void @bit_reverse235([1024 x float]* %X_R, [1024 x float]* %X_I, [1024 x float]* %Stage_R_0, [1024 x float]* %Stage_I_0)" [src/music.cpp:230]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.00ns)   --->   "call fastcc void @bit_reverse235([1024 x float]* %X_R, [1024 x float]* %X_I, [1024 x float]* %Stage_R_0, [1024 x float]* %Stage_I_0)" [src/music.cpp:230]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage.1236([1024 x float]* %Stage_R_0, [1024 x float]* %Stage_I_0, [1024 x float]* %Stage_R_1, [1024 x float]* %Stage_I_1)" [src/music.cpp:234]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage.1236([1024 x float]* %Stage_R_0, [1024 x float]* %Stage_I_0, [1024 x float]* %Stage_R_1, [1024 x float]* %Stage_I_1)" [src/music.cpp:234]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage.1237([1024 x float]* %Stage_R_1, [1024 x float]* %Stage_I_1, [1024 x float]* %Stage_R_2, [1024 x float]* %Stage_I_2)" [src/music.cpp:234]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 48 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage.1237([1024 x float]* %Stage_R_1, [1024 x float]* %Stage_I_1, [1024 x float]* %Stage_R_2, [1024 x float]* %Stage_I_2)" [src/music.cpp:234]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 49 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage.1238([1024 x float]* %Stage_R_2, [1024 x float]* %Stage_I_2, [1024 x float]* %Stage_R_3, [1024 x float]* %Stage_I_3)" [src/music.cpp:234]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 50 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage.1238([1024 x float]* %Stage_R_2, [1024 x float]* %Stage_I_2, [1024 x float]* %Stage_R_3, [1024 x float]* %Stage_I_3)" [src/music.cpp:234]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 51 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage.1239([1024 x float]* %Stage_R_3, [1024 x float]* %Stage_I_3, [1024 x float]* %Stage_R_4, [1024 x float]* %Stage_I_4)" [src/music.cpp:234]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 52 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage.1239([1024 x float]* %Stage_R_3, [1024 x float]* %Stage_I_3, [1024 x float]* %Stage_R_4, [1024 x float]* %Stage_I_4)" [src/music.cpp:234]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 53 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage.1240([1024 x float]* %Stage_R_4, [1024 x float]* %Stage_I_4, [1024 x float]* %Stage_R_5, [1024 x float]* %Stage_I_5)" [src/music.cpp:234]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 54 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage.1240([1024 x float]* %Stage_R_4, [1024 x float]* %Stage_I_4, [1024 x float]* %Stage_R_5, [1024 x float]* %Stage_I_5)" [src/music.cpp:234]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 55 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage.1241([1024 x float]* %Stage_R_5, [1024 x float]* %Stage_I_5, [1024 x float]* %Stage_R_6, [1024 x float]* %Stage_I_6)" [src/music.cpp:234]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 56 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage.1241([1024 x float]* %Stage_R_5, [1024 x float]* %Stage_I_5, [1024 x float]* %Stage_R_6, [1024 x float]* %Stage_I_6)" [src/music.cpp:234]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 57 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage.1242([1024 x float]* %Stage_R_6, [1024 x float]* %Stage_I_6, [1024 x float]* %Stage_R_7, [1024 x float]* %Stage_I_7)" [src/music.cpp:234]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 58 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage.1242([1024 x float]* %Stage_R_6, [1024 x float]* %Stage_I_6, [1024 x float]* %Stage_R_7, [1024 x float]* %Stage_I_7)" [src/music.cpp:234]   --->   Operation 58 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 59 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage.1243([1024 x float]* %Stage_R_7, [1024 x float]* %Stage_I_7, [1024 x float]* %Stage_R_8, [1024 x float]* %Stage_I_8)" [src/music.cpp:234]   --->   Operation 59 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 60 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage.1243([1024 x float]* %Stage_R_7, [1024 x float]* %Stage_I_7, [1024 x float]* %Stage_R_8, [1024 x float]* %Stage_I_8)" [src/music.cpp:234]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 61 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage.1244([1024 x float]* %Stage_R_8, [1024 x float]* %Stage_I_8, [1024 x float]* %Stage_R_9, [1024 x float]* %Stage_I_9)" [src/music.cpp:234]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 62 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage.1244([1024 x float]* %Stage_R_8, [1024 x float]* %Stage_I_8, [1024 x float]* %Stage_R_9, [1024 x float]* %Stage_I_9)" [src/music.cpp:234]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 63 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage245([1024 x float]* %Stage_R_9, [1024 x float]* %Stage_I_9, [1024 x float]* %OUT_R, [1024 x float]* %OUT_I)" [src/music.cpp:236]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [src/music.cpp:225]   --->   Operation 64 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 65 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage245([1024 x float]* %Stage_R_9, [1024 x float]* %Stage_I_9, [1024 x float]* %OUT_R, [1024 x float]* %OUT_I)" [src/music.cpp:236]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 66 [1/1] (0.00ns)   --->   "ret void" [src/music.cpp:237]   --->   Operation 66 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OUT_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_real277]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag269]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real276]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag268]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real275]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag267]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real274]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag266]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real273]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag265]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real272]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag264]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real271]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag263]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real270]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag262]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Stage_R_0                  (alloca              ) [ 00111000000000000000000]
Stage_R_1                  (alloca              ) [ 00111110000000000000000]
Stage_R_2                  (alloca              ) [ 00111111100000000000000]
Stage_R_3                  (alloca              ) [ 00111111111000000000000]
Stage_R_4                  (alloca              ) [ 00111111111110000000000]
Stage_R_5                  (alloca              ) [ 00111111111111100000000]
Stage_R_6                  (alloca              ) [ 00111111111111111000000]
Stage_R_7                  (alloca              ) [ 00111111111111111110000]
Stage_R_8                  (alloca              ) [ 00111111111111111111100]
Stage_R_9                  (alloca              ) [ 00111111111111111111111]
Stage_I_0                  (alloca              ) [ 00111000000000000000000]
Stage_I_1                  (alloca              ) [ 00111110000000000000000]
Stage_I_2                  (alloca              ) [ 00111111100000000000000]
Stage_I_3                  (alloca              ) [ 00111111111000000000000]
Stage_I_4                  (alloca              ) [ 00111111111110000000000]
Stage_I_5                  (alloca              ) [ 00111111111111100000000]
Stage_I_6                  (alloca              ) [ 00111111111111111000000]
Stage_I_7                  (alloca              ) [ 00111111111111111110000]
Stage_I_8                  (alloca              ) [ 00111111111111111111100]
Stage_I_9                  (alloca              ) [ 00111111111111111111111]
call_ln230                 (call                ) [ 00000000000000000000000]
call_ln234                 (call                ) [ 00000000000000000000000]
call_ln234                 (call                ) [ 00000000000000000000000]
call_ln234                 (call                ) [ 00000000000000000000000]
call_ln234                 (call                ) [ 00000000000000000000000]
call_ln234                 (call                ) [ 00000000000000000000000]
call_ln234                 (call                ) [ 00000000000000000000000]
call_ln234                 (call                ) [ 00000000000000000000000]
call_ln234                 (call                ) [ 00000000000000000000000]
call_ln234                 (call                ) [ 00000000000000000000000]
specdataflowpipeline_ln225 (specdataflowpipeline) [ 00000000000000000000000]
call_ln236                 (call                ) [ 00000000000000000000000]
ret_ln237                  (ret                 ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_R">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="W_real277">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real277"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W_imag269">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag269"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="W_real276">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real276"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="W_imag268">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag268"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="W_real275">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real275"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="W_imag267">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag267"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="W_real274">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real274"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="W_imag266">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag266"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="W_real273">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real273"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="W_imag265">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag265"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="W_real272">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real272"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="W_imag264">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag264"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="W_real271">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real271"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="W_imag263">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag263"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="W_real270">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real270"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="W_imag262">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag262"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="W_real">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="W_imag">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit_reverse235"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.1236"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.1237"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.1238"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.1239"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.1240"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.1241"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.1242"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.1243"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.1244"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage245"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="Stage_R_0_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="Stage_R_1_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="Stage_R_2_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="Stage_R_3_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="Stage_R_4_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="Stage_R_5_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_5/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="Stage_R_6_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_6/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="Stage_R_7_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_7/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="Stage_R_8_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_8/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="Stage_R_9_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_9/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="Stage_I_0_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="Stage_I_1_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="Stage_I_2_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="Stage_I_3_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_3/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="Stage_I_4_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_4/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="Stage_I_5_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_5/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="Stage_I_6_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_6/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="Stage_I_7_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_7/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="Stage_I_8_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_8/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="Stage_I_9_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_9/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fft_stage_1240_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="5" bw="32" slack="0"/>
<pin id="163" dir="0" index="6" bw="32" slack="0"/>
<pin id="164" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln234/11 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fft_stage_1241_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="5" bw="32" slack="0"/>
<pin id="175" dir="0" index="6" bw="32" slack="0"/>
<pin id="176" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln234/13 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fft_stage_1239_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="5" bw="32" slack="0"/>
<pin id="187" dir="0" index="6" bw="32" slack="0"/>
<pin id="188" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln234/9 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fft_stage_1237_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="5" bw="32" slack="0"/>
<pin id="199" dir="0" index="6" bw="32" slack="0"/>
<pin id="200" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln234/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fft_stage_1238_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="5" bw="32" slack="0"/>
<pin id="211" dir="0" index="6" bw="32" slack="0"/>
<pin id="212" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln234/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fft_stage_1242_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="5" bw="32" slack="0"/>
<pin id="223" dir="0" index="6" bw="32" slack="0"/>
<pin id="224" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln234/15 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fft_stage_1243_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="5" bw="32" slack="0"/>
<pin id="235" dir="0" index="6" bw="32" slack="0"/>
<pin id="236" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln234/17 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fft_stage_1244_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="5" bw="32" slack="0"/>
<pin id="247" dir="0" index="6" bw="32" slack="0"/>
<pin id="248" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln234/19 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fft_stage245_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="3" bw="32" slack="0"/>
<pin id="257" dir="0" index="4" bw="32" slack="0"/>
<pin id="258" dir="0" index="5" bw="32" slack="0"/>
<pin id="259" dir="0" index="6" bw="32" slack="0"/>
<pin id="260" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln236/21 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fft_stage_1236_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="272" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln234/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_bit_reverse235_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="0" index="3" bw="32" slack="0"/>
<pin id="279" dir="0" index="4" bw="32" slack="0"/>
<pin id="280" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln230/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="44" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="44" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="44" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="44" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="44" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="156" pin=5"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="156" pin=6"/></net>

<net id="177"><net_src comp="58" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="168" pin=6"/></net>

<net id="189"><net_src comp="54" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="180" pin=5"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="180" pin=6"/></net>

<net id="201"><net_src comp="50" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="8" pin="0"/><net_sink comp="192" pin=5"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="192" pin=6"/></net>

<net id="213"><net_src comp="52" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="204" pin=5"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="204" pin=6"/></net>

<net id="225"><net_src comp="60" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="216" pin=5"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="216" pin=6"/></net>

<net id="237"><net_src comp="62" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="228" pin=5"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="228" pin=6"/></net>

<net id="249"><net_src comp="64" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="240" pin=5"/></net>

<net id="251"><net_src comp="38" pin="0"/><net_sink comp="240" pin=6"/></net>

<net id="261"><net_src comp="66" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="4" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="263"><net_src comp="6" pin="0"/><net_sink comp="252" pin=4"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="252" pin=5"/></net>

<net id="265"><net_src comp="42" pin="0"/><net_sink comp="252" pin=6"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="0" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="2" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="284"><net_src comp="76" pin="1"/><net_sink comp="274" pin=3"/></net>

<net id="285"><net_src comp="116" pin="1"/><net_sink comp="274" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_R | {21 22 }
	Port: OUT_I | {21 22 }
	Port: W_real277 | {}
	Port: W_imag269 | {}
	Port: W_real276 | {}
	Port: W_imag268 | {}
	Port: W_real275 | {}
	Port: W_imag267 | {}
	Port: W_real274 | {}
	Port: W_imag266 | {}
	Port: W_real273 | {}
	Port: W_imag265 | {}
	Port: W_real272 | {}
	Port: W_imag264 | {}
	Port: W_real271 | {}
	Port: W_imag263 | {}
	Port: W_real270 | {}
	Port: W_imag262 | {}
	Port: W_real | {}
	Port: W_imag | {}
 - Input state : 
	Port: fft_streaming : X_R | {1 2 }
	Port: fft_streaming : X_I | {1 2 }
	Port: fft_streaming : W_real277 | {5 6 }
	Port: fft_streaming : W_imag269 | {5 6 }
	Port: fft_streaming : W_real276 | {7 8 }
	Port: fft_streaming : W_imag268 | {7 8 }
	Port: fft_streaming : W_real275 | {9 10 }
	Port: fft_streaming : W_imag267 | {9 10 }
	Port: fft_streaming : W_real274 | {11 12 }
	Port: fft_streaming : W_imag266 | {11 12 }
	Port: fft_streaming : W_real273 | {13 14 }
	Port: fft_streaming : W_imag265 | {13 14 }
	Port: fft_streaming : W_real272 | {15 16 }
	Port: fft_streaming : W_imag264 | {15 16 }
	Port: fft_streaming : W_real271 | {17 18 }
	Port: fft_streaming : W_imag263 | {17 18 }
	Port: fft_streaming : W_real270 | {19 20 }
	Port: fft_streaming : W_imag262 | {19 20 }
	Port: fft_streaming : W_real | {21 22 }
	Port: fft_streaming : W_imag | {21 22 }
  - Chain level:
	State 1
		call_ln230 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|
|          | grp_fft_stage_1240_fu_156 |    24   |  10.614 |   2553  |   3780  |
|          | grp_fft_stage_1241_fu_168 |    24   |  10.614 |   2553  |   3780  |
|          | grp_fft_stage_1239_fu_180 |    24   |  10.614 |   2553  |   3778  |
|          | grp_fft_stage_1237_fu_192 |    24   |  10.614 |   2553  |   3777  |
|          | grp_fft_stage_1238_fu_204 |    24   |  10.614 |   2553  |   3777  |
|   call   | grp_fft_stage_1242_fu_216 |    24   |  10.614 |   2553  |   3776  |
|          | grp_fft_stage_1243_fu_228 |    24   |  10.614 |   2553  |   3775  |
|          | grp_fft_stage_1244_fu_240 |    24   |  10.614 |   2553  |   3771  |
|          |  grp_fft_stage245_fu_252  |    24   |  10.614 |   2521  |   3715  |
|          | grp_fft_stage_1236_fu_266 |    18   |  7.076  |   2099  |   3045  |
|          | grp_bit_reverse235_fu_274 |    0    |  9.028  |   261   |   135   |
|----------|---------------------------|---------|---------|---------|---------|
|   Total  |                           |   234   |  111.63 |  25305  |  37109  |
|----------|---------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|Stage_I_0|    2   |    0   |    0   |    0   |
|Stage_I_1|    2   |    0   |    0   |    0   |
|Stage_I_2|    2   |    0   |    0   |    0   |
|Stage_I_3|    2   |    0   |    0   |    0   |
|Stage_I_4|    2   |    0   |    0   |    0   |
|Stage_I_5|    2   |    0   |    0   |    0   |
|Stage_I_6|    2   |    0   |    0   |    0   |
|Stage_I_7|    2   |    0   |    0   |    0   |
|Stage_I_8|    2   |    0   |    0   |    0   |
|Stage_I_9|    2   |    0   |    0   |    0   |
|Stage_R_0|    2   |    0   |    0   |    0   |
|Stage_R_1|    2   |    0   |    0   |    0   |
|Stage_R_2|    2   |    0   |    0   |    0   |
|Stage_R_3|    2   |    0   |    0   |    0   |
|Stage_R_4|    2   |    0   |    0   |    0   |
|Stage_R_5|    2   |    0   |    0   |    0   |
|Stage_R_6|    2   |    0   |    0   |    0   |
|Stage_R_7|    2   |    0   |    0   |    0   |
|Stage_R_8|    2   |    0   |    0   |    0   |
|Stage_R_9|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |   40   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   234  |   111  |  25305 |  37109 |    -   |
|   Memory  |   40   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   40   |   234  |   111  |  25305 |  37109 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
