

================================================================
== Synthesis Summary Report of 'conv_accel'
================================================================
+ General Information: 
    * Date:           Wed Dec 10 12:26:44 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        conv_accel_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |                 Modules                | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |          |            |            |     |
    |                 & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |+ conv_accel                            |     -|  0.00|      953|  9.530e+03|         -|      954|     -|        no|  2 (~0%)|  27 (~0%)|  4727 (~0%)|  5679 (~0%)|    -|
    | + conv_accel_Pipeline_VITIS_LOOP_19_1  |     -|  0.00|      911|  9.110e+03|         -|      911|     -|        no|        -|  27 (~0%)|  3025 (~0%)|  3996 (~0%)|    -|
    |  o VITIS_LOOP_19_1                     |    II|  7.30|      909|  9.090e+03|        42|       28|    32|       yes|        -|         -|           -|           -|    -|
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_r_1  | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | input_r_2  | 0x14   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | weights_1  | 0x1c   | 32    | W      | Data signal of weights           |                                                                      |
| s_axi_control | weights_2  | 0x20   | 32    | W      | Data signal of weights           |                                                                      |
| s_axi_control | bias_1     | 0x28   | 32    | W      | Data signal of bias              |                                                                      |
| s_axi_control | bias_2     | 0x2c   | 32    | W      | Data signal of bias              |                                                                      |
| s_axi_control | output_r_1 | 0x34   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | output_r_2 | 0x38   | 32    | W      | Data signal of output_r          |                                                                      |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| input    | inout     | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| weights  | inout     | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| bias     | inout     | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| output   | inout     | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                             |
+----------+---------------+-----------+----------+-------------------------------------+
| input    | m_axi_gmem    | interface |          |                                     |
| input    | s_axi_control | interface | offset   |                                     |
| weights  | m_axi_gmem    | interface |          |                                     |
| weights  | s_axi_control | register  | offset   | name=weights_1 offset=0x1c range=32 |
| weights  | s_axi_control | register  | offset   | name=weights_2 offset=0x20 range=32 |
| bias     | m_axi_gmem    | interface |          |                                     |
| bias     | s_axi_control | register  | offset   | name=bias_1 offset=0x28 range=32    |
| bias     | s_axi_control | register  | offset   | name=bias_2 offset=0x2c range=32    |
| output   | m_axi_gmem    | interface |          |                                     |
| output   | s_axi_control | interface | offset   |                                     |
+----------+---------------+-----------+----------+-------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+----------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location        |
+--------------+-----------+--------+-------+-----------------+----------------------+
| m_axi_gmem   | read      | 27     | 16    |                 |                      |
| m_axi_gmem   | write     | 32     | 16    | VITIS_LOOP_19_1 | conv_accel.cpp:19:19 |
+--------------+-----------+--------+-------+-----------------+----------------------+

* All M_AXI Variable Accesses
+--------------+----------+----------------------+-----------+--------------+--------+-----------------+----------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location      | Direction | Burst Status | Length | Loop            | Loop Location        | Resolution | Problem                                                                                               |
+--------------+----------+----------------------+-----------+--------------+--------+-----------------+----------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem   |          | conv_accel.cpp:19:19 | read      | Fail         |        |                 |                      | 214-224    | Could not burst due to multiple potential reads to the same bundle in the same region.                |
| m_axi_gmem   | bias     | conv_accel.cpp:21:16 | read      | Widen Fail   |        | VITIS_LOOP_19_1 | conv_accel.cpp:19:19 | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | bias     | conv_accel.cpp:21:16 | read      | Inferred     | 32     | VITIS_LOOP_19_1 | conv_accel.cpp:19:19 |            |                                                                                                       |
| m_axi_gmem   | weights  | conv_accel.cpp:24:29 | read      | Widen Fail   |        | VITIS_LOOP_19_1 | conv_accel.cpp:19:19 | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | weights  | conv_accel.cpp:24:29 | read      | Inferred     | 864    | VITIS_LOOP_19_1 | conv_accel.cpp:19:19 |            |                                                                                                       |
| m_axi_gmem   | output   | conv_accel.cpp:28:20 | write     | Widen Fail   |        | VITIS_LOOP_19_1 | conv_accel.cpp:19:19 | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | output   | conv_accel.cpp:28:20 | write     | Inferred     | 32     | VITIS_LOOP_19_1 | conv_accel.cpp:19:19 |            |                                                                                                       |
+--------------+----------+----------------------+-----------+--------------+--------+-----------------+----------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+-------------+-----+-----------+---------+
| Name                                   | DSP | Pragma | Variable    | Op  | Impl      | Latency |
+----------------------------------------+-----+--------+-------------+-----+-----------+---------+
| + conv_accel                           | 27  |        |             |     |           |         |
|  + conv_accel_Pipeline_VITIS_LOOP_19_1 | 27  |        |             |     |           |         |
|    add_ln19_fu_857_p2                  |     |        | add_ln19    | add | fabric    | 0       |
|    add_ln21_1_fu_893_p2                |     |        | add_ln21_1  | add | fabric    | 0       |
|    add_ln21_fu_873_p2                  |     |        | add_ln21    | add | fabric    | 0       |
|    add_ln24_fu_903_p2                  |     |        | add_ln24    | add | fabric    | 0       |
|    mac_muladd_16s_16s_24ns_24_4_1_U1   | 1   |        | mul_ln24    | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U1   | 1   |        | add_ln24_27 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U2   | 1   |        | mul_ln24_1  | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U2   | 1   |        | add_ln24_28 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U3   | 1   |        | mul_ln24_2  | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U3   | 1   |        | add_ln24_29 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U4   | 1   |        | mul_ln24_3  | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U4   | 1   |        | add_ln24_30 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U5   | 1   |        | mul_ln24_4  | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U5   | 1   |        | add_ln24_31 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U6   | 1   |        | mul_ln24_5  | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U6   | 1   |        | add_ln24_32 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U7   | 1   |        | mul_ln24_6  | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U7   | 1   |        | add_ln24_33 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U8   | 1   |        | mul_ln24_7  | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U8   | 1   |        | add_ln24_34 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U9   | 1   |        | mul_ln24_8  | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U9   | 1   |        | add_ln24_35 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U10  | 1   |        | mul_ln24_9  | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U10  | 1   |        | add_ln24_36 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U11  | 1   |        | mul_ln24_10 | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U11  | 1   |        | add_ln24_37 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U12  | 1   |        | mul_ln24_11 | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U12  | 1   |        | add_ln24_38 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U13  | 1   |        | mul_ln24_12 | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U13  | 1   |        | add_ln24_39 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U14  | 1   |        | mul_ln24_13 | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U14  | 1   |        | add_ln24_40 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U15  | 1   |        | mul_ln24_14 | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U15  | 1   |        | add_ln24_41 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U16  | 1   |        | mul_ln24_15 | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U16  | 1   |        | add_ln24_42 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U17  | 1   |        | mul_ln24_16 | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U17  | 1   |        | add_ln24_43 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U18  | 1   |        | mul_ln24_17 | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U18  | 1   |        | add_ln24_44 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U19  | 1   |        | mul_ln24_18 | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U19  | 1   |        | add_ln24_45 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U20  | 1   |        | mul_ln24_19 | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U20  | 1   |        | add_ln24_46 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U21  | 1   |        | mul_ln24_20 | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U21  | 1   |        | add_ln24_47 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U22  | 1   |        | mul_ln24_21 | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U22  | 1   |        | add_ln24_48 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U23  | 1   |        | mul_ln24_22 | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U23  | 1   |        | add_ln24_49 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U24  | 1   |        | mul_ln24_23 | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U24  | 1   |        | add_ln24_50 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U25  | 1   |        | mul_ln24_24 | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U25  | 1   |        | add_ln24_51 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U26  | 1   |        | mul_ln24_25 | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U26  | 1   |        | add_ln24_52 | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U27  | 1   |        | mul_ln24_26 | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U27  | 1   |        | add_ln24_53 | add | dsp_slice | 3       |
+----------------------------------------+-----+--------+-------------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + conv_accel      |           |           | 2    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 2    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------+------------------------------------------+
| Type      | Options                           | Location                                 |
+-----------+-----------------------------------+------------------------------------------+
| interface | mode=s_axilite port=return        | conv_accel.cpp:12 in conv_accel, return  |
| interface | mode=m_axi depth=27 port=input    | conv_accel.cpp:13 in conv_accel, input   |
| interface | mode=m_axi depth=288 port=weights | conv_accel.cpp:14 in conv_accel, weights |
| interface | mode=m_axi depth=32 port=bias     | conv_accel.cpp:15 in conv_accel, bias    |
| interface | mode=m_axi depth=32 port=output   | conv_accel.cpp:16 in conv_accel, output  |
| pipeline  |                                   | conv_accel.cpp:20 in conv_accel          |
+-----------+-----------------------------------+------------------------------------------+


