{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512393500908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512393500919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 15:18:20 2017 " "Processing started: Mon Dec 04 15:18:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512393500919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512393500919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512393500919 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1512393501744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512393538038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512393538038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512393538043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512393538043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u1.v 1 1 " "Found 1 design units, including 1 entities, in source file u1.v" { { "Info" "ISGN_ENTITY_NAME" "1 u1 " "Found entity 1: u1" {  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512393538047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512393538047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512393538123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u1 u1:t " "Elaborating entity \"u1\" for hierarchy \"u1:t\"" {  } { { "project.v" "t" { Text "E:/Guc/CSEN 605 Digital System Design/project/project.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512393538128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 u1.v(64) " "Verilog HDL assignment warning at u1.v(64): truncated value with size 32 to match size of target (5)" {  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512393538132 "|project|u1:t"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d u1.v(72) " "Verilog HDL Always Construct warning at u1.v(72): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512393538132 "|project|u1:t"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rightShiftReg u1.v(111) " "Verilog HDL Always Construct warning at u1.v(111): variable \"rightShiftReg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512393538133 "|project|u1:t"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "transmit u1.v(70) " "Verilog HDL Always Construct warning at u1.v(70): inferring latch(es) for variable \"transmit\", which holds its previous value in one or more paths through the always construct" {  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512393538133 "|project|u1:t"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d u1.v(70) " "Verilog HDL Always Construct warning at u1.v(70): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512393538133 "|project|u1:t"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] u1.v(70) " "Inferred latch for \"d\[0\]\" at u1.v(70)" {  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512393538133 "|project|u1:t"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] u1.v(70) " "Inferred latch for \"d\[1\]\" at u1.v(70)" {  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512393538133 "|project|u1:t"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] u1.v(70) " "Inferred latch for \"d\[2\]\" at u1.v(70)" {  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512393538133 "|project|u1:t"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] u1.v(70) " "Inferred latch for \"d\[3\]\" at u1.v(70)" {  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512393538133 "|project|u1:t"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] u1.v(70) " "Inferred latch for \"d\[4\]\" at u1.v(70)" {  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512393538133 "|project|u1:t"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] u1.v(70) " "Inferred latch for \"d\[5\]\" at u1.v(70)" {  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512393538133 "|project|u1:t"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] u1.v(70) " "Inferred latch for \"d\[6\]\" at u1.v(70)" {  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512393538133 "|project|u1:t"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] u1.v(70) " "Inferred latch for \"d\[7\]\" at u1.v(70)" {  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512393538134 "|project|u1:t"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmit u1.v(70) " "Inferred latch for \"transmit\" at u1.v(70)" {  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512393538134 "|project|u1:t"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512393539742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "u1:t\|transmit " "Latch u1:t\|transmit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA u1:t\|state " "Ports D and ENA on the latch are fed by the same signal u1:t\|state" {  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512393539763 ""}  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512393539763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "u1:t\|d\[0\] " "Latch u1:t\|d\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr19 " "Ports D and ENA on the latch are fed by the same signal WideOr19" {  } { { "project.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/project.v" 156 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512393539763 ""}  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512393539763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "u1:t\|d\[1\] " "Latch u1:t\|d\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "project.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/project.v" 156 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512393539764 ""}  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512393539764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "u1:t\|d\[2\] " "Latch u1:t\|d\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr17 " "Ports D and ENA on the latch are fed by the same signal WideOr17" {  } { { "project.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/project.v" 156 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512393539764 ""}  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512393539764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "u1:t\|d\[3\] " "Latch u1:t\|d\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr16 " "Ports D and ENA on the latch are fed by the same signal WideOr16" {  } { { "project.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/project.v" 156 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512393539764 ""}  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512393539764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "u1:t\|d\[4\] " "Latch u1:t\|d\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in\[0\] " "Ports D and ENA on the latch are fed by the same signal in\[0\]" {  } { { "project.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/project.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512393539765 ""}  } { { "u1.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/u1.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512393539765 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512393540300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512393542199 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512393542199 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "project.v" "" { Text "E:/Guc/CSEN 605 Digital System Design/project/project.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512393542414 "|project|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512393542414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512393542415 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512393542415 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512393542415 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512393542415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "783 " "Peak virtual memory: 783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512393542517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 15:19:02 2017 " "Processing ended: Mon Dec 04 15:19:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512393542517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512393542517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512393542517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512393542517 ""}
