#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Dec 19 10:20:47 2019
# Process ID: 10916
# Current directory: D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7772 D:\K7_FMC_PCIE\K7FMC_PCIEDMA_DEMO\xilinx\kc705\KC705_Gen2x8If128\axi_spi_xcross\axi_spi.xpr
# Log file: D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/vivado.log
# Journal file: D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/axi_spi_top/axi_spi_top.bd}
create_bd_design "PCIEBridge"
current_bd_design [get_bd_designs axi_spi_top]
close_bd_design [get_bd_designs axi_spi_top]
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.1 axi_fifo_mm_s_0
endgroup
delete_bd_objs [get_bd_cells axi_fifo_mm_s_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_0
endgroup
create_bd_cell -type module -reference KC705_Gen2x8If128 KC705_Gen2x8If128_0
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_0
endgroup
open_bd_design {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/PCIEBridge/PCIEBridge.bd}
open_bd_design {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/PCIEBridge/PCIEBridge.bd}
startgroup
create_bd_port -dir I -type clk FIFO_DATA_CLK
set_property CONFIG.FREQ_HZ 250000000 [get_bd_ports FIFO_DATA_CLK]
endgroup
set_property location {-258 -329} [get_bd_ports FIFO_DATA_CLK]
set_property location {1.5 488 -185} [get_bd_cells axis_data_fifo_0]
create_bd_port -dir I -from 127 -to 0 FIFO_RX_DATA
startgroup
copy_bd_objs /  [get_bd_ports {FIFO_RX_DATA}]
set_property location {-57 -142} [get_bd_ports FIFO_RX_DATA1]
endgroup
set_property name FIFO_TX_DATA [get_bd_ports FIFO_RX_DATA1]
create_bd_port -dir I STATUS_rLen
create_bd_port -dir I STATUS_rCount
create_bd_port -dir I STATUS_rState
set_property location {-52 -228} [get_bd_ports FIFO_DATA_CLK]
set_property location {1 490 -257} [get_bd_cells axis_data_fifo_0]
set_property location {-45 -334} [get_bd_ports STATUS_rCount]
make_wrapper -files [get_files D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/PCIEBridge/PCIEBridge.bd] -fileset [get_filesets sources_1] -inst_template
open_bd_design {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/PCIEBridge/PCIEBridge.bd}
delete_bd_objs [get_bd_cells axis_data_fifo_0]
save_bd_design
