Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 24 13:54:21 2019
| Host         : LAPTOP-EJFRRBCR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: I2C_m0/CLK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: display_m0/CLK_1K_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.233       -7.963                      7                  132        0.205        0.000                      0                  132        3.000        0.000                       0                    94  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -2.233       -7.963                      7                  113        0.205        0.000                      0                  113        4.500        0.000                       0                    68  
  clk_out2_clk_wiz_0      196.103        0.000                      0                   19        0.238        0.000                      0                   19       13.360        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            7  Failing Endpoints,  Worst Slack       -2.233ns,  Total Violation       -7.963ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.233ns  (required time - arrival time)
  Source:                 scan_seg_m0/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_seg_m0/C_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.207ns  (logic 5.739ns (47.015%)  route 6.468ns (52.985%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.570    -0.921    scan_seg_m0/clk_out1
    SLICE_X9Y2           FDRE                                         r  scan_seg_m0/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  scan_seg_m0/data_reg[5]/Q
                         net (fo=27, routed)          0.703     0.238    scan_seg_m0/data_0[5]
    SLICE_X9Y2           LUT2 (Prop_lut2_I1_O)        0.124     0.362 r  scan_seg_m0/C_out1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.362    scan_seg_m0/C_out1_carry__0_i_3_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.912 r  scan_seg_m0/C_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.912    scan_seg_m0/C_out1_carry__0_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.026 r  scan_seg_m0/C_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.026    scan_seg_m0/C_out1_carry__1_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.339 r  scan_seg_m0/C_out1_carry__2/O[3]
                         net (fo=3, routed)           0.368     1.707    scan_seg_m0/C_out1_carry__2_n_4
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.306     2.013 r  scan_seg_m0/C_out1__52_carry__2_i_10/O
                         net (fo=3, routed)           0.451     2.464    scan_seg_m0/C_out1__52_carry__2_i_10_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I3_O)        0.124     2.588 r  scan_seg_m0/C_out1__52_carry__2_i_2/O
                         net (fo=1, routed)           0.624     3.212    scan_seg_m0/C_out1__52_carry__2_i_2_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.616 r  scan_seg_m0/C_out1__52_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.616    scan_seg_m0/C_out1__52_carry__2_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.939 r  scan_seg_m0/C_out1__52_carry__3/O[1]
                         net (fo=12, routed)          1.168     5.107    scan_seg_m0/C_out1__52_carry__3_n_6
    SLICE_X7Y2           LUT4 (Prop_lut4_I1_O)        0.306     5.413 r  scan_seg_m0/C_out1__108_carry_i_6/O
                         net (fo=1, routed)           0.000     5.413    scan_seg_m0/C_out1__108_carry_i_6_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.963 r  scan_seg_m0/C_out1__108_carry/CO[3]
                         net (fo=1, routed)           0.000     5.963    scan_seg_m0/C_out1__108_carry_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.297 r  scan_seg_m0/C_out1__108_carry__0/O[1]
                         net (fo=3, routed)           0.868     7.165    scan_seg_m0/C_out1__108_carry__0_n_6
    SLICE_X7Y7           LUT4 (Prop_lut4_I1_O)        0.303     7.468 r  scan_seg_m0/C_out1__139_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.468    scan_seg_m0/C_out1__139_carry__1_i_7_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.018 r  scan_seg_m0/C_out1__139_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.018    scan_seg_m0/C_out1__139_carry__1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.175 r  scan_seg_m0/C_out1__139_carry__2/CO[1]
                         net (fo=4, routed)           0.339     8.514    scan_seg_m0/C_out1__139_carry__2_n_2
    SLICE_X6Y9           LUT3 (Prop_lut3_I2_O)        0.329     8.843 r  scan_seg_m0/C_out[3]_i_13/O
                         net (fo=3, routed)           0.184     9.027    scan_seg_m0/C_out[3]_i_13_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  scan_seg_m0/C_out[3]_i_14/O
                         net (fo=4, routed)           0.316     9.467    scan_seg_m0/C_out[3]_i_14_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I3_O)        0.124     9.591 r  scan_seg_m0/C_out[3]_i_12/O
                         net (fo=3, routed)           1.007    10.598    scan_seg_m0/C_out[3]_i_12_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.124    10.722 r  scan_seg_m0/C_out[3]_i_5/O
                         net (fo=3, routed)           0.440    11.162    scan_seg_m0/C_out[3]_i_5_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I4_O)        0.124    11.286 r  scan_seg_m0/C_out[1]_i_1/O
                         net (fo=1, routed)           0.000    11.286    scan_seg_m0/C_out[1]_i_1_n_0
    SLICE_X4Y10          FDRE                                         r  scan_seg_m0/C_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.515     8.542    scan_seg_m0/clk_out1
    SLICE_X4Y10          FDRE                                         r  scan_seg_m0/C_out_reg[1]/C
                         clock pessimism              0.563     9.104    
                         clock uncertainty           -0.082     9.022    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.031     9.053    scan_seg_m0/C_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                 -2.233    

Slack (VIOLATED) :        -2.218ns  (required time - arrival time)
  Source:                 scan_seg_m0/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_seg_m0/C_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.192ns  (logic 5.739ns (47.072%)  route 6.453ns (52.928%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.570    -0.921    scan_seg_m0/clk_out1
    SLICE_X9Y2           FDRE                                         r  scan_seg_m0/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  scan_seg_m0/data_reg[5]/Q
                         net (fo=27, routed)          0.703     0.238    scan_seg_m0/data_0[5]
    SLICE_X9Y2           LUT2 (Prop_lut2_I1_O)        0.124     0.362 r  scan_seg_m0/C_out1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.362    scan_seg_m0/C_out1_carry__0_i_3_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.912 r  scan_seg_m0/C_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.912    scan_seg_m0/C_out1_carry__0_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.026 r  scan_seg_m0/C_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.026    scan_seg_m0/C_out1_carry__1_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.339 r  scan_seg_m0/C_out1_carry__2/O[3]
                         net (fo=3, routed)           0.368     1.707    scan_seg_m0/C_out1_carry__2_n_4
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.306     2.013 r  scan_seg_m0/C_out1__52_carry__2_i_10/O
                         net (fo=3, routed)           0.451     2.464    scan_seg_m0/C_out1__52_carry__2_i_10_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I3_O)        0.124     2.588 r  scan_seg_m0/C_out1__52_carry__2_i_2/O
                         net (fo=1, routed)           0.624     3.212    scan_seg_m0/C_out1__52_carry__2_i_2_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.616 r  scan_seg_m0/C_out1__52_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.616    scan_seg_m0/C_out1__52_carry__2_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.939 r  scan_seg_m0/C_out1__52_carry__3/O[1]
                         net (fo=12, routed)          1.168     5.107    scan_seg_m0/C_out1__52_carry__3_n_6
    SLICE_X7Y2           LUT4 (Prop_lut4_I1_O)        0.306     5.413 r  scan_seg_m0/C_out1__108_carry_i_6/O
                         net (fo=1, routed)           0.000     5.413    scan_seg_m0/C_out1__108_carry_i_6_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.963 r  scan_seg_m0/C_out1__108_carry/CO[3]
                         net (fo=1, routed)           0.000     5.963    scan_seg_m0/C_out1__108_carry_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.297 r  scan_seg_m0/C_out1__108_carry__0/O[1]
                         net (fo=3, routed)           0.868     7.165    scan_seg_m0/C_out1__108_carry__0_n_6
    SLICE_X7Y7           LUT4 (Prop_lut4_I1_O)        0.303     7.468 r  scan_seg_m0/C_out1__139_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.468    scan_seg_m0/C_out1__139_carry__1_i_7_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.018 r  scan_seg_m0/C_out1__139_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.018    scan_seg_m0/C_out1__139_carry__1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.175 r  scan_seg_m0/C_out1__139_carry__2/CO[1]
                         net (fo=4, routed)           0.339     8.514    scan_seg_m0/C_out1__139_carry__2_n_2
    SLICE_X6Y9           LUT3 (Prop_lut3_I2_O)        0.329     8.843 r  scan_seg_m0/C_out[3]_i_13/O
                         net (fo=3, routed)           0.184     9.027    scan_seg_m0/C_out[3]_i_13_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  scan_seg_m0/C_out[3]_i_14/O
                         net (fo=4, routed)           0.316     9.467    scan_seg_m0/C_out[3]_i_14_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I3_O)        0.124     9.591 r  scan_seg_m0/C_out[3]_i_12/O
                         net (fo=3, routed)           1.007    10.598    scan_seg_m0/C_out[3]_i_12_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.124    10.722 r  scan_seg_m0/C_out[3]_i_5/O
                         net (fo=3, routed)           0.426    11.148    scan_seg_m0/C_out[3]_i_5_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.124    11.272 r  scan_seg_m0/C_out[2]_i_1/O
                         net (fo=1, routed)           0.000    11.272    scan_seg_m0/C_out[2]_i_1_n_0
    SLICE_X5Y10          FDRE                                         r  scan_seg_m0/C_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.515     8.542    scan_seg_m0/clk_out1
    SLICE_X5Y10          FDRE                                         r  scan_seg_m0/C_out_reg[2]/C
                         clock pessimism              0.563     9.104    
                         clock uncertainty           -0.082     9.022    
    SLICE_X5Y10          FDRE (Setup_fdre_C_D)        0.031     9.053    scan_seg_m0/C_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                 -2.218    

Slack (VIOLATED) :        -2.069ns  (required time - arrival time)
  Source:                 scan_seg_m0/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_seg_m0/C_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.042ns  (logic 5.739ns (47.657%)  route 6.303ns (52.343%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.570    -0.921    scan_seg_m0/clk_out1
    SLICE_X9Y2           FDRE                                         r  scan_seg_m0/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  scan_seg_m0/data_reg[5]/Q
                         net (fo=27, routed)          0.703     0.238    scan_seg_m0/data_0[5]
    SLICE_X9Y2           LUT2 (Prop_lut2_I1_O)        0.124     0.362 r  scan_seg_m0/C_out1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.362    scan_seg_m0/C_out1_carry__0_i_3_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.912 r  scan_seg_m0/C_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.912    scan_seg_m0/C_out1_carry__0_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.026 r  scan_seg_m0/C_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.026    scan_seg_m0/C_out1_carry__1_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.339 r  scan_seg_m0/C_out1_carry__2/O[3]
                         net (fo=3, routed)           0.368     1.707    scan_seg_m0/C_out1_carry__2_n_4
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.306     2.013 r  scan_seg_m0/C_out1__52_carry__2_i_10/O
                         net (fo=3, routed)           0.451     2.464    scan_seg_m0/C_out1__52_carry__2_i_10_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I3_O)        0.124     2.588 r  scan_seg_m0/C_out1__52_carry__2_i_2/O
                         net (fo=1, routed)           0.624     3.212    scan_seg_m0/C_out1__52_carry__2_i_2_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.616 r  scan_seg_m0/C_out1__52_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.616    scan_seg_m0/C_out1__52_carry__2_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.939 r  scan_seg_m0/C_out1__52_carry__3/O[1]
                         net (fo=12, routed)          1.168     5.107    scan_seg_m0/C_out1__52_carry__3_n_6
    SLICE_X7Y2           LUT4 (Prop_lut4_I1_O)        0.306     5.413 r  scan_seg_m0/C_out1__108_carry_i_6/O
                         net (fo=1, routed)           0.000     5.413    scan_seg_m0/C_out1__108_carry_i_6_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.963 r  scan_seg_m0/C_out1__108_carry/CO[3]
                         net (fo=1, routed)           0.000     5.963    scan_seg_m0/C_out1__108_carry_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.297 r  scan_seg_m0/C_out1__108_carry__0/O[1]
                         net (fo=3, routed)           0.868     7.165    scan_seg_m0/C_out1__108_carry__0_n_6
    SLICE_X7Y7           LUT4 (Prop_lut4_I1_O)        0.303     7.468 r  scan_seg_m0/C_out1__139_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.468    scan_seg_m0/C_out1__139_carry__1_i_7_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.018 r  scan_seg_m0/C_out1__139_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.018    scan_seg_m0/C_out1__139_carry__1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.175 r  scan_seg_m0/C_out1__139_carry__2/CO[1]
                         net (fo=4, routed)           0.339     8.514    scan_seg_m0/C_out1__139_carry__2_n_2
    SLICE_X6Y9           LUT3 (Prop_lut3_I2_O)        0.329     8.843 r  scan_seg_m0/C_out[3]_i_13/O
                         net (fo=3, routed)           0.184     9.027    scan_seg_m0/C_out[3]_i_13_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  scan_seg_m0/C_out[3]_i_14/O
                         net (fo=4, routed)           0.177     9.327    scan_seg_m0/C_out[3]_i_14_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.124     9.451 r  scan_seg_m0/C_out[3]_i_11/O
                         net (fo=3, routed)           0.839    10.290    scan_seg_m0/C_out[3]_i_11_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.124    10.414 r  scan_seg_m0/C_out[3]_i_3/O
                         net (fo=3, routed)           0.584    10.998    scan_seg_m0/C_out[3]_i_3_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.122 r  scan_seg_m0/C_out[3]_i_1/O
                         net (fo=1, routed)           0.000    11.122    scan_seg_m0/C_out[3]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  scan_seg_m0/C_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.515     8.542    scan_seg_m0/clk_out1
    SLICE_X5Y9           FDRE                                         r  scan_seg_m0/C_out_reg[3]/C
                         clock pessimism              0.563     9.104    
                         clock uncertainty           -0.082     9.022    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.031     9.053    scan_seg_m0/C_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                 -2.069    

Slack (VIOLATED) :        -0.591ns  (required time - arrival time)
  Source:                 scan_seg_m0/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_seg_m0/D_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.565ns  (logic 5.140ns (48.649%)  route 5.425ns (51.351%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 8.545 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.570    -0.921    scan_seg_m0/clk_out1
    SLICE_X8Y0           FDRE                                         r  scan_seg_m0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  scan_seg_m0/data_reg[3]/Q
                         net (fo=27, routed)          0.880     0.477    scan_seg_m0/data_0[3]
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.124     0.601 r  scan_seg_m0/D_out1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.601    scan_seg_m0/D_out1_carry__0_i_4_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.114 r  scan_seg_m0/D_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    scan_seg_m0/D_out1_carry__0_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.429 r  scan_seg_m0/D_out1_carry__1/O[3]
                         net (fo=22, routed)          0.880     2.309    scan_seg_m0/D_out1_carry__1_n_4
    SLICE_X5Y6           LUT3 (Prop_lut3_I0_O)        0.307     2.616 r  scan_seg_m0/D_out1__33_carry_i_1/O
                         net (fo=1, routed)           0.353     2.969    scan_seg_m0/D_out1__33_carry_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.365 r  scan_seg_m0/D_out1__33_carry/CO[3]
                         net (fo=1, routed)           0.000     3.365    scan_seg_m0/D_out1__33_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.688 r  scan_seg_m0/D_out1__33_carry__0/O[1]
                         net (fo=4, routed)           0.446     4.133    scan_seg_m0/D_out1__33_carry__0_n_6
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.306     4.439 r  scan_seg_m0/D_out1__62_carry__0_i_4/O
                         net (fo=1, routed)           0.324     4.763    scan_seg_m0/D_out1__62_carry__0_i_4_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     5.378 r  scan_seg_m0/D_out1__62_carry__0/O[3]
                         net (fo=3, routed)           0.599     5.977    scan_seg_m0/D_out1__62_carry__0_n_4
    SLICE_X4Y6           LUT4 (Prop_lut4_I2_O)        0.306     6.283 r  scan_seg_m0/D_out1__87_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.283    scan_seg_m0/D_out1__87_carry__1_i_5_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.684 r  scan_seg_m0/D_out1__87_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.684    scan_seg_m0/D_out1__87_carry__1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.955 r  scan_seg_m0/D_out1__87_carry__2/CO[0]
                         net (fo=6, routed)           0.498     7.453    scan_seg_m0/D_out1__87_carry__2_n_3
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.373     7.826 r  scan_seg_m0/D_out[3]_i_8/O
                         net (fo=3, routed)           0.428     8.254    scan_seg_m0/D_out[3]_i_8_n_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.124     8.378 r  scan_seg_m0/D_out[3]_i_4/O
                         net (fo=3, routed)           0.857     9.235    scan_seg_m0/D_out[3]_i_4_n_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I4_O)        0.124     9.359 r  scan_seg_m0/D_out[1]_i_2/O
                         net (fo=1, routed)           0.162     9.521    scan_seg_m0/D_out[1]_i_2_n_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.124     9.645 r  scan_seg_m0/D_out[1]_i_1/O
                         net (fo=1, routed)           0.000     9.645    scan_seg_m0/D_out[1]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  scan_seg_m0/D_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.518     8.545    scan_seg_m0/clk_out1
    SLICE_X0Y7           FDRE                                         r  scan_seg_m0/D_out_reg[1]/C
                         clock pessimism              0.563     9.107    
                         clock uncertainty           -0.082     9.025    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.029     9.054    scan_seg_m0/D_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                 -0.591    

Slack (VIOLATED) :        -0.490ns  (required time - arrival time)
  Source:                 scan_seg_m0/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_seg_m0/D_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.464ns  (logic 5.219ns (49.874%)  route 5.245ns (50.126%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.570    -0.921    scan_seg_m0/clk_out1
    SLICE_X8Y0           FDRE                                         r  scan_seg_m0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  scan_seg_m0/data_reg[3]/Q
                         net (fo=27, routed)          0.880     0.477    scan_seg_m0/data_0[3]
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.124     0.601 r  scan_seg_m0/D_out1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.601    scan_seg_m0/D_out1_carry__0_i_4_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.114 r  scan_seg_m0/D_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    scan_seg_m0/D_out1_carry__0_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.429 r  scan_seg_m0/D_out1_carry__1/O[3]
                         net (fo=22, routed)          0.880     2.309    scan_seg_m0/D_out1_carry__1_n_4
    SLICE_X5Y6           LUT3 (Prop_lut3_I0_O)        0.307     2.616 r  scan_seg_m0/D_out1__33_carry_i_1/O
                         net (fo=1, routed)           0.353     2.969    scan_seg_m0/D_out1__33_carry_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.365 r  scan_seg_m0/D_out1__33_carry/CO[3]
                         net (fo=1, routed)           0.000     3.365    scan_seg_m0/D_out1__33_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.688 r  scan_seg_m0/D_out1__33_carry__0/O[1]
                         net (fo=4, routed)           0.446     4.133    scan_seg_m0/D_out1__33_carry__0_n_6
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.306     4.439 r  scan_seg_m0/D_out1__62_carry__0_i_4/O
                         net (fo=1, routed)           0.324     4.763    scan_seg_m0/D_out1__62_carry__0_i_4_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     5.378 r  scan_seg_m0/D_out1__62_carry__0/O[3]
                         net (fo=3, routed)           0.599     5.977    scan_seg_m0/D_out1__62_carry__0_n_4
    SLICE_X4Y6           LUT4 (Prop_lut4_I2_O)        0.306     6.283 r  scan_seg_m0/D_out1__87_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.283    scan_seg_m0/D_out1__87_carry__1_i_5_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.684 r  scan_seg_m0/D_out1__87_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.684    scan_seg_m0/D_out1__87_carry__1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.955 r  scan_seg_m0/D_out1__87_carry__2/CO[0]
                         net (fo=6, routed)           0.498     7.453    scan_seg_m0/D_out1__87_carry__2_n_3
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.373     7.826 r  scan_seg_m0/D_out[3]_i_8/O
                         net (fo=3, routed)           0.432     8.259    scan_seg_m0/D_out[3]_i_8_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.119     8.378 r  scan_seg_m0/D_out[3]_i_6/O
                         net (fo=3, routed)           0.834     9.212    scan_seg_m0/D_out[3]_i_6_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I4_O)        0.332     9.544 r  scan_seg_m0/D_out[3]_i_1/O
                         net (fo=1, routed)           0.000     9.544    scan_seg_m0/D_out[3]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  scan_seg_m0/D_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.516     8.543    scan_seg_m0/clk_out1
    SLICE_X5Y7           FDRE                                         r  scan_seg_m0/D_out_reg[3]/C
                         clock pessimism              0.563     9.105    
                         clock uncertainty           -0.082     9.023    
    SLICE_X5Y7           FDRE (Setup_fdre_C_D)        0.031     9.054    scan_seg_m0/D_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                 -0.490    

Slack (VIOLATED) :        -0.340ns  (required time - arrival time)
  Source:                 scan_seg_m0/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_seg_m0/D_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.315ns  (logic 5.219ns (50.597%)  route 5.096ns (49.403%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.570    -0.921    scan_seg_m0/clk_out1
    SLICE_X8Y0           FDRE                                         r  scan_seg_m0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  scan_seg_m0/data_reg[3]/Q
                         net (fo=27, routed)          0.880     0.477    scan_seg_m0/data_0[3]
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.124     0.601 r  scan_seg_m0/D_out1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.601    scan_seg_m0/D_out1_carry__0_i_4_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.114 r  scan_seg_m0/D_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    scan_seg_m0/D_out1_carry__0_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.429 r  scan_seg_m0/D_out1_carry__1/O[3]
                         net (fo=22, routed)          0.880     2.309    scan_seg_m0/D_out1_carry__1_n_4
    SLICE_X5Y6           LUT3 (Prop_lut3_I0_O)        0.307     2.616 r  scan_seg_m0/D_out1__33_carry_i_1/O
                         net (fo=1, routed)           0.353     2.969    scan_seg_m0/D_out1__33_carry_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.365 r  scan_seg_m0/D_out1__33_carry/CO[3]
                         net (fo=1, routed)           0.000     3.365    scan_seg_m0/D_out1__33_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.688 r  scan_seg_m0/D_out1__33_carry__0/O[1]
                         net (fo=4, routed)           0.446     4.133    scan_seg_m0/D_out1__33_carry__0_n_6
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.306     4.439 r  scan_seg_m0/D_out1__62_carry__0_i_4/O
                         net (fo=1, routed)           0.324     4.763    scan_seg_m0/D_out1__62_carry__0_i_4_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     5.378 r  scan_seg_m0/D_out1__62_carry__0/O[3]
                         net (fo=3, routed)           0.599     5.977    scan_seg_m0/D_out1__62_carry__0_n_4
    SLICE_X4Y6           LUT4 (Prop_lut4_I2_O)        0.306     6.283 r  scan_seg_m0/D_out1__87_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.283    scan_seg_m0/D_out1__87_carry__1_i_5_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.684 r  scan_seg_m0/D_out1__87_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.684    scan_seg_m0/D_out1__87_carry__1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.955 r  scan_seg_m0/D_out1__87_carry__2/CO[0]
                         net (fo=6, routed)           0.498     7.453    scan_seg_m0/D_out1__87_carry__2_n_3
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.373     7.826 r  scan_seg_m0/D_out[3]_i_8/O
                         net (fo=3, routed)           0.432     8.259    scan_seg_m0/D_out[3]_i_8_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.119     8.378 r  scan_seg_m0/D_out[3]_i_6/O
                         net (fo=3, routed)           0.685     9.062    scan_seg_m0/D_out[3]_i_6_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.332     9.394 r  scan_seg_m0/D_out[2]_i_1/O
                         net (fo=1, routed)           0.000     9.394    scan_seg_m0/D_out[2]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  scan_seg_m0/D_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.516     8.543    scan_seg_m0/clk_out1
    SLICE_X5Y7           FDRE                                         r  scan_seg_m0/D_out_reg[2]/C
                         clock pessimism              0.563     9.105    
                         clock uncertainty           -0.082     9.023    
    SLICE_X5Y7           FDRE (Setup_fdre_C_D)        0.031     9.054    scan_seg_m0/D_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 -0.340    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 scan_seg_m0/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_seg_m0/C_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.059ns  (logic 5.235ns (52.045%)  route 4.824ns (47.955%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.570    -0.921    scan_seg_m0/clk_out1
    SLICE_X9Y2           FDRE                                         r  scan_seg_m0/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  scan_seg_m0/data_reg[5]/Q
                         net (fo=27, routed)          0.703     0.238    scan_seg_m0/data_0[5]
    SLICE_X9Y2           LUT2 (Prop_lut2_I1_O)        0.124     0.362 r  scan_seg_m0/C_out1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.362    scan_seg_m0/C_out1_carry__0_i_3_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.912 r  scan_seg_m0/C_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.912    scan_seg_m0/C_out1_carry__0_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.026 r  scan_seg_m0/C_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.026    scan_seg_m0/C_out1_carry__1_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.339 r  scan_seg_m0/C_out1_carry__2/O[3]
                         net (fo=3, routed)           0.368     1.707    scan_seg_m0/C_out1_carry__2_n_4
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.306     2.013 r  scan_seg_m0/C_out1__52_carry__2_i_10/O
                         net (fo=3, routed)           0.451     2.464    scan_seg_m0/C_out1__52_carry__2_i_10_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I3_O)        0.124     2.588 r  scan_seg_m0/C_out1__52_carry__2_i_2/O
                         net (fo=1, routed)           0.624     3.212    scan_seg_m0/C_out1__52_carry__2_i_2_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.616 r  scan_seg_m0/C_out1__52_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.616    scan_seg_m0/C_out1__52_carry__2_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.939 r  scan_seg_m0/C_out1__52_carry__3/O[1]
                         net (fo=12, routed)          1.168     5.107    scan_seg_m0/C_out1__52_carry__3_n_6
    SLICE_X7Y2           LUT4 (Prop_lut4_I1_O)        0.306     5.413 r  scan_seg_m0/C_out1__108_carry_i_6/O
                         net (fo=1, routed)           0.000     5.413    scan_seg_m0/C_out1__108_carry_i_6_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.963 r  scan_seg_m0/C_out1__108_carry/CO[3]
                         net (fo=1, routed)           0.000     5.963    scan_seg_m0/C_out1__108_carry_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.297 r  scan_seg_m0/C_out1__108_carry__0/O[1]
                         net (fo=3, routed)           0.868     7.165    scan_seg_m0/C_out1__108_carry__0_n_6
    SLICE_X7Y7           LUT4 (Prop_lut4_I1_O)        0.303     7.468 r  scan_seg_m0/C_out1__139_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.468    scan_seg_m0/C_out1__139_carry__1_i_7_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.018 r  scan_seg_m0/C_out1__139_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.018    scan_seg_m0/C_out1__139_carry__1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.175 r  scan_seg_m0/C_out1__139_carry__2/CO[1]
                         net (fo=4, routed)           0.642     8.817    scan_seg_m0/C_out1__139_carry__2_n_2
    SLICE_X6Y8           LUT4 (Prop_lut4_I0_O)        0.321     9.138 r  scan_seg_m0/C_out[0]_i_1/O
                         net (fo=1, routed)           0.000     9.138    scan_seg_m0/C_out[0]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  scan_seg_m0/C_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.516     8.543    scan_seg_m0/clk_out1
    SLICE_X6Y8           FDRE                                         r  scan_seg_m0/C_out_reg[0]/C
                         clock pessimism              0.563     9.105    
                         clock uncertainty           -0.082     9.023    
    SLICE_X6Y8           FDRE (Setup_fdre_C_D)        0.092     9.115    scan_seg_m0/C_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 scan_seg_m0/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_seg_m0/D_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 4.768ns (53.918%)  route 4.075ns (46.082%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 8.545 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.570    -0.921    scan_seg_m0/clk_out1
    SLICE_X8Y0           FDRE                                         r  scan_seg_m0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  scan_seg_m0/data_reg[3]/Q
                         net (fo=27, routed)          0.880     0.477    scan_seg_m0/data_0[3]
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.124     0.601 r  scan_seg_m0/D_out1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.601    scan_seg_m0/D_out1_carry__0_i_4_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.114 r  scan_seg_m0/D_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.114    scan_seg_m0/D_out1_carry__0_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.429 r  scan_seg_m0/D_out1_carry__1/O[3]
                         net (fo=22, routed)          0.880     2.309    scan_seg_m0/D_out1_carry__1_n_4
    SLICE_X5Y6           LUT3 (Prop_lut3_I0_O)        0.307     2.616 r  scan_seg_m0/D_out1__33_carry_i_1/O
                         net (fo=1, routed)           0.353     2.969    scan_seg_m0/D_out1__33_carry_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.365 r  scan_seg_m0/D_out1__33_carry/CO[3]
                         net (fo=1, routed)           0.000     3.365    scan_seg_m0/D_out1__33_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.688 r  scan_seg_m0/D_out1__33_carry__0/O[1]
                         net (fo=4, routed)           0.446     4.133    scan_seg_m0/D_out1__33_carry__0_n_6
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.306     4.439 r  scan_seg_m0/D_out1__62_carry__0_i_4/O
                         net (fo=1, routed)           0.324     4.763    scan_seg_m0/D_out1__62_carry__0_i_4_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     5.378 r  scan_seg_m0/D_out1__62_carry__0/O[3]
                         net (fo=3, routed)           0.599     5.977    scan_seg_m0/D_out1__62_carry__0_n_4
    SLICE_X4Y6           LUT4 (Prop_lut4_I2_O)        0.306     6.283 r  scan_seg_m0/D_out1__87_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.283    scan_seg_m0/D_out1__87_carry__1_i_5_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.684 r  scan_seg_m0/D_out1__87_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.684    scan_seg_m0/D_out1__87_carry__1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.955 r  scan_seg_m0/D_out1__87_carry__2/CO[0]
                         net (fo=6, routed)           0.594     7.550    scan_seg_m0/D_out1__87_carry__2_n_3
    SLICE_X1Y8           LUT4 (Prop_lut4_I0_O)        0.373     7.923 r  scan_seg_m0/D_out[0]_i_1/O
                         net (fo=1, routed)           0.000     7.923    scan_seg_m0/D_out[0]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  scan_seg_m0/D_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.518     8.545    scan_seg_m0/clk_out1
    SLICE_X1Y8           FDRE                                         r  scan_seg_m0/D_out_reg[0]/C
                         clock pessimism              0.563     9.107    
                         clock uncertainty           -0.082     9.025    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)        0.029     9.054    scan_seg_m0/D_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 scan_seg_m0/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_seg_m0/B_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.363ns  (logic 1.790ns (21.404%)  route 6.573ns (78.596%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.569    -0.922    scan_seg_m0/clk_out1
    SLICE_X11Y4          FDRE                                         r  scan_seg_m0/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  scan_seg_m0/data_reg[12]/Q
                         net (fo=30, routed)          1.615     1.149    scan_seg_m0/data_0[12]
    SLICE_X0Y3           LUT5 (Prop_lut5_I1_O)        0.152     1.301 r  scan_seg_m0/B_out[3]_i_19/O
                         net (fo=4, routed)           0.485     1.787    scan_seg_m0/B_out[3]_i_19_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.326     2.113 r  scan_seg_m0/A_out[3]_i_11/O
                         net (fo=7, routed)           0.469     2.581    scan_seg_m0/A_out[3]_i_11_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I4_O)        0.124     2.705 r  scan_seg_m0/B_out[3]_i_15/O
                         net (fo=11, routed)          1.259     3.964    scan_seg_m0/B_out[3]_i_15_n_0
    SLICE_X9Y7           LUT3 (Prop_lut3_I2_O)        0.152     4.116 r  scan_seg_m0/A_out[3]_i_10/O
                         net (fo=1, routed)           0.862     4.978    scan_seg_m0/A_out[3]_i_10_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.332     5.310 r  scan_seg_m0/A_out[3]_i_7/O
                         net (fo=4, routed)           0.455     5.765    scan_seg_m0/A_out[3]_i_7_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I4_O)        0.124     5.889 r  scan_seg_m0/B_out[3]_i_2/O
                         net (fo=3, routed)           1.428     7.317    scan_seg_m0/B_out[3]_i_2_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.124     7.441 r  scan_seg_m0/B_out[1]_i_1/O
                         net (fo=1, routed)           0.000     7.441    scan_seg_m0/B_out[1]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  scan_seg_m0/B_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.519     8.546    scan_seg_m0/clk_out1
    SLICE_X0Y5           FDRE                                         r  scan_seg_m0/B_out_reg[1]/C
                         clock pessimism              0.563     9.108    
                         clock uncertainty           -0.082     9.026    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.029     9.055    scan_seg_m0/B_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.055    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 scan_seg_m0/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_seg_m0/A_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 1.782ns (21.432%)  route 6.533ns (78.568%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 8.545 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.569    -0.922    scan_seg_m0/clk_out1
    SLICE_X11Y4          FDRE                                         r  scan_seg_m0/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  scan_seg_m0/data_reg[12]/Q
                         net (fo=30, routed)          1.615     1.149    scan_seg_m0/data_0[12]
    SLICE_X0Y3           LUT5 (Prop_lut5_I1_O)        0.152     1.301 r  scan_seg_m0/B_out[3]_i_19/O
                         net (fo=4, routed)           0.485     1.787    scan_seg_m0/B_out[3]_i_19_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.326     2.113 r  scan_seg_m0/A_out[3]_i_11/O
                         net (fo=7, routed)           0.788     2.901    scan_seg_m0/A_out[3]_i_11_n_0
    SLICE_X3Y4           LUT3 (Prop_lut3_I2_O)        0.150     3.051 r  scan_seg_m0/B_out[3]_i_16/O
                         net (fo=3, routed)           0.687     3.738    scan_seg_m0/B_out[3]_i_16_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I1_O)        0.326     4.064 r  scan_seg_m0/B_out[3]_i_10/O
                         net (fo=3, routed)           0.477     4.541    scan_seg_m0/B_out[3]_i_10_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     4.665 r  scan_seg_m0/B_out[3]_i_4/O
                         net (fo=9, routed)           1.265     5.930    scan_seg_m0/B_out[3]_i_4_n_0
    SLICE_X8Y7           LUT3 (Prop_lut3_I2_O)        0.124     6.054 r  scan_seg_m0/A_out[3]_i_2/O
                         net (fo=4, routed)           1.215     7.269    scan_seg_m0/A_out[3]_i_2_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.124     7.393 r  scan_seg_m0/A_out[2]_i_1/O
                         net (fo=1, routed)           0.000     7.393    scan_seg_m0/p_0_in[2]
    SLICE_X2Y8           FDRE                                         r  scan_seg_m0/A_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.518     8.545    scan_seg_m0/clk_out1
    SLICE_X2Y8           FDRE                                         r  scan_seg_m0/A_out_reg[2]/C
                         clock pessimism              0.563     9.107    
                         clock uncertainty           -0.082     9.025    
    SLICE_X2Y8           FDRE (Setup_fdre_C_D)        0.077     9.102    scan_seg_m0/A_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  1.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 spi_m0/rxd_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_m0/rxd_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.363%)  route 0.127ns (40.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.596    -0.566    spi_m0/clk_out1
    SLICE_X0Y0           FDRE                                         r  spi_m0/rxd_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  spi_m0/rxd_cnt_reg[3]/Q
                         net (fo=3, routed)           0.127    -0.297    spi_m0/rxd_cnt_reg__0[3]
    SLICE_X0Y1           LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  spi_m0/rxd_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.252    spi_m0/mcu_read_done
    SLICE_X0Y1           FDRE                                         r  spi_m0/rxd_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.867    -0.802    spi_m0/clk_out1
    SLICE_X0Y1           FDRE                                         r  spi_m0/rxd_flag_reg/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.092    -0.458    spi_m0/rxd_flag_reg
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 spi_m0/txd_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_m0/txd_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.596    -0.566    spi_m0/clk_out1
    SLICE_X1Y1           FDRE                                         r  spi_m0/txd_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  spi_m0/txd_cnt_reg[3]/Q
                         net (fo=4, routed)           0.168    -0.256    spi_m0/txd_cnt_reg[3]_0[3]
    SLICE_X1Y1           LUT5 (Prop_lut5_I3_O)        0.042    -0.214 r  spi_m0/txd_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    spi_m0/txd_cnt[4]_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  spi_m0/txd_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.867    -0.802    spi_m0/clk_out1
    SLICE_X1Y1           FDRE                                         r  spi_m0/txd_cnt_reg[4]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.107    -0.459    spi_m0/txd_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 spi_m0/spi_receive_sck_r0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_m0/spi_receive_sck_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.990%)  route 0.195ns (58.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.595    -0.567    spi_m0/clk_out1
    SLICE_X1Y6           FDRE                                         r  spi_m0/spi_receive_sck_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  spi_m0/spi_receive_sck_r0_reg/Q
                         net (fo=3, routed)           0.195    -0.231    spi_m0/spi_receive_sck_r0
    SLICE_X1Y2           FDRE                                         r  spi_m0/spi_receive_sck_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.867    -0.802    spi_m0/clk_out1
    SLICE_X1Y2           FDRE                                         r  spi_m0/spi_receive_sck_r1_reg/C
                         clock pessimism              0.252    -0.550    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.070    -0.480    spi_m0/spi_receive_sck_r1_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 spi_m0/FSM_sequential_txd_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_m0/txd_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.679%)  route 0.181ns (49.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.596    -0.566    spi_m0/clk_out1
    SLICE_X0Y1           FDRE                                         r  spi_m0/FSM_sequential_txd_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  spi_m0/FSM_sequential_txd_state_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.244    spi_m0/txd_state[0]
    SLICE_X3Y2           LUT5 (Prop_lut5_I0_O)        0.045    -0.199 r  spi_m0/txd_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    spi_m0/txd_cnt[0]_i_1_n_0
    SLICE_X3Y2           FDRE                                         r  spi_m0/txd_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.867    -0.802    spi_m0/clk_out1
    SLICE_X3Y2           FDRE                                         r  spi_m0/txd_cnt_reg[0]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.092    -0.458    spi_m0/txd_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 spi_m0/FSM_sequential_txd_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_m0/spi_miso_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.742%)  route 0.181ns (49.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.596    -0.566    spi_m0/clk_out1
    SLICE_X0Y1           FDRE                                         r  spi_m0/FSM_sequential_txd_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  spi_m0/FSM_sequential_txd_state_reg[1]/Q
                         net (fo=8, routed)           0.181    -0.244    spi_m0/txd_state[1]
    SLICE_X3Y2           LUT5 (Prop_lut5_I3_O)        0.045    -0.199 r  spi_m0/spi_miso_i_1/O
                         net (fo=1, routed)           0.000    -0.199    spi_m0/spi_miso_i_1_n_0
    SLICE_X3Y2           FDRE                                         r  spi_m0/spi_miso_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.867    -0.802    spi_m0/clk_out1
    SLICE_X3Y2           FDRE                                         r  spi_m0/spi_miso_reg/C
                         clock pessimism              0.252    -0.550    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.091    -0.459    spi_m0/spi_miso_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 spi_m0/txd_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_m0/txd_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.596    -0.566    spi_m0/clk_out1
    SLICE_X1Y1           FDRE                                         r  spi_m0/txd_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  spi_m0/txd_cnt_reg[3]/Q
                         net (fo=4, routed)           0.168    -0.256    spi_m0/txd_cnt_reg[3]_0[3]
    SLICE_X1Y1           LUT4 (Prop_lut4_I3_O)        0.045    -0.211 r  spi_m0/txd_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    spi_m0/txd_cnt[3]_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  spi_m0/txd_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.867    -0.802    spi_m0/clk_out1
    SLICE_X1Y1           FDRE                                         r  spi_m0/txd_cnt_reg[3]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.091    -0.475    spi_m0/txd_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 spi_m0/txd_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_m0/txd_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.942%)  route 0.186ns (50.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.596    -0.566    spi_m0/clk_out1
    SLICE_X1Y1           FDRE                                         r  spi_m0/txd_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  spi_m0/txd_cnt_reg[2]/Q
                         net (fo=5, routed)           0.186    -0.238    spi_m0/txd_cnt_reg[3]_0[2]
    SLICE_X0Y2           LUT6 (Prop_lut6_I3_O)        0.045    -0.193 r  spi_m0/txd_cnt[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.193    spi_m0/txd_cnt[5]_i_3_n_0
    SLICE_X0Y2           FDRE                                         r  spi_m0/txd_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.867    -0.802    spi_m0/clk_out1
    SLICE_X0Y2           FDRE                                         r  spi_m0/txd_cnt_reg[5]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.091    -0.459    spi_m0/txd_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 spi_m0/FSM_sequential_txd_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_m0/FSM_sequential_txd_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.998%)  route 0.186ns (50.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.596    -0.566    spi_m0/clk_out1
    SLICE_X0Y1           FDRE                                         r  spi_m0/FSM_sequential_txd_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  spi_m0/FSM_sequential_txd_state_reg[1]/Q
                         net (fo=8, routed)           0.186    -0.239    spi_m0/txd_state[1]
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.045    -0.194 r  spi_m0/FSM_sequential_txd_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    spi_m0/FSM_sequential_txd_state[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  spi_m0/FSM_sequential_txd_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.867    -0.802    spi_m0/clk_out1
    SLICE_X0Y1           FDRE                                         r  spi_m0/FSM_sequential_txd_state_reg[0]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.092    -0.474    spi_m0/FSM_sequential_txd_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 spi_m0/FSM_sequential_txd_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_m0/txd_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.203%)  route 0.208ns (52.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.596    -0.566    spi_m0/clk_out1
    SLICE_X0Y1           FDRE                                         r  spi_m0/FSM_sequential_txd_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  spi_m0/FSM_sequential_txd_state_reg[1]/Q
                         net (fo=8, routed)           0.208    -0.217    spi_m0/txd_state[1]
    SLICE_X3Y2           LUT6 (Prop_lut6_I1_O)        0.045    -0.172 r  spi_m0/txd_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    spi_m0/txd_cnt[1]_i_1_n_0
    SLICE_X3Y2           FDRE                                         r  spi_m0/txd_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.867    -0.802    spi_m0/clk_out1
    SLICE_X3Y2           FDRE                                         r  spi_m0/txd_cnt_reg[1]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.092    -0.458    spi_m0/txd_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 spi_m0/txd_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_m0/txd_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.230ns (57.030%)  route 0.173ns (42.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.596    -0.566    spi_m0/clk_out1
    SLICE_X0Y1           FDRE                                         r  spi_m0/txd_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  spi_m0/txd_flag_reg/Q
                         net (fo=2, routed)           0.173    -0.264    spi_m0/output_flag_OBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I3_O)        0.102    -0.162 r  spi_m0/txd_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.162    spi_m0/txd_flag_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  spi_m0/txd_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.867    -0.802    spi_m0/clk_out1
    SLICE_X0Y1           FDRE                                         r  spi_m0/txd_flag_reg/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.107    -0.459    spi_m0/txd_flag_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y4       scan_seg_m0/out_data_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y4       scan_seg_m0/out_data_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y4       scan_seg_m0/out_data_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y4       scan_seg_m0/out_data_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y4       scan_seg_m0/out_data_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y5       scan_seg_m0/A_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y8       scan_seg_m0/A_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y8       scan_seg_m0/A_out_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y4       scan_seg_m0/out_data_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y4       scan_seg_m0/out_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y4       scan_seg_m0/out_data_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y4       scan_seg_m0/out_data_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y4       scan_seg_m0/out_data_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y5       scan_seg_m0/A_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y3       scan_seg_m0/data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y4       scan_seg_m0/data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y4      scan_seg_m0/data_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y3       scan_seg_m0/data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y8       scan_seg_m0/A_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y8       scan_seg_m0/A_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y8       scan_seg_m0/A_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8       scan_seg_m0/D_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y7       scan_seg_m0/D_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y0      scan_seg_m0/data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y2      scan_seg_m0/data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y2       scan_seg_m0/data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y0       scan_seg_m0/data_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y2       scan_seg_m0/data_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.103ns  (required time - arrival time)
  Source:                 display_m0/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            display_m0/CLK_1K_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.935ns (50.995%)  route 1.859ns (49.005%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 198.475 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.568    -0.923    display_m0/clk_out2
    SLICE_X10Y8          FDRE                                         r  display_m0/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  display_m0/num_reg[1]/Q
                         net (fo=2, routed)           0.593     0.188    display_m0/num_reg[1]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.844 r  display_m0/CLK_1K_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.844    display_m0/CLK_1K_reg_i_4_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.178 f  display_m0/CLK_1K_reg_i_5/O[1]
                         net (fo=1, routed)           0.815     1.993    display_m0/CLK_1K_reg_i_5_n_6
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.303     2.296 r  display_m0/CLK_1K_i_3/O
                         net (fo=1, routed)           0.452     2.748    display_m0/CLK_1K_i_3_n_0
    SLICE_X8Y10          LUT3 (Prop_lut3_I1_O)        0.124     2.872 r  display_m0/CLK_1K_i_1/O
                         net (fo=1, routed)           0.000     2.872    display_m0/CLK_1K_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  display_m0/CLK_1K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  CLK (IN)
                         net (fo=0)                   0.000   200.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   195.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   196.935    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.448   198.475    display_m0/clk_out2
    SLICE_X8Y10          FDRE                                         r  display_m0/CLK_1K_reg/C
                         clock pessimism              0.563   199.037    
                         clock uncertainty           -0.140   198.898    
    SLICE_X8Y10          FDRE (Setup_fdre_C_D)        0.077   198.975    display_m0/CLK_1K_reg
  -------------------------------------------------------------------
                         required time                        198.975    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                196.103    

Slack (MET) :             197.776ns  (required time - arrival time)
  Source:                 display_m0/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            display_m0/num_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 1.615ns (74.500%)  route 0.553ns (25.500%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.568    -0.923    display_m0/clk_out2
    SLICE_X10Y8          FDRE                                         r  display_m0/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  display_m0/num_reg[1]/Q
                         net (fo=2, routed)           0.553     0.148    display_m0/num_reg[1]
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.805 r  display_m0/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.805    display_m0/num_reg[0]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.922 r  display_m0/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.922    display_m0/num_reg[4]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.245 r  display_m0/num_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.245    display_m0/num_reg[8]_i_1_n_6
    SLICE_X10Y10         FDRE                                         r  display_m0/num_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  CLK (IN)
                         net (fo=0)                   0.000   200.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   195.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   196.935    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.449   198.476    display_m0/clk_out2
    SLICE_X10Y10         FDRE                                         r  display_m0/num_reg[9]/C
                         clock pessimism              0.576   199.051    
                         clock uncertainty           -0.140   198.912    
    SLICE_X10Y10         FDRE (Setup_fdre_C_D)        0.109   199.021    display_m0/num_reg[9]
  -------------------------------------------------------------------
                         required time                        199.021    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                197.776    

Slack (MET) :             197.784ns  (required time - arrival time)
  Source:                 display_m0/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            display_m0/num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 1.607ns (74.406%)  route 0.553ns (25.594%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.568    -0.923    display_m0/clk_out2
    SLICE_X10Y8          FDRE                                         r  display_m0/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  display_m0/num_reg[1]/Q
                         net (fo=2, routed)           0.553     0.148    display_m0/num_reg[1]
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.805 r  display_m0/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.805    display_m0/num_reg[0]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.922 r  display_m0/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.922    display_m0/num_reg[4]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.237 r  display_m0/num_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.237    display_m0/num_reg[8]_i_1_n_4
    SLICE_X10Y10         FDRE                                         r  display_m0/num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  CLK (IN)
                         net (fo=0)                   0.000   200.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   195.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   196.935    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.449   198.476    display_m0/clk_out2
    SLICE_X10Y10         FDRE                                         r  display_m0/num_reg[11]/C
                         clock pessimism              0.576   199.051    
                         clock uncertainty           -0.140   198.912    
    SLICE_X10Y10         FDRE (Setup_fdre_C_D)        0.109   199.021    display_m0/num_reg[11]
  -------------------------------------------------------------------
                         required time                        199.021    
                         arrival time                          -1.237    
  -------------------------------------------------------------------
                         slack                                197.784    

Slack (MET) :             197.860ns  (required time - arrival time)
  Source:                 display_m0/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            display_m0/num_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 1.531ns (73.472%)  route 0.553ns (26.528%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.568    -0.923    display_m0/clk_out2
    SLICE_X10Y8          FDRE                                         r  display_m0/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  display_m0/num_reg[1]/Q
                         net (fo=2, routed)           0.553     0.148    display_m0/num_reg[1]
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.805 r  display_m0/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.805    display_m0/num_reg[0]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.922 r  display_m0/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.922    display_m0/num_reg[4]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.161 r  display_m0/num_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.161    display_m0/num_reg[8]_i_1_n_5
    SLICE_X10Y10         FDRE                                         r  display_m0/num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  CLK (IN)
                         net (fo=0)                   0.000   200.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   195.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   196.935    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.449   198.476    display_m0/clk_out2
    SLICE_X10Y10         FDRE                                         r  display_m0/num_reg[10]/C
                         clock pessimism              0.576   199.051    
                         clock uncertainty           -0.140   198.912    
    SLICE_X10Y10         FDRE (Setup_fdre_C_D)        0.109   199.021    display_m0/num_reg[10]
  -------------------------------------------------------------------
                         required time                        199.021    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                197.860    

Slack (MET) :             197.880ns  (required time - arrival time)
  Source:                 display_m0/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            display_m0/num_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 1.511ns (73.215%)  route 0.553ns (26.785%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.568    -0.923    display_m0/clk_out2
    SLICE_X10Y8          FDRE                                         r  display_m0/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  display_m0/num_reg[1]/Q
                         net (fo=2, routed)           0.553     0.148    display_m0/num_reg[1]
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.805 r  display_m0/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.805    display_m0/num_reg[0]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.922 r  display_m0/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.922    display_m0/num_reg[4]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.141 r  display_m0/num_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.141    display_m0/num_reg[8]_i_1_n_7
    SLICE_X10Y10         FDRE                                         r  display_m0/num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  CLK (IN)
                         net (fo=0)                   0.000   200.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   195.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   196.935    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.449   198.476    display_m0/clk_out2
    SLICE_X10Y10         FDRE                                         r  display_m0/num_reg[8]/C
                         clock pessimism              0.576   199.051    
                         clock uncertainty           -0.140   198.912    
    SLICE_X10Y10         FDRE (Setup_fdre_C_D)        0.109   199.021    display_m0/num_reg[8]
  -------------------------------------------------------------------
                         required time                        199.021    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                197.880    

Slack (MET) :             197.893ns  (required time - arrival time)
  Source:                 display_m0/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            display_m0/num_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 1.498ns (73.045%)  route 0.553ns (26.955%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.568    -0.923    display_m0/clk_out2
    SLICE_X10Y8          FDRE                                         r  display_m0/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  display_m0/num_reg[1]/Q
                         net (fo=2, routed)           0.553     0.148    display_m0/num_reg[1]
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.805 r  display_m0/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.805    display_m0/num_reg[0]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.128 r  display_m0/num_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.128    display_m0/num_reg[4]_i_1_n_6
    SLICE_X10Y9          FDRE                                         r  display_m0/num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  CLK (IN)
                         net (fo=0)                   0.000   200.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   195.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   196.935    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.449   198.476    display_m0/clk_out2
    SLICE_X10Y9          FDRE                                         r  display_m0/num_reg[5]/C
                         clock pessimism              0.576   199.051    
                         clock uncertainty           -0.140   198.912    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)        0.109   199.021    display_m0/num_reg[5]
  -------------------------------------------------------------------
                         required time                        199.021    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                197.893    

Slack (MET) :             197.901ns  (required time - arrival time)
  Source:                 display_m0/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            display_m0/num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 1.490ns (72.940%)  route 0.553ns (27.060%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.568    -0.923    display_m0/clk_out2
    SLICE_X10Y8          FDRE                                         r  display_m0/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  display_m0/num_reg[1]/Q
                         net (fo=2, routed)           0.553     0.148    display_m0/num_reg[1]
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.805 r  display_m0/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.805    display_m0/num_reg[0]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.120 r  display_m0/num_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.120    display_m0/num_reg[4]_i_1_n_4
    SLICE_X10Y9          FDRE                                         r  display_m0/num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  CLK (IN)
                         net (fo=0)                   0.000   200.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   195.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   196.935    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.449   198.476    display_m0/clk_out2
    SLICE_X10Y9          FDRE                                         r  display_m0/num_reg[7]/C
                         clock pessimism              0.576   199.051    
                         clock uncertainty           -0.140   198.912    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)        0.109   199.021    display_m0/num_reg[7]
  -------------------------------------------------------------------
                         required time                        199.021    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                197.901    

Slack (MET) :             197.977ns  (required time - arrival time)
  Source:                 display_m0/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            display_m0/num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 1.414ns (71.894%)  route 0.553ns (28.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.568    -0.923    display_m0/clk_out2
    SLICE_X10Y8          FDRE                                         r  display_m0/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  display_m0/num_reg[1]/Q
                         net (fo=2, routed)           0.553     0.148    display_m0/num_reg[1]
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.805 r  display_m0/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.805    display_m0/num_reg[0]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.044 r  display_m0/num_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.044    display_m0/num_reg[4]_i_1_n_5
    SLICE_X10Y9          FDRE                                         r  display_m0/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  CLK (IN)
                         net (fo=0)                   0.000   200.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   195.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   196.935    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.449   198.476    display_m0/clk_out2
    SLICE_X10Y9          FDRE                                         r  display_m0/num_reg[6]/C
                         clock pessimism              0.576   199.051    
                         clock uncertainty           -0.140   198.912    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)        0.109   199.021    display_m0/num_reg[6]
  -------------------------------------------------------------------
                         required time                        199.021    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                197.977    

Slack (MET) :             197.997ns  (required time - arrival time)
  Source:                 display_m0/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            display_m0/num_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.394ns (71.605%)  route 0.553ns (28.395%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.568    -0.923    display_m0/clk_out2
    SLICE_X10Y8          FDRE                                         r  display_m0/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  display_m0/num_reg[1]/Q
                         net (fo=2, routed)           0.553     0.148    display_m0/num_reg[1]
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.805 r  display_m0/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.805    display_m0/num_reg[0]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.024 r  display_m0/num_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.024    display_m0/num_reg[4]_i_1_n_7
    SLICE_X10Y9          FDRE                                         r  display_m0/num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  CLK (IN)
                         net (fo=0)                   0.000   200.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   195.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   196.935    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.449   198.476    display_m0/clk_out2
    SLICE_X10Y9          FDRE                                         r  display_m0/num_reg[4]/C
                         clock pessimism              0.576   199.051    
                         clock uncertainty           -0.140   198.912    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)        0.109   199.021    display_m0/num_reg[4]
  -------------------------------------------------------------------
                         required time                        199.021    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                197.997    

Slack (MET) :             198.132ns  (required time - arrival time)
  Source:                 display_m0/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            display_m0/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 1.285ns (69.921%)  route 0.553ns (30.079%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.568    -0.923    display_m0/clk_out2
    SLICE_X10Y8          FDRE                                         r  display_m0/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  display_m0/num_reg[1]/Q
                         net (fo=2, routed)           0.553     0.148    display_m0/num_reg[1]
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     0.915 r  display_m0/num_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.915    display_m0/num_reg[0]_i_1_n_4
    SLICE_X10Y8          FDRE                                         r  display_m0/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  CLK (IN)
                         net (fo=0)                   0.000   200.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   195.348 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   196.935    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          1.450   198.477    display_m0/clk_out2
    SLICE_X10Y8          FDRE                                         r  display_m0/num_reg[3]/C
                         clock pessimism              0.601   199.077    
                         clock uncertainty           -0.140   198.938    
    SLICE_X10Y8          FDRE (Setup_fdre_C_D)        0.109   199.047    display_m0/num_reg[3]
  -------------------------------------------------------------------
                         required time                        199.047    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                198.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 I2C_m0/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            I2C_m0/CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.506%)  route 0.143ns (43.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.563    -0.599    I2C_m0/clk_out2
    SLICE_X36Y46         FDRE                                         r  I2C_m0/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  I2C_m0/num_reg[1]/Q
                         net (fo=5, routed)           0.143    -0.314    I2C_m0/num_reg__0[1]
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.269 r  I2C_m0/CLK_i_1/O
                         net (fo=1, routed)           0.000    -0.269    I2C_m0/CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  I2C_m0/CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.832    -0.837    I2C_m0/clk_out2
    SLICE_X36Y46         FDRE                                         r  I2C_m0/CLK_reg/C
                         clock pessimism              0.238    -0.599    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    -0.508    I2C_m0/CLK_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 I2C_m0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            I2C_m0/num_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.563    -0.599    I2C_m0/clk_out2
    SLICE_X36Y46         FDRE                                         r  I2C_m0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  I2C_m0/num_reg[2]/Q
                         net (fo=4, routed)           0.136    -0.335    I2C_m0/num_reg__0[2]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.104    -0.231 r  I2C_m0/num[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    I2C_m0/num[4]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  I2C_m0/num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.832    -0.837    I2C_m0/clk_out2
    SLICE_X36Y46         FDRE                                         r  I2C_m0/num_reg[4]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107    -0.492    I2C_m0/num_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display_m0/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            display_m0/num_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.564    -0.598    display_m0/clk_out2
    SLICE_X10Y10         FDRE                                         r  display_m0/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  display_m0/num_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.307    display_m0/num_reg[10]
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  display_m0/num_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    display_m0/num_reg[8]_i_1_n_5
    SLICE_X10Y10         FDRE                                         r  display_m0/num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.834    -0.835    display_m0/clk_out2
    SLICE_X10Y10         FDRE                                         r  display_m0/num_reg[10]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X10Y10         FDRE (Hold_fdre_C_D)         0.134    -0.464    display_m0/num_reg[10]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 I2C_m0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            I2C_m0/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.470%)  route 0.136ns (37.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.563    -0.599    I2C_m0/clk_out2
    SLICE_X36Y46         FDRE                                         r  I2C_m0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  I2C_m0/num_reg[2]/Q
                         net (fo=4, routed)           0.136    -0.335    I2C_m0/num_reg__0[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.098    -0.237 r  I2C_m0/num[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    I2C_m0/num[3]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  I2C_m0/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.832    -0.837    I2C_m0/clk_out2
    SLICE_X36Y46         FDRE                                         r  I2C_m0/num_reg[3]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092    -0.507    I2C_m0/num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 display_m0/CLK_1K_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            display_m0/CLK_1K_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.542%)  route 0.189ns (47.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.564    -0.598    display_m0/clk_out2
    SLICE_X8Y10          FDRE                                         r  display_m0/CLK_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  display_m0/CLK_1K_reg/Q
                         net (fo=19, routed)          0.189    -0.245    display_m0/CLK_1K
    SLICE_X8Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  display_m0/CLK_1K_i_1/O
                         net (fo=1, routed)           0.000    -0.200    display_m0/CLK_1K_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  display_m0/CLK_1K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.834    -0.835    display_m0/clk_out2
    SLICE_X8Y10          FDRE                                         r  display_m0/CLK_1K_reg/C
                         clock pessimism              0.237    -0.598    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.120    -0.478    display_m0/CLK_1K_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 I2C_m0/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            I2C_m0/num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.247%)  route 0.184ns (49.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.563    -0.599    I2C_m0/clk_out2
    SLICE_X36Y46         FDRE                                         r  I2C_m0/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  I2C_m0/num_reg[0]/Q
                         net (fo=6, routed)           0.184    -0.273    I2C_m0/num_reg__0[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.228 r  I2C_m0/num[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    I2C_m0/num[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  I2C_m0/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.832    -0.837    I2C_m0/clk_out2
    SLICE_X36Y46         FDRE                                         r  I2C_m0/num_reg[0]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092    -0.507    I2C_m0/num_reg[0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 display_m0/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            display_m0/num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.564    -0.598    display_m0/clk_out2
    SLICE_X10Y10         FDRE                                         r  display_m0/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  display_m0/num_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.307    display_m0/num_reg[10]
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.161 r  display_m0/num_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.161    display_m0/num_reg[8]_i_1_n_4
    SLICE_X10Y10         FDRE                                         r  display_m0/num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.834    -0.835    display_m0/clk_out2
    SLICE_X10Y10         FDRE                                         r  display_m0/num_reg[11]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X10Y10         FDRE (Hold_fdre_C_D)         0.134    -0.464    display_m0/num_reg[11]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 I2C_m0/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            I2C_m0/num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.860%)  route 0.236ns (56.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.563    -0.599    I2C_m0/clk_out2
    SLICE_X36Y46         FDRE                                         r  I2C_m0/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  I2C_m0/num_reg[1]/Q
                         net (fo=5, routed)           0.236    -0.222    I2C_m0/num_reg__0[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.043    -0.179 r  I2C_m0/num[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    I2C_m0/num[2]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  I2C_m0/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.832    -0.837    I2C_m0/clk_out2
    SLICE_X36Y46         FDRE                                         r  I2C_m0/num_reg[2]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107    -0.492    I2C_m0/num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 display_m0/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            display_m0/num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.565    -0.597    display_m0/clk_out2
    SLICE_X10Y8          FDRE                                         r  display_m0/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.433 f  display_m0/num_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.257    display_m0/num_reg[0]
    SLICE_X10Y8          LUT1 (Prop_lut1_I0_O)        0.045    -0.212 r  display_m0/num[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.212    display_m0/num[0]_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.142 r  display_m0/num_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.142    display_m0/num_reg[0]_i_1_n_7
    SLICE_X10Y8          FDRE                                         r  display_m0/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.835    -0.834    display_m0/clk_out2
    SLICE_X10Y8          FDRE                                         r  display_m0/num_reg[0]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.134    -0.463    display_m0/num_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 display_m0/num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            display_m0/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.627%)  route 0.185ns (40.373%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.565    -0.597    display_m0/clk_out2
    SLICE_X10Y8          FDRE                                         r  display_m0/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  display_m0/num_reg[3]/Q
                         net (fo=2, routed)           0.185    -0.248    display_m0/num_reg[3]
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.139 r  display_m0/num_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    display_m0/num_reg[0]_i_1_n_4
    SLICE_X10Y8          FDRE                                         r  display_m0/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  instance_name/inst/clkout2_buf/O
                         net (fo=20, routed)          0.835    -0.834    display_m0/clk_out2
    SLICE_X10Y8          FDRE                                         r  display_m0/num_reg[3]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.134    -0.463    display_m0/num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y2    instance_name/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X36Y46     I2C_m0/CLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y8      display_m0/num_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y10     display_m0/num_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y10     display_m0/num_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y8      display_m0/num_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y8      display_m0/num_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y8      display_m0/num_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y9      display_m0/num_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y46     I2C_m0/CLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y8      display_m0/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y8      display_m0/num_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y8      display_m0/num_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y8      display_m0/num_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y46     I2C_m0/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y46     I2C_m0/num_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y46     I2C_m0/num_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y46     I2C_m0/num_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y46     I2C_m0/num_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y46     I2C_m0/CLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y46     I2C_m0/CLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y8      display_m0/num_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y10     display_m0/num_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y10     display_m0/num_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y8      display_m0/num_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y8      display_m0/num_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y8      display_m0/num_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y9      display_m0/num_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y46     I2C_m0/num_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



