<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>MPIDR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">MPIDR, Multiprocessor Affinity Register</h1><p>The MPIDR characteristics are:</p><h2>Purpose</h2>
          <p>In a multiprocessor system, provides an additional PE identification mechanism for scheduling purposes.</p>
        <p>This 
        register
       is part of the Identification registers functional group.</p><h2>Configuration</h2>
          <p>The assigned value of the MPIDR.{Aff2, Aff1, Aff0} or MPIDR_EL1.{Aff3, Aff2, Aff1, Aff0} set of fields of each PE must be unique within the system as a whole.</p>
        
          <p>In a uniprocessor system ARM recommends that each Aff&lt;n&gt; field of this register returns a value of 0.</p>
        <h2>Attributes</h2>
          <p>MPIDR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The MPIDR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#M">M</a></td><td class="lr" colspan="1"><a href="#U">U</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#MT">MT</a></td><td class="lr" colspan="8"><a href="#Aff2">Aff2</a></td><td class="lr" colspan="8"><a href="#Aff1">Aff1</a></td><td class="lr" colspan="8"><a href="#Aff0">Aff0</a></td></tr></tbody></table><h4 id="M">M, bit [31]
              </h4>
              <p>Indicates whether this implementation includes the functionality introduced by the ARMv7 Multiprocessing Extensions. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>M</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This implementation does not include the ARMv7 Multiprocessing Extensions functionality.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>This implementation includes the ARMv7 Multiprocessing Extensions functionality.</p>
                </td></tr></table>
              <p>In ARMv8 this bit is <span class="arm-defined-word">RES1</span>.</p>
            <h4 id="U">U, bit [30]
              </h4>
              <p>Indicates a Uniprocessor system, as distinct from PE 0 in a multiprocessor system. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>U</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Processor is part of a multiprocessor system.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Processor is part of a uniprocessor system.</p>
                </td></tr></table><h4 id="0">
                Bits [29:25]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="MT">MT, bit [24]
              </h4>
              <p>Indicates whether the lowest level of affinity consists of logical PEs that are implemented using a multithreading type approach. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>MT</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Performance of PEs at the lowest affinity level is largely independent.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Performance of PEs at the lowest affinity level is very interdependent.</p>
                </td></tr></table><h4 id="Aff2">Aff2, bits [23:16]
                  </h4>
              <p>Affinity level 2. The least significant affinity level field, for this PE in the system.</p>
            <h4 id="Aff1">Aff1, bits [15:8]
                  </h4>
              <p>Affinity level 1. The intermediate affinity level field, for this PE in the system.</p>
            <h4 id="Aff0">Aff0, bits [7:0]
                  </h4>
              <p>Affinity level 0. The most significant affinity level field, for this PE in the system.</p>
            <div class="access_mechanisms"><h2>Accessing the MPIDR</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  
    &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c0, c0, 5</td><td>000</td><td>101</td><td>0000</td><td>1111</td><td>0000</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;syntax&gt;
      </th><th class="accessibility_control" colspan="1">
          Control
        </th><th colspan="3">
        Accessibility
      </th></tr><tr><th class="accessibility_control">TGE</th><th>EL0</th><th>EL1</th><th>EL2</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c0, c0, 5</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RO</td><td>RO</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c0, c0, 5</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RO</td></tr></table><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.</p></div><p>
        When
        EL2 is implemented
        :
      </p><ul><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T0==1, read accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
