
*** Running vivado
    with args -log zybo_example_axi_gpio_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zybo_example_axi_gpio_0_0.tcl



****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Sat Feb 28 16:45:12 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source zybo_example_axi_gpio_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 523.707 ; gain = 217.762
Command: synth_design -top zybo_example_axi_gpio_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5264
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1292.332 ; gain = 542.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zybo_example_axi_gpio_0_0' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ip/zybo_example_axi_gpio_0_0/synth/zybo_example_axi_gpio_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 4 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:1255' bound to instance 'U0' of component 'axi_gpio' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ip/zybo_example_axi_gpio_0_0/synth/zybo_example_axi_gpio_0_0.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:1341]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:182]
INFO: [Synth 8-226] default block is never used [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:833]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'D:/xilinx/2025.2/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903' bound to instance 'INPUT_DOUBLE_REGS4' of component 'xpm_cdc_array_single' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:851]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [D:/xilinx/2025.2/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (0#1) [D:/xilinx/2025.2/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'D:/xilinx/2025.2/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903' bound to instance 'INPUT_DOUBLE_REGS5' of component 'xpm_cdc_array_single' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:880]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:1341]
INFO: [Synth 8-256] done synthesizing module 'zybo_example_axi_gpio_0_0' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ip/zybo_example_axi_gpio_0_0/synth/zybo_example_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:688]
INFO: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:688]
INFO: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:688]
INFO: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:688]
INFO: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:717]
INFO: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:717]
INFO: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:717]
INFO: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:717]
INFO: [Synth 8-6014] Unused sequential element Dual.gpio_Data_In_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:875]
INFO: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single is either unconnected or has no load
INFO: [Synth 8-7129] Port ABus_Reg[1] in module GPIO_Core is either unconnected or has no load
INFO: [Synth 8-7129] Port ABus_Reg[2] in module GPIO_Core is either unconnected or has no load
INFO: [Synth 8-7129] Port ABus_Reg[3] in module GPIO_Core is either unconnected or has no load
INFO: [Synth 8-7129] Port ABus_Reg[4] in module GPIO_Core is either unconnected or has no load
INFO: [Synth 8-7129] Port ABus_Reg[7] in module GPIO_Core is either unconnected or has no load
INFO: [Synth 8-7129] Port ABus_Reg[8] in module GPIO_Core is either unconnected or has no load
INFO: [Synth 8-7129] Port BE_Reg[0] in module GPIO_Core is either unconnected or has no load
INFO: [Synth 8-7129] Port BE_Reg[1] in module GPIO_Core is either unconnected or has no load
INFO: [Synth 8-7129] Port BE_Reg[2] in module GPIO_Core is either unconnected or has no load
INFO: [Synth 8-7129] Port BE_Reg[3] in module GPIO_Core is either unconnected or has no load
INFO: [Synth 8-7129] Port Address_In_Erly[0] in module address_decoder is either unconnected or has no load
INFO: [Synth 8-7129] Port Address_In_Erly[1] in module address_decoder is either unconnected or has no load
INFO: [Synth 8-7129] Port Address_In_Erly[2] in module address_decoder is either unconnected or has no load
INFO: [Synth 8-7129] Port Address_In_Erly[3] in module address_decoder is either unconnected or has no load
INFO: [Synth 8-7129] Port Address_In_Erly[4] in module address_decoder is either unconnected or has no load
INFO: [Synth 8-7129] Port Address_In_Erly[7] in module address_decoder is either unconnected or has no load
INFO: [Synth 8-7129] Port Address_In_Erly[8] in module address_decoder is either unconnected or has no load
INFO: [Synth 8-7129] Port Bus_RNW in module address_decoder is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_WSTRB[3] in module slave_attachment is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_WSTRB[2] in module slave_attachment is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_WSTRB[1] in module slave_attachment is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_WSTRB[0] in module slave_attachment is either unconnected or has no load
