vhdl dsbram_if_cntlr_v3_00_b "C:\Programme\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\dsbram_if_cntlr_v3_00_b\hdl\vhdl\dsbram_if_cntlr.vhd"
vhdl work "\\afs\tu-chemnitz.de\home\urz\r\rutho\HSC\1\Lab1_Files\Prak1\PPC_ML310_Tutorial_10_1\hdl\ppc405_0_docm_cntlr_wrapper.vhd"
