{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 18:04:53 2020 " "Info: Processing started: Thu Dec 17 18:04:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryL1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MemoryL1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryl1-SYN " "Info: Found design unit 1: memoryl1-SYN" {  } { { "MemoryL1.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/MemoryL1.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MemoryL1 " "Info: Found entity 1: MemoryL1" {  } { { "MemoryL1.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/MemoryL1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "littleProc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file littleProc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 littleProc " "Info: Found entity 1: littleProc" {  } { { "littleProc.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "littleProc " "Info: Elaborating entity \"littleProc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "UC.bdf 1 1 " "Warning: Using design file UC.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Info: Found entity 1: UC" {  } { { "UC.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:uc " "Info: Elaborating entity \"UC\" for hierarchy \"UC:uc\"" {  } { { "littleProc.bdf" "uc" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 424 1176 1464 584 "uc" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rom.vhd 2 1 " "Warning: Using design file rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Info: Found design unit 1: rom-SYN" {  } { { "rom.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/rom.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "rom.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/rom.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom UC:uc\|rom:inst19 " "Info: Elaborating entity \"rom\" for hierarchy \"UC:uc\|rom:inst19\"" {  } { { "UC.bdf" "inst19" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { -24 696 912 112 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram UC:uc\|rom:inst19\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"UC:uc\|rom:inst19\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "altsyncram_component" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/rom.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UC:uc\|rom:inst19\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"UC:uc\|rom:inst19\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/rom.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UC:uc\|rom:inst19\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"UC:uc\|rom:inst19\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file romv1q.mif " "Info: Parameter \"init_file\" = \"romv1q.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Info: Parameter \"width_a\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/rom.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1s71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1s71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1s71 " "Info: Found entity 1: altsyncram_1s71" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/altsyncram_1s71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1s71 UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated " "Info: Elaborating entity \"altsyncram_1s71\" for hierarchy \"UC:uc\|rom:inst19\|altsyncram:altsyncram_component\|altsyncram_1s71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sequencer.bdf 1 1 " "Warning: Using design file sequencer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer " "Info: Found entity 1: sequencer" {  } { { "sequencer.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/sequencer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer UC:uc\|sequencer:inst " "Info: Elaborating entity \"sequencer\" for hierarchy \"UC:uc\|sequencer:inst\"" {  } { { "UC.bdf" "inst" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { 352 704 984 512 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "microPC.bdf 1 1 " "Warning: Using design file microPC.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microPC " "Info: Found entity 1: microPC" {  } { { "microPC.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/microPC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microPC UC:uc\|sequencer:inst\|microPC:inst1 " "Info: Elaborating entity \"microPC\" for hierarchy \"UC:uc\|sequencer:inst\|microPC:inst1\"" {  } { { "sequencer.bdf" "inst1" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/sequencer.bdf" { { 512 240 432 608 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.vhd 2 1 " "Warning: Using design file lpm_mux0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/lpm_mux0.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/lpm_mux0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 UC:uc\|sequencer:inst\|lpm_mux0:inst " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"UC:uc\|sequencer:inst\|lpm_mux0:inst\"" {  } { { "sequencer.bdf" "inst" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/sequencer.bdf" { { 320 496 608 456 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX UC:uc\|sequencer:inst\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"UC:uc\|sequencer:inst\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "lpm_mux_component" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/lpm_mux0.vhd" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UC:uc\|sequencer:inst\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"UC:uc\|sequencer:inst\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/lpm_mux0.vhd" 105 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UC:uc\|sequencer:inst\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"UC:uc\|sequencer:inst\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/lpm_mux0.vhd" 105 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_c4e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_c4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_c4e " "Info: Found entity 1: mux_c4e" {  } { { "db/mux_c4e.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/mux_c4e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_c4e UC:uc\|sequencer:inst\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\|mux_c4e:auto_generated " "Info: Elaborating entity \"mux_c4e\" for hierarchy \"UC:uc\|sequencer:inst\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\|mux_c4e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/program files/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "inc.vhd 2 1 " "Warning: Using design file inc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inc-functional " "Info: Found design unit 1: inc-functional" {  } { { "inc.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/inc.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 inc " "Info: Found entity 1: inc" {  } { { "inc.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/inc.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc UC:uc\|sequencer:inst\|inc:inst2 " "Info: Elaborating entity \"inc\" for hierarchy \"UC:uc\|sequencer:inst\|inc:inst2\"" {  } { { "sequencer.bdf" "inst2" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/sequencer.bdf" { { 104 352 448 248 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ctrlSeq.bdf 1 1 " "Warning: Using design file ctrlSeq.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlSeq " "Info: Found entity 1: ctrlSeq" {  } { { "ctrlSeq.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/ctrlSeq.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlSeq UC:uc\|ctrlSeq:inst2 " "Info: Elaborating entity \"ctrlSeq\" for hierarchy \"UC:uc\|ctrlSeq:inst2\"" {  } { { "UC.bdf" "inst2" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { 384 472 568 480 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux1.vhd 2 1 " "Warning: Using design file lpm_mux1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Info: Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/lpm_mux1.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/lpm_mux1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 UC:uc\|lpm_mux1:inst3 " "Info: Elaborating entity \"lpm_mux1\" for hierarchy \"UC:uc\|lpm_mux1:inst3\"" {  } { { "UC.bdf" "inst3" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { 400 272 360 512 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX UC:uc\|lpm_mux1:inst3\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"UC:uc\|lpm_mux1:inst3\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux1.vhd" "lpm_mux_component" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/lpm_mux1.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UC:uc\|lpm_mux1:inst3\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"UC:uc\|lpm_mux1:inst3\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux1.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/lpm_mux1.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UC:uc\|lpm_mux1:inst3\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"UC:uc\|lpm_mux1:inst3\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux1.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/lpm_mux1.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_54e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_54e " "Info: Found entity 1: mux_54e" {  } { { "db/mux_54e.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/mux_54e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_54e UC:uc\|lpm_mux1:inst3\|LPM_MUX:lpm_mux_component\|mux_54e:auto_generated " "Info: Elaborating entity \"mux_54e\" for hierarchy \"UC:uc\|lpm_mux1:inst3\|LPM_MUX:lpm_mux_component\|mux_54e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/program files/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "IRdecoder.vhd 2 1 " "Warning: Using design file IRdecoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IRdecoder-rtl " "Info: Found design unit 1: IRdecoder-rtl" {  } { { "IRdecoder.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/IRdecoder.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IRdecoder " "Info: Found entity 1: IRdecoder" {  } { { "IRdecoder.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/IRdecoder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRdecoder UC:uc\|IRdecoder:inst1 " "Info: Elaborating entity \"IRdecoder\" for hierarchy \"UC:uc\|IRdecoder:inst1\"" {  } { { "UC.bdf" "inst1" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { 544 704 896 640 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "UP.bdf 1 1 " "Warning: Using design file UP.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UP " "Info: Found entity 1: UP" {  } { { "UP.bdf" "" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UP UP:inst4 " "Info: Elaborating entity \"UP\" for hierarchy \"UP:inst4\"" {  } { { "littleProc.bdf" "inst4" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 608 1176 1400 960 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.vhd 2 1 " "Warning: Using design file ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behv " "Info: Found design unit 1: ALU-behv" {  } { { "ALU.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/ALU.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/ALU.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU UP:inst4\|ALU:ALU " "Info: Elaborating entity \"ALU\" for hierarchy \"UP:inst4\|ALU:ALU\"" {  } { { "UP.bdf" "ALU" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UP.bdf" { { 312 72 312 456 "ALU" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg.vhd 2 1 " "Warning: Using design file reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behave " "Info: Found design unit 1: reg-behave" {  } { { "reg.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/reg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg UP:inst4\|reg:ACC " "Info: Elaborating entity \"reg\" for hierarchy \"UP:inst4\|reg:ACC\"" {  } { { "UP.bdf" "ACC" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UP.bdf" { { 88 160 344 216 "ACC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux4.vhd 2 1 " "Warning: Using design file lpm_mux4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux4-SYN " "Info: Found design unit 1: lpm_mux4-SYN" {  } { { "lpm_mux4.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/lpm_mux4.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Info: Found entity 1: lpm_mux4" {  } { { "lpm_mux4.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/lpm_mux4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux4 UP:inst4\|lpm_mux4:inst10 " "Info: Elaborating entity \"lpm_mux4\" for hierarchy \"UP:inst4\|lpm_mux4:inst10\"" {  } { { "UP.bdf" "inst10" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UP.bdf" { { -24 -216 -64 56 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX UP:inst4\|lpm_mux4:inst10\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"UP:inst4\|lpm_mux4:inst10\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux4.vhd" "lpm_mux_component" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/lpm_mux4.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UP:inst4\|lpm_mux4:inst10\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"UP:inst4\|lpm_mux4:inst10\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux4.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/lpm_mux4.vhd" 95 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UP:inst4\|lpm_mux4:inst10\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"UP:inst4\|lpm_mux4:inst10\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux4.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/lpm_mux4.vhd" 95 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k5e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_k5e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k5e " "Info: Found entity 1: mux_k5e" {  } { { "db/mux_k5e.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/mux_k5e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k5e UP:inst4\|lpm_mux4:inst10\|LPM_MUX:lpm_mux_component\|mux_k5e:auto_generated " "Info: Elaborating entity \"mux_k5e\" for hierarchy \"UP:inst4\|lpm_mux4:inst10\|LPM_MUX:lpm_mux_component\|mux_k5e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/program files/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "PC.vhd 2 1 " "Warning: Using design file PC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behave " "Info: Found design unit 1: PC-behave" {  } { { "PC.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/PC.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/PC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC UP:inst4\|PC:inst " "Info: Elaborating entity \"PC\" for hierarchy \"UP:inst4\|PC:inst\"" {  } { { "UP.bdf" "inst" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UP.bdf" { { -512 104 304 -384 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryL1 MemoryL1:inst " "Info: Elaborating entity \"MemoryL1\" for hierarchy \"MemoryL1:inst\"" {  } { { "littleProc.bdf" "inst" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/littleProc.bdf" { { 256 1216 1432 392 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryL1:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"MemoryL1:inst\|altsyncram:altsyncram_component\"" {  } { { "MemoryL1.vhd" "altsyncram_component" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/MemoryL1.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryL1:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"MemoryL1:inst\|altsyncram:altsyncram_component\"" {  } { { "MemoryL1.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/MemoryL1.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryL1:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"MemoryL1:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Info: Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Info: Parameter \"width_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MemoryL1.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/MemoryL1.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rlc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rlc1 " "Info: Found entity 1: altsyncram_rlc1" {  } { { "db/altsyncram_rlc1.tdf" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/db/altsyncram_rlc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rlc1 MemoryL1:inst\|altsyncram:altsyncram_component\|altsyncram_rlc1:auto_generated " "Info: Elaborating entity \"altsyncram_rlc1\" for hierarchy \"MemoryL1:inst\|altsyncram:altsyncram_component\|altsyncram_rlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"UP:inst4\|Bus1\[11\]\" " "Warning: Converted tri-state node \"UP:inst4\|Bus1\[11\]\" into a selector" {  } { { "reg.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/reg.vhd" 17 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"UP:inst4\|Bus1\[10\]\" " "Warning: Converted tri-state node \"UP:inst4\|Bus1\[10\]\" into a selector" {  } { { "reg.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/reg.vhd" 17 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"UP:inst4\|Bus1\[9\]\" " "Warning: Converted tri-state node \"UP:inst4\|Bus1\[9\]\" into a selector" {  } { { "reg.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/reg.vhd" 17 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"UP:inst4\|Bus1\[8\]\" " "Warning: Converted tri-state node \"UP:inst4\|Bus1\[8\]\" into a selector" {  } { { "reg.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/reg.vhd" 17 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"UP:inst4\|Bus1\[7\]\" " "Warning: Converted tri-state node \"UP:inst4\|Bus1\[7\]\" into a selector" {  } { { "reg.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/reg.vhd" 17 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"UP:inst4\|Bus1\[6\]\" " "Warning: Converted tri-state node \"UP:inst4\|Bus1\[6\]\" into a selector" {  } { { "reg.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/reg.vhd" 17 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"UP:inst4\|Bus1\[5\]\" " "Warning: Converted tri-state node \"UP:inst4\|Bus1\[5\]\" into a selector" {  } { { "reg.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/reg.vhd" 17 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"UP:inst4\|Bus1\[4\]\" " "Warning: Converted tri-state node \"UP:inst4\|Bus1\[4\]\" into a selector" {  } { { "reg.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/reg.vhd" 17 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"UP:inst4\|Bus1\[3\]\" " "Warning: Converted tri-state node \"UP:inst4\|Bus1\[3\]\" into a selector" {  } { { "reg.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/reg.vhd" 17 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"UP:inst4\|Bus1\[2\]\" " "Warning: Converted tri-state node \"UP:inst4\|Bus1\[2\]\" into a selector" {  } { { "reg.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/reg.vhd" 17 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"UP:inst4\|Bus1\[1\]\" " "Warning: Converted tri-state node \"UP:inst4\|Bus1\[1\]\" into a selector" {  } { { "reg.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/reg.vhd" 17 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"UP:inst4\|Bus1\[0\]\" " "Warning: Converted tri-state node \"UP:inst4\|Bus1\[0\]\" into a selector" {  } { { "reg.vhd" "" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/reg.vhd" 17 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "UC:uc\|_T\[1\] " "Info (17048): Logic cell \"UC:uc\|_T\[1\]\"" {  } { { "UC.bdf" "_T\[1\]" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { 288 400 432 336 "_T" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UC:uc\|_T\[0\] " "Info (17048): Logic cell \"UC:uc\|_T\[0\]\"" {  } { { "UC.bdf" "_T\[0\]" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { 288 400 432 336 "_T" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UC:uc\|_jumpAddress\[0\] " "Info (17048): Logic cell \"UC:uc\|_jumpAddress\[0\]\"" {  } { { "UC.bdf" "_jumpAddress\[0\]" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { 264 584 616 312 "_jumpAddress" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UC:uc\|_jumpAddress\[1\] " "Info (17048): Logic cell \"UC:uc\|_jumpAddress\[1\]\"" {  } { { "UC.bdf" "_jumpAddress\[1\]" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { 264 584 616 312 "_jumpAddress" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UC:uc\|_jumpAddress\[2\] " "Info (17048): Logic cell \"UC:uc\|_jumpAddress\[2\]\"" {  } { { "UC.bdf" "_jumpAddress\[2\]" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { 264 584 616 312 "_jumpAddress" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UC:uc\|_jumpAddress\[3\] " "Info (17048): Logic cell \"UC:uc\|_jumpAddress\[3\]\"" {  } { { "UC.bdf" "_jumpAddress\[3\]" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { 264 584 616 312 "_jumpAddress" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UC:uc\|_jumpAddress\[4\] " "Info (17048): Logic cell \"UC:uc\|_jumpAddress\[4\]\"" {  } { { "UC.bdf" "_jumpAddress\[4\]" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { 264 584 616 312 "_jumpAddress" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UC:uc\|_jumpAddress\[5\] " "Info (17048): Logic cell \"UC:uc\|_jumpAddress\[5\]\"" {  } { { "UC.bdf" "_jumpAddress\[5\]" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { 264 584 616 312 "_jumpAddress" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UC:uc\|_jumpAddress\[6\] " "Info (17048): Logic cell \"UC:uc\|_jumpAddress\[6\]\"" {  } { { "UC.bdf" "_jumpAddress\[6\]" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { 264 584 616 312 "_jumpAddress" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UC:uc\|IRdecoder:inst1\|initAddress\[6\] " "Info (17048): Logic cell \"UC:uc\|IRdecoder:inst1\|initAddress\[6\]\"" {  } { { "IRdecoder.vhd" "initAddress\[6\]" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/IRdecoder.vhd" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UC:uc\|_jumpAddress\[7\] " "Info (17048): Logic cell \"UC:uc\|_jumpAddress\[7\]\"" {  } { { "UC.bdf" "_jumpAddress\[7\]" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { 264 584 616 312 "_jumpAddress" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UC:uc\|IRdecoder:inst1\|initAddress\[7\] " "Info (17048): Logic cell \"UC:uc\|IRdecoder:inst1\|initAddress\[7\]\"" {  } { { "IRdecoder.vhd" "initAddress\[7\]" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/IRdecoder.vhd" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UC:uc\|_sel\[0\] " "Info (17048): Logic cell \"UC:uc\|_sel\[0\]\"" {  } { { "UC.bdf" "_sel\[0\]" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { 288 336 368 336 "_sel" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UC:uc\|_sel\[1\] " "Info (17048): Logic cell \"UC:uc\|_sel\[1\]\"" {  } { { "UC.bdf" "_sel\[1\]" { Schematic "D:/DSD/Grup413/Subgrup07/LittleProc6/UC.bdf" { { 288 336 368 336 "_sel" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UP:inst4\|PC:inst\|PCdataout\[7\] " "Info (17048): Logic cell \"UP:inst4\|PC:inst\|PCdataout\[7\]\"" {  } { { "PC.vhd" "PCdataout\[7\]" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/PC.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UP:inst4\|PC:inst\|PCdataout\[6\] " "Info (17048): Logic cell \"UP:inst4\|PC:inst\|PCdataout\[6\]\"" {  } { { "PC.vhd" "PCdataout\[6\]" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/PC.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UP:inst4\|PC:inst\|PCdataout\[5\] " "Info (17048): Logic cell \"UP:inst4\|PC:inst\|PCdataout\[5\]\"" {  } { { "PC.vhd" "PCdataout\[5\]" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/PC.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UP:inst4\|PC:inst\|PCdataout\[4\] " "Info (17048): Logic cell \"UP:inst4\|PC:inst\|PCdataout\[4\]\"" {  } { { "PC.vhd" "PCdataout\[4\]" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/PC.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UP:inst4\|PC:inst\|PCdataout\[3\] " "Info (17048): Logic cell \"UP:inst4\|PC:inst\|PCdataout\[3\]\"" {  } { { "PC.vhd" "PCdataout\[3\]" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/PC.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UP:inst4\|PC:inst\|PCdataout\[2\] " "Info (17048): Logic cell \"UP:inst4\|PC:inst\|PCdataout\[2\]\"" {  } { { "PC.vhd" "PCdataout\[2\]" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/PC.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UP:inst4\|PC:inst\|PCdataout\[1\] " "Info (17048): Logic cell \"UP:inst4\|PC:inst\|PCdataout\[1\]\"" {  } { { "PC.vhd" "PCdataout\[1\]" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/PC.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UP:inst4\|PC:inst\|PCdataout\[0\] " "Info (17048): Logic cell \"UP:inst4\|PC:inst\|PCdataout\[0\]\"" {  } { { "PC.vhd" "PCdataout\[0\]" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/PC.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UP:inst4\|PC:inst\|PCdataout\[8\] " "Info (17048): Logic cell \"UP:inst4\|PC:inst\|PCdataout\[8\]\"" {  } { { "PC.vhd" "PCdataout\[8\]" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/PC.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UP:inst4\|PC:inst\|PCdataout\[9\] " "Info (17048): Logic cell \"UP:inst4\|PC:inst\|PCdataout\[9\]\"" {  } { { "PC.vhd" "PCdataout\[9\]" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/PC.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UP:inst4\|PC:inst\|PCdataout\[11\] " "Info (17048): Logic cell \"UP:inst4\|PC:inst\|PCdataout\[11\]\"" {  } { { "PC.vhd" "PCdataout\[11\]" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/PC.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "UP:inst4\|PC:inst\|PCdataout\[10\] " "Info (17048): Logic cell \"UP:inst4\|PC:inst\|PCdataout\[10\]\"" {  } { { "PC.vhd" "PCdataout\[10\]" { Text "D:/DSD/Grup413/Subgrup07/LittleProc6/PC.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RAM " "Warning: Ignored assignments for entity \"RAM\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity RAM -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity RAM -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RAM -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RAM -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity RAM -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity RAM -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity RAM -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity RAM -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity RAM -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_COLOR 16764057 -entity RAM -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity RAM -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity RAM -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity RAM -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity RAM -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity RAM -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity RAM -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity RAM -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity RAM -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity RAM -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity RAM -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity RAM -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity RAM -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "280 " "Info: Implemented 280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "240 " "Info: Implemented 240 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Info: Implemented 36 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 18:04:55 2020 " "Info: Processing ended: Thu Dec 17 18:04:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
