

================================================================
== Vitis HLS Report for 'TrellisBuilder'
================================================================
* Date:           Tue Jun 28 09:49:30 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Decoder
* Solution:       DataTypeTrial (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsva3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.36 ns|  4.582 ns|     1.72 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.127 us|  0.127 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                      |                                           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_TrellisBuilder_Pipeline_TrellisLoop_fu_489        |TrellisBuilder_Pipeline_TrellisLoop        |       10|       10|  63.600 ns|  63.600 ns|   10|   10|       no|
        |grp_TrellisBuilder_Pipeline_VITIS_LOOP_1453_1_fu_561  |TrellisBuilder_Pipeline_VITIS_LOOP_1453_1  |        6|        6|  38.160 ns|  38.160 ns|    6|    6|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       16|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      212|     3850|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      123|    -|
|Register             |        -|     -|       21|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      233|     3989|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+
    |grp_TrellisBuilder_Pipeline_TrellisLoop_fu_489        |TrellisBuilder_Pipeline_TrellisLoop        |        0|   0|  181|  2293|    0|
    |grp_TrellisBuilder_Pipeline_VITIS_LOOP_1453_1_fu_561  |TrellisBuilder_Pipeline_VITIS_LOOP_1453_1  |        0|   0|   31|  1514|    0|
    |mux_83_1_1_1_U163                                     |mux_83_1_1_1                               |        0|   0|    0|    43|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+
    |Total                                                 |                                           |        0|   0|  212|  3850|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |ap_condition_274  |        or|   0|  0|   2|           1|           1|
    |ap_condition_299  |        or|   0|  0|   2|           1|           1|
    |ap_condition_324  |        or|   0|  0|   2|           1|           1|
    |ap_condition_349  |        or|   0|  0|   2|           1|           1|
    |ap_condition_374  |        or|   0|  0|   2|           1|           1|
    |ap_condition_399  |        or|   0|  0|   2|           1|           1|
    |ap_condition_424  |        or|   0|  0|   2|           1|           1|
    |ap_condition_449  |        or|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|  16|           8|           8|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |Bucket_V_reg_459                    |  43|          8|    3|         24|
    |ap_NS_fsm                           |  31|          6|    1|          6|
    |ap_phi_mux_Bucket_V_phi_fu_462_p16  |  49|          9|    3|         27|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 123|         23|    7|         57|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                               | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |Bucket_V_reg_459                                                   |  3|   0|    3|          0|
    |ap_CS_fsm                                                          |  5|   0|    5|          0|
    |empty_reg_1370                                                     |  3|   0|    3|          0|
    |grp_TrellisBuilder_Pipeline_TrellisLoop_fu_489_ap_start_reg        |  1|   0|    1|          0|
    |grp_TrellisBuilder_Pipeline_VITIS_LOOP_1453_1_fu_561_ap_start_reg  |  1|   0|    1|          0|
    |p_Result_s_reg_1555                                                |  8|   0|    8|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                              | 21|   0|   21|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+-----------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+--------------------+-----+-----+--------------+-----------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_none|   TrellisBuilder|  return value|
|ap_rst              |   in|    1|  ap_ctrl_none|   TrellisBuilder|  return value|
|In_EncodeStream     |   in|   24|       ap_none|  In_EncodeStream|        scalar|
|Outdecode_i         |   in|    8|       ap_ovld|        Outdecode|       pointer|
|Outdecode_o         |  out|    8|       ap_ovld|        Outdecode|       pointer|
|Outdecode_o_ap_vld  |  out|    1|       ap_ovld|        Outdecode|       pointer|
+--------------------+-----+-----+--------------+-----------------+--------------+

