// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Sun Jan 24 02:51:09 2021
// Host        : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ base_dilation_accel_0_0_sim_netlist.v
// Design      : base_dilation_accel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "base_dilation_accel_0_0,dilation_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "dilation_accel,Vivado 2020.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem3_AWADDR,
    m_axi_gmem3_AWLEN,
    m_axi_gmem3_AWSIZE,
    m_axi_gmem3_AWBURST,
    m_axi_gmem3_AWLOCK,
    m_axi_gmem3_AWREGION,
    m_axi_gmem3_AWCACHE,
    m_axi_gmem3_AWPROT,
    m_axi_gmem3_AWQOS,
    m_axi_gmem3_AWVALID,
    m_axi_gmem3_AWREADY,
    m_axi_gmem3_WDATA,
    m_axi_gmem3_WSTRB,
    m_axi_gmem3_WLAST,
    m_axi_gmem3_WVALID,
    m_axi_gmem3_WREADY,
    m_axi_gmem3_BRESP,
    m_axi_gmem3_BVALID,
    m_axi_gmem3_BREADY,
    m_axi_gmem3_ARADDR,
    m_axi_gmem3_ARLEN,
    m_axi_gmem3_ARSIZE,
    m_axi_gmem3_ARBURST,
    m_axi_gmem3_ARLOCK,
    m_axi_gmem3_ARREGION,
    m_axi_gmem3_ARCACHE,
    m_axi_gmem3_ARPROT,
    m_axi_gmem3_ARQOS,
    m_axi_gmem3_ARVALID,
    m_axi_gmem3_ARREADY,
    m_axi_gmem3_RDATA,
    m_axi_gmem3_RRESP,
    m_axi_gmem3_RLAST,
    m_axi_gmem3_RVALID,
    m_axi_gmem3_RREADY,
    img_inp_TVALID,
    img_inp_TREADY,
    img_inp_TDATA,
    img_inp_TKEEP,
    img_inp_TSTRB,
    img_inp_TLAST,
    img_out_TVALID,
    img_out_TREADY,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TLAST,
    height,
    width);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [4:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [4:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem3:img_inp:img_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWADDR" *) output [63:0]m_axi_gmem3_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWLEN" *) output [7:0]m_axi_gmem3_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWSIZE" *) output [2:0]m_axi_gmem3_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWBURST" *) output [1:0]m_axi_gmem3_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWLOCK" *) output [1:0]m_axi_gmem3_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWREGION" *) output [3:0]m_axi_gmem3_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWCACHE" *) output [3:0]m_axi_gmem3_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWPROT" *) output [2:0]m_axi_gmem3_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWQOS" *) output [3:0]m_axi_gmem3_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWVALID" *) output m_axi_gmem3_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWREADY" *) input m_axi_gmem3_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 WDATA" *) output [31:0]m_axi_gmem3_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 WSTRB" *) output [3:0]m_axi_gmem3_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 WLAST" *) output m_axi_gmem3_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 WVALID" *) output m_axi_gmem3_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 WREADY" *) input m_axi_gmem3_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 BRESP" *) input [1:0]m_axi_gmem3_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 BVALID" *) input m_axi_gmem3_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 BREADY" *) output m_axi_gmem3_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARADDR" *) output [63:0]m_axi_gmem3_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARLEN" *) output [7:0]m_axi_gmem3_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARSIZE" *) output [2:0]m_axi_gmem3_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARBURST" *) output [1:0]m_axi_gmem3_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARLOCK" *) output [1:0]m_axi_gmem3_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARREGION" *) output [3:0]m_axi_gmem3_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARCACHE" *) output [3:0]m_axi_gmem3_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARPROT" *) output [2:0]m_axi_gmem3_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARQOS" *) output [3:0]m_axi_gmem3_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARVALID" *) output m_axi_gmem3_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARREADY" *) input m_axi_gmem3_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 RDATA" *) input [31:0]m_axi_gmem3_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 RRESP" *) input [1:0]m_axi_gmem3_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 RLAST" *) input m_axi_gmem3_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 RVALID" *) input m_axi_gmem3_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem3 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem3, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem3_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TVALID" *) input img_inp_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TREADY" *) output img_inp_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TDATA" *) input [31:0]img_inp_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TKEEP" *) input [3:0]img_inp_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TSTRB" *) input [3:0]img_inp_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_inp, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]img_inp_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TVALID" *) output img_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TREADY" *) input img_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TDATA" *) output [31:0]img_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TKEEP" *) output [3:0]img_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TSTRB" *) output [3:0]img_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_out, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]img_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 height DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME height, LAYERED_METADATA undef" *) input [31:0]height;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 width DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME width, LAYERED_METADATA undef" *) input [31:0]width;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]height;
  wire [31:0]img_inp_TDATA;
  wire img_inp_TREADY;
  wire img_inp_TVALID;
  wire [31:0]img_out_TDATA;
  wire img_out_TREADY;
  wire img_out_TVALID;
  wire interrupt;
  wire [63:2]\^m_axi_gmem3_ARADDR ;
  wire [3:0]\^m_axi_gmem3_ARLEN ;
  wire m_axi_gmem3_ARREADY;
  wire m_axi_gmem3_ARVALID;
  wire [31:0]m_axi_gmem3_RDATA;
  wire m_axi_gmem3_RLAST;
  wire m_axi_gmem3_RREADY;
  wire [1:0]m_axi_gmem3_RRESP;
  wire m_axi_gmem3_RVALID;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]width;
  wire NLW_inst_m_axi_gmem3_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem3_BREADY_UNCONNECTED;
  wire NLW_inst_m_axi_gmem3_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_gmem3_WVALID_UNCONNECTED;
  wire [3:0]NLW_inst_img_out_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TLAST_UNCONNECTED;
  wire [3:0]NLW_inst_img_out_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem3_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem3_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem3_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem3_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem3_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem3_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem3_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem3_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem3_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem3_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem3_ARUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem3_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem3_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem3_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem3_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem3_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem3_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem3_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem3_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem3_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem3_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem3_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem3_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem3_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem3_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem3_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign img_out_TKEEP[3] = \<const0> ;
  assign img_out_TKEEP[2] = \<const0> ;
  assign img_out_TKEEP[1] = \<const0> ;
  assign img_out_TKEEP[0] = \<const0> ;
  assign img_out_TLAST[0] = \<const0> ;
  assign img_out_TSTRB[3] = \<const0> ;
  assign img_out_TSTRB[2] = \<const0> ;
  assign img_out_TSTRB[1] = \<const0> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign m_axi_gmem3_ARADDR[63:2] = \^m_axi_gmem3_ARADDR [63:2];
  assign m_axi_gmem3_ARADDR[1] = \<const0> ;
  assign m_axi_gmem3_ARADDR[0] = \<const0> ;
  assign m_axi_gmem3_ARBURST[1] = \<const0> ;
  assign m_axi_gmem3_ARBURST[0] = \<const1> ;
  assign m_axi_gmem3_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem3_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem3_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem3_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem3_ARLEN[7] = \<const0> ;
  assign m_axi_gmem3_ARLEN[6] = \<const0> ;
  assign m_axi_gmem3_ARLEN[5] = \<const0> ;
  assign m_axi_gmem3_ARLEN[4] = \<const0> ;
  assign m_axi_gmem3_ARLEN[3:0] = \^m_axi_gmem3_ARLEN [3:0];
  assign m_axi_gmem3_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem3_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem3_ARPROT[2] = \<const0> ;
  assign m_axi_gmem3_ARPROT[1] = \<const0> ;
  assign m_axi_gmem3_ARPROT[0] = \<const0> ;
  assign m_axi_gmem3_ARQOS[3] = \<const0> ;
  assign m_axi_gmem3_ARQOS[2] = \<const0> ;
  assign m_axi_gmem3_ARQOS[1] = \<const0> ;
  assign m_axi_gmem3_ARQOS[0] = \<const0> ;
  assign m_axi_gmem3_ARREGION[3] = \<const0> ;
  assign m_axi_gmem3_ARREGION[2] = \<const0> ;
  assign m_axi_gmem3_ARREGION[1] = \<const0> ;
  assign m_axi_gmem3_ARREGION[0] = \<const0> ;
  assign m_axi_gmem3_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem3_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem3_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem3_AWADDR[63] = \<const0> ;
  assign m_axi_gmem3_AWADDR[62] = \<const0> ;
  assign m_axi_gmem3_AWADDR[61] = \<const0> ;
  assign m_axi_gmem3_AWADDR[60] = \<const0> ;
  assign m_axi_gmem3_AWADDR[59] = \<const0> ;
  assign m_axi_gmem3_AWADDR[58] = \<const0> ;
  assign m_axi_gmem3_AWADDR[57] = \<const0> ;
  assign m_axi_gmem3_AWADDR[56] = \<const0> ;
  assign m_axi_gmem3_AWADDR[55] = \<const0> ;
  assign m_axi_gmem3_AWADDR[54] = \<const0> ;
  assign m_axi_gmem3_AWADDR[53] = \<const0> ;
  assign m_axi_gmem3_AWADDR[52] = \<const0> ;
  assign m_axi_gmem3_AWADDR[51] = \<const0> ;
  assign m_axi_gmem3_AWADDR[50] = \<const0> ;
  assign m_axi_gmem3_AWADDR[49] = \<const0> ;
  assign m_axi_gmem3_AWADDR[48] = \<const0> ;
  assign m_axi_gmem3_AWADDR[47] = \<const0> ;
  assign m_axi_gmem3_AWADDR[46] = \<const0> ;
  assign m_axi_gmem3_AWADDR[45] = \<const0> ;
  assign m_axi_gmem3_AWADDR[44] = \<const0> ;
  assign m_axi_gmem3_AWADDR[43] = \<const0> ;
  assign m_axi_gmem3_AWADDR[42] = \<const0> ;
  assign m_axi_gmem3_AWADDR[41] = \<const0> ;
  assign m_axi_gmem3_AWADDR[40] = \<const0> ;
  assign m_axi_gmem3_AWADDR[39] = \<const0> ;
  assign m_axi_gmem3_AWADDR[38] = \<const0> ;
  assign m_axi_gmem3_AWADDR[37] = \<const0> ;
  assign m_axi_gmem3_AWADDR[36] = \<const0> ;
  assign m_axi_gmem3_AWADDR[35] = \<const0> ;
  assign m_axi_gmem3_AWADDR[34] = \<const0> ;
  assign m_axi_gmem3_AWADDR[33] = \<const0> ;
  assign m_axi_gmem3_AWADDR[32] = \<const0> ;
  assign m_axi_gmem3_AWADDR[31] = \<const0> ;
  assign m_axi_gmem3_AWADDR[30] = \<const0> ;
  assign m_axi_gmem3_AWADDR[29] = \<const0> ;
  assign m_axi_gmem3_AWADDR[28] = \<const0> ;
  assign m_axi_gmem3_AWADDR[27] = \<const0> ;
  assign m_axi_gmem3_AWADDR[26] = \<const0> ;
  assign m_axi_gmem3_AWADDR[25] = \<const0> ;
  assign m_axi_gmem3_AWADDR[24] = \<const0> ;
  assign m_axi_gmem3_AWADDR[23] = \<const0> ;
  assign m_axi_gmem3_AWADDR[22] = \<const0> ;
  assign m_axi_gmem3_AWADDR[21] = \<const0> ;
  assign m_axi_gmem3_AWADDR[20] = \<const0> ;
  assign m_axi_gmem3_AWADDR[19] = \<const0> ;
  assign m_axi_gmem3_AWADDR[18] = \<const0> ;
  assign m_axi_gmem3_AWADDR[17] = \<const0> ;
  assign m_axi_gmem3_AWADDR[16] = \<const0> ;
  assign m_axi_gmem3_AWADDR[15] = \<const0> ;
  assign m_axi_gmem3_AWADDR[14] = \<const0> ;
  assign m_axi_gmem3_AWADDR[13] = \<const0> ;
  assign m_axi_gmem3_AWADDR[12] = \<const0> ;
  assign m_axi_gmem3_AWADDR[11] = \<const0> ;
  assign m_axi_gmem3_AWADDR[10] = \<const0> ;
  assign m_axi_gmem3_AWADDR[9] = \<const0> ;
  assign m_axi_gmem3_AWADDR[8] = \<const0> ;
  assign m_axi_gmem3_AWADDR[7] = \<const0> ;
  assign m_axi_gmem3_AWADDR[6] = \<const0> ;
  assign m_axi_gmem3_AWADDR[5] = \<const0> ;
  assign m_axi_gmem3_AWADDR[4] = \<const0> ;
  assign m_axi_gmem3_AWADDR[3] = \<const0> ;
  assign m_axi_gmem3_AWADDR[2] = \<const0> ;
  assign m_axi_gmem3_AWADDR[1] = \<const0> ;
  assign m_axi_gmem3_AWADDR[0] = \<const0> ;
  assign m_axi_gmem3_AWBURST[1] = \<const0> ;
  assign m_axi_gmem3_AWBURST[0] = \<const1> ;
  assign m_axi_gmem3_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem3_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem3_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem3_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem3_AWLEN[7] = \<const0> ;
  assign m_axi_gmem3_AWLEN[6] = \<const0> ;
  assign m_axi_gmem3_AWLEN[5] = \<const0> ;
  assign m_axi_gmem3_AWLEN[4] = \<const0> ;
  assign m_axi_gmem3_AWLEN[3] = \<const0> ;
  assign m_axi_gmem3_AWLEN[2] = \<const0> ;
  assign m_axi_gmem3_AWLEN[1] = \<const0> ;
  assign m_axi_gmem3_AWLEN[0] = \<const0> ;
  assign m_axi_gmem3_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem3_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem3_AWPROT[2] = \<const0> ;
  assign m_axi_gmem3_AWPROT[1] = \<const0> ;
  assign m_axi_gmem3_AWPROT[0] = \<const0> ;
  assign m_axi_gmem3_AWQOS[3] = \<const0> ;
  assign m_axi_gmem3_AWQOS[2] = \<const0> ;
  assign m_axi_gmem3_AWQOS[1] = \<const0> ;
  assign m_axi_gmem3_AWQOS[0] = \<const0> ;
  assign m_axi_gmem3_AWREGION[3] = \<const0> ;
  assign m_axi_gmem3_AWREGION[2] = \<const0> ;
  assign m_axi_gmem3_AWREGION[1] = \<const0> ;
  assign m_axi_gmem3_AWREGION[0] = \<const0> ;
  assign m_axi_gmem3_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem3_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem3_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem3_AWVALID = \<const0> ;
  assign m_axi_gmem3_BREADY = \<const1> ;
  assign m_axi_gmem3_WDATA[31] = \<const0> ;
  assign m_axi_gmem3_WDATA[30] = \<const0> ;
  assign m_axi_gmem3_WDATA[29] = \<const0> ;
  assign m_axi_gmem3_WDATA[28] = \<const0> ;
  assign m_axi_gmem3_WDATA[27] = \<const0> ;
  assign m_axi_gmem3_WDATA[26] = \<const0> ;
  assign m_axi_gmem3_WDATA[25] = \<const0> ;
  assign m_axi_gmem3_WDATA[24] = \<const0> ;
  assign m_axi_gmem3_WDATA[23] = \<const0> ;
  assign m_axi_gmem3_WDATA[22] = \<const0> ;
  assign m_axi_gmem3_WDATA[21] = \<const0> ;
  assign m_axi_gmem3_WDATA[20] = \<const0> ;
  assign m_axi_gmem3_WDATA[19] = \<const0> ;
  assign m_axi_gmem3_WDATA[18] = \<const0> ;
  assign m_axi_gmem3_WDATA[17] = \<const0> ;
  assign m_axi_gmem3_WDATA[16] = \<const0> ;
  assign m_axi_gmem3_WDATA[15] = \<const0> ;
  assign m_axi_gmem3_WDATA[14] = \<const0> ;
  assign m_axi_gmem3_WDATA[13] = \<const0> ;
  assign m_axi_gmem3_WDATA[12] = \<const0> ;
  assign m_axi_gmem3_WDATA[11] = \<const0> ;
  assign m_axi_gmem3_WDATA[10] = \<const0> ;
  assign m_axi_gmem3_WDATA[9] = \<const0> ;
  assign m_axi_gmem3_WDATA[8] = \<const0> ;
  assign m_axi_gmem3_WDATA[7] = \<const0> ;
  assign m_axi_gmem3_WDATA[6] = \<const0> ;
  assign m_axi_gmem3_WDATA[5] = \<const0> ;
  assign m_axi_gmem3_WDATA[4] = \<const0> ;
  assign m_axi_gmem3_WDATA[3] = \<const0> ;
  assign m_axi_gmem3_WDATA[2] = \<const0> ;
  assign m_axi_gmem3_WDATA[1] = \<const0> ;
  assign m_axi_gmem3_WDATA[0] = \<const0> ;
  assign m_axi_gmem3_WLAST = \<const0> ;
  assign m_axi_gmem3_WSTRB[3] = \<const0> ;
  assign m_axi_gmem3_WSTRB[2] = \<const0> ;
  assign m_axi_gmem3_WSTRB[1] = \<const0> ;
  assign m_axi_gmem3_WSTRB[0] = \<const0> ;
  assign m_axi_gmem3_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM3_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM3_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM3_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM3_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM3_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM3_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM3_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM3_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM3_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM3_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM3_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM3_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_ID_WIDTH = "1" *) 
  (* C_M_AXI_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_WUSER_WIDTH = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .height(height),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TKEEP({1'b0,1'b0,1'b0,1'b0}),
        .img_inp_TLAST(1'b0),
        .img_inp_TREADY(img_inp_TREADY),
        .img_inp_TSTRB({1'b0,1'b0,1'b0,1'b0}),
        .img_inp_TVALID(img_inp_TVALID),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TKEEP(NLW_inst_img_out_TKEEP_UNCONNECTED[3:0]),
        .img_out_TLAST(NLW_inst_img_out_TLAST_UNCONNECTED[0]),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TSTRB(NLW_inst_img_out_TSTRB_UNCONNECTED[3:0]),
        .img_out_TVALID(img_out_TVALID),
        .interrupt(interrupt),
        .m_axi_gmem3_ARADDR({\^m_axi_gmem3_ARADDR ,NLW_inst_m_axi_gmem3_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem3_ARBURST(NLW_inst_m_axi_gmem3_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem3_ARCACHE(NLW_inst_m_axi_gmem3_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem3_ARID(NLW_inst_m_axi_gmem3_ARID_UNCONNECTED[0]),
        .m_axi_gmem3_ARLEN({NLW_inst_m_axi_gmem3_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem3_ARLEN }),
        .m_axi_gmem3_ARLOCK(NLW_inst_m_axi_gmem3_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem3_ARPROT(NLW_inst_m_axi_gmem3_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem3_ARQOS(NLW_inst_m_axi_gmem3_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem3_ARREADY(m_axi_gmem3_ARREADY),
        .m_axi_gmem3_ARREGION(NLW_inst_m_axi_gmem3_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem3_ARSIZE(NLW_inst_m_axi_gmem3_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem3_ARUSER(NLW_inst_m_axi_gmem3_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem3_ARVALID(m_axi_gmem3_ARVALID),
        .m_axi_gmem3_AWADDR(NLW_inst_m_axi_gmem3_AWADDR_UNCONNECTED[63:0]),
        .m_axi_gmem3_AWBURST(NLW_inst_m_axi_gmem3_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem3_AWCACHE(NLW_inst_m_axi_gmem3_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem3_AWID(NLW_inst_m_axi_gmem3_AWID_UNCONNECTED[0]),
        .m_axi_gmem3_AWLEN(NLW_inst_m_axi_gmem3_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem3_AWLOCK(NLW_inst_m_axi_gmem3_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem3_AWPROT(NLW_inst_m_axi_gmem3_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem3_AWQOS(NLW_inst_m_axi_gmem3_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem3_AWREADY(1'b0),
        .m_axi_gmem3_AWREGION(NLW_inst_m_axi_gmem3_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem3_AWSIZE(NLW_inst_m_axi_gmem3_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem3_AWUSER(NLW_inst_m_axi_gmem3_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem3_AWVALID(NLW_inst_m_axi_gmem3_AWVALID_UNCONNECTED),
        .m_axi_gmem3_BID(1'b0),
        .m_axi_gmem3_BREADY(NLW_inst_m_axi_gmem3_BREADY_UNCONNECTED),
        .m_axi_gmem3_BRESP({1'b0,1'b0}),
        .m_axi_gmem3_BUSER(1'b0),
        .m_axi_gmem3_BVALID(1'b0),
        .m_axi_gmem3_RDATA(m_axi_gmem3_RDATA),
        .m_axi_gmem3_RID(1'b0),
        .m_axi_gmem3_RLAST(m_axi_gmem3_RLAST),
        .m_axi_gmem3_RREADY(m_axi_gmem3_RREADY),
        .m_axi_gmem3_RRESP(m_axi_gmem3_RRESP),
        .m_axi_gmem3_RUSER(1'b0),
        .m_axi_gmem3_RVALID(m_axi_gmem3_RVALID),
        .m_axi_gmem3_WDATA(NLW_inst_m_axi_gmem3_WDATA_UNCONNECTED[31:0]),
        .m_axi_gmem3_WID(NLW_inst_m_axi_gmem3_WID_UNCONNECTED[0]),
        .m_axi_gmem3_WLAST(NLW_inst_m_axi_gmem3_WLAST_UNCONNECTED),
        .m_axi_gmem3_WREADY(1'b0),
        .m_axi_gmem3_WSTRB(NLW_inst_m_axi_gmem3_WSTRB_UNCONNECTED[3:0]),
        .m_axi_gmem3_WUSER(NLW_inst_m_axi_gmem3_WUSER_UNCONNECTED[0]),
        .m_axi_gmem3_WVALID(NLW_inst_m_axi_gmem3_WVALID_UNCONNECTED),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .width(width));
endmodule

(* C_M_AXI_ADDR_WIDTH = "64" *) (* C_M_AXI_ARUSER_WIDTH = "1" *) (* C_M_AXI_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_BUSER_WIDTH = "1" *) (* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM3_ADDR_WIDTH = "64" *) 
(* C_M_AXI_GMEM3_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM3_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM3_BUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM3_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_GMEM3_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM3_ID_WIDTH = "1" *) 
(* C_M_AXI_GMEM3_PROT_VALUE = "3'b000" *) (* C_M_AXI_GMEM3_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM3_USER_VALUE = "0" *) 
(* C_M_AXI_GMEM3_WSTRB_WIDTH = "4" *) (* C_M_AXI_GMEM3_WUSER_WIDTH = "1" *) (* C_M_AXI_ID_WIDTH = "1" *) 
(* C_M_AXI_RUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_M_AXI_WUSER_WIDTH = "1" *) 
(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "5" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem3_AWVALID,
    m_axi_gmem3_AWREADY,
    m_axi_gmem3_AWADDR,
    m_axi_gmem3_AWID,
    m_axi_gmem3_AWLEN,
    m_axi_gmem3_AWSIZE,
    m_axi_gmem3_AWBURST,
    m_axi_gmem3_AWLOCK,
    m_axi_gmem3_AWCACHE,
    m_axi_gmem3_AWPROT,
    m_axi_gmem3_AWQOS,
    m_axi_gmem3_AWREGION,
    m_axi_gmem3_AWUSER,
    m_axi_gmem3_WVALID,
    m_axi_gmem3_WREADY,
    m_axi_gmem3_WDATA,
    m_axi_gmem3_WSTRB,
    m_axi_gmem3_WLAST,
    m_axi_gmem3_WID,
    m_axi_gmem3_WUSER,
    m_axi_gmem3_ARVALID,
    m_axi_gmem3_ARREADY,
    m_axi_gmem3_ARADDR,
    m_axi_gmem3_ARID,
    m_axi_gmem3_ARLEN,
    m_axi_gmem3_ARSIZE,
    m_axi_gmem3_ARBURST,
    m_axi_gmem3_ARLOCK,
    m_axi_gmem3_ARCACHE,
    m_axi_gmem3_ARPROT,
    m_axi_gmem3_ARQOS,
    m_axi_gmem3_ARREGION,
    m_axi_gmem3_ARUSER,
    m_axi_gmem3_RVALID,
    m_axi_gmem3_RREADY,
    m_axi_gmem3_RDATA,
    m_axi_gmem3_RLAST,
    m_axi_gmem3_RID,
    m_axi_gmem3_RUSER,
    m_axi_gmem3_RRESP,
    m_axi_gmem3_BVALID,
    m_axi_gmem3_BREADY,
    m_axi_gmem3_BRESP,
    m_axi_gmem3_BID,
    m_axi_gmem3_BUSER,
    img_inp_TDATA,
    img_inp_TKEEP,
    img_inp_TSTRB,
    img_inp_TLAST,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TLAST,
    height,
    width,
    img_inp_TVALID,
    img_inp_TREADY,
    img_out_TVALID,
    img_out_TREADY);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [4:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [4:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  output m_axi_gmem3_AWVALID;
  input m_axi_gmem3_AWREADY;
  output [63:0]m_axi_gmem3_AWADDR;
  output [0:0]m_axi_gmem3_AWID;
  output [7:0]m_axi_gmem3_AWLEN;
  output [2:0]m_axi_gmem3_AWSIZE;
  output [1:0]m_axi_gmem3_AWBURST;
  output [1:0]m_axi_gmem3_AWLOCK;
  output [3:0]m_axi_gmem3_AWCACHE;
  output [2:0]m_axi_gmem3_AWPROT;
  output [3:0]m_axi_gmem3_AWQOS;
  output [3:0]m_axi_gmem3_AWREGION;
  output [0:0]m_axi_gmem3_AWUSER;
  output m_axi_gmem3_WVALID;
  input m_axi_gmem3_WREADY;
  output [31:0]m_axi_gmem3_WDATA;
  output [3:0]m_axi_gmem3_WSTRB;
  output m_axi_gmem3_WLAST;
  output [0:0]m_axi_gmem3_WID;
  output [0:0]m_axi_gmem3_WUSER;
  output m_axi_gmem3_ARVALID;
  input m_axi_gmem3_ARREADY;
  output [63:0]m_axi_gmem3_ARADDR;
  output [0:0]m_axi_gmem3_ARID;
  output [7:0]m_axi_gmem3_ARLEN;
  output [2:0]m_axi_gmem3_ARSIZE;
  output [1:0]m_axi_gmem3_ARBURST;
  output [1:0]m_axi_gmem3_ARLOCK;
  output [3:0]m_axi_gmem3_ARCACHE;
  output [2:0]m_axi_gmem3_ARPROT;
  output [3:0]m_axi_gmem3_ARQOS;
  output [3:0]m_axi_gmem3_ARREGION;
  output [0:0]m_axi_gmem3_ARUSER;
  input m_axi_gmem3_RVALID;
  output m_axi_gmem3_RREADY;
  input [31:0]m_axi_gmem3_RDATA;
  input m_axi_gmem3_RLAST;
  input [0:0]m_axi_gmem3_RID;
  input [0:0]m_axi_gmem3_RUSER;
  input [1:0]m_axi_gmem3_RRESP;
  input m_axi_gmem3_BVALID;
  output m_axi_gmem3_BREADY;
  input [1:0]m_axi_gmem3_BRESP;
  input [0:0]m_axi_gmem3_BID;
  input [0:0]m_axi_gmem3_BUSER;
  input [31:0]img_inp_TDATA;
  input [3:0]img_inp_TKEEP;
  input [3:0]img_inp_TSTRB;
  input [0:0]img_inp_TLAST;
  output [31:0]img_out_TDATA;
  output [3:0]img_out_TKEEP;
  output [3:0]img_out_TSTRB;
  output [0:0]img_out_TLAST;
  input [31:0]height;
  input [31:0]width;
  input img_inp_TVALID;
  output img_inp_TREADY;
  output img_out_TVALID;
  input img_out_TREADY;

  wire \<const0> ;
  wire [7:0]\SRL_SIG_reg[0]_3 ;
  wire [7:0]\SRL_SIG_reg[1]_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_1;
  wire ap_CS_fsm_state1_5;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_split1_proc29_U0_ap_ready;
  wire ap_sync_reg_dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready_reg_n_0;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_ready;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  wire axiStrm2xfMat_32_0_32_32_1_U0_dstMat_cols_read;
  wire [7:0]axiStrm2xfMat_32_0_32_32_1_U0_in_mat_419_din;
  wire axiStrm2xfMat_32_0_32_32_1_U0_n_1;
  wire control_s_axi_U_n_0;
  wire control_s_axi_U_n_2;
  wire control_s_axi_U_n_4;
  wire dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready;
  wire dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read;
  wire [63:0]dilate_0_0_32_32_2_3_3_1_1_U0_m_axi_gmem3_ARADDR;
  wire dilate_0_0_32_32_2_3_3_1_1_U0_m_axi_gmem3_ARVALID;
  wire dilate_0_0_32_32_2_3_3_1_1_U0_n_1;
  wire dilate_0_0_32_32_2_3_3_1_1_U0_n_11;
  wire dilate_0_0_32_32_2_3_3_1_1_U0_n_2;
  wire dilate_0_0_32_32_2_3_3_1_1_U0_n_21;
  wire [7:0]dilate_0_0_32_32_2_3_3_1_1_U0_out_mat_420_din;
  wire dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read;
  wire gmem3_ARREADY;
  wire [7:0]gmem3_RDATA;
  wire gmem3_RVALID;
  wire \grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/icmp_ln414_1_reg_864 ;
  wire [5:3]\grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/trunc_ln414_2_reg_872 ;
  wire \grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/buf_V_0_address1142_out__0 ;
  wire [7:0]\grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/buf_V_0_d1 ;
  wire \grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/buf_V_1_address11__0 ;
  wire [7:0]\grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/buf_V_1_d1 ;
  wire \grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/cmp_i_i115_i_reg_1170 ;
  wire [31:0]height;
  wire [31:0]img_inp_TDATA;
  wire img_inp_TREADY;
  wire img_inp_TVALID;
  wire [31:0]img_out_TDATA;
  wire img_out_TREADY;
  wire img_out_TVALID;
  wire [15:0]in_mat_cols_c10_dout;
  wire in_mat_cols_c10_empty_n;
  wire in_mat_cols_c10_full_n;
  wire [31:0]in_mat_cols_c_dout;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_U_n_18;
  wire in_mat_data_U_n_19;
  wire in_mat_data_U_n_20;
  wire in_mat_data_U_n_21;
  wire in_mat_data_U_n_22;
  wire in_mat_data_U_n_23;
  wire in_mat_data_U_n_24;
  wire in_mat_data_U_n_25;
  wire [7:0]in_mat_data_dout;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire [15:0]in_mat_rows_c9_dout;
  wire in_mat_rows_c9_empty_n;
  wire in_mat_rows_c9_full_n;
  wire [31:0]in_mat_rows_c_dout;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire interrupt;
  wire [63:0]kernel;
  wire kernel_c_U_n_2;
  wire [63:0]kernel_c_dout;
  wire kernel_c_empty_n;
  wire kernel_c_full_n;
  wire mOutPtr110_out;
  wire [63:2]\^m_axi_gmem3_ARADDR ;
  wire [3:0]\^m_axi_gmem3_ARLEN ;
  wire m_axi_gmem3_ARREADY;
  wire m_axi_gmem3_ARVALID;
  wire [31:0]m_axi_gmem3_RDATA;
  wire m_axi_gmem3_RLAST;
  wire m_axi_gmem3_RREADY;
  wire [1:0]m_axi_gmem3_RRESP;
  wire m_axi_gmem3_RVALID;
  wire [31:0]out_mat_cols_c_dout;
  wire out_mat_cols_c_empty_n;
  wire out_mat_cols_c_full_n;
  wire out_mat_data_U_n_0;
  wire out_mat_data_U_n_10;
  wire out_mat_data_U_n_12;
  wire out_mat_data_U_n_21;
  wire out_mat_data_U_n_22;
  wire out_mat_data_U_n_23;
  wire out_mat_data_U_n_24;
  wire out_mat_data_U_n_25;
  wire out_mat_data_U_n_3;
  wire out_mat_data_U_n_8;
  wire out_mat_data_U_n_9;
  wire [7:0]out_mat_data_dout;
  wire out_mat_data_empty_n;
  wire out_mat_data_full_n;
  wire out_mat_rows_c_U_n_2;
  wire out_mat_rows_c_U_n_3;
  wire [31:0]out_mat_rows_c_dout;
  wire out_mat_rows_c_empty_n;
  wire out_mat_rows_c_full_n;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_4;
  wire start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_10;
  wire start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_2;
  wire start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_4;
  wire start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_5;
  wire start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_6;
  wire start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_9;
  wire start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n;
  wire start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  wire start_once_reg;
  wire [31:0]width;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  wire xfMat2axiStrm_32_0_32_32_1_U0_n_10;
  wire xfMat2axiStrm_32_0_32_32_1_U0_n_5;
  wire xfMat2axiStrm_32_0_32_32_1_U0_n_7;
  wire xfMat2axiStrm_32_0_32_32_1_U0_n_8;
  wire xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;

  assign img_out_TKEEP[3] = \<const0> ;
  assign img_out_TKEEP[2] = \<const0> ;
  assign img_out_TKEEP[1] = \<const0> ;
  assign img_out_TKEEP[0] = \<const0> ;
  assign img_out_TLAST[0] = \<const0> ;
  assign img_out_TSTRB[3] = \<const0> ;
  assign img_out_TSTRB[2] = \<const0> ;
  assign img_out_TSTRB[1] = \<const0> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign m_axi_gmem3_ARADDR[63:2] = \^m_axi_gmem3_ARADDR [63:2];
  assign m_axi_gmem3_ARADDR[1] = \<const0> ;
  assign m_axi_gmem3_ARADDR[0] = \<const0> ;
  assign m_axi_gmem3_ARBURST[1] = \<const0> ;
  assign m_axi_gmem3_ARBURST[0] = \<const0> ;
  assign m_axi_gmem3_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem3_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem3_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem3_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem3_ARID[0] = \<const0> ;
  assign m_axi_gmem3_ARLEN[7] = \<const0> ;
  assign m_axi_gmem3_ARLEN[6] = \<const0> ;
  assign m_axi_gmem3_ARLEN[5] = \<const0> ;
  assign m_axi_gmem3_ARLEN[4] = \<const0> ;
  assign m_axi_gmem3_ARLEN[3:0] = \^m_axi_gmem3_ARLEN [3:0];
  assign m_axi_gmem3_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem3_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem3_ARPROT[2] = \<const0> ;
  assign m_axi_gmem3_ARPROT[1] = \<const0> ;
  assign m_axi_gmem3_ARPROT[0] = \<const0> ;
  assign m_axi_gmem3_ARQOS[3] = \<const0> ;
  assign m_axi_gmem3_ARQOS[2] = \<const0> ;
  assign m_axi_gmem3_ARQOS[1] = \<const0> ;
  assign m_axi_gmem3_ARQOS[0] = \<const0> ;
  assign m_axi_gmem3_ARREGION[3] = \<const0> ;
  assign m_axi_gmem3_ARREGION[2] = \<const0> ;
  assign m_axi_gmem3_ARREGION[1] = \<const0> ;
  assign m_axi_gmem3_ARREGION[0] = \<const0> ;
  assign m_axi_gmem3_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem3_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem3_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem3_ARUSER[0] = \<const0> ;
  assign m_axi_gmem3_AWADDR[63] = \<const0> ;
  assign m_axi_gmem3_AWADDR[62] = \<const0> ;
  assign m_axi_gmem3_AWADDR[61] = \<const0> ;
  assign m_axi_gmem3_AWADDR[60] = \<const0> ;
  assign m_axi_gmem3_AWADDR[59] = \<const0> ;
  assign m_axi_gmem3_AWADDR[58] = \<const0> ;
  assign m_axi_gmem3_AWADDR[57] = \<const0> ;
  assign m_axi_gmem3_AWADDR[56] = \<const0> ;
  assign m_axi_gmem3_AWADDR[55] = \<const0> ;
  assign m_axi_gmem3_AWADDR[54] = \<const0> ;
  assign m_axi_gmem3_AWADDR[53] = \<const0> ;
  assign m_axi_gmem3_AWADDR[52] = \<const0> ;
  assign m_axi_gmem3_AWADDR[51] = \<const0> ;
  assign m_axi_gmem3_AWADDR[50] = \<const0> ;
  assign m_axi_gmem3_AWADDR[49] = \<const0> ;
  assign m_axi_gmem3_AWADDR[48] = \<const0> ;
  assign m_axi_gmem3_AWADDR[47] = \<const0> ;
  assign m_axi_gmem3_AWADDR[46] = \<const0> ;
  assign m_axi_gmem3_AWADDR[45] = \<const0> ;
  assign m_axi_gmem3_AWADDR[44] = \<const0> ;
  assign m_axi_gmem3_AWADDR[43] = \<const0> ;
  assign m_axi_gmem3_AWADDR[42] = \<const0> ;
  assign m_axi_gmem3_AWADDR[41] = \<const0> ;
  assign m_axi_gmem3_AWADDR[40] = \<const0> ;
  assign m_axi_gmem3_AWADDR[39] = \<const0> ;
  assign m_axi_gmem3_AWADDR[38] = \<const0> ;
  assign m_axi_gmem3_AWADDR[37] = \<const0> ;
  assign m_axi_gmem3_AWADDR[36] = \<const0> ;
  assign m_axi_gmem3_AWADDR[35] = \<const0> ;
  assign m_axi_gmem3_AWADDR[34] = \<const0> ;
  assign m_axi_gmem3_AWADDR[33] = \<const0> ;
  assign m_axi_gmem3_AWADDR[32] = \<const0> ;
  assign m_axi_gmem3_AWADDR[31] = \<const0> ;
  assign m_axi_gmem3_AWADDR[30] = \<const0> ;
  assign m_axi_gmem3_AWADDR[29] = \<const0> ;
  assign m_axi_gmem3_AWADDR[28] = \<const0> ;
  assign m_axi_gmem3_AWADDR[27] = \<const0> ;
  assign m_axi_gmem3_AWADDR[26] = \<const0> ;
  assign m_axi_gmem3_AWADDR[25] = \<const0> ;
  assign m_axi_gmem3_AWADDR[24] = \<const0> ;
  assign m_axi_gmem3_AWADDR[23] = \<const0> ;
  assign m_axi_gmem3_AWADDR[22] = \<const0> ;
  assign m_axi_gmem3_AWADDR[21] = \<const0> ;
  assign m_axi_gmem3_AWADDR[20] = \<const0> ;
  assign m_axi_gmem3_AWADDR[19] = \<const0> ;
  assign m_axi_gmem3_AWADDR[18] = \<const0> ;
  assign m_axi_gmem3_AWADDR[17] = \<const0> ;
  assign m_axi_gmem3_AWADDR[16] = \<const0> ;
  assign m_axi_gmem3_AWADDR[15] = \<const0> ;
  assign m_axi_gmem3_AWADDR[14] = \<const0> ;
  assign m_axi_gmem3_AWADDR[13] = \<const0> ;
  assign m_axi_gmem3_AWADDR[12] = \<const0> ;
  assign m_axi_gmem3_AWADDR[11] = \<const0> ;
  assign m_axi_gmem3_AWADDR[10] = \<const0> ;
  assign m_axi_gmem3_AWADDR[9] = \<const0> ;
  assign m_axi_gmem3_AWADDR[8] = \<const0> ;
  assign m_axi_gmem3_AWADDR[7] = \<const0> ;
  assign m_axi_gmem3_AWADDR[6] = \<const0> ;
  assign m_axi_gmem3_AWADDR[5] = \<const0> ;
  assign m_axi_gmem3_AWADDR[4] = \<const0> ;
  assign m_axi_gmem3_AWADDR[3] = \<const0> ;
  assign m_axi_gmem3_AWADDR[2] = \<const0> ;
  assign m_axi_gmem3_AWADDR[1] = \<const0> ;
  assign m_axi_gmem3_AWADDR[0] = \<const0> ;
  assign m_axi_gmem3_AWBURST[1] = \<const0> ;
  assign m_axi_gmem3_AWBURST[0] = \<const0> ;
  assign m_axi_gmem3_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem3_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem3_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem3_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem3_AWID[0] = \<const0> ;
  assign m_axi_gmem3_AWLEN[7] = \<const0> ;
  assign m_axi_gmem3_AWLEN[6] = \<const0> ;
  assign m_axi_gmem3_AWLEN[5] = \<const0> ;
  assign m_axi_gmem3_AWLEN[4] = \<const0> ;
  assign m_axi_gmem3_AWLEN[3] = \<const0> ;
  assign m_axi_gmem3_AWLEN[2] = \<const0> ;
  assign m_axi_gmem3_AWLEN[1] = \<const0> ;
  assign m_axi_gmem3_AWLEN[0] = \<const0> ;
  assign m_axi_gmem3_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem3_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem3_AWPROT[2] = \<const0> ;
  assign m_axi_gmem3_AWPROT[1] = \<const0> ;
  assign m_axi_gmem3_AWPROT[0] = \<const0> ;
  assign m_axi_gmem3_AWQOS[3] = \<const0> ;
  assign m_axi_gmem3_AWQOS[2] = \<const0> ;
  assign m_axi_gmem3_AWQOS[1] = \<const0> ;
  assign m_axi_gmem3_AWQOS[0] = \<const0> ;
  assign m_axi_gmem3_AWREGION[3] = \<const0> ;
  assign m_axi_gmem3_AWREGION[2] = \<const0> ;
  assign m_axi_gmem3_AWREGION[1] = \<const0> ;
  assign m_axi_gmem3_AWREGION[0] = \<const0> ;
  assign m_axi_gmem3_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem3_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem3_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem3_AWUSER[0] = \<const0> ;
  assign m_axi_gmem3_AWVALID = \<const0> ;
  assign m_axi_gmem3_BREADY = \<const0> ;
  assign m_axi_gmem3_WDATA[31] = \<const0> ;
  assign m_axi_gmem3_WDATA[30] = \<const0> ;
  assign m_axi_gmem3_WDATA[29] = \<const0> ;
  assign m_axi_gmem3_WDATA[28] = \<const0> ;
  assign m_axi_gmem3_WDATA[27] = \<const0> ;
  assign m_axi_gmem3_WDATA[26] = \<const0> ;
  assign m_axi_gmem3_WDATA[25] = \<const0> ;
  assign m_axi_gmem3_WDATA[24] = \<const0> ;
  assign m_axi_gmem3_WDATA[23] = \<const0> ;
  assign m_axi_gmem3_WDATA[22] = \<const0> ;
  assign m_axi_gmem3_WDATA[21] = \<const0> ;
  assign m_axi_gmem3_WDATA[20] = \<const0> ;
  assign m_axi_gmem3_WDATA[19] = \<const0> ;
  assign m_axi_gmem3_WDATA[18] = \<const0> ;
  assign m_axi_gmem3_WDATA[17] = \<const0> ;
  assign m_axi_gmem3_WDATA[16] = \<const0> ;
  assign m_axi_gmem3_WDATA[15] = \<const0> ;
  assign m_axi_gmem3_WDATA[14] = \<const0> ;
  assign m_axi_gmem3_WDATA[13] = \<const0> ;
  assign m_axi_gmem3_WDATA[12] = \<const0> ;
  assign m_axi_gmem3_WDATA[11] = \<const0> ;
  assign m_axi_gmem3_WDATA[10] = \<const0> ;
  assign m_axi_gmem3_WDATA[9] = \<const0> ;
  assign m_axi_gmem3_WDATA[8] = \<const0> ;
  assign m_axi_gmem3_WDATA[7] = \<const0> ;
  assign m_axi_gmem3_WDATA[6] = \<const0> ;
  assign m_axi_gmem3_WDATA[5] = \<const0> ;
  assign m_axi_gmem3_WDATA[4] = \<const0> ;
  assign m_axi_gmem3_WDATA[3] = \<const0> ;
  assign m_axi_gmem3_WDATA[2] = \<const0> ;
  assign m_axi_gmem3_WDATA[1] = \<const0> ;
  assign m_axi_gmem3_WDATA[0] = \<const0> ;
  assign m_axi_gmem3_WID[0] = \<const0> ;
  assign m_axi_gmem3_WLAST = \<const0> ;
  assign m_axi_gmem3_WSTRB[3] = \<const0> ;
  assign m_axi_gmem3_WSTRB[2] = \<const0> ;
  assign m_axi_gmem3_WSTRB[1] = \<const0> ;
  assign m_axi_gmem3_WSTRB[0] = \<const0> ;
  assign m_axi_gmem3_WUSER[0] = \<const0> ;
  assign m_axi_gmem3_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_Block_split1_proc29 Block_split1_proc29_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_10));
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_split1_proc29_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_9),
        .Q(ap_sync_reg_Block_split1_proc29_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_4),
        .Q(ap_sync_reg_dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_axiStrm2xfMat_32_0_32_32_1_s axiStrm2xfMat_32_0_32_32_1_U0
       (.E(shiftReg_ce),
        .Q(ap_CS_fsm_state1),
        .\ap_CS_fsm_reg[0]_0 (axiStrm2xfMat_32_0_32_32_1_U0_dstMat_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axiStrm2xfMat_32_0_32_32_1_U0_ap_ready(axiStrm2xfMat_32_0_32_32_1_U0_ap_ready),
        .dstMat_cols_dout(in_mat_cols_c_dout),
        .dstMat_rows_dout(in_mat_rows_c_dout),
        .\icmp_ln251_reg_909_pp0_iter3_reg_reg[0] (axiStrm2xfMat_32_0_32_32_1_U0_n_1),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TREADY(img_inp_TREADY),
        .img_inp_TVALID(img_inp_TVALID),
        .in_mat_419_din(axiStrm2xfMat_32_0_32_32_1_U0_in_mat_419_din),
        .in_mat_data_full_n(in_mat_data_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_control_s_axi control_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(ap_CS_fsm_state1_1),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(control_s_axi_U_n_4),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_split1_proc29_U0_ap_ready(ap_sync_reg_Block_split1_proc29_U0_ap_ready),
        .ap_sync_reg_Block_split1_proc29_U0_ap_ready_reg(control_s_axi_U_n_2),
        .ap_sync_reg_dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready_reg(ap_sync_reg_dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready_reg_n_0),
        .axiStrm2xfMat_32_0_32_32_1_U0_ap_start(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready(dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready),
        .int_ap_idle_reg_0(ap_CS_fsm_state1),
        .int_ap_start_reg_0(control_s_axi_U_n_0),
        .interrupt(interrupt),
        .kernel(kernel),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .shiftReg_ce(shiftReg_ce_4),
        .start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n(start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n),
        .start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_done(xfMat2axiStrm_32_0_32_32_1_U0_ap_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_dilate_0_0_32_32_2_3_3_1_1_s dilate_0_0_32_32_2_3_3_1_1_U0
       (.D(dilate_0_0_32_32_2_3_3_1_1_U0_out_mat_420_din),
        .DIADI(\grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/buf_V_0_d1 ),
        .E(shiftReg_ce_0),
        .Q({ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2,ap_CS_fsm_state1_1}),
        .\ap_CS_fsm_reg[0]_0 (kernel_c_U_n_2),
        .\ap_CS_fsm_reg[1]_0 (ap_sync_reg_dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready_reg_n_0),
        .\ap_CS_fsm_reg[2]_0 (dilate_0_0_32_32_2_3_3_1_1_U0_m_axi_gmem3_ARVALID),
        .\ap_CS_fsm_reg[8]_0 (dilate_0_0_32_32_2_3_3_1_1_U0_n_11),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(dilate_0_0_32_32_2_3_3_1_1_U0_n_1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .buf_V_0_address1142_out__0(\grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/buf_V_0_address1142_out__0 ),
        .buf_V_1_address11__0(\grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/buf_V_1_address11__0 ),
        .cmp_i_i115_i_reg_1170(\grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/cmp_i_i115_i_reg_1170 ),
        .dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready(dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready),
        .dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read(dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read),
        .dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read),
        .gmem3_ARREADY(gmem3_ARREADY),
        .\gmem3_addr_reg_401_reg[63]_0 (dilate_0_0_32_32_2_3_3_1_1_U0_m_axi_gmem3_ARADDR),
        .\icmp_ln383_reg_412_reg[0]_0 (dilate_0_0_32_32_2_3_3_1_1_U0_n_2),
        .\icmp_ln882_reg_1221_pp3_iter6_reg_reg[0]__0 (dilate_0_0_32_32_2_3_3_1_1_U0_n_21),
        .in_mat_cols_c10_empty_n(in_mat_cols_c10_empty_n),
        .in_mat_data_dout(in_mat_data_dout),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_rows_c9_empty_n(in_mat_rows_c9_empty_n),
        .kernel_c_empty_n(kernel_c_empty_n),
        .out(kernel_c_dout),
        .out_HLS_RDATA(gmem3_RDATA),
        .out_HLS_RVALID(gmem3_RVALID),
        .out_mat_data_full_n(out_mat_data_full_n),
        .\p_src_cols_read_reg_396_reg[15]_0 (in_mat_cols_c10_dout),
        .\p_src_rows_read_reg_391_reg[15]_0 (in_mat_rows_c9_dout),
        .ram_reg(\grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/buf_V_1_d1 ),
        .ram_reg_0({in_mat_data_U_n_18,in_mat_data_U_n_19,in_mat_data_U_n_20,in_mat_data_U_n_21,in_mat_data_U_n_22,in_mat_data_U_n_23,in_mat_data_U_n_24,in_mat_data_U_n_25}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_gmem3_m_axi gmem3_m_axi_U
       (.D({m_axi_gmem3_RLAST,m_axi_gmem3_RDATA}),
        .E(dilate_0_0_32_32_2_3_3_1_1_U0_m_axi_gmem3_ARVALID),
        .Q(\^m_axi_gmem3_ARLEN ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem3_ARVALID),
        .\data_p1_reg[7] (gmem3_RDATA),
        .\data_p2_reg[63] (dilate_0_0_32_32_2_3_3_1_1_U0_m_axi_gmem3_ARADDR),
        .full_n_reg(m_axi_gmem3_RREADY),
        .gmem3_ARREADY(gmem3_ARREADY),
        .m_axi_gmem3_ARADDR(\^m_axi_gmem3_ARADDR ),
        .m_axi_gmem3_ARREADY(m_axi_gmem3_ARREADY),
        .m_axi_gmem3_RRESP(m_axi_gmem3_RRESP),
        .m_axi_gmem3_RVALID(m_axi_gmem3_RVALID),
        .s_ready_t_reg(dilate_0_0_32_32_2_3_3_1_1_U0_n_11),
        .s_ready_t_reg_0(dilate_0_0_32_32_2_3_3_1_1_U0_n_2),
        .\state_reg[0] (gmem3_RVALID),
        .\state_reg[1] ({ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2}),
        .\state_reg[1]_0 (dilate_0_0_32_32_2_3_3_1_1_U0_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x0 in_mat_cols_c10_U
       (.D(in_mat_cols_c_dout[15:0]),
        .E(axiStrm2xfMat_32_0_32_32_1_U0_dstMat_cols_read),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[1][15] (in_mat_cols_c10_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axiStrm2xfMat_32_0_32_32_1_U0_ap_start(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read),
        .in_mat_cols_c10_empty_n(in_mat_cols_c10_empty_n),
        .in_mat_cols_c10_full_n(in_mat_cols_c10_full_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c9_full_n(in_mat_rows_c9_full_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .internal_empty_n_reg_0(start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x0_0 in_mat_cols_c_U
       (.E(axiStrm2xfMat_32_0_32_32_1_U0_dstMat_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstMat_cols_dout(in_mat_cols_c_dout),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .internal_empty_n_reg_0(start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_4),
        .shiftReg_ce(shiftReg_ce_4),
        .width(width));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w8_d2_S in_mat_data_U
       (.D(axiStrm2xfMat_32_0_32_32_1_U0_in_mat_419_din),
        .DIADI(\grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/buf_V_0_d1 ),
        .E(shiftReg_ce),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_V_0_address1142_out__0(\grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/buf_V_0_address1142_out__0 ),
        .buf_V_1_address11__0(\grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/buf_V_1_address11__0 ),
        .cmp_i_i115_i_reg_1170(\grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/cmp_i_i115_i_reg_1170 ),
        .\cmp_i_i115_i_reg_1170_reg[0] ({in_mat_data_U_n_18,in_mat_data_U_n_19,in_mat_data_U_n_20,in_mat_data_U_n_21,in_mat_data_U_n_22,in_mat_data_U_n_23,in_mat_data_U_n_24,in_mat_data_U_n_25}),
        .dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read(dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read),
        .in_mat_data_dout(in_mat_data_dout),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .\mOutPtr_reg[0]_0 (axiStrm2xfMat_32_0_32_32_1_U0_n_1),
        .\mOutPtr_reg[1]_0 (\grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/buf_V_1_d1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x0_1 in_mat_rows_c9_U
       (.D(in_mat_rows_c_dout[15:0]),
        .E(axiStrm2xfMat_32_0_32_32_1_U0_dstMat_cols_read),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[1][15] (in_mat_rows_c9_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axiStrm2xfMat_32_0_32_32_1_U0_ap_start(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read),
        .in_mat_cols_c10_full_n(in_mat_cols_c10_full_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c9_empty_n(in_mat_rows_c9_empty_n),
        .in_mat_rows_c9_full_n(in_mat_rows_c9_full_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .internal_empty_n_reg_0(start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x0_2 in_mat_rows_c_U
       (.E(axiStrm2xfMat_32_0_32_32_1_U0_dstMat_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstMat_rows_dout(in_mat_rows_c_dout),
        .height(height),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .internal_empty_n_reg_0(start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_2),
        .shiftReg_ce(shiftReg_ce_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w64_d3_S kernel_c_U
       (.Q(ap_CS_fsm_state1_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read),
        .in(kernel),
        .in_mat_cols_c10_empty_n(in_mat_cols_c10_empty_n),
        .in_mat_rows_c9_empty_n(in_mat_rows_c9_empty_n),
        .internal_empty_n_reg_0(kernel_c_U_n_2),
        .internal_full_n_reg_0(ap_sync_reg_dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready_reg_n_0),
        .kernel_c_empty_n(kernel_c_empty_n),
        .kernel_c_full_n(kernel_c_full_n),
        .out(kernel_c_dout),
        .shiftReg_ce(shiftReg_ce_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d4_S out_mat_cols_c_U
       (.Q(ap_CS_fsm_state1_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(out_mat_rows_c_U_n_2),
        .out(out_mat_cols_c_dout),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_cols_c_full_n(out_mat_cols_c_full_n),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .shiftReg_ce(shiftReg_ce_4),
        .width(width),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w8_d2_S_3 out_mat_data_U
       (.D(out_mat_data_dout),
        .E(shiftReg_ce_0),
        .Q({\SRL_SIG_reg[0]_3 [7],\SRL_SIG_reg[0]_3 [0]}),
        .\SRL_SIG_reg[0][7] (dilate_0_0_32_32_2_3_3_1_1_U0_out_mat_420_din),
        .\SRL_SIG_reg[1][0] (out_mat_data_U_n_10),
        .\SRL_SIG_reg[1][7] ({\SRL_SIG_reg[1]_2 [7],\SRL_SIG_reg[1]_2 [0]}),
        .\SRL_SIG_reg[1][7]_0 (out_mat_data_U_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln414_1_reg_864(\grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/icmp_ln414_1_reg_864 ),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0]_0 (out_mat_data_U_n_0),
        .\mOutPtr_reg[0]_1 (xfMat2axiStrm_32_0_32_32_1_U0_n_5),
        .\mOutPtr_reg[1]_0 (out_mat_data_U_n_3),
        .\mOutPtr_reg[1]_1 (out_mat_data_U_n_8),
        .\mOutPtr_reg[1]_2 (out_mat_data_U_n_9),
        .\mOutPtr_reg[1]_3 (out_mat_data_U_n_21),
        .\mOutPtr_reg[1]_4 (out_mat_data_U_n_22),
        .\mOutPtr_reg[1]_5 (out_mat_data_U_n_23),
        .\mOutPtr_reg[1]_6 (out_mat_data_U_n_24),
        .\mOutPtr_reg[1]_7 (out_mat_data_U_n_25),
        .\mOutPtr_reg[1]_8 (xfMat2axiStrm_32_0_32_32_1_U0_n_10),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .out_mat_data_full_n(out_mat_data_full_n),
        .shiftReg_addr(shiftReg_addr),
        .trunc_ln414_2_reg_872({\grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/trunc_ln414_2_reg_872 [5],\grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/trunc_ln414_2_reg_872 [3]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d4_S_4 out_mat_rows_c_U
       (.Q(ap_CS_fsm_state1_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .height(height),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .internal_empty_n_reg_0(out_mat_rows_c_U_n_2),
        .internal_empty_n_reg_1(xfMat2axiStrm_32_0_32_32_1_U0_n_8),
        .internal_full_n_reg_0(out_mat_rows_c_U_n_3),
        .kernel_c_full_n(kernel_c_full_n),
        .out(out_mat_rows_c_dout),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_cols_c_full_n(out_mat_cols_c_full_n),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .out_mat_rows_c_full_n(out_mat_rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_4),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_start_for_axiStrm2xfMat_32_0_32_32_1_U0 start_for_axiStrm2xfMat_32_0_32_32_1_U0_U
       (.Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_split1_proc29_U0_ap_ready(ap_sync_reg_Block_split1_proc29_U0_ap_ready),
        .ap_sync_reg_Block_split1_proc29_U0_ap_ready_reg(start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_9),
        .axiStrm2xfMat_32_0_32_32_1_U0_ap_ready(axiStrm2xfMat_32_0_32_32_1_U0_ap_ready),
        .axiStrm2xfMat_32_0_32_32_1_U0_ap_start(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready(dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready),
        .in_mat_cols_c10_full_n(in_mat_cols_c10_full_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_rows_c9_full_n(in_mat_rows_c9_full_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .int_ap_idle_reg(control_s_axi_U_n_0),
        .int_ap_idle_reg_0(ap_CS_fsm_state1_5),
        .int_ap_ready_reg(ap_sync_reg_dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready_reg_n_0),
        .internal_empty_n_reg_0(start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_5),
        .internal_empty_n_reg_1(start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_6),
        .internal_full_n_reg_0(start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_2),
        .internal_full_n_reg_1(start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_4),
        .internal_full_n_reg_2(start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_10),
        .kernel_c_full_n(kernel_c_full_n),
        .\mOutPtr_reg[0]_0 (control_s_axi_U_n_2),
        .out_mat_cols_c_full_n(out_mat_cols_c_full_n),
        .out_mat_rows_c_full_n(out_mat_rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_4),
        .start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n(start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n),
        .start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(out_mat_rows_c_U_n_3),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_start_for_xfMat2axiStrm_32_0_32_32_1_U0 start_for_xfMat2axiStrm_32_0_32_32_1_U0_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(xfMat2axiStrm_32_0_32_32_1_U0_n_7),
        .\mOutPtr_reg[1]_0 (control_s_axi_U_n_2),
        .start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_done(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfMat2axiStrm_32_0_32_32_1_s xfMat2axiStrm_32_0_32_32_1_U0
       (.\B_V_data_1_state_reg[0] (img_out_TVALID),
        .D(out_mat_data_dout),
        .Q({\SRL_SIG_reg[0]_3 [7],\SRL_SIG_reg[0]_3 [0]}),
        .\ap_CS_fsm_reg[0]_0 (xfMat2axiStrm_32_0_32_32_1_U0_n_8),
        .\ap_CS_fsm_reg[0]_1 (ap_CS_fsm_state1_5),
        .\ap_CS_fsm_reg[2]_0 (xfMat2axiStrm_32_0_32_32_1_U0_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln414_1_reg_864(\grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/icmp_ln414_1_reg_864 ),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TREADY(img_out_TREADY),
        .internal_empty_n_i_2__7(control_s_axi_U_n_2),
        .internal_empty_n_reg(xfMat2axiStrm_32_0_32_32_1_U0_n_10),
        .\lshr_ln674_1_reg_955_reg[0] (out_mat_data_U_n_21),
        .\lshr_ln674_1_reg_955_reg[1] (out_mat_data_U_n_22),
        .\lshr_ln674_1_reg_955_reg[2] (out_mat_data_U_n_9),
        .\lshr_ln674_1_reg_955_reg[3] (out_mat_data_U_n_23),
        .\lshr_ln674_1_reg_955_reg[4] (out_mat_data_U_n_8),
        .\lshr_ln674_1_reg_955_reg[5] (out_mat_data_U_n_24),
        .\lshr_ln674_1_reg_955_reg[6] (out_mat_data_U_n_3),
        .\lshr_ln674_1_reg_955_reg[7] (out_mat_data_U_n_25),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (xfMat2axiStrm_32_0_32_32_1_U0_n_5),
        .\mOutPtr_reg[0]_0 (out_mat_data_U_n_0),
        .\mOutPtr_reg[0]_1 (dilate_0_0_32_32_2_3_3_1_1_U0_n_21),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .shiftReg_addr(shiftReg_addr),
        .shiftReg_ce(shiftReg_ce_4),
        .\shl_ln414_2_reg_938_reg[15] (out_mat_data_U_n_12),
        .\shl_ln414_2_reg_938_reg[23] (out_mat_data_U_n_10),
        .\shl_ln414_2_reg_938_reg[31] ({\SRL_SIG_reg[1]_2 [7],\SRL_SIG_reg[1]_2 [0]}),
        .\srcMat_cols_read_reg_77_reg[31]_0 (out_mat_cols_c_dout),
        .\srcMat_rows_read_reg_72_reg[31]_0 (out_mat_rows_c_dout),
        .\trunc_ln414_2_reg_872_reg[5] ({\grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/trunc_ln414_2_reg_872 [5],\grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/trunc_ln414_2_reg_872 [3]}),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_done(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_Block_split1_proc29
   (start_once_reg,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_axiStrm2hlsStrm_32_32_32_1_1_8_256_s
   (shiftReg_ce,
    sel,
    Q,
    \ap_CS_fsm_reg[2]_0 ,
    \din_assign_reg_233_reg[31]_0 ,
    ap_clk,
    B,
    p_reg,
    A,
    p_reg__0,
    ap_rst_n,
    strm_full_n,
    img_inp_TVALID_int_regslice,
    rows_cast_loc_channel_empty_n,
    cols_cast_loc_channel_empty_n,
    \ap_CS_fsm_reg[1]_0 ,
    B_V_data_1_sel_rd_reg,
    B_V_data_1_sel,
    ap_rst_n_inv,
    \din_assign_reg_233_reg[31]_1 );
  output shiftReg_ce;
  output sel;
  output [1:0]Q;
  output \ap_CS_fsm_reg[2]_0 ;
  output [31:0]\din_assign_reg_233_reg[31]_0 ;
  input ap_clk;
  input [11:0]B;
  input [16:0]p_reg;
  input [16:0]A;
  input [11:0]p_reg__0;
  input ap_rst_n;
  input strm_full_n;
  input img_inp_TVALID_int_regslice;
  input rows_cast_loc_channel_empty_n;
  input cols_cast_loc_channel_empty_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input [0:0]B_V_data_1_sel_rd_reg;
  input B_V_data_1_sel;
  input ap_rst_n_inv;
  input [31:0]\din_assign_reg_233_reg[31]_1 ;

  wire [16:0]A;
  wire [11:0]B;
  wire B_V_data_1_sel;
  wire [0:0]B_V_data_1_sel_rd_reg;
  wire [1:0]Q;
  wire _carry__0_i_1_n_0;
  wire _carry__0_i_2_n_0;
  wire _carry__0_i_3_n_0;
  wire _carry__0_i_4_n_0;
  wire _carry__0_i_5_n_0;
  wire _carry__0_i_5_n_1;
  wire _carry__0_i_5_n_2;
  wire _carry__0_i_5_n_3;
  wire _carry__0_i_6_n_0;
  wire _carry__0_i_7_n_0;
  wire _carry__0_i_8_n_0;
  wire _carry__0_i_9_n_0;
  wire _carry__0_n_0;
  wire _carry__0_n_1;
  wire _carry__0_n_2;
  wire _carry__0_n_3;
  wire _carry__1_i_1_n_0;
  wire _carry__1_i_2_n_0;
  wire _carry__1_i_3_n_0;
  wire _carry__1_i_4_n_0;
  wire _carry__1_i_5_n_0;
  wire _carry__1_i_5_n_1;
  wire _carry__1_i_5_n_2;
  wire _carry__1_i_5_n_3;
  wire _carry__1_i_6_n_0;
  wire _carry__1_i_7_n_0;
  wire _carry__1_i_8_n_0;
  wire _carry__1_i_9_n_0;
  wire _carry__1_n_0;
  wire _carry__1_n_1;
  wire _carry__1_n_2;
  wire _carry__1_n_3;
  wire _carry__2_i_1_n_0;
  wire _carry__2_i_2_n_0;
  wire _carry__2_i_3_n_0;
  wire _carry__2_i_4_n_0;
  wire _carry__2_i_5_n_0;
  wire _carry__2_i_5_n_1;
  wire _carry__2_i_5_n_2;
  wire _carry__2_i_5_n_3;
  wire _carry__2_i_6_n_0;
  wire _carry__2_i_7_n_0;
  wire _carry__2_i_8_n_0;
  wire _carry__2_i_9_n_0;
  wire _carry__2_n_0;
  wire _carry__2_n_1;
  wire _carry__2_n_2;
  wire _carry__2_n_3;
  wire _carry__3_i_1_n_0;
  wire _carry__3_i_2_n_0;
  wire _carry__3_i_3_n_0;
  wire _carry__3_i_4_n_0;
  wire _carry__3_i_5_n_0;
  wire _carry__3_i_5_n_1;
  wire _carry__3_i_5_n_2;
  wire _carry__3_i_5_n_3;
  wire _carry__3_i_6_n_0;
  wire _carry__3_i_7_n_0;
  wire _carry__3_i_8_n_0;
  wire _carry__3_i_9_n_0;
  wire _carry__3_n_0;
  wire _carry__3_n_1;
  wire _carry__3_n_2;
  wire _carry__3_n_3;
  wire _carry__4_i_1_n_0;
  wire _carry__4_i_2_n_0;
  wire _carry__4_i_3_n_0;
  wire _carry__4_i_4_n_0;
  wire _carry__4_i_5_n_0;
  wire _carry__4_i_5_n_1;
  wire _carry__4_i_5_n_2;
  wire _carry__4_i_5_n_3;
  wire _carry__4_i_6_n_0;
  wire _carry__4_i_7_n_0;
  wire _carry__4_i_8_n_0;
  wire _carry__4_i_9_n_0;
  wire _carry__4_n_0;
  wire _carry__4_n_1;
  wire _carry__4_n_2;
  wire _carry__4_n_3;
  wire _carry__5_i_1_n_0;
  wire _carry__5_i_2_n_0;
  wire _carry__5_i_3_n_3;
  wire _carry__5_i_4_n_0;
  wire _carry__5_n_1;
  wire _carry__5_n_3;
  wire _carry_i_10_n_0;
  wire _carry_i_1_n_0;
  wire _carry_i_2_n_0;
  wire _carry_i_3_n_0;
  wire _carry_i_4_n_0;
  wire _carry_i_5_n_0;
  wire _carry_i_6_n_0;
  wire _carry_i_6_n_1;
  wire _carry_i_6_n_2;
  wire _carry_i_6_n_3;
  wire _carry_i_7_n_0;
  wire _carry_i_8_n_0;
  wire _carry_i_9_n_0;
  wire _carry_n_0;
  wire _carry_n_1;
  wire _carry_n_2;
  wire _carry_n_3;
  wire [31:5]add_ln328_fu_123_p2;
  wire \ap_CS_fsm[4]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_cast_loc_channel_empty_n;
  wire din_assign_reg_2330;
  wire [31:0]\din_assign_reg_233_reg[31]_0 ;
  wire [31:0]\din_assign_reg_233_reg[31]_1 ;
  wire [28:16]grp_fu_110_p2;
  wire i_reg_99;
  wire \i_reg_99[0]_i_4_n_0 ;
  wire [26:0]i_reg_99_reg;
  wire \i_reg_99_reg[0]_i_3_n_0 ;
  wire \i_reg_99_reg[0]_i_3_n_1 ;
  wire \i_reg_99_reg[0]_i_3_n_2 ;
  wire \i_reg_99_reg[0]_i_3_n_3 ;
  wire \i_reg_99_reg[0]_i_3_n_4 ;
  wire \i_reg_99_reg[0]_i_3_n_5 ;
  wire \i_reg_99_reg[0]_i_3_n_6 ;
  wire \i_reg_99_reg[0]_i_3_n_7 ;
  wire \i_reg_99_reg[12]_i_1_n_0 ;
  wire \i_reg_99_reg[12]_i_1_n_1 ;
  wire \i_reg_99_reg[12]_i_1_n_2 ;
  wire \i_reg_99_reg[12]_i_1_n_3 ;
  wire \i_reg_99_reg[12]_i_1_n_4 ;
  wire \i_reg_99_reg[12]_i_1_n_5 ;
  wire \i_reg_99_reg[12]_i_1_n_6 ;
  wire \i_reg_99_reg[12]_i_1_n_7 ;
  wire \i_reg_99_reg[16]_i_1_n_0 ;
  wire \i_reg_99_reg[16]_i_1_n_1 ;
  wire \i_reg_99_reg[16]_i_1_n_2 ;
  wire \i_reg_99_reg[16]_i_1_n_3 ;
  wire \i_reg_99_reg[16]_i_1_n_4 ;
  wire \i_reg_99_reg[16]_i_1_n_5 ;
  wire \i_reg_99_reg[16]_i_1_n_6 ;
  wire \i_reg_99_reg[16]_i_1_n_7 ;
  wire \i_reg_99_reg[20]_i_1_n_0 ;
  wire \i_reg_99_reg[20]_i_1_n_1 ;
  wire \i_reg_99_reg[20]_i_1_n_2 ;
  wire \i_reg_99_reg[20]_i_1_n_3 ;
  wire \i_reg_99_reg[20]_i_1_n_4 ;
  wire \i_reg_99_reg[20]_i_1_n_5 ;
  wire \i_reg_99_reg[20]_i_1_n_6 ;
  wire \i_reg_99_reg[20]_i_1_n_7 ;
  wire \i_reg_99_reg[24]_i_1_n_2 ;
  wire \i_reg_99_reg[24]_i_1_n_3 ;
  wire \i_reg_99_reg[24]_i_1_n_5 ;
  wire \i_reg_99_reg[24]_i_1_n_6 ;
  wire \i_reg_99_reg[24]_i_1_n_7 ;
  wire \i_reg_99_reg[4]_i_1_n_0 ;
  wire \i_reg_99_reg[4]_i_1_n_1 ;
  wire \i_reg_99_reg[4]_i_1_n_2 ;
  wire \i_reg_99_reg[4]_i_1_n_3 ;
  wire \i_reg_99_reg[4]_i_1_n_4 ;
  wire \i_reg_99_reg[4]_i_1_n_5 ;
  wire \i_reg_99_reg[4]_i_1_n_6 ;
  wire \i_reg_99_reg[4]_i_1_n_7 ;
  wire \i_reg_99_reg[8]_i_1_n_0 ;
  wire \i_reg_99_reg[8]_i_1_n_1 ;
  wire \i_reg_99_reg[8]_i_1_n_2 ;
  wire \i_reg_99_reg[8]_i_1_n_3 ;
  wire \i_reg_99_reg[8]_i_1_n_4 ;
  wire \i_reg_99_reg[8]_i_1_n_5 ;
  wire \i_reg_99_reg[8]_i_1_n_6 ;
  wire \i_reg_99_reg[8]_i_1_n_7 ;
  wire icmp_ln330_fu_195_p2;
  wire icmp_ln330_fu_195_p2_carry__0_i_1_n_0;
  wire icmp_ln330_fu_195_p2_carry__0_i_2_n_0;
  wire icmp_ln330_fu_195_p2_carry__0_i_3_n_0;
  wire icmp_ln330_fu_195_p2_carry__0_i_4_n_0;
  wire icmp_ln330_fu_195_p2_carry__0_i_5_n_0;
  wire icmp_ln330_fu_195_p2_carry__0_i_6_n_0;
  wire icmp_ln330_fu_195_p2_carry__0_i_7_n_0;
  wire icmp_ln330_fu_195_p2_carry__0_i_8_n_0;
  wire icmp_ln330_fu_195_p2_carry__0_n_0;
  wire icmp_ln330_fu_195_p2_carry__0_n_1;
  wire icmp_ln330_fu_195_p2_carry__0_n_2;
  wire icmp_ln330_fu_195_p2_carry__0_n_3;
  wire icmp_ln330_fu_195_p2_carry__1_i_1_n_0;
  wire icmp_ln330_fu_195_p2_carry__1_i_2_n_0;
  wire icmp_ln330_fu_195_p2_carry__1_i_3_n_0;
  wire icmp_ln330_fu_195_p2_carry__1_i_4_n_0;
  wire icmp_ln330_fu_195_p2_carry__1_i_5_n_0;
  wire icmp_ln330_fu_195_p2_carry__1_i_6_n_0;
  wire icmp_ln330_fu_195_p2_carry__1_i_7_n_0;
  wire icmp_ln330_fu_195_p2_carry__1_i_8_n_0;
  wire icmp_ln330_fu_195_p2_carry__1_n_0;
  wire icmp_ln330_fu_195_p2_carry__1_n_1;
  wire icmp_ln330_fu_195_p2_carry__1_n_2;
  wire icmp_ln330_fu_195_p2_carry__1_n_3;
  wire icmp_ln330_fu_195_p2_carry__2_i_1_n_0;
  wire icmp_ln330_fu_195_p2_carry__2_i_2_n_0;
  wire icmp_ln330_fu_195_p2_carry__2_i_3_n_0;
  wire icmp_ln330_fu_195_p2_carry__2_i_4_n_0;
  wire icmp_ln330_fu_195_p2_carry__2_n_3;
  wire icmp_ln330_fu_195_p2_carry_i_1_n_0;
  wire icmp_ln330_fu_195_p2_carry_i_2_n_0;
  wire icmp_ln330_fu_195_p2_carry_i_3_n_0;
  wire icmp_ln330_fu_195_p2_carry_i_4_n_0;
  wire icmp_ln330_fu_195_p2_carry_i_5_n_0;
  wire icmp_ln330_fu_195_p2_carry_i_6_n_0;
  wire icmp_ln330_fu_195_p2_carry_i_7_n_0;
  wire icmp_ln330_fu_195_p2_carry_i_8_n_0;
  wire icmp_ln330_fu_195_p2_carry_n_0;
  wire icmp_ln330_fu_195_p2_carry_n_1;
  wire icmp_ln330_fu_195_p2_carry_n_2;
  wire icmp_ln330_fu_195_p2_carry_n_3;
  wire icmp_ln330_reg_229;
  wire \icmp_ln330_reg_229[0]_i_1_n_0 ;
  wire img_inp_TVALID_int_regslice;
  wire [26:0]loop_count_fu_177_p3;
  wire \loop_count_reg_219[0]_i_4_n_0 ;
  wire \loop_count_reg_219[0]_i_5_n_0 ;
  wire \loop_count_reg_219[0]_i_6_n_0 ;
  wire \loop_count_reg_219[0]_i_7_n_0 ;
  wire \loop_count_reg_219[0]_i_8_n_0 ;
  wire \loop_count_reg_219[27]_i_1_n_0 ;
  wire \loop_count_reg_219_reg[0]_i_2_n_0 ;
  wire \loop_count_reg_219_reg[0]_i_2_n_1 ;
  wire \loop_count_reg_219_reg[0]_i_2_n_2 ;
  wire \loop_count_reg_219_reg[0]_i_2_n_3 ;
  wire \loop_count_reg_219_reg[0]_i_3_n_0 ;
  wire \loop_count_reg_219_reg[0]_i_3_n_1 ;
  wire \loop_count_reg_219_reg[0]_i_3_n_2 ;
  wire \loop_count_reg_219_reg[0]_i_3_n_3 ;
  wire \loop_count_reg_219_reg[12]_i_2_n_0 ;
  wire \loop_count_reg_219_reg[12]_i_2_n_1 ;
  wire \loop_count_reg_219_reg[12]_i_2_n_2 ;
  wire \loop_count_reg_219_reg[12]_i_2_n_3 ;
  wire \loop_count_reg_219_reg[16]_i_2_n_0 ;
  wire \loop_count_reg_219_reg[16]_i_2_n_1 ;
  wire \loop_count_reg_219_reg[16]_i_2_n_2 ;
  wire \loop_count_reg_219_reg[16]_i_2_n_3 ;
  wire \loop_count_reg_219_reg[20]_i_2_n_0 ;
  wire \loop_count_reg_219_reg[20]_i_2_n_1 ;
  wire \loop_count_reg_219_reg[20]_i_2_n_2 ;
  wire \loop_count_reg_219_reg[20]_i_2_n_3 ;
  wire \loop_count_reg_219_reg[24]_i_2_n_0 ;
  wire \loop_count_reg_219_reg[24]_i_2_n_1 ;
  wire \loop_count_reg_219_reg[24]_i_2_n_2 ;
  wire \loop_count_reg_219_reg[24]_i_2_n_3 ;
  wire \loop_count_reg_219_reg[26]_i_2_n_3 ;
  wire \loop_count_reg_219_reg[4]_i_2_n_0 ;
  wire \loop_count_reg_219_reg[4]_i_2_n_1 ;
  wire \loop_count_reg_219_reg[4]_i_2_n_2 ;
  wire \loop_count_reg_219_reg[4]_i_2_n_3 ;
  wire \loop_count_reg_219_reg[8]_i_2_n_0 ;
  wire \loop_count_reg_219_reg[8]_i_2_n_1 ;
  wire \loop_count_reg_219_reg[8]_i_2_n_2 ;
  wire \loop_count_reg_219_reg[8]_i_2_n_3 ;
  wire \loop_count_reg_219_reg_n_0_[0] ;
  wire \loop_count_reg_219_reg_n_0_[10] ;
  wire \loop_count_reg_219_reg_n_0_[11] ;
  wire \loop_count_reg_219_reg_n_0_[12] ;
  wire \loop_count_reg_219_reg_n_0_[13] ;
  wire \loop_count_reg_219_reg_n_0_[14] ;
  wire \loop_count_reg_219_reg_n_0_[15] ;
  wire \loop_count_reg_219_reg_n_0_[16] ;
  wire \loop_count_reg_219_reg_n_0_[17] ;
  wire \loop_count_reg_219_reg_n_0_[18] ;
  wire \loop_count_reg_219_reg_n_0_[19] ;
  wire \loop_count_reg_219_reg_n_0_[1] ;
  wire \loop_count_reg_219_reg_n_0_[20] ;
  wire \loop_count_reg_219_reg_n_0_[21] ;
  wire \loop_count_reg_219_reg_n_0_[22] ;
  wire \loop_count_reg_219_reg_n_0_[23] ;
  wire \loop_count_reg_219_reg_n_0_[24] ;
  wire \loop_count_reg_219_reg_n_0_[25] ;
  wire \loop_count_reg_219_reg_n_0_[26] ;
  wire \loop_count_reg_219_reg_n_0_[27] ;
  wire \loop_count_reg_219_reg_n_0_[2] ;
  wire \loop_count_reg_219_reg_n_0_[3] ;
  wire \loop_count_reg_219_reg_n_0_[4] ;
  wire \loop_count_reg_219_reg_n_0_[5] ;
  wire \loop_count_reg_219_reg_n_0_[6] ;
  wire \loop_count_reg_219_reg_n_0_[7] ;
  wire \loop_count_reg_219_reg_n_0_[8] ;
  wire \loop_count_reg_219_reg_n_0_[9] ;
  wire [15:0]p_1_in;
  wire [16:0]p_reg;
  wire [11:0]p_reg__0;
  wire rows_cast_loc_channel_empty_n;
  wire sel;
  wire shiftReg_ce;
  wire [31:3]shl_ln_fu_116_p3;
  wire strm_full_n;
  wire [26:1]sub_ln328_1_fu_157_p2;
  wire [31:5]sub_ln328_fu_137_p2;
  wire [3:1]NLW__carry__5_CO_UNCONNECTED;
  wire [3:2]NLW__carry__5_O_UNCONNECTED;
  wire [3:1]NLW__carry__5_i_3_CO_UNCONNECTED;
  wire [3:2]NLW__carry__5_i_3_O_UNCONNECTED;
  wire [3:2]\NLW_i_reg_99_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg_99_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln330_fu_195_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln330_fu_195_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln330_fu_195_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln330_fu_195_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln330_fu_195_p2_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_loop_count_reg_219_reg[0]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_loop_count_reg_219_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_loop_count_reg_219_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_loop_count_reg_219_reg[26]_i_2_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(B_V_data_1_sel_rd_reg),
        .I1(sel),
        .I2(B_V_data_1_sel),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(icmp_ln330_reg_229),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[4]_i_2_n_0 ),
        .O(shiftReg_ce));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry
       (.CI(1'b0),
        .CO({_carry_n_0,_carry_n_1,_carry_n_2,_carry_n_3}),
        .CYINIT(_carry_i_1_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln328_1_fu_157_p2[4:1]),
        .S({_carry_i_2_n_0,_carry_i_3_n_0,_carry_i_4_n_0,_carry_i_5_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__0
       (.CI(_carry_n_0),
        .CO({_carry__0_n_0,_carry__0_n_1,_carry__0_n_2,_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln328_1_fu_157_p2[8:5]),
        .S({_carry__0_i_1_n_0,_carry__0_i_2_n_0,_carry__0_i_3_n_0,_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_1
       (.I0(sub_ln328_fu_137_p2[13]),
        .O(_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_2
       (.I0(sub_ln328_fu_137_p2[12]),
        .O(_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_3
       (.I0(sub_ln328_fu_137_p2[11]),
        .O(_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_4
       (.I0(sub_ln328_fu_137_p2[10]),
        .O(_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__0_i_5
       (.CI(_carry_i_6_n_0),
        .CO({_carry__0_i_5_n_0,_carry__0_i_5_n_1,_carry__0_i_5_n_2,_carry__0_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({_carry__0_i_6_n_0,_carry__0_i_7_n_0,_carry__0_i_8_n_0,_carry__0_i_9_n_0}),
        .O(sub_ln328_fu_137_p2[13:10]),
        .S(shl_ln_fu_116_p3[13:10]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_6
       (.I0(shl_ln_fu_116_p3[13]),
        .O(_carry__0_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_7
       (.I0(shl_ln_fu_116_p3[12]),
        .O(_carry__0_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_8
       (.I0(shl_ln_fu_116_p3[11]),
        .O(_carry__0_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_9
       (.I0(shl_ln_fu_116_p3[10]),
        .O(_carry__0_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__1
       (.CI(_carry__0_n_0),
        .CO({_carry__1_n_0,_carry__1_n_1,_carry__1_n_2,_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln328_1_fu_157_p2[12:9]),
        .S({_carry__1_i_1_n_0,_carry__1_i_2_n_0,_carry__1_i_3_n_0,_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_1
       (.I0(sub_ln328_fu_137_p2[17]),
        .O(_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_2
       (.I0(sub_ln328_fu_137_p2[16]),
        .O(_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_3
       (.I0(sub_ln328_fu_137_p2[15]),
        .O(_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_4
       (.I0(sub_ln328_fu_137_p2[14]),
        .O(_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__1_i_5
       (.CI(_carry__0_i_5_n_0),
        .CO({_carry__1_i_5_n_0,_carry__1_i_5_n_1,_carry__1_i_5_n_2,_carry__1_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({_carry__1_i_6_n_0,_carry__1_i_7_n_0,_carry__1_i_8_n_0,_carry__1_i_9_n_0}),
        .O(sub_ln328_fu_137_p2[17:14]),
        .S(shl_ln_fu_116_p3[17:14]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_6
       (.I0(shl_ln_fu_116_p3[17]),
        .O(_carry__1_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_7
       (.I0(shl_ln_fu_116_p3[16]),
        .O(_carry__1_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_8
       (.I0(shl_ln_fu_116_p3[15]),
        .O(_carry__1_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_9
       (.I0(shl_ln_fu_116_p3[14]),
        .O(_carry__1_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__2
       (.CI(_carry__1_n_0),
        .CO({_carry__2_n_0,_carry__2_n_1,_carry__2_n_2,_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln328_1_fu_157_p2[16:13]),
        .S({_carry__2_i_1_n_0,_carry__2_i_2_n_0,_carry__2_i_3_n_0,_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_1
       (.I0(sub_ln328_fu_137_p2[21]),
        .O(_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_2
       (.I0(sub_ln328_fu_137_p2[20]),
        .O(_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_3
       (.I0(sub_ln328_fu_137_p2[19]),
        .O(_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_4
       (.I0(sub_ln328_fu_137_p2[18]),
        .O(_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__2_i_5
       (.CI(_carry__1_i_5_n_0),
        .CO({_carry__2_i_5_n_0,_carry__2_i_5_n_1,_carry__2_i_5_n_2,_carry__2_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({_carry__2_i_6_n_0,_carry__2_i_7_n_0,_carry__2_i_8_n_0,_carry__2_i_9_n_0}),
        .O(sub_ln328_fu_137_p2[21:18]),
        .S(shl_ln_fu_116_p3[21:18]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_6
       (.I0(shl_ln_fu_116_p3[21]),
        .O(_carry__2_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_7
       (.I0(shl_ln_fu_116_p3[20]),
        .O(_carry__2_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_8
       (.I0(shl_ln_fu_116_p3[19]),
        .O(_carry__2_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_9
       (.I0(shl_ln_fu_116_p3[18]),
        .O(_carry__2_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__3
       (.CI(_carry__2_n_0),
        .CO({_carry__3_n_0,_carry__3_n_1,_carry__3_n_2,_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln328_1_fu_157_p2[20:17]),
        .S({_carry__3_i_1_n_0,_carry__3_i_2_n_0,_carry__3_i_3_n_0,_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_1
       (.I0(sub_ln328_fu_137_p2[25]),
        .O(_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_2
       (.I0(sub_ln328_fu_137_p2[24]),
        .O(_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_3
       (.I0(sub_ln328_fu_137_p2[23]),
        .O(_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_4
       (.I0(sub_ln328_fu_137_p2[22]),
        .O(_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__3_i_5
       (.CI(_carry__2_i_5_n_0),
        .CO({_carry__3_i_5_n_0,_carry__3_i_5_n_1,_carry__3_i_5_n_2,_carry__3_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({_carry__3_i_6_n_0,_carry__3_i_7_n_0,_carry__3_i_8_n_0,_carry__3_i_9_n_0}),
        .O(sub_ln328_fu_137_p2[25:22]),
        .S(shl_ln_fu_116_p3[25:22]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_6
       (.I0(shl_ln_fu_116_p3[25]),
        .O(_carry__3_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_7
       (.I0(shl_ln_fu_116_p3[24]),
        .O(_carry__3_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_8
       (.I0(shl_ln_fu_116_p3[23]),
        .O(_carry__3_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_9
       (.I0(shl_ln_fu_116_p3[22]),
        .O(_carry__3_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__4
       (.CI(_carry__3_n_0),
        .CO({_carry__4_n_0,_carry__4_n_1,_carry__4_n_2,_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln328_1_fu_157_p2[24:21]),
        .S({_carry__4_i_1_n_0,_carry__4_i_2_n_0,_carry__4_i_3_n_0,_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_1
       (.I0(sub_ln328_fu_137_p2[29]),
        .O(_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_2
       (.I0(sub_ln328_fu_137_p2[28]),
        .O(_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_3
       (.I0(sub_ln328_fu_137_p2[27]),
        .O(_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_4
       (.I0(sub_ln328_fu_137_p2[26]),
        .O(_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__4_i_5
       (.CI(_carry__3_i_5_n_0),
        .CO({_carry__4_i_5_n_0,_carry__4_i_5_n_1,_carry__4_i_5_n_2,_carry__4_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({_carry__4_i_6_n_0,_carry__4_i_7_n_0,_carry__4_i_8_n_0,_carry__4_i_9_n_0}),
        .O(sub_ln328_fu_137_p2[29:26]),
        .S(shl_ln_fu_116_p3[29:26]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_6
       (.I0(shl_ln_fu_116_p3[29]),
        .O(_carry__4_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_7
       (.I0(shl_ln_fu_116_p3[28]),
        .O(_carry__4_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_8
       (.I0(shl_ln_fu_116_p3[27]),
        .O(_carry__4_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_9
       (.I0(shl_ln_fu_116_p3[26]),
        .O(_carry__4_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__5
       (.CI(_carry__4_n_0),
        .CO({NLW__carry__5_CO_UNCONNECTED[3],_carry__5_n_1,NLW__carry__5_CO_UNCONNECTED[1],_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW__carry__5_O_UNCONNECTED[3:2],sub_ln328_1_fu_157_p2[26:25]}),
        .S({1'b0,1'b1,_carry__5_i_1_n_0,_carry__5_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__5_i_1
       (.I0(sub_ln328_fu_137_p2[31]),
        .O(_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__5_i_2
       (.I0(sub_ln328_fu_137_p2[30]),
        .O(_carry__5_i_2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__5_i_3
       (.CI(_carry__4_i_5_n_0),
        .CO({NLW__carry__5_i_3_CO_UNCONNECTED[3:1],_carry__5_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,_carry__5_i_4_n_0}),
        .O({NLW__carry__5_i_3_O_UNCONNECTED[3:2],sub_ln328_fu_137_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_116_p3[31:30]}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__5_i_4
       (.I0(shl_ln_fu_116_p3[30]),
        .O(_carry__5_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_1
       (.I0(sub_ln328_fu_137_p2[5]),
        .O(_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_10
       (.I0(shl_ln_fu_116_p3[6]),
        .O(_carry_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_2
       (.I0(sub_ln328_fu_137_p2[9]),
        .O(_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_3
       (.I0(sub_ln328_fu_137_p2[8]),
        .O(_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_4
       (.I0(sub_ln328_fu_137_p2[7]),
        .O(_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_5
       (.I0(sub_ln328_fu_137_p2[6]),
        .O(_carry_i_5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry_i_6
       (.CI(\loop_count_reg_219_reg[0]_i_2_n_0 ),
        .CO({_carry_i_6_n_0,_carry_i_6_n_1,_carry_i_6_n_2,_carry_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({_carry_i_7_n_0,_carry_i_8_n_0,_carry_i_9_n_0,_carry_i_10_n_0}),
        .O(sub_ln328_fu_137_p2[9:6]),
        .S(shl_ln_fu_116_p3[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_7
       (.I0(shl_ln_fu_116_p3[9]),
        .O(_carry_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_8
       (.I0(shl_ln_fu_116_p3[8]),
        .O(_carry_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_9
       (.I0(shl_ln_fu_116_p3[7]),
        .O(_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'hBFAA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[1]),
        .I1(rows_cast_loc_channel_empty_n),
        .I2(cols_cast_loc_channel_empty_n),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(Q[1]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hEEEEEECE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_CS_fsm_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln330_fu_195_p2),
        .I4(\ap_CS_fsm[4]_i_2_n_0 ),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[4]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln330_fu_195_p2),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(icmp_ln330_reg_229),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(strm_full_n),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln330_fu_195_p2),
        .I5(img_inp_TVALID_int_regslice),
        .O(\ap_CS_fsm[4]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFBFB0000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(\ap_CS_fsm[4]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln330_fu_195_p2),
        .I3(ap_CS_fsm_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_CS_fsm_state3),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[4]_i_2_n_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln330_fu_195_p2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \din_assign_reg_233[31]_i_1 
       (.I0(icmp_ln330_fu_195_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[4]_i_2_n_0 ),
        .O(din_assign_reg_2330));
  FDRE \din_assign_reg_233_reg[0] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [0]),
        .Q(\din_assign_reg_233_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[10] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [10]),
        .Q(\din_assign_reg_233_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[11] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [11]),
        .Q(\din_assign_reg_233_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[12] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [12]),
        .Q(\din_assign_reg_233_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[13] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [13]),
        .Q(\din_assign_reg_233_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[14] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [14]),
        .Q(\din_assign_reg_233_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[15] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [15]),
        .Q(\din_assign_reg_233_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[16] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [16]),
        .Q(\din_assign_reg_233_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[17] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [17]),
        .Q(\din_assign_reg_233_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[18] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [18]),
        .Q(\din_assign_reg_233_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[19] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [19]),
        .Q(\din_assign_reg_233_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[1] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [1]),
        .Q(\din_assign_reg_233_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[20] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [20]),
        .Q(\din_assign_reg_233_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[21] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [21]),
        .Q(\din_assign_reg_233_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[22] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [22]),
        .Q(\din_assign_reg_233_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[23] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [23]),
        .Q(\din_assign_reg_233_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[24] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [24]),
        .Q(\din_assign_reg_233_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[25] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [25]),
        .Q(\din_assign_reg_233_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[26] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [26]),
        .Q(\din_assign_reg_233_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[27] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [27]),
        .Q(\din_assign_reg_233_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[28] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [28]),
        .Q(\din_assign_reg_233_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[29] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [29]),
        .Q(\din_assign_reg_233_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[2] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [2]),
        .Q(\din_assign_reg_233_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[30] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [30]),
        .Q(\din_assign_reg_233_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[31] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [31]),
        .Q(\din_assign_reg_233_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[3] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [3]),
        .Q(\din_assign_reg_233_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[4] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [4]),
        .Q(\din_assign_reg_233_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[5] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [5]),
        .Q(\din_assign_reg_233_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[6] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [6]),
        .Q(\din_assign_reg_233_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[7] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [7]),
        .Q(\din_assign_reg_233_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[8] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [8]),
        .Q(\din_assign_reg_233_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \din_assign_reg_233_reg[9] 
       (.C(ap_clk),
        .CE(din_assign_reg_2330),
        .D(\din_assign_reg_233_reg[31]_1 [9]),
        .Q(\din_assign_reg_233_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_99[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(sel),
        .O(i_reg_99));
  LUT4 #(
    .INIT(16'h0080)) 
    \i_reg_99[0]_i_2 
       (.I0(icmp_ln330_fu_195_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[4]_i_2_n_0 ),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_99[0]_i_4 
       (.I0(i_reg_99_reg[0]),
        .O(\i_reg_99[0]_i_4_n_0 ));
  FDRE \i_reg_99_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[0]_i_3_n_7 ),
        .Q(i_reg_99_reg[0]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_99_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_reg_99_reg[0]_i_3_n_0 ,\i_reg_99_reg[0]_i_3_n_1 ,\i_reg_99_reg[0]_i_3_n_2 ,\i_reg_99_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_99_reg[0]_i_3_n_4 ,\i_reg_99_reg[0]_i_3_n_5 ,\i_reg_99_reg[0]_i_3_n_6 ,\i_reg_99_reg[0]_i_3_n_7 }),
        .S({i_reg_99_reg[3:1],\i_reg_99[0]_i_4_n_0 }));
  FDRE \i_reg_99_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[8]_i_1_n_5 ),
        .Q(i_reg_99_reg[10]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[8]_i_1_n_4 ),
        .Q(i_reg_99_reg[11]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[12]_i_1_n_7 ),
        .Q(i_reg_99_reg[12]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_99_reg[12]_i_1 
       (.CI(\i_reg_99_reg[8]_i_1_n_0 ),
        .CO({\i_reg_99_reg[12]_i_1_n_0 ,\i_reg_99_reg[12]_i_1_n_1 ,\i_reg_99_reg[12]_i_1_n_2 ,\i_reg_99_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_99_reg[12]_i_1_n_4 ,\i_reg_99_reg[12]_i_1_n_5 ,\i_reg_99_reg[12]_i_1_n_6 ,\i_reg_99_reg[12]_i_1_n_7 }),
        .S(i_reg_99_reg[15:12]));
  FDRE \i_reg_99_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[12]_i_1_n_6 ),
        .Q(i_reg_99_reg[13]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[12]_i_1_n_5 ),
        .Q(i_reg_99_reg[14]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[12]_i_1_n_4 ),
        .Q(i_reg_99_reg[15]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[16] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[16]_i_1_n_7 ),
        .Q(i_reg_99_reg[16]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_99_reg[16]_i_1 
       (.CI(\i_reg_99_reg[12]_i_1_n_0 ),
        .CO({\i_reg_99_reg[16]_i_1_n_0 ,\i_reg_99_reg[16]_i_1_n_1 ,\i_reg_99_reg[16]_i_1_n_2 ,\i_reg_99_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_99_reg[16]_i_1_n_4 ,\i_reg_99_reg[16]_i_1_n_5 ,\i_reg_99_reg[16]_i_1_n_6 ,\i_reg_99_reg[16]_i_1_n_7 }),
        .S(i_reg_99_reg[19:16]));
  FDRE \i_reg_99_reg[17] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[16]_i_1_n_6 ),
        .Q(i_reg_99_reg[17]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[18] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[16]_i_1_n_5 ),
        .Q(i_reg_99_reg[18]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[19] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[16]_i_1_n_4 ),
        .Q(i_reg_99_reg[19]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[0]_i_3_n_6 ),
        .Q(i_reg_99_reg[1]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[20] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[20]_i_1_n_7 ),
        .Q(i_reg_99_reg[20]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_99_reg[20]_i_1 
       (.CI(\i_reg_99_reg[16]_i_1_n_0 ),
        .CO({\i_reg_99_reg[20]_i_1_n_0 ,\i_reg_99_reg[20]_i_1_n_1 ,\i_reg_99_reg[20]_i_1_n_2 ,\i_reg_99_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_99_reg[20]_i_1_n_4 ,\i_reg_99_reg[20]_i_1_n_5 ,\i_reg_99_reg[20]_i_1_n_6 ,\i_reg_99_reg[20]_i_1_n_7 }),
        .S(i_reg_99_reg[23:20]));
  FDRE \i_reg_99_reg[21] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[20]_i_1_n_6 ),
        .Q(i_reg_99_reg[21]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[22] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[20]_i_1_n_5 ),
        .Q(i_reg_99_reg[22]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[23] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[20]_i_1_n_4 ),
        .Q(i_reg_99_reg[23]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[24] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[24]_i_1_n_7 ),
        .Q(i_reg_99_reg[24]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_99_reg[24]_i_1 
       (.CI(\i_reg_99_reg[20]_i_1_n_0 ),
        .CO({\NLW_i_reg_99_reg[24]_i_1_CO_UNCONNECTED [3:2],\i_reg_99_reg[24]_i_1_n_2 ,\i_reg_99_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_99_reg[24]_i_1_O_UNCONNECTED [3],\i_reg_99_reg[24]_i_1_n_5 ,\i_reg_99_reg[24]_i_1_n_6 ,\i_reg_99_reg[24]_i_1_n_7 }),
        .S({1'b0,i_reg_99_reg[26:24]}));
  FDRE \i_reg_99_reg[25] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[24]_i_1_n_6 ),
        .Q(i_reg_99_reg[25]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[26] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[24]_i_1_n_5 ),
        .Q(i_reg_99_reg[26]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[0]_i_3_n_5 ),
        .Q(i_reg_99_reg[2]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[0]_i_3_n_4 ),
        .Q(i_reg_99_reg[3]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[4]_i_1_n_7 ),
        .Q(i_reg_99_reg[4]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_99_reg[4]_i_1 
       (.CI(\i_reg_99_reg[0]_i_3_n_0 ),
        .CO({\i_reg_99_reg[4]_i_1_n_0 ,\i_reg_99_reg[4]_i_1_n_1 ,\i_reg_99_reg[4]_i_1_n_2 ,\i_reg_99_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_99_reg[4]_i_1_n_4 ,\i_reg_99_reg[4]_i_1_n_5 ,\i_reg_99_reg[4]_i_1_n_6 ,\i_reg_99_reg[4]_i_1_n_7 }),
        .S(i_reg_99_reg[7:4]));
  FDRE \i_reg_99_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[4]_i_1_n_6 ),
        .Q(i_reg_99_reg[5]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[4]_i_1_n_5 ),
        .Q(i_reg_99_reg[6]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[4]_i_1_n_4 ),
        .Q(i_reg_99_reg[7]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[8]_i_1_n_7 ),
        .Q(i_reg_99_reg[8]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_99_reg[8]_i_1 
       (.CI(\i_reg_99_reg[4]_i_1_n_0 ),
        .CO({\i_reg_99_reg[8]_i_1_n_0 ,\i_reg_99_reg[8]_i_1_n_1 ,\i_reg_99_reg[8]_i_1_n_2 ,\i_reg_99_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_99_reg[8]_i_1_n_4 ,\i_reg_99_reg[8]_i_1_n_5 ,\i_reg_99_reg[8]_i_1_n_6 ,\i_reg_99_reg[8]_i_1_n_7 }),
        .S(i_reg_99_reg[11:8]));
  FDRE \i_reg_99_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[8]_i_1_n_6 ),
        .Q(i_reg_99_reg[9]),
        .R(i_reg_99));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln330_fu_195_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln330_fu_195_p2_carry_n_0,icmp_ln330_fu_195_p2_carry_n_1,icmp_ln330_fu_195_p2_carry_n_2,icmp_ln330_fu_195_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln330_fu_195_p2_carry_i_1_n_0,icmp_ln330_fu_195_p2_carry_i_2_n_0,icmp_ln330_fu_195_p2_carry_i_3_n_0,icmp_ln330_fu_195_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln330_fu_195_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln330_fu_195_p2_carry_i_5_n_0,icmp_ln330_fu_195_p2_carry_i_6_n_0,icmp_ln330_fu_195_p2_carry_i_7_n_0,icmp_ln330_fu_195_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln330_fu_195_p2_carry__0
       (.CI(icmp_ln330_fu_195_p2_carry_n_0),
        .CO({icmp_ln330_fu_195_p2_carry__0_n_0,icmp_ln330_fu_195_p2_carry__0_n_1,icmp_ln330_fu_195_p2_carry__0_n_2,icmp_ln330_fu_195_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln330_fu_195_p2_carry__0_i_1_n_0,icmp_ln330_fu_195_p2_carry__0_i_2_n_0,icmp_ln330_fu_195_p2_carry__0_i_3_n_0,icmp_ln330_fu_195_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln330_fu_195_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln330_fu_195_p2_carry__0_i_5_n_0,icmp_ln330_fu_195_p2_carry__0_i_6_n_0,icmp_ln330_fu_195_p2_carry__0_i_7_n_0,icmp_ln330_fu_195_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry__0_i_1
       (.I0(\loop_count_reg_219_reg_n_0_[15] ),
        .I1(i_reg_99_reg[15]),
        .I2(\loop_count_reg_219_reg_n_0_[14] ),
        .I3(i_reg_99_reg[14]),
        .O(icmp_ln330_fu_195_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry__0_i_2
       (.I0(\loop_count_reg_219_reg_n_0_[13] ),
        .I1(i_reg_99_reg[13]),
        .I2(\loop_count_reg_219_reg_n_0_[12] ),
        .I3(i_reg_99_reg[12]),
        .O(icmp_ln330_fu_195_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry__0_i_3
       (.I0(\loop_count_reg_219_reg_n_0_[11] ),
        .I1(i_reg_99_reg[11]),
        .I2(\loop_count_reg_219_reg_n_0_[10] ),
        .I3(i_reg_99_reg[10]),
        .O(icmp_ln330_fu_195_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry__0_i_4
       (.I0(\loop_count_reg_219_reg_n_0_[9] ),
        .I1(i_reg_99_reg[9]),
        .I2(\loop_count_reg_219_reg_n_0_[8] ),
        .I3(i_reg_99_reg[8]),
        .O(icmp_ln330_fu_195_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry__0_i_5
       (.I0(i_reg_99_reg[15]),
        .I1(\loop_count_reg_219_reg_n_0_[15] ),
        .I2(i_reg_99_reg[14]),
        .I3(\loop_count_reg_219_reg_n_0_[14] ),
        .O(icmp_ln330_fu_195_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry__0_i_6
       (.I0(i_reg_99_reg[13]),
        .I1(\loop_count_reg_219_reg_n_0_[13] ),
        .I2(i_reg_99_reg[12]),
        .I3(\loop_count_reg_219_reg_n_0_[12] ),
        .O(icmp_ln330_fu_195_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry__0_i_7
       (.I0(i_reg_99_reg[11]),
        .I1(\loop_count_reg_219_reg_n_0_[11] ),
        .I2(i_reg_99_reg[10]),
        .I3(\loop_count_reg_219_reg_n_0_[10] ),
        .O(icmp_ln330_fu_195_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry__0_i_8
       (.I0(i_reg_99_reg[9]),
        .I1(\loop_count_reg_219_reg_n_0_[9] ),
        .I2(i_reg_99_reg[8]),
        .I3(\loop_count_reg_219_reg_n_0_[8] ),
        .O(icmp_ln330_fu_195_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln330_fu_195_p2_carry__1
       (.CI(icmp_ln330_fu_195_p2_carry__0_n_0),
        .CO({icmp_ln330_fu_195_p2_carry__1_n_0,icmp_ln330_fu_195_p2_carry__1_n_1,icmp_ln330_fu_195_p2_carry__1_n_2,icmp_ln330_fu_195_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln330_fu_195_p2_carry__1_i_1_n_0,icmp_ln330_fu_195_p2_carry__1_i_2_n_0,icmp_ln330_fu_195_p2_carry__1_i_3_n_0,icmp_ln330_fu_195_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln330_fu_195_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln330_fu_195_p2_carry__1_i_5_n_0,icmp_ln330_fu_195_p2_carry__1_i_6_n_0,icmp_ln330_fu_195_p2_carry__1_i_7_n_0,icmp_ln330_fu_195_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry__1_i_1
       (.I0(\loop_count_reg_219_reg_n_0_[23] ),
        .I1(i_reg_99_reg[23]),
        .I2(\loop_count_reg_219_reg_n_0_[22] ),
        .I3(i_reg_99_reg[22]),
        .O(icmp_ln330_fu_195_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry__1_i_2
       (.I0(\loop_count_reg_219_reg_n_0_[21] ),
        .I1(i_reg_99_reg[21]),
        .I2(\loop_count_reg_219_reg_n_0_[20] ),
        .I3(i_reg_99_reg[20]),
        .O(icmp_ln330_fu_195_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry__1_i_3
       (.I0(\loop_count_reg_219_reg_n_0_[19] ),
        .I1(i_reg_99_reg[19]),
        .I2(\loop_count_reg_219_reg_n_0_[18] ),
        .I3(i_reg_99_reg[18]),
        .O(icmp_ln330_fu_195_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry__1_i_4
       (.I0(\loop_count_reg_219_reg_n_0_[17] ),
        .I1(i_reg_99_reg[17]),
        .I2(\loop_count_reg_219_reg_n_0_[16] ),
        .I3(i_reg_99_reg[16]),
        .O(icmp_ln330_fu_195_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry__1_i_5
       (.I0(i_reg_99_reg[23]),
        .I1(\loop_count_reg_219_reg_n_0_[23] ),
        .I2(i_reg_99_reg[22]),
        .I3(\loop_count_reg_219_reg_n_0_[22] ),
        .O(icmp_ln330_fu_195_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry__1_i_6
       (.I0(i_reg_99_reg[21]),
        .I1(\loop_count_reg_219_reg_n_0_[21] ),
        .I2(i_reg_99_reg[20]),
        .I3(\loop_count_reg_219_reg_n_0_[20] ),
        .O(icmp_ln330_fu_195_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry__1_i_7
       (.I0(i_reg_99_reg[19]),
        .I1(\loop_count_reg_219_reg_n_0_[19] ),
        .I2(i_reg_99_reg[18]),
        .I3(\loop_count_reg_219_reg_n_0_[18] ),
        .O(icmp_ln330_fu_195_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry__1_i_8
       (.I0(i_reg_99_reg[17]),
        .I1(\loop_count_reg_219_reg_n_0_[17] ),
        .I2(i_reg_99_reg[16]),
        .I3(\loop_count_reg_219_reg_n_0_[16] ),
        .O(icmp_ln330_fu_195_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln330_fu_195_p2_carry__2
       (.CI(icmp_ln330_fu_195_p2_carry__1_n_0),
        .CO({NLW_icmp_ln330_fu_195_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln330_fu_195_p2,icmp_ln330_fu_195_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln330_fu_195_p2_carry__2_i_1_n_0,icmp_ln330_fu_195_p2_carry__2_i_2_n_0}),
        .O(NLW_icmp_ln330_fu_195_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln330_fu_195_p2_carry__2_i_3_n_0,icmp_ln330_fu_195_p2_carry__2_i_4_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln330_fu_195_p2_carry__2_i_1
       (.I0(\loop_count_reg_219_reg_n_0_[27] ),
        .I1(\loop_count_reg_219_reg_n_0_[26] ),
        .I2(i_reg_99_reg[26]),
        .O(icmp_ln330_fu_195_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry__2_i_2
       (.I0(\loop_count_reg_219_reg_n_0_[25] ),
        .I1(i_reg_99_reg[25]),
        .I2(\loop_count_reg_219_reg_n_0_[24] ),
        .I3(i_reg_99_reg[24]),
        .O(icmp_ln330_fu_195_p2_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln330_fu_195_p2_carry__2_i_3
       (.I0(\loop_count_reg_219_reg_n_0_[27] ),
        .I1(i_reg_99_reg[26]),
        .I2(\loop_count_reg_219_reg_n_0_[26] ),
        .O(icmp_ln330_fu_195_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry__2_i_4
       (.I0(i_reg_99_reg[25]),
        .I1(\loop_count_reg_219_reg_n_0_[25] ),
        .I2(i_reg_99_reg[24]),
        .I3(\loop_count_reg_219_reg_n_0_[24] ),
        .O(icmp_ln330_fu_195_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry_i_1
       (.I0(\loop_count_reg_219_reg_n_0_[7] ),
        .I1(i_reg_99_reg[7]),
        .I2(\loop_count_reg_219_reg_n_0_[6] ),
        .I3(i_reg_99_reg[6]),
        .O(icmp_ln330_fu_195_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry_i_2
       (.I0(\loop_count_reg_219_reg_n_0_[5] ),
        .I1(i_reg_99_reg[5]),
        .I2(\loop_count_reg_219_reg_n_0_[4] ),
        .I3(i_reg_99_reg[4]),
        .O(icmp_ln330_fu_195_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry_i_3
       (.I0(\loop_count_reg_219_reg_n_0_[3] ),
        .I1(i_reg_99_reg[3]),
        .I2(\loop_count_reg_219_reg_n_0_[2] ),
        .I3(i_reg_99_reg[2]),
        .O(icmp_ln330_fu_195_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln330_fu_195_p2_carry_i_4
       (.I0(\loop_count_reg_219_reg_n_0_[1] ),
        .I1(i_reg_99_reg[1]),
        .I2(\loop_count_reg_219_reg_n_0_[0] ),
        .I3(i_reg_99_reg[0]),
        .O(icmp_ln330_fu_195_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry_i_5
       (.I0(i_reg_99_reg[7]),
        .I1(\loop_count_reg_219_reg_n_0_[7] ),
        .I2(i_reg_99_reg[6]),
        .I3(\loop_count_reg_219_reg_n_0_[6] ),
        .O(icmp_ln330_fu_195_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry_i_6
       (.I0(i_reg_99_reg[5]),
        .I1(\loop_count_reg_219_reg_n_0_[5] ),
        .I2(i_reg_99_reg[4]),
        .I3(\loop_count_reg_219_reg_n_0_[4] ),
        .O(icmp_ln330_fu_195_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry_i_7
       (.I0(i_reg_99_reg[3]),
        .I1(\loop_count_reg_219_reg_n_0_[3] ),
        .I2(i_reg_99_reg[2]),
        .I3(\loop_count_reg_219_reg_n_0_[2] ),
        .O(icmp_ln330_fu_195_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_195_p2_carry_i_8
       (.I0(i_reg_99_reg[1]),
        .I1(\loop_count_reg_219_reg_n_0_[1] ),
        .I2(i_reg_99_reg[0]),
        .I3(\loop_count_reg_219_reg_n_0_[0] ),
        .O(icmp_ln330_fu_195_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln330_reg_229[0]_i_1 
       (.I0(icmp_ln330_reg_229),
        .I1(\ap_CS_fsm[4]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln330_fu_195_p2),
        .O(\icmp_ln330_reg_229[0]_i_1_n_0 ));
  FDRE \icmp_ln330_reg_229_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln330_reg_229[0]_i_1_n_0 ),
        .Q(icmp_ln330_reg_229),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[0]_i_1 
       (.I0(sub_ln328_fu_137_p2[5]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[5]),
        .O(loop_count_fu_177_p3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_219[0]_i_4 
       (.I0(shl_ln_fu_116_p3[5]),
        .O(\loop_count_reg_219[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_219[0]_i_5 
       (.I0(shl_ln_fu_116_p3[3]),
        .O(\loop_count_reg_219[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_219[0]_i_6 
       (.I0(shl_ln_fu_116_p3[4]),
        .O(\loop_count_reg_219[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_219[0]_i_7 
       (.I0(shl_ln_fu_116_p3[4]),
        .O(\loop_count_reg_219[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_219[0]_i_8 
       (.I0(shl_ln_fu_116_p3[3]),
        .O(\loop_count_reg_219[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[10]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[10]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[15]),
        .O(loop_count_fu_177_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[11]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[11]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[16]),
        .O(loop_count_fu_177_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[12]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[12]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[17]),
        .O(loop_count_fu_177_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[13]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[13]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[18]),
        .O(loop_count_fu_177_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[14]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[14]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[19]),
        .O(loop_count_fu_177_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[15]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[15]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[20]),
        .O(loop_count_fu_177_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[16]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[16]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[21]),
        .O(loop_count_fu_177_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[17]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[17]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[22]),
        .O(loop_count_fu_177_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[18]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[18]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[23]),
        .O(loop_count_fu_177_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[19]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[19]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[24]),
        .O(loop_count_fu_177_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[1]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[1]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[6]),
        .O(loop_count_fu_177_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[20]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[20]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[25]),
        .O(loop_count_fu_177_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[21]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[21]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[26]),
        .O(loop_count_fu_177_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[22]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[22]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[27]),
        .O(loop_count_fu_177_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[23]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[23]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[28]),
        .O(loop_count_fu_177_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[24]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[24]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[29]),
        .O(loop_count_fu_177_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[25]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[25]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[30]),
        .O(loop_count_fu_177_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop_count_reg_219[26]_i_1 
       (.I0(add_ln328_fu_123_p2[31]),
        .I1(sub_ln328_1_fu_157_p2[26]),
        .O(loop_count_fu_177_p3[26]));
  LUT4 #(
    .INIT(16'h30AA)) 
    \loop_count_reg_219[27]_i_1 
       (.I0(\loop_count_reg_219_reg_n_0_[27] ),
        .I1(_carry__5_n_1),
        .I2(add_ln328_fu_123_p2[31]),
        .I3(ap_CS_fsm_state3),
        .O(\loop_count_reg_219[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[2]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[2]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[7]),
        .O(loop_count_fu_177_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[3]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[3]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[8]),
        .O(loop_count_fu_177_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[4]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[4]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[9]),
        .O(loop_count_fu_177_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[5]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[5]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[10]),
        .O(loop_count_fu_177_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[6]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[6]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[11]),
        .O(loop_count_fu_177_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[7]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[7]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[12]),
        .O(loop_count_fu_177_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[8]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[8]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[13]),
        .O(loop_count_fu_177_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_219[9]_i_1 
       (.I0(sub_ln328_1_fu_157_p2[9]),
        .I1(add_ln328_fu_123_p2[31]),
        .I2(add_ln328_fu_123_p2[14]),
        .O(loop_count_fu_177_p3[9]));
  FDRE \loop_count_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[0]),
        .Q(\loop_count_reg_219_reg_n_0_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_219_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\loop_count_reg_219_reg[0]_i_2_n_0 ,\loop_count_reg_219_reg[0]_i_2_n_1 ,\loop_count_reg_219_reg[0]_i_2_n_2 ,\loop_count_reg_219_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop_count_reg_219[0]_i_4_n_0 ,1'b0,\loop_count_reg_219[0]_i_5_n_0 ,1'b0}),
        .O({sub_ln328_fu_137_p2[5],\NLW_loop_count_reg_219_reg[0]_i_2_O_UNCONNECTED [2:0]}),
        .S({shl_ln_fu_116_p3[5],\loop_count_reg_219[0]_i_6_n_0 ,shl_ln_fu_116_p3[3],1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_219_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\loop_count_reg_219_reg[0]_i_3_n_0 ,\loop_count_reg_219_reg[0]_i_3_n_1 ,\loop_count_reg_219_reg[0]_i_3_n_2 ,\loop_count_reg_219_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shl_ln_fu_116_p3[4:3],1'b0}),
        .O({add_ln328_fu_123_p2[5],\NLW_loop_count_reg_219_reg[0]_i_3_O_UNCONNECTED [2:0]}),
        .S({shl_ln_fu_116_p3[5],\loop_count_reg_219[0]_i_7_n_0 ,\loop_count_reg_219[0]_i_8_n_0 ,1'b1}));
  FDRE \loop_count_reg_219_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[10]),
        .Q(\loop_count_reg_219_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[11]),
        .Q(\loop_count_reg_219_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[12]),
        .Q(\loop_count_reg_219_reg_n_0_[12] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_219_reg[12]_i_2 
       (.CI(\loop_count_reg_219_reg[8]_i_2_n_0 ),
        .CO({\loop_count_reg_219_reg[12]_i_2_n_0 ,\loop_count_reg_219_reg[12]_i_2_n_1 ,\loop_count_reg_219_reg[12]_i_2_n_2 ,\loop_count_reg_219_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln328_fu_123_p2[17:14]),
        .S(shl_ln_fu_116_p3[17:14]));
  FDRE \loop_count_reg_219_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[13]),
        .Q(\loop_count_reg_219_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[14]),
        .Q(\loop_count_reg_219_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[15]),
        .Q(\loop_count_reg_219_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[16]),
        .Q(\loop_count_reg_219_reg_n_0_[16] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_219_reg[16]_i_2 
       (.CI(\loop_count_reg_219_reg[12]_i_2_n_0 ),
        .CO({\loop_count_reg_219_reg[16]_i_2_n_0 ,\loop_count_reg_219_reg[16]_i_2_n_1 ,\loop_count_reg_219_reg[16]_i_2_n_2 ,\loop_count_reg_219_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln328_fu_123_p2[21:18]),
        .S(shl_ln_fu_116_p3[21:18]));
  FDRE \loop_count_reg_219_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[17]),
        .Q(\loop_count_reg_219_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[18]),
        .Q(\loop_count_reg_219_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[19]),
        .Q(\loop_count_reg_219_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[1]),
        .Q(\loop_count_reg_219_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[20]),
        .Q(\loop_count_reg_219_reg_n_0_[20] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_219_reg[20]_i_2 
       (.CI(\loop_count_reg_219_reg[16]_i_2_n_0 ),
        .CO({\loop_count_reg_219_reg[20]_i_2_n_0 ,\loop_count_reg_219_reg[20]_i_2_n_1 ,\loop_count_reg_219_reg[20]_i_2_n_2 ,\loop_count_reg_219_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln328_fu_123_p2[25:22]),
        .S(shl_ln_fu_116_p3[25:22]));
  FDRE \loop_count_reg_219_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[21]),
        .Q(\loop_count_reg_219_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[22]),
        .Q(\loop_count_reg_219_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[23]),
        .Q(\loop_count_reg_219_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[24]),
        .Q(\loop_count_reg_219_reg_n_0_[24] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_219_reg[24]_i_2 
       (.CI(\loop_count_reg_219_reg[20]_i_2_n_0 ),
        .CO({\loop_count_reg_219_reg[24]_i_2_n_0 ,\loop_count_reg_219_reg[24]_i_2_n_1 ,\loop_count_reg_219_reg[24]_i_2_n_2 ,\loop_count_reg_219_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln328_fu_123_p2[29:26]),
        .S(shl_ln_fu_116_p3[29:26]));
  FDRE \loop_count_reg_219_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[25]),
        .Q(\loop_count_reg_219_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[26]),
        .Q(\loop_count_reg_219_reg_n_0_[26] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_219_reg[26]_i_2 
       (.CI(\loop_count_reg_219_reg[24]_i_2_n_0 ),
        .CO({\NLW_loop_count_reg_219_reg[26]_i_2_CO_UNCONNECTED [3:1],\loop_count_reg_219_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop_count_reg_219_reg[26]_i_2_O_UNCONNECTED [3:2],add_ln328_fu_123_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_116_p3[31:30]}));
  FDRE \loop_count_reg_219_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop_count_reg_219[27]_i_1_n_0 ),
        .Q(\loop_count_reg_219_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[2]),
        .Q(\loop_count_reg_219_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[3]),
        .Q(\loop_count_reg_219_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[4]),
        .Q(\loop_count_reg_219_reg_n_0_[4] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_219_reg[4]_i_2 
       (.CI(\loop_count_reg_219_reg[0]_i_3_n_0 ),
        .CO({\loop_count_reg_219_reg[4]_i_2_n_0 ,\loop_count_reg_219_reg[4]_i_2_n_1 ,\loop_count_reg_219_reg[4]_i_2_n_2 ,\loop_count_reg_219_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln328_fu_123_p2[9:6]),
        .S(shl_ln_fu_116_p3[9:6]));
  FDRE \loop_count_reg_219_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[5]),
        .Q(\loop_count_reg_219_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[6]),
        .Q(\loop_count_reg_219_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[7]),
        .Q(\loop_count_reg_219_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \loop_count_reg_219_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[8]),
        .Q(\loop_count_reg_219_reg_n_0_[8] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_219_reg[8]_i_2 
       (.CI(\loop_count_reg_219_reg[4]_i_2_n_0 ),
        .CO({\loop_count_reg_219_reg[8]_i_2_n_0 ,\loop_count_reg_219_reg[8]_i_2_n_1 ,\loop_count_reg_219_reg[8]_i_2_n_2 ,\loop_count_reg_219_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln328_fu_123_p2[13:10]),
        .S(shl_ln_fu_116_p3[13:10]));
  FDRE \loop_count_reg_219_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(loop_count_fu_177_p3[9]),
        .Q(\loop_count_reg_219_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_mul_29s_29s_29_2_1_27 mul_29s_29s_29_2_1_U14
       (.A(A),
        .B(B),
        .D({grp_fu_110_p2,p_1_in}),
        .Q({ap_CS_fsm_state2,Q[0]}),
        .ap_clk(ap_clk),
        .cols_cast_loc_channel_empty_n(cols_cast_loc_channel_empty_n),
        .p_reg(p_reg),
        .p_reg__0(p_reg__0),
        .rows_cast_loc_channel_empty_n(rows_cast_loc_channel_empty_n));
  FDRE \mul_ln328_reg_214_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[0]),
        .Q(shl_ln_fu_116_p3[3]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[10]),
        .Q(shl_ln_fu_116_p3[13]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[11]),
        .Q(shl_ln_fu_116_p3[14]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[12]),
        .Q(shl_ln_fu_116_p3[15]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[13]),
        .Q(shl_ln_fu_116_p3[16]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[14]),
        .Q(shl_ln_fu_116_p3[17]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[15]),
        .Q(shl_ln_fu_116_p3[18]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[16]),
        .Q(shl_ln_fu_116_p3[19]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[17]),
        .Q(shl_ln_fu_116_p3[20]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[18]),
        .Q(shl_ln_fu_116_p3[21]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[19]),
        .Q(shl_ln_fu_116_p3[22]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[1]),
        .Q(shl_ln_fu_116_p3[4]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[20]),
        .Q(shl_ln_fu_116_p3[23]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[21]),
        .Q(shl_ln_fu_116_p3[24]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[22]),
        .Q(shl_ln_fu_116_p3[25]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[23]),
        .Q(shl_ln_fu_116_p3[26]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[24]),
        .Q(shl_ln_fu_116_p3[27]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[25]),
        .Q(shl_ln_fu_116_p3[28]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[26]),
        .Q(shl_ln_fu_116_p3[29]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[27]),
        .Q(shl_ln_fu_116_p3[30]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_110_p2[28]),
        .Q(shl_ln_fu_116_p3[31]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[2]),
        .Q(shl_ln_fu_116_p3[5]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[3]),
        .Q(shl_ln_fu_116_p3[6]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[4]),
        .Q(shl_ln_fu_116_p3[7]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[5]),
        .Q(shl_ln_fu_116_p3[8]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[6]),
        .Q(shl_ln_fu_116_p3[9]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[7]),
        .Q(shl_ln_fu_116_p3[10]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[8]),
        .Q(shl_ln_fu_116_p3[11]),
        .R(1'b0));
  FDRE \mul_ln328_reg_214_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_1_in[9]),
        .Q(shl_ln_fu_116_p3[12]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_axiStrm2xfMat_32_0_32_32_1_1
   (E,
    \icmp_ln251_reg_909_pp0_iter3_reg_reg[0] ,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_0,
    D,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    in_mat_419_din,
    ap_clk,
    ap_rst_n_inv,
    in_mat_data_full_n,
    Q,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done,
    ap_rst_n,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg,
    p_reg,
    tmp_product,
    \ap_CS_fsm_reg[0] ,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg,
    img_inp_TVALID_int_regslice,
    B_V_data_1_sel,
    \din_assign_reg_233_reg[31] );
  output [0:0]E;
  output \icmp_ln251_reg_909_pp0_iter3_reg_reg[0] ;
  output ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg;
  output ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg;
  output ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_0;
  output [1:0]D;
  output grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [7:0]in_mat_419_din;
  input ap_clk;
  input ap_rst_n_inv;
  input in_mat_data_full_n;
  input [2:0]Q;
  input ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done;
  input ap_rst_n;
  input grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg;
  input [31:0]p_reg;
  input [31:0]tmp_product;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg;
  input img_inp_TVALID_int_regslice;
  input B_V_data_1_sel;
  input [31:0]\din_assign_reg_233_reg[31] ;

  wire B_V_data_1_sel;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter2;
  wire [28:0]ap_return_0_preg;
  wire [28:0]ap_return_1_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_cols_cast_loc_channel;
  wire ap_sync_reg_channel_write_rows_cast_loc_channel_reg_n_0;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_0;
  wire axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_ap_ready;
  wire axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_n_3;
  wire cols_cast_loc_channel_U_n_10;
  wire cols_cast_loc_channel_U_n_11;
  wire cols_cast_loc_channel_U_n_12;
  wire cols_cast_loc_channel_U_n_13;
  wire cols_cast_loc_channel_U_n_14;
  wire cols_cast_loc_channel_U_n_15;
  wire cols_cast_loc_channel_U_n_16;
  wire cols_cast_loc_channel_U_n_17;
  wire cols_cast_loc_channel_U_n_18;
  wire cols_cast_loc_channel_U_n_19;
  wire cols_cast_loc_channel_U_n_2;
  wire cols_cast_loc_channel_U_n_20;
  wire cols_cast_loc_channel_U_n_21;
  wire cols_cast_loc_channel_U_n_22;
  wire cols_cast_loc_channel_U_n_23;
  wire cols_cast_loc_channel_U_n_24;
  wire cols_cast_loc_channel_U_n_25;
  wire cols_cast_loc_channel_U_n_26;
  wire cols_cast_loc_channel_U_n_27;
  wire cols_cast_loc_channel_U_n_28;
  wire cols_cast_loc_channel_U_n_29;
  wire cols_cast_loc_channel_U_n_3;
  wire cols_cast_loc_channel_U_n_30;
  wire cols_cast_loc_channel_U_n_31;
  wire cols_cast_loc_channel_U_n_4;
  wire cols_cast_loc_channel_U_n_5;
  wire cols_cast_loc_channel_U_n_6;
  wire cols_cast_loc_channel_U_n_7;
  wire cols_cast_loc_channel_U_n_8;
  wire cols_cast_loc_channel_U_n_9;
  wire cols_cast_loc_channel_empty_n;
  wire cols_cast_loc_channel_full_n;
  wire [31:0]cols_loc_c_dout;
  wire cols_loc_c_empty_n;
  wire cols_loc_c_full_n;
  wire [28:0]data;
  wire [31:0]din_assign_reg_233;
  wire [31:0]\din_assign_reg_233_reg[31] ;
  wire [31:0]dstMat_1_c_dout;
  wire dstMat_1_c_empty_n;
  wire dstMat_1_c_full_n;
  wire dstMat_2_c_U_n_2;
  wire dstMat_2_c_U_n_3;
  wire dstMat_2_c_U_n_34;
  wire dstMat_2_c_U_n_35;
  wire dstMat_2_c_U_n_36;
  wire dstMat_2_c_U_n_37;
  wire dstMat_2_c_U_n_38;
  wire dstMat_2_c_U_n_39;
  wire dstMat_2_c_U_n_4;
  wire dstMat_2_c_U_n_40;
  wire dstMat_2_c_U_n_41;
  wire dstMat_2_c_U_n_42;
  wire dstMat_2_c_U_n_43;
  wire dstMat_2_c_U_n_44;
  wire dstMat_2_c_U_n_45;
  wire dstMat_2_c_U_n_46;
  wire dstMat_2_c_U_n_47;
  wire dstMat_2_c_U_n_48;
  wire dstMat_2_c_U_n_49;
  wire dstMat_2_c_U_n_5;
  wire dstMat_2_c_U_n_50;
  wire dstMat_2_c_U_n_51;
  wire dstMat_2_c_U_n_52;
  wire dstMat_2_c_U_n_53;
  wire dstMat_2_c_U_n_54;
  wire dstMat_2_c_U_n_55;
  wire dstMat_2_c_U_n_56;
  wire dstMat_2_c_U_n_57;
  wire dstMat_2_c_U_n_58;
  wire [27:0]dstMat_2_c_dout;
  wire dstMat_2_c_empty_n;
  wire dstMat_2_c_full_n;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_ready;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_10;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_11;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_2;
  wire \icmp_ln251_reg_909_pp0_iter3_reg_reg[0] ;
  wire img_inp_TVALID_int_regslice;
  wire [7:0]in_mat_419_din;
  wire in_mat_data_full_n;
  wire internal_empty_n4_out;
  wire [31:0]p_reg;
  wire rows_cast_loc_channel_U_n_10;
  wire rows_cast_loc_channel_U_n_11;
  wire rows_cast_loc_channel_U_n_12;
  wire rows_cast_loc_channel_U_n_13;
  wire rows_cast_loc_channel_U_n_14;
  wire rows_cast_loc_channel_U_n_15;
  wire rows_cast_loc_channel_U_n_16;
  wire rows_cast_loc_channel_U_n_17;
  wire rows_cast_loc_channel_U_n_18;
  wire rows_cast_loc_channel_U_n_19;
  wire rows_cast_loc_channel_U_n_2;
  wire rows_cast_loc_channel_U_n_20;
  wire rows_cast_loc_channel_U_n_21;
  wire rows_cast_loc_channel_U_n_22;
  wire rows_cast_loc_channel_U_n_23;
  wire rows_cast_loc_channel_U_n_24;
  wire rows_cast_loc_channel_U_n_25;
  wire rows_cast_loc_channel_U_n_26;
  wire rows_cast_loc_channel_U_n_27;
  wire rows_cast_loc_channel_U_n_28;
  wire rows_cast_loc_channel_U_n_29;
  wire rows_cast_loc_channel_U_n_3;
  wire rows_cast_loc_channel_U_n_30;
  wire rows_cast_loc_channel_U_n_31;
  wire rows_cast_loc_channel_U_n_4;
  wire rows_cast_loc_channel_U_n_5;
  wire rows_cast_loc_channel_U_n_6;
  wire rows_cast_loc_channel_U_n_7;
  wire rows_cast_loc_channel_U_n_8;
  wire rows_cast_loc_channel_U_n_9;
  wire rows_cast_loc_channel_empty_n;
  wire rows_cast_loc_channel_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_1;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_10;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_11;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_12;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_13;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_14;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_15;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_16;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_17;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_18;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_19;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_20;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_21;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_22;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_23;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_24;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_25;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_26;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_27;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_28;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_29;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_30;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_31;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_32;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_4;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_5;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_6;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_65;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_66;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_68;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_69;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_7;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_8;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_9;
  wire start_once_reg;
  wire strm_U_n_10;
  wire strm_U_n_11;
  wire strm_U_n_12;
  wire strm_U_n_13;
  wire strm_U_n_14;
  wire strm_U_n_15;
  wire strm_U_n_16;
  wire strm_U_n_17;
  wire strm_U_n_18;
  wire strm_U_n_19;
  wire strm_U_n_2;
  wire strm_U_n_20;
  wire strm_U_n_21;
  wire strm_U_n_22;
  wire strm_U_n_23;
  wire strm_U_n_24;
  wire strm_U_n_25;
  wire strm_U_n_26;
  wire strm_U_n_27;
  wire strm_U_n_28;
  wire strm_U_n_29;
  wire strm_U_n_3;
  wire strm_U_n_30;
  wire strm_U_n_31;
  wire strm_U_n_32;
  wire strm_U_n_33;
  wire strm_U_n_4;
  wire strm_U_n_5;
  wire strm_U_n_6;
  wire strm_U_n_7;
  wire strm_U_n_8;
  wire strm_U_n_9;
  wire strm_empty_n;
  wire strm_full_n;
  wire [31:0]tmp_product;

  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_cols_cast_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_69),
        .Q(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_rows_cast_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_68),
        .Q(ap_sync_reg_channel_write_rows_cast_loc_channel_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_axiStrm2hlsStrm_32_32_32_1_1_8_256_s axiStrm2hlsStrm_32_32_32_1_1_8_256_U0
       (.A({rows_cast_loc_channel_U_n_3,rows_cast_loc_channel_U_n_4,rows_cast_loc_channel_U_n_5,rows_cast_loc_channel_U_n_6,rows_cast_loc_channel_U_n_7,rows_cast_loc_channel_U_n_8,rows_cast_loc_channel_U_n_9,rows_cast_loc_channel_U_n_10,rows_cast_loc_channel_U_n_11,rows_cast_loc_channel_U_n_12,rows_cast_loc_channel_U_n_13,rows_cast_loc_channel_U_n_14,rows_cast_loc_channel_U_n_15,rows_cast_loc_channel_U_n_16,rows_cast_loc_channel_U_n_17,rows_cast_loc_channel_U_n_18,rows_cast_loc_channel_U_n_19}),
        .B({rows_cast_loc_channel_U_n_20,rows_cast_loc_channel_U_n_21,rows_cast_loc_channel_U_n_22,rows_cast_loc_channel_U_n_23,rows_cast_loc_channel_U_n_24,rows_cast_loc_channel_U_n_25,rows_cast_loc_channel_U_n_26,rows_cast_loc_channel_U_n_27,rows_cast_loc_channel_U_n_28,rows_cast_loc_channel_U_n_29,rows_cast_loc_channel_U_n_30,rows_cast_loc_channel_U_n_31}),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg(Q[2]),
        .Q({axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_ap_ready,axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_n_3}),
        .\ap_CS_fsm_reg[1]_0 (rows_cast_loc_channel_U_n_2),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_cast_loc_channel_empty_n(cols_cast_loc_channel_empty_n),
        .\din_assign_reg_233_reg[31]_0 (din_assign_reg_233),
        .\din_assign_reg_233_reg[31]_1 (\din_assign_reg_233_reg[31] ),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice),
        .p_reg({cols_cast_loc_channel_U_n_3,cols_cast_loc_channel_U_n_4,cols_cast_loc_channel_U_n_5,cols_cast_loc_channel_U_n_6,cols_cast_loc_channel_U_n_7,cols_cast_loc_channel_U_n_8,cols_cast_loc_channel_U_n_9,cols_cast_loc_channel_U_n_10,cols_cast_loc_channel_U_n_11,cols_cast_loc_channel_U_n_12,cols_cast_loc_channel_U_n_13,cols_cast_loc_channel_U_n_14,cols_cast_loc_channel_U_n_15,cols_cast_loc_channel_U_n_16,cols_cast_loc_channel_U_n_17,cols_cast_loc_channel_U_n_18,cols_cast_loc_channel_U_n_19}),
        .p_reg__0({cols_cast_loc_channel_U_n_20,cols_cast_loc_channel_U_n_21,cols_cast_loc_channel_U_n_22,cols_cast_loc_channel_U_n_23,cols_cast_loc_channel_U_n_24,cols_cast_loc_channel_U_n_25,cols_cast_loc_channel_U_n_26,cols_cast_loc_channel_U_n_27,cols_cast_loc_channel_U_n_28,cols_cast_loc_channel_U_n_29,cols_cast_loc_channel_U_n_30,cols_cast_loc_channel_U_n_31}),
        .rows_cast_loc_channel_empty_n(rows_cast_loc_channel_empty_n),
        .sel(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY),
        .shiftReg_ce(shiftReg_ce),
        .strm_full_n(strm_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_axiStrm2xfMat_32_0_32_32_1_Block_split3_proc axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(cols_cast_loc_channel_U_n_2),
        .ap_return_0_preg(ap_return_0_preg),
        .\ap_return_0_preg_reg[28]_0 (tmp_product[28:0]),
        .ap_return_1_preg(ap_return_1_preg),
        .\ap_return_1_preg_reg[28]_0 (p_reg[28:0]),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_loc_c_full_n(cols_loc_c_full_n),
        .dstMat_1_c_full_n(dstMat_1_c_full_n),
        .dstMat_2_c_full_n(dstMat_2_c_full_n),
        .shiftReg_ce(shiftReg_ce_2),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_66));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d2_S cols_cast_loc_channel_U
       (.D({start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_4,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_5,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_6,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_7,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_8,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_9,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_10,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_11,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_12,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_13,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_14,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_15,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_16,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_17,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_18,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_19,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_20,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_21,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_22,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_23,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_24,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_25,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_26,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_27,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_28,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_29,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_30,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_31,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_32}),
        .Q(axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_ap_ready),
        .\SRL_SIG_reg[0][16] ({cols_cast_loc_channel_U_n_3,cols_cast_loc_channel_U_n_4,cols_cast_loc_channel_U_n_5,cols_cast_loc_channel_U_n_6,cols_cast_loc_channel_U_n_7,cols_cast_loc_channel_U_n_8,cols_cast_loc_channel_U_n_9,cols_cast_loc_channel_U_n_10,cols_cast_loc_channel_U_n_11,cols_cast_loc_channel_U_n_12,cols_cast_loc_channel_U_n_13,cols_cast_loc_channel_U_n_14,cols_cast_loc_channel_U_n_15,cols_cast_loc_channel_U_n_16,cols_cast_loc_channel_U_n_17,cols_cast_loc_channel_U_n_18,cols_cast_loc_channel_U_n_19}),
        .\SRL_SIG_reg[0][28] ({cols_cast_loc_channel_U_n_20,cols_cast_loc_channel_U_n_21,cols_cast_loc_channel_U_n_22,cols_cast_loc_channel_U_n_23,cols_cast_loc_channel_U_n_24,cols_cast_loc_channel_U_n_25,cols_cast_loc_channel_U_n_26,cols_cast_loc_channel_U_n_27,cols_cast_loc_channel_U_n_28,cols_cast_loc_channel_U_n_29,cols_cast_loc_channel_U_n_30,cols_cast_loc_channel_U_n_31}),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_1),
        .ap_done_reg_reg_0(ap_sync_reg_channel_write_rows_cast_loc_channel_reg_n_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(cols_cast_loc_channel_U_n_2),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_cols_cast_loc_channel(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .cols_cast_loc_channel_empty_n(cols_cast_loc_channel_empty_n),
        .cols_cast_loc_channel_full_n(cols_cast_loc_channel_full_n),
        .rows_cast_loc_channel_full_n(rows_cast_loc_channel_full_n),
        .shiftReg_ce(shiftReg_ce_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d3_S cols_loc_c_U
       (.E(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_65),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_loc_c_empty_n(cols_loc_c_empty_n),
        .cols_loc_c_full_n(cols_loc_c_full_n),
        .hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .internal_empty_n4_out(internal_empty_n4_out),
        .out(cols_loc_c_dout),
        .p_reg(p_reg),
        .shiftReg_ce(shiftReg_ce_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d3_S_21 dstMat_1_c_U
       (.E(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_65),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstMat_1_c_empty_n(dstMat_1_c_empty_n),
        .dstMat_1_c_full_n(dstMat_1_c_full_n),
        .hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .internal_empty_n4_out(internal_empty_n4_out),
        .out(dstMat_1_c_dout),
        .shiftReg_ce(shiftReg_ce_2),
        .tmp_product(tmp_product));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d3_S dstMat_2_c_U
       (.E(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_65),
        .S({dstMat_2_c_U_n_2,dstMat_2_c_U_n_3,dstMat_2_c_U_n_4,dstMat_2_c_U_n_5}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstMat_2_c_empty_n(dstMat_2_c_empty_n),
        .dstMat_2_c_full_n(dstMat_2_c_full_n),
        .\dstMat_cols_read_reg_97_reg[11] ({dstMat_2_c_U_n_38,dstMat_2_c_U_n_39,dstMat_2_c_U_n_40,dstMat_2_c_U_n_41}),
        .\dstMat_cols_read_reg_97_reg[15] ({dstMat_2_c_U_n_42,dstMat_2_c_U_n_43,dstMat_2_c_U_n_44,dstMat_2_c_U_n_45}),
        .\dstMat_cols_read_reg_97_reg[19] ({dstMat_2_c_U_n_46,dstMat_2_c_U_n_47,dstMat_2_c_U_n_48,dstMat_2_c_U_n_49}),
        .\dstMat_cols_read_reg_97_reg[23] ({dstMat_2_c_U_n_50,dstMat_2_c_U_n_51,dstMat_2_c_U_n_52,dstMat_2_c_U_n_53}),
        .\dstMat_cols_read_reg_97_reg[27] ({dstMat_2_c_U_n_54,dstMat_2_c_U_n_55,dstMat_2_c_U_n_56,dstMat_2_c_U_n_57}),
        .\dstMat_cols_read_reg_97_reg[28] (dstMat_2_c_U_n_58),
        .\dstMat_cols_read_reg_97_reg[7] ({dstMat_2_c_U_n_34,dstMat_2_c_U_n_35,dstMat_2_c_U_n_36,dstMat_2_c_U_n_37}),
        .hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .out(dstMat_2_c_dout),
        .shiftReg_ce(shiftReg_ce_2),
        .sub_ln238_fu_211_p2_carry__6_i_1(p_reg[28:0]),
        .\sub_ln238_reg_868_reg[28] (cols_loc_c_dout[28:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_hlsStrm2xfMat_32_0_32_32_1_1024_s hlsStrm2xfMat_32_0_32_32_1_1024_U0
       (.D(D),
        .E(E),
        .Q(Q),
        .S({dstMat_2_c_U_n_2,dstMat_2_c_U_n_3,dstMat_2_c_U_n_4,dstMat_2_c_U_n_5}),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[5]_0 (hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg_0(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg),
        .cols_loc_c_empty_n(cols_loc_c_empty_n),
        .dstMat_1_c_empty_n(dstMat_1_c_empty_n),
        .dstMat_2_c_empty_n(dstMat_2_c_empty_n),
        .hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .\icmp_ln251_reg_909_pp0_iter3_reg_reg[0]_0 (\icmp_ln251_reg_909_pp0_iter3_reg_reg[0] ),
        .\icmp_ln276_reg_925_reg[0]_0 (hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_10),
        .\icmp_ln280_reg_974_reg[0]_0 (hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_11),
        .in_mat_419_din(in_mat_419_din),
        .in_mat_data_full_n(in_mat_data_full_n),
        .internal_empty_n_reg(hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_2),
        .out(dstMat_1_c_dout),
        .\p_Val2_s_fu_114_reg[0]_0 (strm_U_n_2),
        .\p_Val2_s_fu_114_reg[10]_0 (strm_U_n_12),
        .\p_Val2_s_fu_114_reg[11]_0 (strm_U_n_13),
        .\p_Val2_s_fu_114_reg[12]_0 (strm_U_n_14),
        .\p_Val2_s_fu_114_reg[13]_0 (strm_U_n_15),
        .\p_Val2_s_fu_114_reg[14]_0 (strm_U_n_16),
        .\p_Val2_s_fu_114_reg[15]_0 (strm_U_n_17),
        .\p_Val2_s_fu_114_reg[16]_0 (strm_U_n_18),
        .\p_Val2_s_fu_114_reg[17]_0 (strm_U_n_19),
        .\p_Val2_s_fu_114_reg[18]_0 (strm_U_n_20),
        .\p_Val2_s_fu_114_reg[19]_0 (strm_U_n_21),
        .\p_Val2_s_fu_114_reg[1]_0 (strm_U_n_3),
        .\p_Val2_s_fu_114_reg[20]_0 (strm_U_n_22),
        .\p_Val2_s_fu_114_reg[21]_0 (strm_U_n_23),
        .\p_Val2_s_fu_114_reg[22]_0 (strm_U_n_24),
        .\p_Val2_s_fu_114_reg[23]_0 (strm_U_n_25),
        .\p_Val2_s_fu_114_reg[24]_0 (strm_U_n_26),
        .\p_Val2_s_fu_114_reg[25]_0 (strm_U_n_27),
        .\p_Val2_s_fu_114_reg[26]_0 (strm_U_n_28),
        .\p_Val2_s_fu_114_reg[27]_0 (strm_U_n_29),
        .\p_Val2_s_fu_114_reg[28]_0 (strm_U_n_30),
        .\p_Val2_s_fu_114_reg[29]_0 (strm_U_n_31),
        .\p_Val2_s_fu_114_reg[2]_0 (strm_U_n_4),
        .\p_Val2_s_fu_114_reg[30]_0 (strm_U_n_32),
        .\p_Val2_s_fu_114_reg[31]_0 (strm_U_n_33),
        .\p_Val2_s_fu_114_reg[3]_0 (strm_U_n_5),
        .\p_Val2_s_fu_114_reg[4]_0 (strm_U_n_6),
        .\p_Val2_s_fu_114_reg[5]_0 (strm_U_n_7),
        .\p_Val2_s_fu_114_reg[6]_0 (strm_U_n_8),
        .\p_Val2_s_fu_114_reg[7]_0 (strm_U_n_9),
        .\p_Val2_s_fu_114_reg[8]_0 (strm_U_n_10),
        .\p_Val2_s_fu_114_reg[9]_0 (strm_U_n_11),
        .p_reg(cols_loc_c_dout),
        .shiftReg_ce(shiftReg_ce_2),
        .strm_empty_n(strm_empty_n),
        .\sub_ln238_reg_868_reg[11]_0 ({dstMat_2_c_U_n_38,dstMat_2_c_U_n_39,dstMat_2_c_U_n_40,dstMat_2_c_U_n_41}),
        .\sub_ln238_reg_868_reg[15]_0 ({dstMat_2_c_U_n_42,dstMat_2_c_U_n_43,dstMat_2_c_U_n_44,dstMat_2_c_U_n_45}),
        .\sub_ln238_reg_868_reg[19]_0 ({dstMat_2_c_U_n_46,dstMat_2_c_U_n_47,dstMat_2_c_U_n_48,dstMat_2_c_U_n_49}),
        .\sub_ln238_reg_868_reg[23]_0 ({dstMat_2_c_U_n_50,dstMat_2_c_U_n_51,dstMat_2_c_U_n_52,dstMat_2_c_U_n_53}),
        .\sub_ln238_reg_868_reg[27]_0 (dstMat_2_c_dout),
        .\sub_ln238_reg_868_reg[27]_1 ({dstMat_2_c_U_n_54,dstMat_2_c_U_n_55,dstMat_2_c_U_n_56,dstMat_2_c_U_n_57}),
        .\sub_ln238_reg_868_reg[28]_0 (dstMat_2_c_U_n_58),
        .\sub_ln238_reg_868_reg[7]_0 ({dstMat_2_c_U_n_34,dstMat_2_c_U_n_35,dstMat_2_c_U_n_36,dstMat_2_c_U_n_37}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d2_S_22 rows_cast_loc_channel_U
       (.A({rows_cast_loc_channel_U_n_3,rows_cast_loc_channel_U_n_4,rows_cast_loc_channel_U_n_5,rows_cast_loc_channel_U_n_6,rows_cast_loc_channel_U_n_7,rows_cast_loc_channel_U_n_8,rows_cast_loc_channel_U_n_9,rows_cast_loc_channel_U_n_10,rows_cast_loc_channel_U_n_11,rows_cast_loc_channel_U_n_12,rows_cast_loc_channel_U_n_13,rows_cast_loc_channel_U_n_14,rows_cast_loc_channel_U_n_15,rows_cast_loc_channel_U_n_16,rows_cast_loc_channel_U_n_17,rows_cast_loc_channel_U_n_18,rows_cast_loc_channel_U_n_19}),
        .B({rows_cast_loc_channel_U_n_20,rows_cast_loc_channel_U_n_21,rows_cast_loc_channel_U_n_22,rows_cast_loc_channel_U_n_23,rows_cast_loc_channel_U_n_24,rows_cast_loc_channel_U_n_25,rows_cast_loc_channel_U_n_26,rows_cast_loc_channel_U_n_27,rows_cast_loc_channel_U_n_28,rows_cast_loc_channel_U_n_29,rows_cast_loc_channel_U_n_30,rows_cast_loc_channel_U_n_31}),
        .D(data),
        .Q({axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_ap_ready,axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_n_3}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_cast_loc_channel_empty_n(cols_cast_loc_channel_empty_n),
        .internal_empty_n_reg_0(rows_cast_loc_channel_U_n_2),
        .rows_cast_loc_channel_empty_n(rows_cast_loc_channel_empty_n),
        .rows_cast_loc_channel_full_n(rows_cast_loc_channel_full_n),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0 start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U
       (.D({start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_4,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_5,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_6,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_7,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_8,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_9,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_10,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_11,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_12,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_13,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_14,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_15,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_16,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_17,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_18,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_19,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_20,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_21,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_22,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_23,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_24,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_25,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_26,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_27,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_28,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_29,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_30,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_31,start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_32}),
        .E(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_65),
        .Q(Q[2:1]),
        .\SRL_SIG_reg[0][28] (p_reg[28:0]),
        .\SRL_SIG_reg[0][28]_0 (tmp_product[28:0]),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_1),
        .ap_return_0_preg(ap_return_0_preg),
        .ap_return_1_preg(ap_return_1_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_68),
        .ap_rst_n_1(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_69),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_cols_cast_loc_channel(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .ap_sync_reg_channel_write_rows_cast_loc_channel_reg(ap_sync_reg_channel_write_rows_cast_loc_channel_reg_n_0),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_0),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_0(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg),
        .cols_cast_loc_channel_full_n(cols_cast_loc_channel_full_n),
        .cols_loc_c_full_n(cols_loc_c_full_n),
        .dstMat_1_c_full_n(dstMat_1_c_full_n),
        .dstMat_2_c_full_n(dstMat_2_c_full_n),
        .\dstMat_rows_read_reg_92_reg[28] (data),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U_n_66),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg_0(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg),
        .hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .internal_empty_n4_out(internal_empty_n4_out),
        .\mOutPtr_reg[2]_0 (hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_ready),
        .rows_cast_loc_channel_full_n(rows_cast_loc_channel_full_n),
        .shiftReg_ce(shiftReg_ce_2),
        .shiftReg_ce_0(shiftReg_ce_1),
        .shiftReg_ce_1(shiftReg_ce_0),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S strm_U
       (.D(din_assign_reg_233),
        .\SRL_SIG_reg[0][0] (strm_U_n_2),
        .\SRL_SIG_reg[0][10] (strm_U_n_12),
        .\SRL_SIG_reg[0][11] (strm_U_n_13),
        .\SRL_SIG_reg[0][12] (strm_U_n_14),
        .\SRL_SIG_reg[0][13] (strm_U_n_15),
        .\SRL_SIG_reg[0][14] (strm_U_n_16),
        .\SRL_SIG_reg[0][15] (strm_U_n_17),
        .\SRL_SIG_reg[0][16] (strm_U_n_18),
        .\SRL_SIG_reg[0][17] (strm_U_n_19),
        .\SRL_SIG_reg[0][18] (strm_U_n_20),
        .\SRL_SIG_reg[0][19] (strm_U_n_21),
        .\SRL_SIG_reg[0][1] (strm_U_n_3),
        .\SRL_SIG_reg[0][20] (strm_U_n_22),
        .\SRL_SIG_reg[0][21] (strm_U_n_23),
        .\SRL_SIG_reg[0][22] (strm_U_n_24),
        .\SRL_SIG_reg[0][23] (strm_U_n_25),
        .\SRL_SIG_reg[0][24] (strm_U_n_26),
        .\SRL_SIG_reg[0][25] (strm_U_n_27),
        .\SRL_SIG_reg[0][26] (strm_U_n_28),
        .\SRL_SIG_reg[0][27] (strm_U_n_29),
        .\SRL_SIG_reg[0][28] (strm_U_n_30),
        .\SRL_SIG_reg[0][29] (strm_U_n_31),
        .\SRL_SIG_reg[0][2] (strm_U_n_4),
        .\SRL_SIG_reg[0][30] (strm_U_n_32),
        .\SRL_SIG_reg[0][31] (strm_U_n_33),
        .\SRL_SIG_reg[0][3] (strm_U_n_5),
        .\SRL_SIG_reg[0][4] (strm_U_n_6),
        .\SRL_SIG_reg[0][5] (strm_U_n_7),
        .\SRL_SIG_reg[0][6] (strm_U_n_8),
        .\SRL_SIG_reg[0][7] (strm_U_n_9),
        .\SRL_SIG_reg[0][8] (strm_U_n_10),
        .\SRL_SIG_reg[0][9] (strm_U_n_11),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_10),
        .\mOutPtr_reg[1]_0 (hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_2),
        .\mOutPtr_reg[1]_1 (hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_11),
        .shiftReg_ce(shiftReg_ce),
        .strm_empty_n(strm_empty_n),
        .strm_full_n(strm_full_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_axiStrm2xfMat_32_0_32_32_1_Block_split3_proc
   (ap_done_reg,
    start_once_reg,
    ap_return_0_preg,
    ap_return_1_preg,
    ap_done_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    dstMat_2_c_full_n,
    cols_loc_c_full_n,
    dstMat_1_c_full_n,
    start_once_reg_reg_0,
    shiftReg_ce,
    \ap_return_0_preg_reg[28]_0 ,
    \ap_return_1_preg_reg[28]_0 );
  output ap_done_reg;
  output start_once_reg;
  output [28:0]ap_return_0_preg;
  output [28:0]ap_return_1_preg;
  input ap_done_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input dstMat_2_c_full_n;
  input cols_loc_c_full_n;
  input dstMat_1_c_full_n;
  input start_once_reg_reg_0;
  input shiftReg_ce;
  input [28:0]\ap_return_0_preg_reg[28]_0 ;
  input [28:0]\ap_return_1_preg_reg[28]_0 ;

  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [28:0]ap_return_0_preg;
  wire [28:0]\ap_return_0_preg_reg[28]_0 ;
  wire [28:0]ap_return_1_preg;
  wire [28:0]\ap_return_1_preg_reg[28]_0 ;
  wire ap_rst_n_inv;
  wire cols_loc_c_full_n;
  wire dstMat_1_c_full_n;
  wire dstMat_2_c_full_n;
  wire shiftReg_ce;
  wire start_once_reg;
  wire start_once_reg_i_1_n_0;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [10]),
        .Q(ap_return_0_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [11]),
        .Q(ap_return_0_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [12]),
        .Q(ap_return_0_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [13]),
        .Q(ap_return_0_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [14]),
        .Q(ap_return_0_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [15]),
        .Q(ap_return_0_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [16]),
        .Q(ap_return_0_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [17]),
        .Q(ap_return_0_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [18]),
        .Q(ap_return_0_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [19]),
        .Q(ap_return_0_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [20]),
        .Q(ap_return_0_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [21]),
        .Q(ap_return_0_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [22]),
        .Q(ap_return_0_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [23]),
        .Q(ap_return_0_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [24]),
        .Q(ap_return_0_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [25]),
        .Q(ap_return_0_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [26]),
        .Q(ap_return_0_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [27]),
        .Q(ap_return_0_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [28]),
        .Q(ap_return_0_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [8]),
        .Q(ap_return_0_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_0_preg_reg[28]_0 [9]),
        .Q(ap_return_0_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [10]),
        .Q(ap_return_1_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [11]),
        .Q(ap_return_1_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [12]),
        .Q(ap_return_1_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [13]),
        .Q(ap_return_1_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [14]),
        .Q(ap_return_1_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [15]),
        .Q(ap_return_1_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [16]),
        .Q(ap_return_1_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [17]),
        .Q(ap_return_1_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [18]),
        .Q(ap_return_1_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [19]),
        .Q(ap_return_1_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [20]),
        .Q(ap_return_1_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [21]),
        .Q(ap_return_1_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [22]),
        .Q(ap_return_1_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [23]),
        .Q(ap_return_1_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [24]),
        .Q(ap_return_1_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [25]),
        .Q(ap_return_1_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [26]),
        .Q(ap_return_1_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [27]),
        .Q(ap_return_1_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [28]),
        .Q(ap_return_1_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [8]),
        .Q(ap_return_1_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_1_preg_reg[28]_0 [9]),
        .Q(ap_return_1_preg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFFFFFBFFF0000)) 
    start_once_reg_i_1
       (.I0(ap_done_reg),
        .I1(dstMat_2_c_full_n),
        .I2(cols_loc_c_full_n),
        .I3(dstMat_1_c_full_n),
        .I4(start_once_reg_reg_0),
        .I5(start_once_reg),
        .O(start_once_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_axiStrm2xfMat_32_0_32_32_1_s
   (E,
    \icmp_ln251_reg_909_pp0_iter3_reg_reg[0] ,
    img_inp_TREADY,
    in_mat_419_din,
    Q,
    axiStrm2xfMat_32_0_32_32_1_U0_ap_ready,
    in_mat_data_full_n,
    ap_rst_n,
    img_inp_TVALID,
    ap_rst_n_inv,
    ap_clk,
    dstMat_rows_dout,
    dstMat_cols_dout,
    img_inp_TDATA,
    \ap_CS_fsm_reg[0]_0 );
  output [0:0]E;
  output \icmp_ln251_reg_909_pp0_iter3_reg_reg[0] ;
  output img_inp_TREADY;
  output [7:0]in_mat_419_din;
  output [0:0]Q;
  output axiStrm2xfMat_32_0_32_32_1_U0_ap_ready;
  input in_mat_data_full_n;
  input ap_rst_n;
  input img_inp_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]dstMat_rows_dout;
  input [31:0]dstMat_cols_dout;
  input [31:0]img_inp_TDATA;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;

  wire [31:0]B_V_data_1_data_out;
  wire B_V_data_1_sel;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_n_0;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_ready;
  wire [31:0]dstMat_cols_dout;
  wire [31:0]dstMat_cols_read_reg_97;
  wire [31:0]dstMat_rows_dout;
  wire [31:0]dstMat_rows_read_reg_92;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_2;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_4;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_8;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_9;
  wire \icmp_ln251_reg_909_pp0_iter3_reg_reg[0] ;
  wire [31:0]img_inp_TDATA;
  wire img_inp_TREADY;
  wire img_inp_TVALID;
  wire img_inp_TVALID_int_regslice;
  wire [7:0]in_mat_419_din;
  wire in_mat_data_full_n;

  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_2),
        .Q(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_4),
        .Q(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_n_0),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[0]),
        .Q(dstMat_cols_read_reg_97[0]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[10]),
        .Q(dstMat_cols_read_reg_97[10]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[11]),
        .Q(dstMat_cols_read_reg_97[11]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[12]),
        .Q(dstMat_cols_read_reg_97[12]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[13]),
        .Q(dstMat_cols_read_reg_97[13]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[14]),
        .Q(dstMat_cols_read_reg_97[14]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[15]),
        .Q(dstMat_cols_read_reg_97[15]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[16]),
        .Q(dstMat_cols_read_reg_97[16]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[17]),
        .Q(dstMat_cols_read_reg_97[17]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[18]),
        .Q(dstMat_cols_read_reg_97[18]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[19]),
        .Q(dstMat_cols_read_reg_97[19]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[1]),
        .Q(dstMat_cols_read_reg_97[1]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[20]),
        .Q(dstMat_cols_read_reg_97[20]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[21]),
        .Q(dstMat_cols_read_reg_97[21]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[22]),
        .Q(dstMat_cols_read_reg_97[22]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[23]),
        .Q(dstMat_cols_read_reg_97[23]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[24]),
        .Q(dstMat_cols_read_reg_97[24]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[25]),
        .Q(dstMat_cols_read_reg_97[25]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[26]),
        .Q(dstMat_cols_read_reg_97[26]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[27]),
        .Q(dstMat_cols_read_reg_97[27]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[28]),
        .Q(dstMat_cols_read_reg_97[28]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[29]),
        .Q(dstMat_cols_read_reg_97[29]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[2]),
        .Q(dstMat_cols_read_reg_97[2]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[30]),
        .Q(dstMat_cols_read_reg_97[30]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[31]),
        .Q(dstMat_cols_read_reg_97[31]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[3]),
        .Q(dstMat_cols_read_reg_97[3]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[4]),
        .Q(dstMat_cols_read_reg_97[4]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[5]),
        .Q(dstMat_cols_read_reg_97[5]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[6]),
        .Q(dstMat_cols_read_reg_97[6]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[7]),
        .Q(dstMat_cols_read_reg_97[7]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[8]),
        .Q(dstMat_cols_read_reg_97[8]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[9]),
        .Q(dstMat_cols_read_reg_97[9]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[0]),
        .Q(dstMat_rows_read_reg_92[0]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[10]),
        .Q(dstMat_rows_read_reg_92[10]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[11]),
        .Q(dstMat_rows_read_reg_92[11]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[12]),
        .Q(dstMat_rows_read_reg_92[12]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[13]),
        .Q(dstMat_rows_read_reg_92[13]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[14]),
        .Q(dstMat_rows_read_reg_92[14]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[15]),
        .Q(dstMat_rows_read_reg_92[15]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[16]),
        .Q(dstMat_rows_read_reg_92[16]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[17]),
        .Q(dstMat_rows_read_reg_92[17]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[18]),
        .Q(dstMat_rows_read_reg_92[18]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[19]),
        .Q(dstMat_rows_read_reg_92[19]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[1]),
        .Q(dstMat_rows_read_reg_92[1]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[20]),
        .Q(dstMat_rows_read_reg_92[20]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[21]),
        .Q(dstMat_rows_read_reg_92[21]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[22]),
        .Q(dstMat_rows_read_reg_92[22]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[23]),
        .Q(dstMat_rows_read_reg_92[23]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[24]),
        .Q(dstMat_rows_read_reg_92[24]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[25]),
        .Q(dstMat_rows_read_reg_92[25]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[26]),
        .Q(dstMat_rows_read_reg_92[26]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[27]),
        .Q(dstMat_rows_read_reg_92[27]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[28]),
        .Q(dstMat_rows_read_reg_92[28]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[29]),
        .Q(dstMat_rows_read_reg_92[29]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[2]),
        .Q(dstMat_rows_read_reg_92[2]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[30]),
        .Q(dstMat_rows_read_reg_92[30]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[31]),
        .Q(dstMat_rows_read_reg_92[31]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[3]),
        .Q(dstMat_rows_read_reg_92[3]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[4]),
        .Q(dstMat_rows_read_reg_92[4]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[5]),
        .Q(dstMat_rows_read_reg_92[5]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[6]),
        .Q(dstMat_rows_read_reg_92[6]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[7]),
        .Q(dstMat_rows_read_reg_92[7]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[8]),
        .Q(dstMat_rows_read_reg_92[8]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[9]),
        .Q(dstMat_rows_read_reg_92[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_axiStrm2xfMat_32_0_32_32_1_1 grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76
       (.B_V_data_1_sel(B_V_data_1_sel),
        .D({ap_NS_fsm[2],ap_NS_fsm[0]}),
        .E(E),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,Q}),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[2] (grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_8),
        .\ap_CS_fsm_reg[2]_0 (grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_2),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg(axiStrm2xfMat_32_0_32_32_1_U0_ap_ready),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_0(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_4),
        .\din_assign_reg_233_reg[31] (B_V_data_1_data_out),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_n_0),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY),
        .\icmp_ln251_reg_909_pp0_iter3_reg_reg[0] (\icmp_ln251_reg_909_pp0_iter3_reg_reg[0] ),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice),
        .in_mat_419_din(in_mat_419_din),
        .in_mat_data_full_n(in_mat_data_full_n),
        .p_reg(dstMat_cols_read_reg_97),
        .tmp_product(dstMat_rows_read_reg_92));
  FDRE #(
    .INIT(1'b0)) 
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_8),
        .Q(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_regslice_both_20 regslice_both_srcPtr_V_data_V_U
       (.\B_V_data_1_payload_B_reg[31]_0 (B_V_data_1_data_out),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_9),
        .\B_V_data_1_state_reg[1]_0 (img_inp_TREADY),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TVALID(img_inp_TVALID),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_control_s_axi
   (int_ap_start_reg_0,
    ap_start,
    ap_sync_reg_Block_split1_proc29_U0_ap_ready_reg,
    \FSM_onehot_wstate_reg[2]_0 ,
    ap_rst_n_0,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    kernel,
    s_axi_control_RDATA,
    interrupt,
    ap_sync_reg_dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready_reg,
    Q,
    axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
    int_ap_idle_reg_0,
    ap_sync_reg_Block_split1_proc29_U0_ap_ready,
    start_once_reg,
    start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n,
    start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    ap_rst_n,
    dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready,
    shiftReg_ce,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    ap_sync_ready,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    ap_idle);
  output int_ap_start_reg_0;
  output ap_start;
  output ap_sync_reg_Block_split1_proc29_U0_ap_ready_reg;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output ap_rst_n_0;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [63:0]kernel;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input ap_sync_reg_dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready_reg;
  input [0:0]Q;
  input axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  input [0:0]int_ap_idle_reg_0;
  input ap_sync_reg_Block_split1_proc29_U0_ap_ready;
  input start_once_reg;
  input start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  input start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n;
  input s_axi_control_WVALID;
  input [4:0]s_axi_control_ARADDR;
  input ap_rst_n;
  input dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]s_axi_control_AWADDR;
  input ap_sync_ready;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input ap_idle;

  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_split1_proc29_U0_ap_ready;
  wire ap_sync_reg_Block_split1_proc29_U0_ap_ready_reg;
  wire ap_sync_reg_dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready_reg;
  wire ar_hs;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  wire [7:1]data0;
  wire dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_i_2_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_kernel[31]_i_1_n_0 ;
  wire \int_kernel[31]_i_3_n_0 ;
  wire \int_kernel[63]_i_1_n_0 ;
  wire [31:0]int_kernel_reg0;
  wire [31:0]int_kernel_reg02_out;
  wire interrupt;
  wire [63:0]kernel;
  wire p_0_in;
  wire p_1_in;
  wire [31:2]rdata;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shiftReg_ce;
  wire start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n;
  wire start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  wire start_once_reg;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;

  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAE0CAE3F)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_control_BREADY),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h222022202220AAA0)) 
    ap_sync_reg_dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(ap_sync_reg_dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready_reg),
        .I3(dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready),
        .I4(ap_sync_reg_Block_split1_proc29_U0_ap_ready),
        .I5(shiftReg_ce),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hEFFFAAAA)) 
    int_ap_done_i_1
       (.I0(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I1(int_ap_done_i_2_n_0),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(data0[1]),
        .O(int_ap_done_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_ap_done_i_2
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[4]),
        .O(int_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00D00000)) 
    int_ap_idle_i_3
       (.I0(ap_start),
        .I1(ap_sync_reg_dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready_reg),
        .I2(Q),
        .I3(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .I4(int_ap_idle_reg_0),
        .O(int_ap_start_reg_0));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(int_auto_restart_i_2_n_0),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_auto_restart_i_2_n_0),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(int_auto_restart_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_auto_restart_i_2_n_0),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    \int_ier[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr6_out),
        .I2(ap_sync_ready),
        .I3(p_0_in),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kernel[0]),
        .O(int_kernel_reg02_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(kernel[10]),
        .O(int_kernel_reg02_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(kernel[11]),
        .O(int_kernel_reg02_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(kernel[12]),
        .O(int_kernel_reg02_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(kernel[13]),
        .O(int_kernel_reg02_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(kernel[14]),
        .O(int_kernel_reg02_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(kernel[15]),
        .O(int_kernel_reg02_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(kernel[16]),
        .O(int_kernel_reg02_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(kernel[17]),
        .O(int_kernel_reg02_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(kernel[18]),
        .O(int_kernel_reg02_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(kernel[19]),
        .O(int_kernel_reg02_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kernel[1]),
        .O(int_kernel_reg02_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(kernel[20]),
        .O(int_kernel_reg02_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(kernel[21]),
        .O(int_kernel_reg02_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(kernel[22]),
        .O(int_kernel_reg02_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(kernel[23]),
        .O(int_kernel_reg02_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(kernel[24]),
        .O(int_kernel_reg02_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(kernel[25]),
        .O(int_kernel_reg02_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(kernel[26]),
        .O(int_kernel_reg02_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(kernel[27]),
        .O(int_kernel_reg02_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(kernel[28]),
        .O(int_kernel_reg02_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(kernel[29]),
        .O(int_kernel_reg02_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kernel[2]),
        .O(int_kernel_reg02_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(kernel[30]),
        .O(int_kernel_reg02_out[30]));
  LUT2 #(
    .INIT(4'h1)) 
    \int_kernel[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\int_kernel[31]_i_3_n_0 ),
        .O(\int_kernel[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(kernel[31]),
        .O(int_kernel_reg02_out[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \int_kernel[31]_i_3 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\int_kernel[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kernel[32]),
        .O(int_kernel_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kernel[33]),
        .O(int_kernel_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kernel[34]),
        .O(int_kernel_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kernel[35]),
        .O(int_kernel_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kernel[36]),
        .O(int_kernel_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kernel[37]),
        .O(int_kernel_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kernel[38]),
        .O(int_kernel_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kernel[39]),
        .O(int_kernel_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kernel[3]),
        .O(int_kernel_reg02_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(kernel[40]),
        .O(int_kernel_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(kernel[41]),
        .O(int_kernel_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(kernel[42]),
        .O(int_kernel_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(kernel[43]),
        .O(int_kernel_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(kernel[44]),
        .O(int_kernel_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(kernel[45]),
        .O(int_kernel_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(kernel[46]),
        .O(int_kernel_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(kernel[47]),
        .O(int_kernel_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(kernel[48]),
        .O(int_kernel_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(kernel[49]),
        .O(int_kernel_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kernel[4]),
        .O(int_kernel_reg02_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(kernel[50]),
        .O(int_kernel_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(kernel[51]),
        .O(int_kernel_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(kernel[52]),
        .O(int_kernel_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(kernel[53]),
        .O(int_kernel_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(kernel[54]),
        .O(int_kernel_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(kernel[55]),
        .O(int_kernel_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(kernel[56]),
        .O(int_kernel_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(kernel[57]),
        .O(int_kernel_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(kernel[58]),
        .O(int_kernel_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(kernel[59]),
        .O(int_kernel_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kernel[5]),
        .O(int_kernel_reg02_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(kernel[60]),
        .O(int_kernel_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(kernel[61]),
        .O(int_kernel_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(kernel[62]),
        .O(int_kernel_reg0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_kernel[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\int_kernel[31]_i_3_n_0 ),
        .O(\int_kernel[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(kernel[63]),
        .O(int_kernel_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kernel[6]),
        .O(int_kernel_reg02_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kernel[7]),
        .O(int_kernel_reg02_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(kernel[8]),
        .O(int_kernel_reg02_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(kernel[9]),
        .O(int_kernel_reg02_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[0] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[0]),
        .Q(kernel[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[10] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[10]),
        .Q(kernel[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[11] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[11]),
        .Q(kernel[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[12] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[12]),
        .Q(kernel[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[13] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[13]),
        .Q(kernel[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[14] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[14]),
        .Q(kernel[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[15] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[15]),
        .Q(kernel[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[16] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[16]),
        .Q(kernel[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[17] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[17]),
        .Q(kernel[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[18] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[18]),
        .Q(kernel[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[19] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[19]),
        .Q(kernel[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[1] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[1]),
        .Q(kernel[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[20] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[20]),
        .Q(kernel[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[21] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[21]),
        .Q(kernel[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[22] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[22]),
        .Q(kernel[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[23] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[23]),
        .Q(kernel[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[24] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[24]),
        .Q(kernel[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[25] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[25]),
        .Q(kernel[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[26] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[26]),
        .Q(kernel[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[27] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[27]),
        .Q(kernel[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[28] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[28]),
        .Q(kernel[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[29] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[29]),
        .Q(kernel[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[2] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[2]),
        .Q(kernel[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[30] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[30]),
        .Q(kernel[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[31] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[31]),
        .Q(kernel[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[32] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[0]),
        .Q(kernel[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[33] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[1]),
        .Q(kernel[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[34] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[2]),
        .Q(kernel[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[35] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[3]),
        .Q(kernel[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[36] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[4]),
        .Q(kernel[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[37] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[5]),
        .Q(kernel[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[38] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[6]),
        .Q(kernel[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[39] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[7]),
        .Q(kernel[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[3] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[3]),
        .Q(kernel[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[40] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[8]),
        .Q(kernel[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[41] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[9]),
        .Q(kernel[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[42] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[10]),
        .Q(kernel[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[43] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[11]),
        .Q(kernel[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[44] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[12]),
        .Q(kernel[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[45] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[13]),
        .Q(kernel[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[46] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[14]),
        .Q(kernel[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[47] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[15]),
        .Q(kernel[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[48] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[16]),
        .Q(kernel[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[49] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[17]),
        .Q(kernel[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[4] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[4]),
        .Q(kernel[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[50] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[18]),
        .Q(kernel[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[51] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[19]),
        .Q(kernel[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[52] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[20]),
        .Q(kernel[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[53] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[21]),
        .Q(kernel[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[54] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[22]),
        .Q(kernel[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[55] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[23]),
        .Q(kernel[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[56] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[24]),
        .Q(kernel[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[57] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[25]),
        .Q(kernel[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[58] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[26]),
        .Q(kernel[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[59] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[27]),
        .Q(kernel[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[5] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[5]),
        .Q(kernel[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[60] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[28]),
        .Q(kernel[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[61] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[29]),
        .Q(kernel[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[62] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[30]),
        .Q(kernel[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[63] 
       (.C(ap_clk),
        .CE(\int_kernel[63]_i_1_n_0 ),
        .D(int_kernel_reg0[31]),
        .Q(kernel[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[6] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[6]),
        .Q(kernel[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[7] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[7]),
        .Q(kernel[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[8] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[8]),
        .Q(kernel[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_reg[9] 
       (.C(ap_clk),
        .CE(\int_kernel[31]_i_1_n_0 ),
        .D(int_kernel_reg02_out[9]),
        .Q(kernel[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(interrupt));
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \mOutPtr[1]_i_2__4 
       (.I0(ap_sync_reg_Block_split1_proc29_U0_ap_ready),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .I4(start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n),
        .O(ap_sync_reg_Block_split1_proc29_U0_ap_ready_reg));
  LUT5 #(
    .INIT(32'h10111010)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(\rdata[0]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\rdata[0]_i_3_n_0 ),
        .O(\rdata[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00E20000)) 
    \rdata[0]_i_2 
       (.I0(kernel[0]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(kernel[32]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_3 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_ier_reg_n_0_[0] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(int_gie_reg_n_0),
        .I4(s_axi_control_ARADDR[2]),
        .I5(ap_start),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[10]_i_1 
       (.I0(kernel[42]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[10]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[11]_i_1 
       (.I0(kernel[43]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[11]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[12]_i_1 
       (.I0(kernel[44]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[12]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[13]_i_1 
       (.I0(kernel[45]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[13]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[14]_i_1 
       (.I0(kernel[46]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[14]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[15]_i_1 
       (.I0(kernel[47]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[15]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[16]_i_1 
       (.I0(kernel[48]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[16]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[17]_i_1 
       (.I0(kernel[49]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[17]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[18]_i_1 
       (.I0(kernel[50]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[18]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[19]_i_1 
       (.I0(kernel[51]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[19]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[19]));
  LUT4 #(
    .INIT(16'h1011)) 
    \rdata[1]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(\rdata[1]_i_2_n_0 ),
        .I3(\rdata[1]_i_3_n_0 ),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0CC00AA)) 
    \rdata[1]_i_2 
       (.I0(data0[1]),
        .I1(p_0_in),
        .I2(p_1_in),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF1DFFFF)) 
    \rdata[1]_i_3 
       (.I0(kernel[1]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(kernel[33]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[20]_i_1 
       (.I0(kernel[52]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[20]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[21]_i_1 
       (.I0(kernel[53]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[21]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[22]_i_1 
       (.I0(kernel[54]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[22]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[23]_i_1 
       (.I0(kernel[55]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[23]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[24]_i_1 
       (.I0(kernel[56]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[24]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[25]_i_1 
       (.I0(kernel[57]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[25]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[26]_i_1 
       (.I0(kernel[58]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[26]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[27]_i_1 
       (.I0(kernel[59]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[27]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[28]_i_1 
       (.I0(kernel[60]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[28]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[29]_i_1 
       (.I0(kernel[61]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[29]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'hBABBAAAABABBBABB)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(kernel[34]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(kernel[2]),
        .I5(\rdata[7]_i_3_n_0 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rdata[2]_i_2 
       (.I0(data0[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[30]_i_1 
       (.I0(kernel[62]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[30]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[31]_i_2 
       (.I0(kernel[63]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[31]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[31]));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBABBAAAABABBBABB)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(kernel[35]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(kernel[3]),
        .I5(\rdata[7]_i_3_n_0 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rdata[3]_i_2 
       (.I0(data0[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[4]_i_1 
       (.I0(kernel[36]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[4]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[5]_i_1 
       (.I0(kernel[37]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[5]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[6]_i_1 
       (.I0(kernel[38]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[6]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'hBABBAAAABABBBABB)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(kernel[39]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(kernel[7]),
        .I5(\rdata[7]_i_3_n_0 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rdata[7]_i_2 
       (.I0(data0[7]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \rdata[7]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[8]_i_1 
       (.I0(kernel[40]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[8]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[9]_i_1 
       (.I0(kernel[41]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(kernel[9]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[9]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_dilate_0_0_32_32_2_3_3_1_1_s
   (cmp_i_i115_i_reg_1170,
    ap_enable_reg_pp0_iter1_reg_0,
    \icmp_ln383_reg_412_reg[0]_0 ,
    dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read,
    buf_V_0_address1142_out__0,
    buf_V_1_address11__0,
    Q,
    dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready,
    dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read,
    \ap_CS_fsm_reg[8]_0 ,
    D,
    E,
    \icmp_ln882_reg_1221_pp3_iter6_reg_reg[0]__0 ,
    \gmem3_addr_reg_401_reg[63]_0 ,
    ap_clk,
    DIADI,
    ram_reg,
    ram_reg_0,
    ap_rst_n_inv,
    ap_rst_n,
    in_mat_data_empty_n,
    out_mat_data_full_n,
    \ap_CS_fsm_reg[0]_0 ,
    in_mat_cols_c10_empty_n,
    in_mat_rows_c9_empty_n,
    \ap_CS_fsm_reg[1]_0 ,
    ap_start,
    kernel_c_empty_n,
    gmem3_ARREADY,
    out_HLS_RVALID,
    \ap_CS_fsm_reg[2]_0 ,
    \p_src_cols_read_reg_396_reg[15]_0 ,
    \p_src_rows_read_reg_391_reg[15]_0 ,
    out_HLS_RDATA,
    in_mat_data_dout,
    out);
  output cmp_i_i115_i_reg_1170;
  output ap_enable_reg_pp0_iter1_reg_0;
  output \icmp_ln383_reg_412_reg[0]_0 ;
  output dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read;
  output buf_V_0_address1142_out__0;
  output buf_V_1_address11__0;
  output [2:0]Q;
  output dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready;
  output dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read;
  output \ap_CS_fsm_reg[8]_0 ;
  output [7:0]D;
  output [0:0]E;
  output \icmp_ln882_reg_1221_pp3_iter6_reg_reg[0]__0 ;
  output [63:0]\gmem3_addr_reg_401_reg[63]_0 ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg;
  input [7:0]ram_reg_0;
  input ap_rst_n_inv;
  input ap_rst_n;
  input in_mat_data_empty_n;
  input out_mat_data_full_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input in_mat_cols_c10_empty_n;
  input in_mat_rows_c9_empty_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input ap_start;
  input kernel_c_empty_n;
  input gmem3_ARREADY;
  input out_HLS_RVALID;
  input [0:0]\ap_CS_fsm_reg[2]_0 ;
  input [15:0]\p_src_cols_read_reg_396_reg[15]_0 ;
  input [15:0]\p_src_rows_read_reg_391_reg[15]_0 ;
  input [7:0]out_HLS_RDATA;
  input [7:0]in_mat_data_dout;
  input [63:0]out;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]add_ln383_fu_202_p2;
  wire [1:0]add_ln384_fu_242_p2;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state8;
  wire [10:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state9;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire [1:0]ap_phi_mux_i_phi_fu_159_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire buf_V_0_address1142_out__0;
  wire buf_V_1_address11__0;
  wire cmp_i_i115_i_reg_1170;
  wire dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready;
  wire dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read;
  wire dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read;
  wire gmem3_ARREADY;
  wire [63:0]\gmem3_addr_reg_401_reg[63]_0 ;
  wire grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_ap_start_reg;
  wire grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_n_15;
  wire \i_reg_155[0]_i_1_n_0 ;
  wire \i_reg_155[1]_i_1_n_0 ;
  wire \i_reg_155_reg_n_0_[0] ;
  wire \i_reg_155_reg_n_0_[1] ;
  wire \icmp_ln383_reg_412[0]_i_1_n_0 ;
  wire \icmp_ln383_reg_412_reg[0]_0 ;
  wire \icmp_ln882_reg_1221_pp3_iter6_reg_reg[0]__0 ;
  wire in_mat_cols_c10_empty_n;
  wire [7:0]in_mat_data_dout;
  wire in_mat_data_empty_n;
  wire in_mat_rows_c9_empty_n;
  wire indvar_flatten_reg_144;
  wire indvar_flatten_reg_1440;
  wire [3:0]indvar_flatten_reg_144_reg;
  wire [1:0]j_reg_166;
  wire \j_reg_166[1]_i_4_n_0 ;
  wire [7:0]kernel_2_2_1_fu_82;
  wire kernel_2_2_1_fu_820;
  wire [7:0]kernel_2_2_2_fu_86;
  wire kernel_2_2_2_fu_860;
  wire [7:0]kernel_2_2_3_fu_90;
  wire kernel_2_2_3_fu_900;
  wire [7:0]kernel_2_2_4_fu_94;
  wire kernel_2_2_4_fu_940;
  wire [7:0]kernel_2_2_5_fu_98;
  wire kernel_2_2_5_fu_980;
  wire [7:0]kernel_2_2_6_fu_102;
  wire kernel_2_2_6_fu_1020;
  wire [7:0]kernel_2_2_7_fu_106;
  wire kernel_2_2_7_fu_1060;
  wire [7:0]kernel_2_2_8_fu_110;
  wire kernel_2_2_8_fu_1100;
  wire [7:0]kernel_2_2_fu_78;
  wire kernel_2_2_fu_780;
  wire kernel_c_empty_n;
  wire [63:0]out;
  wire [7:0]out_HLS_RDATA;
  wire out_HLS_RVALID;
  wire out_mat_data_full_n;
  wire [15:0]p_src_cols_read_reg_396;
  wire [15:0]\p_src_cols_read_reg_396_reg[15]_0 ;
  wire [15:0]p_src_rows_read_reg_391;
  wire [15:0]\p_src_rows_read_reg_391_reg[15]_0 ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [1:0]select_ln383_1_reg_420;
  wire \select_ln383_1_reg_420[0]_i_1_n_0 ;
  wire \select_ln383_1_reg_420[1]_i_1_n_0 ;
  wire [1:0]select_ln383_reg_416;
  wire \select_ln383_reg_416[0]_i_1_n_0 ;
  wire \select_ln383_reg_416[1]_i_1_n_0 ;
  wire [15:0]trunc_ln340_reg_457;
  wire [15:0]trunc_ln341_reg_462;

  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h57FF)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(Q[2]),
        .I1(\icmp_ln383_reg_412_reg[0]_0 ),
        .I2(out_HLS_RVALID),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read),
        .I1(\ap_CS_fsm_reg_n_0_[2] ),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg_n_0_[4] ),
        .I4(\ap_CS_fsm_reg_n_0_[3] ),
        .I5(\ap_CS_fsm[1]_i_3_n_0 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(Q[0]),
        .I1(in_mat_cols_c10_empty_n),
        .I2(in_mat_rows_c9_empty_n),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_start),
        .I5(kernel_c_empty_n),
        .O(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read));
  LUT5 #(
    .INIT(32'h01110000)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .I2(Q[1]),
        .I3(gmem3_ARREADY),
        .I4(\ap_CS_fsm[1]_i_4_n_0 ),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(Q[2]),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(\ap_CS_fsm_reg_n_0_[5] ),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFABAFAFA)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[2]),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_condition_pp0_exit_iter0_state9),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\icmp_ln383_reg_412_reg[0]_0 ),
        .I2(out_HLS_RVALID),
        .O(ap_block_pp0_stage0_11001));
  LUT6 #(
    .INIT(64'h8880888800000000)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state9),
        .I2(out_HLS_RVALID),
        .I3(\icmp_ln383_reg_412_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q[2]),
        .O(ap_NS_fsm[9]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(indvar_flatten_reg_144_reg[1]),
        .I1(indvar_flatten_reg_144_reg[0]),
        .I2(indvar_flatten_reg_144_reg[2]),
        .I3(indvar_flatten_reg_144_reg[3]),
        .O(ap_condition_pp0_exit_iter0_state9));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[2]_0 ),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A800A8)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state8),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state9),
        .I4(\j_reg_166[1]_i_4_n_0 ),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000A0088880A00)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_condition_pp0_exit_iter0_state9),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_block_pp0_stage0_11001),
        .I5(ap_CS_fsm_state8),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[0]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[10]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[11]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[12]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[13]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[14]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[15]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[16]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[17]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[18]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[19]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[1]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[20]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[21]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[22]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[23]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[24]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[25]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[26]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[27]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[28]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[29]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[2]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[30]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[31]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[32] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[32]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[33] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[33]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[34] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[34]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[35] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[35]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[36] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[36]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[37] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[37]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[38] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[38]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[39] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[39]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[3]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[40] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[40]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[41] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[41]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[42] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[42]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[43] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[43]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[44] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[44]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[45] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[45]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[46] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[46]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[47] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[47]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[48] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[48]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[49] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[49]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[4]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[50] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[50]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[51] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[51]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[52] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[52]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[53] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[53]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[54] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[54]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[55] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[55]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[56] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[56]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[57] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[57]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[58] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[58]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[59] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[59]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[5]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[60] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[60]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[61] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[61]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[62] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[62]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[63] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[63]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[6]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[7]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[8]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \gmem3_addr_reg_401_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[9]),
        .Q(\gmem3_addr_reg_401_reg[63]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177
       (.D({ap_NS_fsm[10],ap_NS_fsm[0]}),
        .DIADI(DIADI),
        .E(E),
        .Q(trunc_ln340_reg_457),
        .\SRL_SIG_reg[1][0] ({ap_CS_fsm_state12,ap_CS_fsm_state11,Q[0]}),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[9]_0 (grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_n_15),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_V_0_address1142_out__0(buf_V_0_address1142_out__0),
        .buf_V_1_address11__0(buf_V_1_address11__0),
        .\cmp_i_i115_i_reg_1170_reg[0]_0 (cmp_i_i115_i_reg_1170),
        .dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready(dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready),
        .dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read(dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read),
        .grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_ap_start_reg(grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_ap_start_reg),
        .icmp_ln878_fu_608_p2_carry__0_0(trunc_ln341_reg_462),
        .\icmp_ln882_reg_1221_pp3_iter6_reg_reg[0]__0_0 (\icmp_ln882_reg_1221_pp3_iter6_reg_reg[0]__0 ),
        .in_mat_data_dout(in_mat_data_dout),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .\max_V_7_reg_1271_reg[7]_0 (D),
        .out_mat_data_full_n(out_mat_data_full_n),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .\tobool_i_i_160_reg_1126_reg[0]_0 (kernel_2_2_1_fu_82),
        .\tobool_i_i_1_1_reg_1141_reg[0]_0 (kernel_2_2_4_fu_94),
        .\tobool_i_i_1_2_reg_1146_reg[0]_0 (kernel_2_2_5_fu_98),
        .\tobool_i_i_1_reg_1136_reg[0]_0 (kernel_2_2_3_fu_90),
        .\tobool_i_i_269_reg_1131_reg[0]_0 (kernel_2_2_2_fu_86),
        .\tobool_i_i_2_1_reg_1156_reg[0]_0 (kernel_2_2_7_fu_106),
        .\tobool_i_i_2_2_reg_1161_reg[0]_0 (kernel_2_2_8_fu_110),
        .\tobool_i_i_2_reg_1151_reg[0]_0 (kernel_2_2_6_fu_102),
        .\tobool_i_i_reg_1121_reg[0]_0 (kernel_2_2_fu_78));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_n_15),
        .Q(grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0A0A0ACC)) 
    \i_reg_155[0]_i_1 
       (.I0(\i_reg_155_reg_n_0_[0] ),
        .I1(select_ln383_1_reg_420[0]),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[8]_0 ),
        .I4(\icmp_ln383_reg_412_reg[0]_0 ),
        .O(\i_reg_155[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A0ACC)) 
    \i_reg_155[1]_i_1 
       (.I0(\i_reg_155_reg_n_0_[1] ),
        .I1(select_ln383_1_reg_420[1]),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[8]_0 ),
        .I4(\icmp_ln383_reg_412_reg[0]_0 ),
        .O(\i_reg_155[1]_i_1_n_0 ));
  FDRE \i_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_reg_155[0]_i_1_n_0 ),
        .Q(\i_reg_155_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \i_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_reg_155[1]_i_1_n_0 ),
        .Q(\i_reg_155_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hEFCC00CC)) 
    \icmp_ln383_reg_412[0]_i_1 
       (.I0(out_HLS_RVALID),
        .I1(\icmp_ln383_reg_412_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[2]),
        .I4(ap_condition_pp0_exit_iter0_state9),
        .O(\icmp_ln383_reg_412[0]_i_1_n_0 ));
  FDRE \icmp_ln383_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln383_reg_412[0]_i_1_n_0 ),
        .Q(\icmp_ln383_reg_412_reg[0]_0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_144[0]_i_1 
       (.I0(indvar_flatten_reg_144_reg[0]),
        .O(add_ln383_fu_202_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_144[1]_i_1 
       (.I0(indvar_flatten_reg_144_reg[0]),
        .I1(indvar_flatten_reg_144_reg[1]),
        .O(add_ln383_fu_202_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_reg_144[2]_i_1 
       (.I0(indvar_flatten_reg_144_reg[1]),
        .I1(indvar_flatten_reg_144_reg[0]),
        .I2(indvar_flatten_reg_144_reg[2]),
        .O(add_ln383_fu_202_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_reg_144[3]_i_1 
       (.I0(indvar_flatten_reg_144_reg[2]),
        .I1(indvar_flatten_reg_144_reg[0]),
        .I2(indvar_flatten_reg_144_reg[1]),
        .I3(indvar_flatten_reg_144_reg[3]),
        .O(add_ln383_fu_202_p2[3]));
  FDRE \indvar_flatten_reg_144_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1440),
        .D(add_ln383_fu_202_p2[0]),
        .Q(indvar_flatten_reg_144_reg[0]),
        .R(indvar_flatten_reg_144));
  FDRE \indvar_flatten_reg_144_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1440),
        .D(add_ln383_fu_202_p2[1]),
        .Q(indvar_flatten_reg_144_reg[1]),
        .R(indvar_flatten_reg_144));
  FDRE \indvar_flatten_reg_144_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1440),
        .D(add_ln383_fu_202_p2[2]),
        .Q(indvar_flatten_reg_144_reg[2]),
        .R(indvar_flatten_reg_144));
  FDRE \indvar_flatten_reg_144_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1440),
        .D(add_ln383_fu_202_p2[3]),
        .Q(indvar_flatten_reg_144_reg[3]),
        .R(indvar_flatten_reg_144));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_reg_166[0]_i_1 
       (.I0(j_reg_166[1]),
        .I1(j_reg_166[0]),
        .O(add_ln384_fu_242_p2[0]));
  LUT4 #(
    .INIT(16'hFD00)) 
    \j_reg_166[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\j_reg_166[1]_i_4_n_0 ),
        .I2(ap_condition_pp0_exit_iter0_state9),
        .I3(ap_CS_fsm_state8),
        .O(indvar_flatten_reg_144));
  LUT6 #(
    .INIT(64'h0000000088888808)) 
    \j_reg_166[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\icmp_ln383_reg_412_reg[0]_0 ),
        .I4(out_HLS_RVALID),
        .I5(ap_condition_pp0_exit_iter0_state9),
        .O(indvar_flatten_reg_1440));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_166[1]_i_3 
       (.I0(j_reg_166[0]),
        .I1(j_reg_166[1]),
        .O(add_ln384_fu_242_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \j_reg_166[1]_i_4 
       (.I0(out_HLS_RVALID),
        .I1(\icmp_ln383_reg_412_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[2]),
        .O(\j_reg_166[1]_i_4_n_0 ));
  FDRE \j_reg_166_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1440),
        .D(add_ln384_fu_242_p2[0]),
        .Q(j_reg_166[0]),
        .R(indvar_flatten_reg_144));
  FDRE \j_reg_166_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1440),
        .D(add_ln384_fu_242_p2[1]),
        .Q(j_reg_166[1]),
        .R(indvar_flatten_reg_144));
  LUT5 #(
    .INIT(32'h00000010)) 
    \kernel_2_2_1_fu_82[7]_i_1 
       (.I0(select_ln383_1_reg_420[1]),
        .I1(select_ln383_1_reg_420[0]),
        .I2(select_ln383_reg_416[0]),
        .I3(select_ln383_reg_416[1]),
        .I4(\ap_CS_fsm_reg[8]_0 ),
        .O(kernel_2_2_1_fu_820));
  FDRE \kernel_2_2_1_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(kernel_2_2_1_fu_820),
        .D(out_HLS_RDATA[0]),
        .Q(kernel_2_2_1_fu_82[0]),
        .R(1'b0));
  FDRE \kernel_2_2_1_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(kernel_2_2_1_fu_820),
        .D(out_HLS_RDATA[1]),
        .Q(kernel_2_2_1_fu_82[1]),
        .R(1'b0));
  FDRE \kernel_2_2_1_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(kernel_2_2_1_fu_820),
        .D(out_HLS_RDATA[2]),
        .Q(kernel_2_2_1_fu_82[2]),
        .R(1'b0));
  FDRE \kernel_2_2_1_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(kernel_2_2_1_fu_820),
        .D(out_HLS_RDATA[3]),
        .Q(kernel_2_2_1_fu_82[3]),
        .R(1'b0));
  FDRE \kernel_2_2_1_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(kernel_2_2_1_fu_820),
        .D(out_HLS_RDATA[4]),
        .Q(kernel_2_2_1_fu_82[4]),
        .R(1'b0));
  FDRE \kernel_2_2_1_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(kernel_2_2_1_fu_820),
        .D(out_HLS_RDATA[5]),
        .Q(kernel_2_2_1_fu_82[5]),
        .R(1'b0));
  FDRE \kernel_2_2_1_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(kernel_2_2_1_fu_820),
        .D(out_HLS_RDATA[6]),
        .Q(kernel_2_2_1_fu_82[6]),
        .R(1'b0));
  FDRE \kernel_2_2_1_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(kernel_2_2_1_fu_820),
        .D(out_HLS_RDATA[7]),
        .Q(kernel_2_2_1_fu_82[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    \kernel_2_2_2_fu_86[7]_i_1 
       (.I0(select_ln383_reg_416[1]),
        .I1(select_ln383_1_reg_420[0]),
        .I2(select_ln383_1_reg_420[1]),
        .I3(\ap_CS_fsm_reg[8]_0 ),
        .O(kernel_2_2_2_fu_860));
  FDRE \kernel_2_2_2_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(kernel_2_2_2_fu_860),
        .D(out_HLS_RDATA[0]),
        .Q(kernel_2_2_2_fu_86[0]),
        .R(1'b0));
  FDRE \kernel_2_2_2_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(kernel_2_2_2_fu_860),
        .D(out_HLS_RDATA[1]),
        .Q(kernel_2_2_2_fu_86[1]),
        .R(1'b0));
  FDRE \kernel_2_2_2_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(kernel_2_2_2_fu_860),
        .D(out_HLS_RDATA[2]),
        .Q(kernel_2_2_2_fu_86[2]),
        .R(1'b0));
  FDRE \kernel_2_2_2_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(kernel_2_2_2_fu_860),
        .D(out_HLS_RDATA[3]),
        .Q(kernel_2_2_2_fu_86[3]),
        .R(1'b0));
  FDRE \kernel_2_2_2_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(kernel_2_2_2_fu_860),
        .D(out_HLS_RDATA[4]),
        .Q(kernel_2_2_2_fu_86[4]),
        .R(1'b0));
  FDRE \kernel_2_2_2_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(kernel_2_2_2_fu_860),
        .D(out_HLS_RDATA[5]),
        .Q(kernel_2_2_2_fu_86[5]),
        .R(1'b0));
  FDRE \kernel_2_2_2_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(kernel_2_2_2_fu_860),
        .D(out_HLS_RDATA[6]),
        .Q(kernel_2_2_2_fu_86[6]),
        .R(1'b0));
  FDRE \kernel_2_2_2_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(kernel_2_2_2_fu_860),
        .D(out_HLS_RDATA[7]),
        .Q(kernel_2_2_2_fu_86[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \kernel_2_2_3_fu_90[7]_i_1 
       (.I0(select_ln383_reg_416[0]),
        .I1(select_ln383_reg_416[1]),
        .I2(select_ln383_1_reg_420[0]),
        .I3(select_ln383_1_reg_420[1]),
        .I4(\ap_CS_fsm_reg[8]_0 ),
        .O(kernel_2_2_3_fu_900));
  FDRE \kernel_2_2_3_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(kernel_2_2_3_fu_900),
        .D(out_HLS_RDATA[0]),
        .Q(kernel_2_2_3_fu_90[0]),
        .R(1'b0));
  FDRE \kernel_2_2_3_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(kernel_2_2_3_fu_900),
        .D(out_HLS_RDATA[1]),
        .Q(kernel_2_2_3_fu_90[1]),
        .R(1'b0));
  FDRE \kernel_2_2_3_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(kernel_2_2_3_fu_900),
        .D(out_HLS_RDATA[2]),
        .Q(kernel_2_2_3_fu_90[2]),
        .R(1'b0));
  FDRE \kernel_2_2_3_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(kernel_2_2_3_fu_900),
        .D(out_HLS_RDATA[3]),
        .Q(kernel_2_2_3_fu_90[3]),
        .R(1'b0));
  FDRE \kernel_2_2_3_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(kernel_2_2_3_fu_900),
        .D(out_HLS_RDATA[4]),
        .Q(kernel_2_2_3_fu_90[4]),
        .R(1'b0));
  FDRE \kernel_2_2_3_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(kernel_2_2_3_fu_900),
        .D(out_HLS_RDATA[5]),
        .Q(kernel_2_2_3_fu_90[5]),
        .R(1'b0));
  FDRE \kernel_2_2_3_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(kernel_2_2_3_fu_900),
        .D(out_HLS_RDATA[6]),
        .Q(kernel_2_2_3_fu_90[6]),
        .R(1'b0));
  FDRE \kernel_2_2_3_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(kernel_2_2_3_fu_900),
        .D(out_HLS_RDATA[7]),
        .Q(kernel_2_2_3_fu_90[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000020)) 
    \kernel_2_2_4_fu_94[7]_i_1 
       (.I0(select_ln383_reg_416[0]),
        .I1(select_ln383_reg_416[1]),
        .I2(select_ln383_1_reg_420[0]),
        .I3(select_ln383_1_reg_420[1]),
        .I4(\ap_CS_fsm_reg[8]_0 ),
        .O(kernel_2_2_4_fu_940));
  FDRE \kernel_2_2_4_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(kernel_2_2_4_fu_940),
        .D(out_HLS_RDATA[0]),
        .Q(kernel_2_2_4_fu_94[0]),
        .R(1'b0));
  FDRE \kernel_2_2_4_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(kernel_2_2_4_fu_940),
        .D(out_HLS_RDATA[1]),
        .Q(kernel_2_2_4_fu_94[1]),
        .R(1'b0));
  FDRE \kernel_2_2_4_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(kernel_2_2_4_fu_940),
        .D(out_HLS_RDATA[2]),
        .Q(kernel_2_2_4_fu_94[2]),
        .R(1'b0));
  FDRE \kernel_2_2_4_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(kernel_2_2_4_fu_940),
        .D(out_HLS_RDATA[3]),
        .Q(kernel_2_2_4_fu_94[3]),
        .R(1'b0));
  FDRE \kernel_2_2_4_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(kernel_2_2_4_fu_940),
        .D(out_HLS_RDATA[4]),
        .Q(kernel_2_2_4_fu_94[4]),
        .R(1'b0));
  FDRE \kernel_2_2_4_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(kernel_2_2_4_fu_940),
        .D(out_HLS_RDATA[5]),
        .Q(kernel_2_2_4_fu_94[5]),
        .R(1'b0));
  FDRE \kernel_2_2_4_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(kernel_2_2_4_fu_940),
        .D(out_HLS_RDATA[6]),
        .Q(kernel_2_2_4_fu_94[6]),
        .R(1'b0));
  FDRE \kernel_2_2_4_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(kernel_2_2_4_fu_940),
        .D(out_HLS_RDATA[7]),
        .Q(kernel_2_2_4_fu_94[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0020)) 
    \kernel_2_2_5_fu_98[7]_i_1 
       (.I0(select_ln383_1_reg_420[0]),
        .I1(select_ln383_1_reg_420[1]),
        .I2(select_ln383_reg_416[1]),
        .I3(\ap_CS_fsm_reg[8]_0 ),
        .O(kernel_2_2_5_fu_980));
  FDRE \kernel_2_2_5_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(kernel_2_2_5_fu_980),
        .D(out_HLS_RDATA[0]),
        .Q(kernel_2_2_5_fu_98[0]),
        .R(1'b0));
  FDRE \kernel_2_2_5_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(kernel_2_2_5_fu_980),
        .D(out_HLS_RDATA[1]),
        .Q(kernel_2_2_5_fu_98[1]),
        .R(1'b0));
  FDRE \kernel_2_2_5_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(kernel_2_2_5_fu_980),
        .D(out_HLS_RDATA[2]),
        .Q(kernel_2_2_5_fu_98[2]),
        .R(1'b0));
  FDRE \kernel_2_2_5_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(kernel_2_2_5_fu_980),
        .D(out_HLS_RDATA[3]),
        .Q(kernel_2_2_5_fu_98[3]),
        .R(1'b0));
  FDRE \kernel_2_2_5_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(kernel_2_2_5_fu_980),
        .D(out_HLS_RDATA[4]),
        .Q(kernel_2_2_5_fu_98[4]),
        .R(1'b0));
  FDRE \kernel_2_2_5_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(kernel_2_2_5_fu_980),
        .D(out_HLS_RDATA[5]),
        .Q(kernel_2_2_5_fu_98[5]),
        .R(1'b0));
  FDRE \kernel_2_2_5_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(kernel_2_2_5_fu_980),
        .D(out_HLS_RDATA[6]),
        .Q(kernel_2_2_5_fu_98[6]),
        .R(1'b0));
  FDRE \kernel_2_2_5_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(kernel_2_2_5_fu_980),
        .D(out_HLS_RDATA[7]),
        .Q(kernel_2_2_5_fu_98[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    \kernel_2_2_6_fu_102[7]_i_1 
       (.I0(select_ln383_1_reg_420[1]),
        .I1(select_ln383_reg_416[1]),
        .I2(select_ln383_reg_416[0]),
        .I3(\ap_CS_fsm_reg[8]_0 ),
        .O(kernel_2_2_6_fu_1020));
  FDRE \kernel_2_2_6_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(kernel_2_2_6_fu_1020),
        .D(out_HLS_RDATA[0]),
        .Q(kernel_2_2_6_fu_102[0]),
        .R(1'b0));
  FDRE \kernel_2_2_6_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(kernel_2_2_6_fu_1020),
        .D(out_HLS_RDATA[1]),
        .Q(kernel_2_2_6_fu_102[1]),
        .R(1'b0));
  FDRE \kernel_2_2_6_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(kernel_2_2_6_fu_1020),
        .D(out_HLS_RDATA[2]),
        .Q(kernel_2_2_6_fu_102[2]),
        .R(1'b0));
  FDRE \kernel_2_2_6_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(kernel_2_2_6_fu_1020),
        .D(out_HLS_RDATA[3]),
        .Q(kernel_2_2_6_fu_102[3]),
        .R(1'b0));
  FDRE \kernel_2_2_6_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(kernel_2_2_6_fu_1020),
        .D(out_HLS_RDATA[4]),
        .Q(kernel_2_2_6_fu_102[4]),
        .R(1'b0));
  FDRE \kernel_2_2_6_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(kernel_2_2_6_fu_1020),
        .D(out_HLS_RDATA[5]),
        .Q(kernel_2_2_6_fu_102[5]),
        .R(1'b0));
  FDRE \kernel_2_2_6_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(kernel_2_2_6_fu_1020),
        .D(out_HLS_RDATA[6]),
        .Q(kernel_2_2_6_fu_102[6]),
        .R(1'b0));
  FDRE \kernel_2_2_6_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(kernel_2_2_6_fu_1020),
        .D(out_HLS_RDATA[7]),
        .Q(kernel_2_2_6_fu_102[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0020)) 
    \kernel_2_2_7_fu_106[7]_i_1 
       (.I0(select_ln383_1_reg_420[1]),
        .I1(select_ln383_reg_416[1]),
        .I2(select_ln383_reg_416[0]),
        .I3(\ap_CS_fsm_reg[8]_0 ),
        .O(kernel_2_2_7_fu_1060));
  FDRE \kernel_2_2_7_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(kernel_2_2_7_fu_1060),
        .D(out_HLS_RDATA[0]),
        .Q(kernel_2_2_7_fu_106[0]),
        .R(1'b0));
  FDRE \kernel_2_2_7_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(kernel_2_2_7_fu_1060),
        .D(out_HLS_RDATA[1]),
        .Q(kernel_2_2_7_fu_106[1]),
        .R(1'b0));
  FDRE \kernel_2_2_7_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(kernel_2_2_7_fu_1060),
        .D(out_HLS_RDATA[2]),
        .Q(kernel_2_2_7_fu_106[2]),
        .R(1'b0));
  FDRE \kernel_2_2_7_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(kernel_2_2_7_fu_1060),
        .D(out_HLS_RDATA[3]),
        .Q(kernel_2_2_7_fu_106[3]),
        .R(1'b0));
  FDRE \kernel_2_2_7_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(kernel_2_2_7_fu_1060),
        .D(out_HLS_RDATA[4]),
        .Q(kernel_2_2_7_fu_106[4]),
        .R(1'b0));
  FDRE \kernel_2_2_7_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(kernel_2_2_7_fu_1060),
        .D(out_HLS_RDATA[5]),
        .Q(kernel_2_2_7_fu_106[5]),
        .R(1'b0));
  FDRE \kernel_2_2_7_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(kernel_2_2_7_fu_1060),
        .D(out_HLS_RDATA[6]),
        .Q(kernel_2_2_7_fu_106[6]),
        .R(1'b0));
  FDRE \kernel_2_2_7_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(kernel_2_2_7_fu_1060),
        .D(out_HLS_RDATA[7]),
        .Q(kernel_2_2_7_fu_106[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \kernel_2_2_8_fu_110[7]_i_1 
       (.I0(select_ln383_1_reg_420[1]),
        .I1(select_ln383_reg_416[1]),
        .I2(\ap_CS_fsm_reg[8]_0 ),
        .O(kernel_2_2_8_fu_1100));
  FDRE \kernel_2_2_8_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(kernel_2_2_8_fu_1100),
        .D(out_HLS_RDATA[0]),
        .Q(kernel_2_2_8_fu_110[0]),
        .R(1'b0));
  FDRE \kernel_2_2_8_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(kernel_2_2_8_fu_1100),
        .D(out_HLS_RDATA[1]),
        .Q(kernel_2_2_8_fu_110[1]),
        .R(1'b0));
  FDRE \kernel_2_2_8_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(kernel_2_2_8_fu_1100),
        .D(out_HLS_RDATA[2]),
        .Q(kernel_2_2_8_fu_110[2]),
        .R(1'b0));
  FDRE \kernel_2_2_8_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(kernel_2_2_8_fu_1100),
        .D(out_HLS_RDATA[3]),
        .Q(kernel_2_2_8_fu_110[3]),
        .R(1'b0));
  FDRE \kernel_2_2_8_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(kernel_2_2_8_fu_1100),
        .D(out_HLS_RDATA[4]),
        .Q(kernel_2_2_8_fu_110[4]),
        .R(1'b0));
  FDRE \kernel_2_2_8_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(kernel_2_2_8_fu_1100),
        .D(out_HLS_RDATA[5]),
        .Q(kernel_2_2_8_fu_110[5]),
        .R(1'b0));
  FDRE \kernel_2_2_8_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(kernel_2_2_8_fu_1100),
        .D(out_HLS_RDATA[6]),
        .Q(kernel_2_2_8_fu_110[6]),
        .R(1'b0));
  FDRE \kernel_2_2_8_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(kernel_2_2_8_fu_1100),
        .D(out_HLS_RDATA[7]),
        .Q(kernel_2_2_8_fu_110[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \kernel_2_2_fu_78[7]_i_1 
       (.I0(select_ln383_1_reg_420[1]),
        .I1(select_ln383_1_reg_420[0]),
        .I2(select_ln383_reg_416[0]),
        .I3(select_ln383_reg_416[1]),
        .I4(\ap_CS_fsm_reg[8]_0 ),
        .O(kernel_2_2_fu_780));
  FDRE \kernel_2_2_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(kernel_2_2_fu_780),
        .D(out_HLS_RDATA[0]),
        .Q(kernel_2_2_fu_78[0]),
        .R(1'b0));
  FDRE \kernel_2_2_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(kernel_2_2_fu_780),
        .D(out_HLS_RDATA[1]),
        .Q(kernel_2_2_fu_78[1]),
        .R(1'b0));
  FDRE \kernel_2_2_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(kernel_2_2_fu_780),
        .D(out_HLS_RDATA[2]),
        .Q(kernel_2_2_fu_78[2]),
        .R(1'b0));
  FDRE \kernel_2_2_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(kernel_2_2_fu_780),
        .D(out_HLS_RDATA[3]),
        .Q(kernel_2_2_fu_78[3]),
        .R(1'b0));
  FDRE \kernel_2_2_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(kernel_2_2_fu_780),
        .D(out_HLS_RDATA[4]),
        .Q(kernel_2_2_fu_78[4]),
        .R(1'b0));
  FDRE \kernel_2_2_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(kernel_2_2_fu_780),
        .D(out_HLS_RDATA[5]),
        .Q(kernel_2_2_fu_78[5]),
        .R(1'b0));
  FDRE \kernel_2_2_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(kernel_2_2_fu_780),
        .D(out_HLS_RDATA[6]),
        .Q(kernel_2_2_fu_78[6]),
        .R(1'b0));
  FDRE \kernel_2_2_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(kernel_2_2_fu_780),
        .D(out_HLS_RDATA[7]),
        .Q(kernel_2_2_fu_78[7]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_396_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_cols_read_reg_396_reg[15]_0 [0]),
        .Q(p_src_cols_read_reg_396[0]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_396_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_cols_read_reg_396_reg[15]_0 [10]),
        .Q(p_src_cols_read_reg_396[10]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_396_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_cols_read_reg_396_reg[15]_0 [11]),
        .Q(p_src_cols_read_reg_396[11]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_396_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_cols_read_reg_396_reg[15]_0 [12]),
        .Q(p_src_cols_read_reg_396[12]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_396_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_cols_read_reg_396_reg[15]_0 [13]),
        .Q(p_src_cols_read_reg_396[13]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_396_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_cols_read_reg_396_reg[15]_0 [14]),
        .Q(p_src_cols_read_reg_396[14]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_396_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_cols_read_reg_396_reg[15]_0 [15]),
        .Q(p_src_cols_read_reg_396[15]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_396_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_cols_read_reg_396_reg[15]_0 [1]),
        .Q(p_src_cols_read_reg_396[1]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_396_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_cols_read_reg_396_reg[15]_0 [2]),
        .Q(p_src_cols_read_reg_396[2]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_396_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_cols_read_reg_396_reg[15]_0 [3]),
        .Q(p_src_cols_read_reg_396[3]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_396_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_cols_read_reg_396_reg[15]_0 [4]),
        .Q(p_src_cols_read_reg_396[4]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_396_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_cols_read_reg_396_reg[15]_0 [5]),
        .Q(p_src_cols_read_reg_396[5]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_396_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_cols_read_reg_396_reg[15]_0 [6]),
        .Q(p_src_cols_read_reg_396[6]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_396_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_cols_read_reg_396_reg[15]_0 [7]),
        .Q(p_src_cols_read_reg_396[7]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_396_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_cols_read_reg_396_reg[15]_0 [8]),
        .Q(p_src_cols_read_reg_396[8]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_396_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_cols_read_reg_396_reg[15]_0 [9]),
        .Q(p_src_cols_read_reg_396[9]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_rows_read_reg_391_reg[15]_0 [0]),
        .Q(p_src_rows_read_reg_391[0]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_391_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_rows_read_reg_391_reg[15]_0 [10]),
        .Q(p_src_rows_read_reg_391[10]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_391_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_rows_read_reg_391_reg[15]_0 [11]),
        .Q(p_src_rows_read_reg_391[11]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_391_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_rows_read_reg_391_reg[15]_0 [12]),
        .Q(p_src_rows_read_reg_391[12]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_391_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_rows_read_reg_391_reg[15]_0 [13]),
        .Q(p_src_rows_read_reg_391[13]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_391_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_rows_read_reg_391_reg[15]_0 [14]),
        .Q(p_src_rows_read_reg_391[14]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_391_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_rows_read_reg_391_reg[15]_0 [15]),
        .Q(p_src_rows_read_reg_391[15]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_rows_read_reg_391_reg[15]_0 [1]),
        .Q(p_src_rows_read_reg_391[1]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_rows_read_reg_391_reg[15]_0 [2]),
        .Q(p_src_rows_read_reg_391[2]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_rows_read_reg_391_reg[15]_0 [3]),
        .Q(p_src_rows_read_reg_391[3]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_391_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_rows_read_reg_391_reg[15]_0 [4]),
        .Q(p_src_rows_read_reg_391[4]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_391_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_rows_read_reg_391_reg[15]_0 [5]),
        .Q(p_src_rows_read_reg_391[5]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_391_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_rows_read_reg_391_reg[15]_0 [6]),
        .Q(p_src_rows_read_reg_391[6]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_391_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_rows_read_reg_391_reg[15]_0 [7]),
        .Q(p_src_rows_read_reg_391[7]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_391_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_rows_read_reg_391_reg[15]_0 [8]),
        .Q(p_src_rows_read_reg_391[8]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_391_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\p_src_rows_read_reg_391_reg[15]_0 [9]),
        .Q(p_src_rows_read_reg_391[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \select_ln383_1_reg_420[0]_i_1 
       (.I0(j_reg_166[1]),
        .I1(j_reg_166[0]),
        .I2(ap_phi_mux_i_phi_fu_159_p4[0]),
        .I3(indvar_flatten_reg_1440),
        .I4(select_ln383_1_reg_420[0]),
        .O(\select_ln383_1_reg_420[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \select_ln383_1_reg_420[1]_i_1 
       (.I0(ap_phi_mux_i_phi_fu_159_p4[0]),
        .I1(j_reg_166[0]),
        .I2(j_reg_166[1]),
        .I3(ap_phi_mux_i_phi_fu_159_p4[1]),
        .I4(indvar_flatten_reg_1440),
        .I5(select_ln383_1_reg_420[1]),
        .O(\select_ln383_1_reg_420[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln383_1_reg_420[1]_i_2 
       (.I0(\i_reg_155_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\icmp_ln383_reg_412_reg[0]_0 ),
        .I3(Q[2]),
        .I4(select_ln383_1_reg_420[0]),
        .O(ap_phi_mux_i_phi_fu_159_p4[0]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln383_1_reg_420[1]_i_3 
       (.I0(\i_reg_155_reg_n_0_[1] ),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\icmp_ln383_reg_412_reg[0]_0 ),
        .I3(Q[2]),
        .I4(select_ln383_1_reg_420[1]),
        .O(ap_phi_mux_i_phi_fu_159_p4[1]));
  FDRE \select_ln383_1_reg_420_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln383_1_reg_420[0]_i_1_n_0 ),
        .Q(select_ln383_1_reg_420[0]),
        .R(1'b0));
  FDRE \select_ln383_1_reg_420_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln383_1_reg_420[1]_i_1_n_0 ),
        .Q(select_ln383_1_reg_420[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF20002)) 
    \select_ln383_reg_416[0]_i_1 
       (.I0(j_reg_166[0]),
        .I1(j_reg_166[1]),
        .I2(ap_condition_pp0_exit_iter0_state9),
        .I3(\j_reg_166[1]_i_4_n_0 ),
        .I4(select_ln383_reg_416[0]),
        .O(\select_ln383_reg_416[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF20002)) 
    \select_ln383_reg_416[1]_i_1 
       (.I0(j_reg_166[1]),
        .I1(j_reg_166[0]),
        .I2(ap_condition_pp0_exit_iter0_state9),
        .I3(\j_reg_166[1]_i_4_n_0 ),
        .I4(select_ln383_reg_416[1]),
        .O(\select_ln383_reg_416[1]_i_1_n_0 ));
  FDRE \select_ln383_reg_416_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln383_reg_416[0]_i_1_n_0 ),
        .Q(select_ln383_reg_416[0]),
        .R(1'b0));
  FDRE \select_ln383_reg_416_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln383_reg_416[1]_i_1_n_0 ),
        .Q(select_ln383_reg_416[1]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_457_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_rows_read_reg_391[0]),
        .Q(trunc_ln340_reg_457[0]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_457_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_rows_read_reg_391[10]),
        .Q(trunc_ln340_reg_457[10]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_457_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_rows_read_reg_391[11]),
        .Q(trunc_ln340_reg_457[11]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_457_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_rows_read_reg_391[12]),
        .Q(trunc_ln340_reg_457[12]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_457_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_rows_read_reg_391[13]),
        .Q(trunc_ln340_reg_457[13]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_457_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_rows_read_reg_391[14]),
        .Q(trunc_ln340_reg_457[14]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_457_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_rows_read_reg_391[15]),
        .Q(trunc_ln340_reg_457[15]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_457_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_rows_read_reg_391[1]),
        .Q(trunc_ln340_reg_457[1]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_457_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_rows_read_reg_391[2]),
        .Q(trunc_ln340_reg_457[2]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_457_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_rows_read_reg_391[3]),
        .Q(trunc_ln340_reg_457[3]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_457_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_rows_read_reg_391[4]),
        .Q(trunc_ln340_reg_457[4]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_457_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_rows_read_reg_391[5]),
        .Q(trunc_ln340_reg_457[5]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_457_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_rows_read_reg_391[6]),
        .Q(trunc_ln340_reg_457[6]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_457_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_rows_read_reg_391[7]),
        .Q(trunc_ln340_reg_457[7]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_457_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_rows_read_reg_391[8]),
        .Q(trunc_ln340_reg_457[8]),
        .R(1'b0));
  FDRE \trunc_ln340_reg_457_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_rows_read_reg_391[9]),
        .Q(trunc_ln340_reg_457[9]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_462_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_cols_read_reg_396[0]),
        .Q(trunc_ln341_reg_462[0]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_462_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_cols_read_reg_396[10]),
        .Q(trunc_ln341_reg_462[10]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_462_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_cols_read_reg_396[11]),
        .Q(trunc_ln341_reg_462[11]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_462_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_cols_read_reg_396[12]),
        .Q(trunc_ln341_reg_462[12]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_462_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_cols_read_reg_396[13]),
        .Q(trunc_ln341_reg_462[13]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_462_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_cols_read_reg_396[14]),
        .Q(trunc_ln341_reg_462[14]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_462_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_cols_read_reg_396[15]),
        .Q(trunc_ln341_reg_462[15]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_462_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_cols_read_reg_396[1]),
        .Q(trunc_ln341_reg_462[1]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_462_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_cols_read_reg_396[2]),
        .Q(trunc_ln341_reg_462[2]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_462_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_cols_read_reg_396[3]),
        .Q(trunc_ln341_reg_462[3]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_462_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_cols_read_reg_396[4]),
        .Q(trunc_ln341_reg_462[4]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_462_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_cols_read_reg_396[5]),
        .Q(trunc_ln341_reg_462[5]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_462_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_cols_read_reg_396[6]),
        .Q(trunc_ln341_reg_462[6]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_462_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_cols_read_reg_396[7]),
        .Q(trunc_ln341_reg_462[7]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_462_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_cols_read_reg_396[8]),
        .Q(trunc_ln341_reg_462[8]),
        .R(1'b0));
  FDRE \trunc_ln341_reg_462_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(p_src_cols_read_reg_396[9]),
        .Q(trunc_ln341_reg_462[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d2_S
   (cols_cast_loc_channel_full_n,
    cols_cast_loc_channel_empty_n,
    ap_rst_n_0,
    \SRL_SIG_reg[0][16] ,
    \SRL_SIG_reg[0][28] ,
    ap_clk,
    ap_rst_n,
    ap_sync_reg_channel_write_cols_cast_loc_channel,
    rows_cast_loc_channel_full_n,
    ap_done_reg_reg,
    ap_done_reg_reg_0,
    shiftReg_ce,
    Q,
    ap_rst_n_inv,
    D);
  output cols_cast_loc_channel_full_n;
  output cols_cast_loc_channel_empty_n;
  output ap_rst_n_0;
  output [16:0]\SRL_SIG_reg[0][16] ;
  output [11:0]\SRL_SIG_reg[0][28] ;
  input ap_clk;
  input ap_rst_n;
  input ap_sync_reg_channel_write_cols_cast_loc_channel;
  input rows_cast_loc_channel_full_n;
  input ap_done_reg_reg;
  input ap_done_reg_reg_0;
  input shiftReg_ce;
  input [0:0]Q;
  input ap_rst_n_inv;
  input [28:0]D;

  wire [28:0]D;
  wire [0:0]Q;
  wire [16:0]\SRL_SIG_reg[0][16] ;
  wire [11:0]\SRL_SIG_reg[0][28] ;
  wire ap_clk;
  wire ap_done_reg_reg;
  wire ap_done_reg_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_cols_cast_loc_channel;
  wire cols_cast_loc_channel_empty_n;
  wire cols_cast_loc_channel_full_n;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_full_n_i_1__0_n_0;
  wire internal_full_n_i_2__1_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_cast_loc_channel_full_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d2_S_shiftReg_26 U_dilation_accel_fifo_w29_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][16]_0 (\SRL_SIG_reg[0][16] ),
        .\SRL_SIG_reg[0][28]_0 (\SRL_SIG_reg[0][28] ),
        .ap_clk(ap_clk),
        .p_reg(\mOutPtr_reg_n_0_[1] ),
        .p_reg_0(\mOutPtr_reg_n_0_[0] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h00000202000002AA)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(cols_cast_loc_channel_full_n),
        .I2(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .I3(rows_cast_loc_channel_full_n),
        .I4(ap_done_reg_reg),
        .I5(ap_done_reg_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(Q),
        .I3(shiftReg_ce),
        .I4(cols_cast_loc_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(cols_cast_loc_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__0
       (.I0(cols_cast_loc_channel_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_i_2__1_n_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__1
       (.I0(cols_cast_loc_channel_empty_n),
        .I1(Q),
        .O(internal_full_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(cols_cast_loc_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(cols_cast_loc_channel_empty_n),
        .I1(Q),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(Q),
        .I3(cols_cast_loc_channel_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w29_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d2_S_22
   (rows_cast_loc_channel_full_n,
    rows_cast_loc_channel_empty_n,
    internal_empty_n_reg_0,
    A,
    B,
    ap_clk,
    shiftReg_ce,
    ap_rst_n,
    Q,
    cols_cast_loc_channel_empty_n,
    ap_rst_n_inv,
    D);
  output rows_cast_loc_channel_full_n;
  output rows_cast_loc_channel_empty_n;
  output internal_empty_n_reg_0;
  output [16:0]A;
  output [11:0]B;
  input ap_clk;
  input shiftReg_ce;
  input ap_rst_n;
  input [1:0]Q;
  input cols_cast_loc_channel_empty_n;
  input ap_rst_n_inv;
  input [28:0]D;

  wire [16:0]A;
  wire [11:0]B;
  wire [28:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_cast_loc_channel_empty_n;
  wire internal_empty_n_i_1_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1_n_0;
  wire internal_full_n_i_2__0_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_cast_loc_channel_empty_n;
  wire rows_cast_loc_channel_full_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d2_S_shiftReg U_dilation_accel_fifo_w29_d2_S_ram
       (.A(A),
        .B(B),
        .D(D),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce),
        .tmp_product(\mOutPtr_reg_n_0_[1] ),
        .tmp_product_0(\mOutPtr_reg_n_0_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(rows_cast_loc_channel_empty_n),
        .I1(cols_cast_loc_channel_empty_n),
        .I2(Q[0]),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(Q[1]),
        .I3(shiftReg_ce),
        .I4(rows_cast_loc_channel_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(rows_cast_loc_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1
       (.I0(rows_cast_loc_channel_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_i_2__0_n_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__0
       (.I0(rows_cast_loc_channel_empty_n),
        .I1(Q[1]),
        .O(internal_full_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(rows_cast_loc_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(rows_cast_loc_channel_empty_n),
        .I1(Q[1]),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(Q[1]),
        .I3(rows_cast_loc_channel_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d2_S_shiftReg
   (A,
    B,
    tmp_product,
    tmp_product_0,
    shiftReg_ce,
    D,
    ap_clk);
  output [16:0]A;
  output [11:0]B;
  input tmp_product;
  input tmp_product_0;
  input shiftReg_ce;
  input [28:0]D;
  input ap_clk;

  wire [16:0]A;
  wire [11:0]B;
  wire [28:0]D;
  wire [28:0]\SRL_SIG_reg[0]_0 ;
  wire [28:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire tmp_product;
  wire tmp_product_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_10
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_11
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_12
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_13
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_2
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(B[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_3
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(B[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_4
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(B[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_5
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(B[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_6
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_7
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_8
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_9
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_1
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(A[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_10
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_11
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(A[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_12
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_13
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_14
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_15
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_16
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_17
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_2
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(A[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_3
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(A[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_4
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(A[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_5
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(A[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_6
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(A[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_7
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(A[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_8
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(A[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_9
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(tmp_product),
        .I2(tmp_product_0),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(A[8]));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w29_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d2_S_shiftReg_26
   (\SRL_SIG_reg[0][16]_0 ,
    \SRL_SIG_reg[0][28]_0 ,
    p_reg,
    p_reg_0,
    shiftReg_ce,
    D,
    ap_clk);
  output [16:0]\SRL_SIG_reg[0][16]_0 ;
  output [11:0]\SRL_SIG_reg[0][28]_0 ;
  input p_reg;
  input p_reg_0;
  input shiftReg_ce;
  input [28:0]D;
  input ap_clk;

  wire [28:0]D;
  wire [16:0]\SRL_SIG_reg[0][16]_0 ;
  wire [11:0]\SRL_SIG_reg[0][28]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire p_reg;
  wire p_reg_0;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(\SRL_SIG_reg[0][28]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_10
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(\SRL_SIG_reg[0][28]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_11
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(\SRL_SIG_reg[0][28]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_12
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(\SRL_SIG_reg[0][28]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(\SRL_SIG_reg[0][28]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(\SRL_SIG_reg[0][28]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(\SRL_SIG_reg[0][28]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_5
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(\SRL_SIG_reg[0][28]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_6
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(\SRL_SIG_reg[0][28]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_7
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(\SRL_SIG_reg[0][28]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_8
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(\SRL_SIG_reg[0][28]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg__0_i_9
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(\SRL_SIG_reg[0][28]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_14
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(\SRL_SIG_reg[0][16]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_15
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(\SRL_SIG_reg[0][16]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_16
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(\SRL_SIG_reg[0][16]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_17
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(\SRL_SIG_reg[0][16]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_18
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(\SRL_SIG_reg[0][16]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_19
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(\SRL_SIG_reg[0][16]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_20
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(\SRL_SIG_reg[0][16]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_21
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\SRL_SIG_reg[0][16]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_22
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][16]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_23
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][16]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_24
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][16]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_25
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][16]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_26
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][16]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_27
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][16]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_28
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][16]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_29
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][16]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_30
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(p_reg),
        .I2(p_reg_0),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][16]_0 [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d2_S_x
   (srcMat_2_c_full_n,
    srcMat_2_c_empty_n,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[0][28] ,
    ap_clk,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg,
    start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n,
    start_once_reg,
    ap_rst_n,
    D,
    shiftReg_ce,
    Q,
    xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start,
    srcMat_1_c_empty_n,
    cols_cast_loc_c_full_n,
    srcMat_1_c_full_n,
    ap_done_reg,
    rows_cast_loc_c_full_n,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][28]_0 );
  output srcMat_2_c_full_n;
  output srcMat_2_c_empty_n;
  output grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg;
  output internal_empty_n_reg_0;
  output [28:0]\SRL_SIG_reg[0][28] ;
  input ap_clk;
  input grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  input start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n;
  input start_once_reg;
  input ap_rst_n;
  input [0:0]D;
  input shiftReg_ce;
  input [0:0]Q;
  input xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  input srcMat_1_c_empty_n;
  input cols_cast_loc_c_full_n;
  input srcMat_1_c_full_n;
  input ap_done_reg;
  input rows_cast_loc_c_full_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [28:0]\SRL_SIG_reg[0][28]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [28:0]\SRL_SIG_reg[0][28] ;
  wire [28:0]\SRL_SIG_reg[0][28]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_cast_loc_c_full_n;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__7_n_0;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_cast_loc_c_full_n;
  wire shiftReg_ce;
  wire srcMat_1_c_empty_n;
  wire srcMat_1_c_full_n;
  wire srcMat_2_c_empty_n;
  wire srcMat_2_c_full_n;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_2_n_0;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d2_S_x_shiftReg U_dilation_accel_fifo_w29_d2_S_x_ram
       (.Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][28]_0 (\SRL_SIG_reg[0][28] ),
        .\SRL_SIG_reg[0][28]_1 (\SRL_SIG_reg[0][28]_0 ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(D),
        .I3(shiftReg_ce),
        .I4(srcMat_2_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(srcMat_2_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__7
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(srcMat_2_c_full_n),
        .I3(ap_rst_n),
        .I4(D),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(srcMat_2_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__0 
       (.I0(internal_empty_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(srcMat_2_c_empty_n),
        .I1(Q),
        .I2(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .I3(srcMat_1_c_empty_n),
        .I4(shiftReg_ce),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBB80)) 
    start_once_reg_i_1__0
       (.I0(start_once_reg_i_2_n_0),
        .I1(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .I2(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .I3(start_once_reg),
        .O(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    start_once_reg_i_2
       (.I0(srcMat_2_c_full_n),
        .I1(cols_cast_loc_c_full_n),
        .I2(srcMat_1_c_full_n),
        .I3(ap_done_reg),
        .I4(rows_cast_loc_c_full_n),
        .O(start_once_reg_i_2_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d2_S_x_shiftReg
   (\SRL_SIG_reg[0][28]_0 ,
    Q,
    shiftReg_ce,
    \SRL_SIG_reg[0][28]_1 ,
    ap_clk);
  output [28:0]\SRL_SIG_reg[0][28]_0 ;
  input [1:0]Q;
  input shiftReg_ce;
  input [28:0]\SRL_SIG_reg[0][28]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire [28:0]\SRL_SIG_reg[0][28]_0 ;
  wire [28:0]\SRL_SIG_reg[0][28]_1 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_1 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][28]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[10]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(\SRL_SIG_reg[0][28]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[11]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(\SRL_SIG_reg[0][28]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[12]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(\SRL_SIG_reg[0][28]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[13]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(\SRL_SIG_reg[0][28]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[14]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(\SRL_SIG_reg[0][28]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[15]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(\SRL_SIG_reg[0][28]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[16]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(\SRL_SIG_reg[0][28]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[17]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(\SRL_SIG_reg[0][28]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[18]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(\SRL_SIG_reg[0][28]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[19]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(\SRL_SIG_reg[0][28]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[1]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][28]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[20]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(\SRL_SIG_reg[0][28]_0 [20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[21]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(\SRL_SIG_reg[0][28]_0 [21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[22]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(\SRL_SIG_reg[0][28]_0 [22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[23]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(\SRL_SIG_reg[0][28]_0 [23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[24]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(\SRL_SIG_reg[0][28]_0 [24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[25]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(\SRL_SIG_reg[0][28]_0 [25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[26]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(\SRL_SIG_reg[0][28]_0 [26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[27]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(\SRL_SIG_reg[0][28]_0 [27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[28]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(\SRL_SIG_reg[0][28]_0 [28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[2]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][28]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[3]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][28]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[4]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][28]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[5]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][28]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[6]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][28]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[7]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][28]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[8]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][28]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_773[9]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\SRL_SIG_reg[0][28]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d3_S
   (dstMat_2_c_full_n,
    dstMat_2_c_empty_n,
    S,
    out,
    \dstMat_cols_read_reg_97_reg[7] ,
    \dstMat_cols_read_reg_97_reg[11] ,
    \dstMat_cols_read_reg_97_reg[15] ,
    \dstMat_cols_read_reg_97_reg[19] ,
    \dstMat_cols_read_reg_97_reg[23] ,
    \dstMat_cols_read_reg_97_reg[27] ,
    \dstMat_cols_read_reg_97_reg[28] ,
    ap_clk,
    hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
    shiftReg_ce,
    \sub_ln238_reg_868_reg[28] ,
    ap_rst_n,
    sub_ln238_fu_211_p2_carry__6_i_1,
    ap_rst_n_inv,
    E);
  output dstMat_2_c_full_n;
  output dstMat_2_c_empty_n;
  output [3:0]S;
  output [27:0]out;
  output [3:0]\dstMat_cols_read_reg_97_reg[7] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[11] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[15] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[19] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[23] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[27] ;
  output [0:0]\dstMat_cols_read_reg_97_reg[28] ;
  input ap_clk;
  input hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  input shiftReg_ce;
  input [28:0]\sub_ln238_reg_868_reg[28] ;
  input ap_rst_n;
  input [28:0]sub_ln238_fu_211_p2_carry__6_i_1;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dstMat_2_c_empty_n;
  wire dstMat_2_c_full_n;
  wire [3:0]\dstMat_cols_read_reg_97_reg[11] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[15] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[19] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[23] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[27] ;
  wire [0:0]\dstMat_cols_read_reg_97_reg[28] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[7] ;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_empty_n_i_2__0_n_0;
  wire internal_full_n_i_1__2_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire [27:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [28:0]sub_ln238_fu_211_p2_carry__6_i_1;
  wire [28:0]\sub_ln238_reg_868_reg[28] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d3_S_shiftReg U_dilation_accel_fifo_w29_d3_S_ram
       (.Q(mOutPtr),
        .S(S),
        .ap_clk(ap_clk),
        .\dstMat_cols_read_reg_97_reg[11] (\dstMat_cols_read_reg_97_reg[11] ),
        .\dstMat_cols_read_reg_97_reg[15] (\dstMat_cols_read_reg_97_reg[15] ),
        .\dstMat_cols_read_reg_97_reg[19] (\dstMat_cols_read_reg_97_reg[19] ),
        .\dstMat_cols_read_reg_97_reg[23] (\dstMat_cols_read_reg_97_reg[23] ),
        .\dstMat_cols_read_reg_97_reg[27] (\dstMat_cols_read_reg_97_reg[27] ),
        .\dstMat_cols_read_reg_97_reg[28] (\dstMat_cols_read_reg_97_reg[28] ),
        .\dstMat_cols_read_reg_97_reg[7] (\dstMat_cols_read_reg_97_reg[7] ),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce),
        .sub_ln238_fu_211_p2_carry__6_i_1_0(sub_ln238_fu_211_p2_carry__6_i_1),
        .\sub_ln238_reg_868_reg[28] (\sub_ln238_reg_868_reg[28] ));
  LUT6 #(
    .INIT(64'hEEEE0E0000000000)) 
    internal_empty_n_i_1__3
       (.I0(internal_empty_n_i_2__0_n_0),
        .I1(mOutPtr[2]),
        .I2(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I3(shiftReg_ce),
        .I4(dstMat_2_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr[0]),
        .I1(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .O(internal_empty_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(dstMat_2_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__2
       (.I0(shiftReg_addr),
        .I1(mOutPtr[1]),
        .I2(dstMat_2_c_full_n),
        .I3(ap_rst_n),
        .I4(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(dstMat_2_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr[0]),
        .I1(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h66A6AA9A)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I3(shiftReg_ce),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d3_S_shiftReg
   (S,
    out,
    \dstMat_cols_read_reg_97_reg[7] ,
    \dstMat_cols_read_reg_97_reg[11] ,
    \dstMat_cols_read_reg_97_reg[15] ,
    \dstMat_cols_read_reg_97_reg[19] ,
    \dstMat_cols_read_reg_97_reg[23] ,
    \dstMat_cols_read_reg_97_reg[27] ,
    \dstMat_cols_read_reg_97_reg[28] ,
    \mOutPtr_reg[0] ,
    \sub_ln238_reg_868_reg[28] ,
    Q,
    shiftReg_ce,
    sub_ln238_fu_211_p2_carry__6_i_1_0,
    ap_clk);
  output [3:0]S;
  output [27:0]out;
  output [3:0]\dstMat_cols_read_reg_97_reg[7] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[11] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[15] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[19] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[23] ;
  output [3:0]\dstMat_cols_read_reg_97_reg[27] ;
  output [0:0]\dstMat_cols_read_reg_97_reg[28] ;
  output [0:0]\mOutPtr_reg[0] ;
  input [28:0]\sub_ln238_reg_868_reg[28] ;
  input [2:0]Q;
  input shiftReg_ce;
  input [28:0]sub_ln238_fu_211_p2_carry__6_i_1_0;
  input ap_clk;

  wire [2:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire [28:28]dstMat_2_c_dout;
  wire [3:0]\dstMat_cols_read_reg_97_reg[11] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[15] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[19] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[23] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[27] ;
  wire [0:0]\dstMat_cols_read_reg_97_reg[28] ;
  wire [3:0]\dstMat_cols_read_reg_97_reg[7] ;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [27:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire [28:0]sub_ln238_fu_211_p2_carry__6_i_1_0;
  wire [28:0]\sub_ln238_reg_868_reg[28] ;

  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[28]),
        .Q(dstMat_2_c_dout));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_dilation_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(sub_ln238_fu_211_p2_carry__6_i_1_0[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__0_i_1
       (.I0(out[7]),
        .I1(\sub_ln238_reg_868_reg[28] [7]),
        .O(\dstMat_cols_read_reg_97_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__0_i_2
       (.I0(out[6]),
        .I1(\sub_ln238_reg_868_reg[28] [6]),
        .O(\dstMat_cols_read_reg_97_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__0_i_3
       (.I0(out[5]),
        .I1(\sub_ln238_reg_868_reg[28] [5]),
        .O(\dstMat_cols_read_reg_97_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__0_i_4
       (.I0(out[4]),
        .I1(\sub_ln238_reg_868_reg[28] [4]),
        .O(\dstMat_cols_read_reg_97_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__1_i_1
       (.I0(out[11]),
        .I1(\sub_ln238_reg_868_reg[28] [11]),
        .O(\dstMat_cols_read_reg_97_reg[11] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__1_i_2
       (.I0(out[10]),
        .I1(\sub_ln238_reg_868_reg[28] [10]),
        .O(\dstMat_cols_read_reg_97_reg[11] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__1_i_3
       (.I0(out[9]),
        .I1(\sub_ln238_reg_868_reg[28] [9]),
        .O(\dstMat_cols_read_reg_97_reg[11] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__1_i_4
       (.I0(out[8]),
        .I1(\sub_ln238_reg_868_reg[28] [8]),
        .O(\dstMat_cols_read_reg_97_reg[11] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__2_i_1
       (.I0(out[15]),
        .I1(\sub_ln238_reg_868_reg[28] [15]),
        .O(\dstMat_cols_read_reg_97_reg[15] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__2_i_2
       (.I0(out[14]),
        .I1(\sub_ln238_reg_868_reg[28] [14]),
        .O(\dstMat_cols_read_reg_97_reg[15] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__2_i_3
       (.I0(out[13]),
        .I1(\sub_ln238_reg_868_reg[28] [13]),
        .O(\dstMat_cols_read_reg_97_reg[15] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__2_i_4
       (.I0(out[12]),
        .I1(\sub_ln238_reg_868_reg[28] [12]),
        .O(\dstMat_cols_read_reg_97_reg[15] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__3_i_1
       (.I0(out[19]),
        .I1(\sub_ln238_reg_868_reg[28] [19]),
        .O(\dstMat_cols_read_reg_97_reg[19] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__3_i_2
       (.I0(out[18]),
        .I1(\sub_ln238_reg_868_reg[28] [18]),
        .O(\dstMat_cols_read_reg_97_reg[19] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__3_i_3
       (.I0(out[17]),
        .I1(\sub_ln238_reg_868_reg[28] [17]),
        .O(\dstMat_cols_read_reg_97_reg[19] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__3_i_4
       (.I0(out[16]),
        .I1(\sub_ln238_reg_868_reg[28] [16]),
        .O(\dstMat_cols_read_reg_97_reg[19] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__4_i_1
       (.I0(out[23]),
        .I1(\sub_ln238_reg_868_reg[28] [23]),
        .O(\dstMat_cols_read_reg_97_reg[23] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__4_i_2
       (.I0(out[22]),
        .I1(\sub_ln238_reg_868_reg[28] [22]),
        .O(\dstMat_cols_read_reg_97_reg[23] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__4_i_3
       (.I0(out[21]),
        .I1(\sub_ln238_reg_868_reg[28] [21]),
        .O(\dstMat_cols_read_reg_97_reg[23] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__4_i_4
       (.I0(out[20]),
        .I1(\sub_ln238_reg_868_reg[28] [20]),
        .O(\dstMat_cols_read_reg_97_reg[23] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__5_i_1
       (.I0(out[27]),
        .I1(\sub_ln238_reg_868_reg[28] [27]),
        .O(\dstMat_cols_read_reg_97_reg[27] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__5_i_2
       (.I0(out[26]),
        .I1(\sub_ln238_reg_868_reg[28] [26]),
        .O(\dstMat_cols_read_reg_97_reg[27] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__5_i_3
       (.I0(out[25]),
        .I1(\sub_ln238_reg_868_reg[28] [25]),
        .O(\dstMat_cols_read_reg_97_reg[27] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__5_i_4
       (.I0(out[24]),
        .I1(\sub_ln238_reg_868_reg[28] [24]),
        .O(\dstMat_cols_read_reg_97_reg[27] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry__6_i_1
       (.I0(dstMat_2_c_dout),
        .I1(\sub_ln238_reg_868_reg[28] [28]),
        .O(\dstMat_cols_read_reg_97_reg[28] ));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry_i_1
       (.I0(out[3]),
        .I1(\sub_ln238_reg_868_reg[28] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry_i_2
       (.I0(out[2]),
        .I1(\sub_ln238_reg_868_reg[28] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry_i_3
       (.I0(out[1]),
        .I1(\sub_ln238_reg_868_reg[28] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_211_p2_carry_i_4
       (.I0(out[0]),
        .I1(\sub_ln238_reg_868_reg[28] [0]),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d3_S_x
   (cols_cast_loc_c_full_n,
    cols_cast_loc_c_empty_n,
    out,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_rst_n,
    internal_empty_n4_out,
    p_reg__0,
    ap_rst_n_inv,
    E);
  output cols_cast_loc_c_full_n;
  output cols_cast_loc_c_empty_n;
  output [28:0]out;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input internal_empty_n4_out;
  input [28:0]p_reg__0;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_cast_loc_c_empty_n;
  wire cols_cast_loc_c_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_empty_n_i_2__2_n_0;
  wire internal_full_n_i_1__9_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [28:0]out;
  wire [28:0]p_reg__0;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d3_S_x_shiftReg_10 U_dilation_accel_fifo_w29_d3_S_x_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .p_reg__0(p_reg__0),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(cols_cast_loc_c_empty_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__2_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr[1]),
        .I1(\mOutPtr_reg[1]_0 ),
        .O(internal_empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(cols_cast_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0F0FFFFFFFF)) 
    internal_full_n_i_1__9
       (.I0(shiftReg_addr),
        .I1(mOutPtr[1]),
        .I2(cols_cast_loc_c_full_n),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(cols_cast_loc_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__10 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr[2]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w29_d3_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d3_S_x_5
   (rows_cast_loc_c_full_n,
    rows_cast_loc_c_empty_n,
    out,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    internal_empty_n4_out,
    shiftReg_ce,
    internal_full_n_reg_0,
    p_reg,
    ap_rst_n_inv,
    E);
  output rows_cast_loc_c_full_n;
  output rows_cast_loc_c_empty_n;
  output [28:0]out;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input internal_empty_n4_out;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [28:0]p_reg;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_empty_n_i_3__0_n_0;
  wire internal_full_n_i_1__8_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr[2]_i_2__2_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [28:0]out;
  wire [28:0]p_reg;
  wire rows_cast_loc_c_empty_n;
  wire rows_cast_loc_c_full_n;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d3_S_x_shiftReg U_dilation_accel_fifo_w29_d3_S_x_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .p_reg(p_reg),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(rows_cast_loc_c_empty_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_3__0_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_3__0
       (.I0(mOutPtr[1]),
        .I1(\mOutPtr_reg[1]_0 ),
        .O(internal_empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(rows_cast_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0F0FFFFFFFF)) 
    internal_full_n_i_1__8
       (.I0(shiftReg_addr),
        .I1(mOutPtr[1]),
        .I2(rows_cast_loc_c_full_n),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(rows_cast_loc_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__11 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_2__2 
       (.I0(mOutPtr[2]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__2_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d3_S_x_shiftReg
   (\mOutPtr_reg[0] ,
    out,
    Q,
    shiftReg_ce,
    p_reg,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [28:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [28:0]p_reg;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [28:0]out;
  wire [28:0]p_reg;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w29_d3_S_x_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d3_S_x_shiftReg_10
   (\mOutPtr_reg[0] ,
    out,
    Q,
    shiftReg_ce,
    p_reg__0,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [28:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [28:0]p_reg__0;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [28:0]out;
  wire [28:0]p_reg__0;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_dilation_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg__0[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S
   (strm_full_n,
    strm_empty_n,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][9] ,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][13] ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][16] ,
    \SRL_SIG_reg[0][17] ,
    \SRL_SIG_reg[0][18] ,
    \SRL_SIG_reg[0][19] ,
    \SRL_SIG_reg[0][20] ,
    \SRL_SIG_reg[0][21] ,
    \SRL_SIG_reg[0][22] ,
    \SRL_SIG_reg[0][23] ,
    \SRL_SIG_reg[0][24] ,
    \SRL_SIG_reg[0][25] ,
    \SRL_SIG_reg[0][26] ,
    \SRL_SIG_reg[0][27] ,
    \SRL_SIG_reg[0][28] ,
    \SRL_SIG_reg[0][29] ,
    \SRL_SIG_reg[0][30] ,
    \SRL_SIG_reg[0][31] ,
    ap_clk,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    ap_enable_reg_pp0_iter2,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv,
    D);
  output strm_full_n;
  output strm_empty_n;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][8] ;
  output \SRL_SIG_reg[0][9] ;
  output \SRL_SIG_reg[0][10] ;
  output \SRL_SIG_reg[0][11] ;
  output \SRL_SIG_reg[0][12] ;
  output \SRL_SIG_reg[0][13] ;
  output \SRL_SIG_reg[0][14] ;
  output \SRL_SIG_reg[0][15] ;
  output \SRL_SIG_reg[0][16] ;
  output \SRL_SIG_reg[0][17] ;
  output \SRL_SIG_reg[0][18] ;
  output \SRL_SIG_reg[0][19] ;
  output \SRL_SIG_reg[0][20] ;
  output \SRL_SIG_reg[0][21] ;
  output \SRL_SIG_reg[0][22] ;
  output \SRL_SIG_reg[0][23] ;
  output \SRL_SIG_reg[0][24] ;
  output \SRL_SIG_reg[0][25] ;
  output \SRL_SIG_reg[0][26] ;
  output \SRL_SIG_reg[0][27] ;
  output \SRL_SIG_reg[0][28] ;
  output \SRL_SIG_reg[0][29] ;
  output \SRL_SIG_reg[0][30] ;
  output \SRL_SIG_reg[0][31] ;
  input ap_clk;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input ap_enable_reg_pp0_iter2;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;
  input [31:0]D;

  wire [31:0]D;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[0][11] ;
  wire \SRL_SIG_reg[0][12] ;
  wire \SRL_SIG_reg[0][13] ;
  wire \SRL_SIG_reg[0][14] ;
  wire \SRL_SIG_reg[0][15] ;
  wire \SRL_SIG_reg[0][16] ;
  wire \SRL_SIG_reg[0][17] ;
  wire \SRL_SIG_reg[0][18] ;
  wire \SRL_SIG_reg[0][19] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][20] ;
  wire \SRL_SIG_reg[0][21] ;
  wire \SRL_SIG_reg[0][22] ;
  wire \SRL_SIG_reg[0][23] ;
  wire \SRL_SIG_reg[0][24] ;
  wire \SRL_SIG_reg[0][25] ;
  wire \SRL_SIG_reg[0][26] ;
  wire \SRL_SIG_reg[0][27] ;
  wire \SRL_SIG_reg[0][28] ;
  wire \SRL_SIG_reg[0][29] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][30] ;
  wire \SRL_SIG_reg[0][31] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[0][9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n_i_1__5_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire strm_empty_n;
  wire strm_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_shiftReg U_dilation_accel_fifo_w32_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][13]_0 (\SRL_SIG_reg[0][13] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][16]_0 (\SRL_SIG_reg[0][16] ),
        .\SRL_SIG_reg[0][17]_0 (\SRL_SIG_reg[0][17] ),
        .\SRL_SIG_reg[0][18]_0 (\SRL_SIG_reg[0][18] ),
        .\SRL_SIG_reg[0][19]_0 (\SRL_SIG_reg[0][19] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][20]_0 (\SRL_SIG_reg[0][20] ),
        .\SRL_SIG_reg[0][21]_0 (\SRL_SIG_reg[0][21] ),
        .\SRL_SIG_reg[0][22]_0 (\SRL_SIG_reg[0][22] ),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .\SRL_SIG_reg[0][24]_0 (\SRL_SIG_reg[0][24] ),
        .\SRL_SIG_reg[0][25]_0 (\SRL_SIG_reg[0][25] ),
        .\SRL_SIG_reg[0][26]_0 (\SRL_SIG_reg[0][26] ),
        .\SRL_SIG_reg[0][27]_0 (\SRL_SIG_reg[0][27] ),
        .\SRL_SIG_reg[0][28]_0 (\SRL_SIG_reg[0][28] ),
        .\SRL_SIG_reg[0][29]_0 (\SRL_SIG_reg[0][29] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][30]_0 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .ap_clk(ap_clk),
        .\p_Val2_s_fu_114_reg[0] (\mOutPtr_reg_n_0_[1] ),
        .\p_Val2_s_fu_114_reg[0]_0 (\mOutPtr_reg_n_0_[0] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__4
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(internal_full_n_reg_0),
        .I3(shiftReg_ce),
        .I4(strm_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(strm_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__5
       (.I0(strm_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(strm_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08F7F708)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7E77777781888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\mOutPtr_reg[1]_1 ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_shiftReg
   (\SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][9]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[0][13]_0 ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][16]_0 ,
    \SRL_SIG_reg[0][17]_0 ,
    \SRL_SIG_reg[0][18]_0 ,
    \SRL_SIG_reg[0][19]_0 ,
    \SRL_SIG_reg[0][20]_0 ,
    \SRL_SIG_reg[0][21]_0 ,
    \SRL_SIG_reg[0][22]_0 ,
    \SRL_SIG_reg[0][23]_0 ,
    \SRL_SIG_reg[0][24]_0 ,
    \SRL_SIG_reg[0][25]_0 ,
    \SRL_SIG_reg[0][26]_0 ,
    \SRL_SIG_reg[0][27]_0 ,
    \SRL_SIG_reg[0][28]_0 ,
    \SRL_SIG_reg[0][29]_0 ,
    \SRL_SIG_reg[0][30]_0 ,
    \SRL_SIG_reg[0][31]_0 ,
    \p_Val2_s_fu_114_reg[0] ,
    \p_Val2_s_fu_114_reg[0]_0 ,
    shiftReg_ce,
    D,
    ap_clk);
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][8]_0 ;
  output \SRL_SIG_reg[0][9]_0 ;
  output \SRL_SIG_reg[0][10]_0 ;
  output \SRL_SIG_reg[0][11]_0 ;
  output \SRL_SIG_reg[0][12]_0 ;
  output \SRL_SIG_reg[0][13]_0 ;
  output \SRL_SIG_reg[0][14]_0 ;
  output \SRL_SIG_reg[0][15]_0 ;
  output \SRL_SIG_reg[0][16]_0 ;
  output \SRL_SIG_reg[0][17]_0 ;
  output \SRL_SIG_reg[0][18]_0 ;
  output \SRL_SIG_reg[0][19]_0 ;
  output \SRL_SIG_reg[0][20]_0 ;
  output \SRL_SIG_reg[0][21]_0 ;
  output \SRL_SIG_reg[0][22]_0 ;
  output \SRL_SIG_reg[0][23]_0 ;
  output \SRL_SIG_reg[0][24]_0 ;
  output \SRL_SIG_reg[0][25]_0 ;
  output \SRL_SIG_reg[0][26]_0 ;
  output \SRL_SIG_reg[0][27]_0 ;
  output \SRL_SIG_reg[0][28]_0 ;
  output \SRL_SIG_reg[0][29]_0 ;
  output \SRL_SIG_reg[0][30]_0 ;
  output \SRL_SIG_reg[0][31]_0 ;
  input \p_Val2_s_fu_114_reg[0] ;
  input \p_Val2_s_fu_114_reg[0]_0 ;
  input shiftReg_ce;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire \SRL_SIG_reg[0][12]_0 ;
  wire \SRL_SIG_reg[0][13]_0 ;
  wire \SRL_SIG_reg[0][14]_0 ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg[0][16]_0 ;
  wire \SRL_SIG_reg[0][17]_0 ;
  wire \SRL_SIG_reg[0][18]_0 ;
  wire \SRL_SIG_reg[0][19]_0 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][20]_0 ;
  wire \SRL_SIG_reg[0][21]_0 ;
  wire \SRL_SIG_reg[0][22]_0 ;
  wire \SRL_SIG_reg[0][23]_0 ;
  wire \SRL_SIG_reg[0][24]_0 ;
  wire \SRL_SIG_reg[0][25]_0 ;
  wire \SRL_SIG_reg[0][26]_0 ;
  wire \SRL_SIG_reg[0][27]_0 ;
  wire \SRL_SIG_reg[0][28]_0 ;
  wire \SRL_SIG_reg[0][29]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][30]_0 ;
  wire \SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][9]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire \p_Val2_s_fu_114_reg[0] ;
  wire \p_Val2_s_fu_114_reg[0]_0 ;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[10]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(\SRL_SIG_reg[0][10]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[11]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(\SRL_SIG_reg[0][11]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[12]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(\SRL_SIG_reg[0][12]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[13]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(\SRL_SIG_reg[0][13]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[14]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(\SRL_SIG_reg[0][14]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[15]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(\SRL_SIG_reg[0][15]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[16]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(\SRL_SIG_reg[0][16]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[17]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(\SRL_SIG_reg[0][17]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[18]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(\SRL_SIG_reg[0][18]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[19]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(\SRL_SIG_reg[0][19]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[1]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[20]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(\SRL_SIG_reg[0][20]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[21]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(\SRL_SIG_reg[0][21]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[22]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(\SRL_SIG_reg[0][22]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[23]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(\SRL_SIG_reg[0][23]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[24]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(\SRL_SIG_reg[0][24]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[25]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(\SRL_SIG_reg[0][25]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[26]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(\SRL_SIG_reg[0][26]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[27]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(\SRL_SIG_reg[0][27]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[28]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(\SRL_SIG_reg[0][28]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[29]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(\SRL_SIG_reg[0][29]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[2]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[30]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(\SRL_SIG_reg[0][30]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[31]_i_3 
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(\SRL_SIG_reg[0][31]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[3]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[4]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[5]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[6]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[7]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[8]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][8]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_114[9]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(\p_Val2_s_fu_114_reg[0] ),
        .I2(\p_Val2_s_fu_114_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\SRL_SIG_reg[0][9]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x
   (xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start,
    S,
    \cols_reg_773_reg[7] ,
    \cols_reg_773_reg[11] ,
    \cols_reg_773_reg[15] ,
    \cols_reg_773_reg[19] ,
    \cols_reg_773_reg[23] ,
    \cols_reg_773_reg[27] ,
    \cols_reg_773_reg[28] ,
    internal_full_n_reg_0,
    D,
    cols_loc_channel_dout,
    \SRL_SIG_reg[1][4] ,
    \SRL_SIG_reg[1][8] ,
    \SRL_SIG_reg[1][12] ,
    \SRL_SIG_reg[1][16] ,
    \SRL_SIG_reg[1][20] ,
    \SRL_SIG_reg[1][24] ,
    \SRL_SIG_reg[1][28] ,
    \SRL_SIG_reg[1][31] ,
    DI,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][16] ,
    \SRL_SIG_reg[0][20] ,
    \SRL_SIG_reg[0][24] ,
    \SRL_SIG_reg[0][28] ,
    \SRL_SIG_reg[0][30] ,
    ap_clk,
    Q,
    ap_rst_n,
    shiftReg_ce,
    ap_done_reg,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][31] );
  output xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  output [3:0]S;
  output [3:0]\cols_reg_773_reg[7] ;
  output [3:0]\cols_reg_773_reg[11] ;
  output [3:0]\cols_reg_773_reg[15] ;
  output [3:0]\cols_reg_773_reg[19] ;
  output [3:0]\cols_reg_773_reg[23] ;
  output [3:0]\cols_reg_773_reg[27] ;
  output [0:0]\cols_reg_773_reg[28] ;
  output internal_full_n_reg_0;
  output [0:0]D;
  output [31:0]cols_loc_channel_dout;
  output [3:0]\SRL_SIG_reg[1][4] ;
  output [3:0]\SRL_SIG_reg[1][8] ;
  output [3:0]\SRL_SIG_reg[1][12] ;
  output [3:0]\SRL_SIG_reg[1][16] ;
  output [3:0]\SRL_SIG_reg[1][20] ;
  output [3:0]\SRL_SIG_reg[1][24] ;
  output [3:0]\SRL_SIG_reg[1][28] ;
  output [2:0]\SRL_SIG_reg[1][31] ;
  output [3:0]DI;
  output [3:0]\SRL_SIG_reg[0][8] ;
  output [3:0]\SRL_SIG_reg[0][12] ;
  output [3:0]\SRL_SIG_reg[0][16] ;
  output [3:0]\SRL_SIG_reg[0][20] ;
  output [3:0]\SRL_SIG_reg[0][24] ;
  output [3:0]\SRL_SIG_reg[0][28] ;
  output [1:0]\SRL_SIG_reg[0][30] ;
  input ap_clk;
  input [28:0]Q;
  input ap_rst_n;
  input shiftReg_ce;
  input ap_done_reg;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [0:0]D;
  wire [3:0]DI;
  wire [28:0]Q;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[0][12] ;
  wire [3:0]\SRL_SIG_reg[0][16] ;
  wire [3:0]\SRL_SIG_reg[0][20] ;
  wire [3:0]\SRL_SIG_reg[0][24] ;
  wire [3:0]\SRL_SIG_reg[0][28] ;
  wire [1:0]\SRL_SIG_reg[0][30] ;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [3:0]\SRL_SIG_reg[0][8] ;
  wire [3:0]\SRL_SIG_reg[1][12] ;
  wire [3:0]\SRL_SIG_reg[1][16] ;
  wire [3:0]\SRL_SIG_reg[1][20] ;
  wire [3:0]\SRL_SIG_reg[1][24] ;
  wire [3:0]\SRL_SIG_reg[1][28] ;
  wire [2:0]\SRL_SIG_reg[1][31] ;
  wire [3:0]\SRL_SIG_reg[1][4] ;
  wire [3:0]\SRL_SIG_reg[1][8] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]cols_loc_channel_dout;
  wire [3:0]\cols_reg_773_reg[11] ;
  wire [3:0]\cols_reg_773_reg[15] ;
  wire [3:0]\cols_reg_773_reg[19] ;
  wire [3:0]\cols_reg_773_reg[23] ;
  wire [3:0]\cols_reg_773_reg[27] ;
  wire [0:0]\cols_reg_773_reg[28] ;
  wire [3:0]\cols_reg_773_reg[7] ;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_full_n_i_1__10_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x_shiftReg_9 U_dilation_accel_fifo_w32_d2_S_x_ram
       (.D(D),
        .DI(DI),
        .E(shiftReg_ce_0),
        .Q(Q),
        .S(S),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][16]_0 (\SRL_SIG_reg[0][16] ),
        .\SRL_SIG_reg[0][20]_0 (\SRL_SIG_reg[0][20] ),
        .\SRL_SIG_reg[0][24]_0 (\SRL_SIG_reg[0][24] ),
        .\SRL_SIG_reg[0][28]_0 (\SRL_SIG_reg[0][28] ),
        .\SRL_SIG_reg[0][30]_0 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[1][12]_0 (\SRL_SIG_reg[1][12] ),
        .\SRL_SIG_reg[1][16]_0 (\SRL_SIG_reg[1][16] ),
        .\SRL_SIG_reg[1][20]_0 (\SRL_SIG_reg[1][20] ),
        .\SRL_SIG_reg[1][24]_0 (\SRL_SIG_reg[1][24] ),
        .\SRL_SIG_reg[1][28]_0 (\SRL_SIG_reg[1][28] ),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .\SRL_SIG_reg[1][4]_0 (\SRL_SIG_reg[1][4] ),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .cols_loc_channel_dout(cols_loc_channel_dout),
        .\cols_reg_773_reg[11] (\cols_reg_773_reg[11] ),
        .\cols_reg_773_reg[15] (\cols_reg_773_reg[15] ),
        .\cols_reg_773_reg[19] (\cols_reg_773_reg[19] ),
        .\cols_reg_773_reg[23] (\cols_reg_773_reg[23] ),
        .\cols_reg_773_reg[27] (\cols_reg_773_reg[27] ),
        .\cols_reg_773_reg[28] (\cols_reg_773_reg[28] ),
        .\cols_reg_773_reg[7] (\cols_reg_773_reg[7] ),
        .shiftReg_ce(shiftReg_ce),
        .\sub13_i_i_reg_810_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\sub13_i_i_reg_810_reg[0]_0 (\mOutPtr_reg_n_0_[1] ),
        .xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue));
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__1
       (.I0(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(shiftReg_ce),
        .I3(ap_done_reg),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__10
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(shiftReg_ce_0),
        .I4(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h9995666A)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .I2(shiftReg_ce),
        .I3(ap_done_reg),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_done_reg),
        .I2(shiftReg_ce),
        .I3(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x0
   (in_mat_cols_c10_full_n,
    in_mat_cols_c10_empty_n,
    E,
    \SRL_SIG_reg[1][15] ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read,
    in_mat_cols_c_empty_n,
    in_mat_rows_c9_full_n,
    in_mat_rows_c_empty_n,
    Q,
    axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
    ap_rst_n_inv,
    D);
  output in_mat_cols_c10_full_n;
  output in_mat_cols_c10_empty_n;
  output [0:0]E;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read;
  input in_mat_cols_c_empty_n;
  input in_mat_rows_c9_full_n;
  input in_mat_rows_c_empty_n;
  input [0:0]Q;
  input axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  input ap_rst_n_inv;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  wire dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read;
  wire in_mat_cols_c10_empty_n;
  wire in_mat_cols_c10_full_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c9_full_n;
  wire in_mat_rows_c_empty_n;
  wire internal_empty_n_i_1__17_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__17_n_0;
  wire internal_full_n_i_2__9_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x0_shiftReg_15 U_dilation_accel_fifo_w32_d2_S_x0_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][15]_0 (in_mat_cols_c10_full_n),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .axiStrm2xfMat_32_0_32_32_1_U0_ap_start(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c9_full_n(in_mat_rows_c9_full_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .internal_full_n_reg(E),
        .\p_src_cols_read_reg_396_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\p_src_cols_read_reg_396_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__17
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(in_mat_cols_c10_empty_n),
        .I3(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_0),
        .Q(in_mat_cols_c10_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__17
       (.I0(internal_full_n_i_2__9_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(in_mat_cols_c10_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__17_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__9
       (.I0(in_mat_cols_c10_empty_n),
        .I1(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read),
        .I2(in_mat_cols_c10_full_n),
        .I3(E),
        .O(internal_full_n_i_2__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__2
       (.I0(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read),
        .I1(in_mat_cols_c10_empty_n),
        .I2(E),
        .I3(in_mat_cols_c10_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_0),
        .Q(in_mat_cols_c10_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__11 
       (.I0(in_mat_cols_c10_empty_n),
        .I1(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read),
        .I2(in_mat_cols_c10_full_n),
        .I3(E),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(E),
        .I2(in_mat_cols_c10_full_n),
        .I3(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read),
        .I4(in_mat_cols_c10_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w32_d2_S_x0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x0_0
   (in_mat_cols_c_full_n,
    in_mat_cols_c_empty_n,
    dstMat_cols_dout,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    E,
    shiftReg_ce,
    ap_rst_n_inv,
    width);
  output in_mat_cols_c_full_n;
  output in_mat_cols_c_empty_n;
  output [31:0]dstMat_cols_dout;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]E;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input [31:0]width;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]dstMat_cols_dout;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire internal_empty_n_i_1__14_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__14_n_0;
  wire internal_full_n_i_2__11_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire [31:0]width;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x0_shiftReg_14 U_dilation_accel_fifo_w32_d2_S_x0_ram
       (.\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[1][0]_0 (in_mat_cols_c_full_n),
        .ap_clk(ap_clk),
        .dstMat_cols_dout(dstMat_cols_dout),
        .shiftReg_ce(shiftReg_ce),
        .width(width));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(in_mat_cols_c_empty_n),
        .I3(E),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_0),
        .Q(in_mat_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__14
       (.I0(internal_full_n_i_2__11_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(in_mat_cols_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__14_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__11
       (.I0(in_mat_cols_c_empty_n),
        .I1(E),
        .I2(in_mat_cols_c_full_n),
        .I3(shiftReg_ce),
        .O(internal_full_n_i_2__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__0
       (.I0(E),
        .I1(in_mat_cols_c_empty_n),
        .I2(shiftReg_ce),
        .I3(in_mat_cols_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_0),
        .Q(in_mat_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__8 
       (.I0(in_mat_cols_c_empty_n),
        .I1(E),
        .I2(in_mat_cols_c_full_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(in_mat_cols_c_full_n),
        .I3(E),
        .I4(in_mat_cols_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w32_d2_S_x0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x0_1
   (in_mat_rows_c9_full_n,
    in_mat_rows_c9_empty_n,
    \SRL_SIG_reg[1][15] ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read,
    in_mat_cols_c10_full_n,
    in_mat_cols_c_empty_n,
    in_mat_rows_c_empty_n,
    Q,
    axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
    E,
    ap_rst_n_inv,
    D);
  output in_mat_rows_c9_full_n;
  output in_mat_rows_c9_empty_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read;
  input in_mat_cols_c10_full_n;
  input in_mat_cols_c_empty_n;
  input in_mat_rows_c_empty_n;
  input [0:0]Q;
  input axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  input [0:0]E;
  input ap_rst_n_inv;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  wire dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read;
  wire in_mat_cols_c10_full_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c9_empty_n;
  wire in_mat_rows_c9_full_n;
  wire in_mat_rows_c_empty_n;
  wire internal_empty_n_i_1__16_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__16_n_0;
  wire internal_full_n_i_2__10_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x0_shiftReg_12 U_dilation_accel_fifo_w32_d2_S_x0_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[1][0]_0 (in_mat_rows_c9_full_n),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .axiStrm2xfMat_32_0_32_32_1_U0_ap_start(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .in_mat_cols_c10_full_n(in_mat_cols_c10_full_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .\p_src_rows_read_reg_391_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\p_src_rows_read_reg_391_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__16
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(in_mat_rows_c9_empty_n),
        .I3(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_0),
        .Q(in_mat_rows_c9_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__16
       (.I0(internal_full_n_i_2__10_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(in_mat_rows_c9_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__16_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__10
       (.I0(in_mat_rows_c9_empty_n),
        .I1(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read),
        .I2(in_mat_rows_c9_full_n),
        .I3(E),
        .O(internal_full_n_i_2__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__1
       (.I0(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read),
        .I1(in_mat_rows_c9_empty_n),
        .I2(E),
        .I3(in_mat_rows_c9_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_0),
        .Q(in_mat_rows_c9_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__10 
       (.I0(in_mat_rows_c9_empty_n),
        .I1(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read),
        .I2(in_mat_rows_c9_full_n),
        .I3(E),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(E),
        .I2(in_mat_rows_c9_full_n),
        .I3(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read),
        .I4(in_mat_rows_c9_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w32_d2_S_x0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x0_2
   (in_mat_rows_c_full_n,
    in_mat_rows_c_empty_n,
    dstMat_rows_dout,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    E,
    shiftReg_ce,
    ap_rst_n_inv,
    height);
  output in_mat_rows_c_full_n;
  output in_mat_rows_c_empty_n;
  output [31:0]dstMat_rows_dout;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]E;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input [31:0]height;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]dstMat_rows_dout;
  wire [31:0]height;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire internal_empty_n_i_1__13_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__13_n_0;
  wire internal_full_n_i_2__12_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x0_shiftReg U_dilation_accel_fifo_w32_d2_S_x0_ram
       (.\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[1][0]_0 (in_mat_rows_c_full_n),
        .ap_clk(ap_clk),
        .dstMat_rows_dout(dstMat_rows_dout),
        .height(height),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(in_mat_rows_c_empty_n),
        .I3(E),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_0),
        .Q(in_mat_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__13
       (.I0(internal_full_n_i_2__12_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(in_mat_rows_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__13_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__12
       (.I0(in_mat_rows_c_empty_n),
        .I1(E),
        .I2(in_mat_rows_c_full_n),
        .I3(shiftReg_ce),
        .O(internal_full_n_i_2__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3
       (.I0(E),
        .I1(in_mat_rows_c_empty_n),
        .I2(shiftReg_ce),
        .I3(in_mat_rows_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_0),
        .Q(in_mat_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__7 
       (.I0(in_mat_rows_c_empty_n),
        .I1(E),
        .I2(in_mat_rows_c_full_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(in_mat_rows_c_full_n),
        .I3(E),
        .I4(in_mat_rows_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x0_shiftReg
   (dstMat_rows_dout,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    shiftReg_ce,
    height,
    ap_clk);
  output [31:0]dstMat_rows_dout;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input shiftReg_ce;
  input [31:0]height;
  input ap_clk;

  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire [31:0]dstMat_rows_dout;
  wire [31:0]height;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[11]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[12]),
        .Q(\SRL_SIG_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[13]),
        .Q(\SRL_SIG_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[14]),
        .Q(\SRL_SIG_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[15]),
        .Q(\SRL_SIG_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[16]),
        .Q(\SRL_SIG_reg[0]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[17]),
        .Q(\SRL_SIG_reg[0]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[18]),
        .Q(\SRL_SIG_reg[0]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[19]),
        .Q(\SRL_SIG_reg[0]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[20]),
        .Q(\SRL_SIG_reg[0]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[21]),
        .Q(\SRL_SIG_reg[0]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[22]),
        .Q(\SRL_SIG_reg[0]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[23]),
        .Q(\SRL_SIG_reg[0]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[24]),
        .Q(\SRL_SIG_reg[0]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[25]),
        .Q(\SRL_SIG_reg[0]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[26]),
        .Q(\SRL_SIG_reg[0]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[27]),
        .Q(\SRL_SIG_reg[0]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[28]),
        .Q(\SRL_SIG_reg[0]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[29]),
        .Q(\SRL_SIG_reg[0]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[30]),
        .Q(\SRL_SIG_reg[0]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[31]),
        .Q(\SRL_SIG_reg[0]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(height[9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [12]),
        .Q(\SRL_SIG_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [13]),
        .Q(\SRL_SIG_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [14]),
        .Q(\SRL_SIG_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [15]),
        .Q(\SRL_SIG_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [16]),
        .Q(\SRL_SIG_reg[1]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [17]),
        .Q(\SRL_SIG_reg[1]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [18]),
        .Q(\SRL_SIG_reg[1]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [19]),
        .Q(\SRL_SIG_reg[1]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [20]),
        .Q(\SRL_SIG_reg[1]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [21]),
        .Q(\SRL_SIG_reg[1]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [22]),
        .Q(\SRL_SIG_reg[1]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [23]),
        .Q(\SRL_SIG_reg[1]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [24]),
        .Q(\SRL_SIG_reg[1]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [25]),
        .Q(\SRL_SIG_reg[1]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [26]),
        .Q(\SRL_SIG_reg[1]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [27]),
        .Q(\SRL_SIG_reg[1]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [28]),
        .Q(\SRL_SIG_reg[1]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [29]),
        .Q(\SRL_SIG_reg[1]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [30]),
        .Q(\SRL_SIG_reg[1]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [31]),
        .Q(\SRL_SIG_reg[1]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [10]),
        .I1(\SRL_SIG_reg[0]_1 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [11]),
        .I1(\SRL_SIG_reg[0]_1 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [12]),
        .I1(\SRL_SIG_reg[0]_1 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [13]),
        .I1(\SRL_SIG_reg[0]_1 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [14]),
        .I1(\SRL_SIG_reg[0]_1 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [15]),
        .I1(\SRL_SIG_reg[0]_1 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [16]),
        .I1(\SRL_SIG_reg[0]_1 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [17]),
        .I1(\SRL_SIG_reg[0]_1 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [18]),
        .I1(\SRL_SIG_reg[0]_1 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [19]),
        .I1(\SRL_SIG_reg[0]_1 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [20]),
        .I1(\SRL_SIG_reg[0]_1 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [21]),
        .I1(\SRL_SIG_reg[0]_1 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [22]),
        .I1(\SRL_SIG_reg[0]_1 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [23]),
        .I1(\SRL_SIG_reg[0]_1 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [24]),
        .I1(\SRL_SIG_reg[0]_1 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [25]),
        .I1(\SRL_SIG_reg[0]_1 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [26]),
        .I1(\SRL_SIG_reg[0]_1 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [27]),
        .I1(\SRL_SIG_reg[0]_1 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [28]),
        .I1(\SRL_SIG_reg[0]_1 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [29]),
        .I1(\SRL_SIG_reg[0]_1 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [30]),
        .I1(\SRL_SIG_reg[0]_1 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [31]),
        .I1(\SRL_SIG_reg[0]_1 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [9]),
        .I1(\SRL_SIG_reg[0]_1 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[9]));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w32_d2_S_x0_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x0_shiftReg_12
   (\SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    in_mat_cols_c10_full_n,
    in_mat_cols_c_empty_n,
    in_mat_rows_c_empty_n,
    Q,
    axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
    \p_src_rows_read_reg_391_reg[0] ,
    \p_src_rows_read_reg_391_reg[0]_0 ,
    D,
    ap_clk);
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input in_mat_cols_c10_full_n;
  input in_mat_cols_c_empty_n;
  input in_mat_rows_c_empty_n;
  input [0:0]Q;
  input axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  input \p_src_rows_read_reg_391_reg[0] ;
  input \p_src_rows_read_reg_391_reg[0]_0 ;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  wire in_mat_cols_c10_full_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c_empty_n;
  wire \p_src_rows_read_reg_391_reg[0] ;
  wire \p_src_rows_read_reg_391_reg[0]_0 ;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][15]_i_1__3 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(in_mat_cols_c10_full_n),
        .I2(in_mat_cols_c_empty_n),
        .I3(in_mat_rows_c_empty_n),
        .I4(Q),
        .I5(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_391[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\p_src_rows_read_reg_391_reg[0] ),
        .I3(\p_src_rows_read_reg_391_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_391[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\p_src_rows_read_reg_391_reg[0] ),
        .I3(\p_src_rows_read_reg_391_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_391[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\p_src_rows_read_reg_391_reg[0] ),
        .I3(\p_src_rows_read_reg_391_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_391[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\p_src_rows_read_reg_391_reg[0] ),
        .I3(\p_src_rows_read_reg_391_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_391[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_src_rows_read_reg_391_reg[0] ),
        .I3(\p_src_rows_read_reg_391_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_391[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\p_src_rows_read_reg_391_reg[0] ),
        .I3(\p_src_rows_read_reg_391_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_391[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\p_src_rows_read_reg_391_reg[0] ),
        .I3(\p_src_rows_read_reg_391_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_391[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\p_src_rows_read_reg_391_reg[0] ),
        .I3(\p_src_rows_read_reg_391_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_391[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\p_src_rows_read_reg_391_reg[0] ),
        .I3(\p_src_rows_read_reg_391_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_391[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\p_src_rows_read_reg_391_reg[0] ),
        .I3(\p_src_rows_read_reg_391_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_391[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\p_src_rows_read_reg_391_reg[0] ),
        .I3(\p_src_rows_read_reg_391_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_391[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\p_src_rows_read_reg_391_reg[0] ),
        .I3(\p_src_rows_read_reg_391_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_391[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\p_src_rows_read_reg_391_reg[0] ),
        .I3(\p_src_rows_read_reg_391_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_391[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\p_src_rows_read_reg_391_reg[0] ),
        .I3(\p_src_rows_read_reg_391_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_391[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\p_src_rows_read_reg_391_reg[0] ),
        .I3(\p_src_rows_read_reg_391_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_391[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\p_src_rows_read_reg_391_reg[0] ),
        .I3(\p_src_rows_read_reg_391_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w32_d2_S_x0_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x0_shiftReg_14
   (dstMat_cols_dout,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    shiftReg_ce,
    width,
    ap_clk);
  output [31:0]dstMat_cols_dout;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input shiftReg_ce;
  input [31:0]width;
  input ap_clk;

  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire [31:0]dstMat_cols_dout;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire [31:0]width;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__3 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[11]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[12]),
        .Q(\SRL_SIG_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[13]),
        .Q(\SRL_SIG_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[14]),
        .Q(\SRL_SIG_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[15]),
        .Q(\SRL_SIG_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[16]),
        .Q(\SRL_SIG_reg[0]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[17]),
        .Q(\SRL_SIG_reg[0]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[18]),
        .Q(\SRL_SIG_reg[0]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[19]),
        .Q(\SRL_SIG_reg[0]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[20]),
        .Q(\SRL_SIG_reg[0]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[21]),
        .Q(\SRL_SIG_reg[0]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[22]),
        .Q(\SRL_SIG_reg[0]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[23]),
        .Q(\SRL_SIG_reg[0]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[24]),
        .Q(\SRL_SIG_reg[0]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[25]),
        .Q(\SRL_SIG_reg[0]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[26]),
        .Q(\SRL_SIG_reg[0]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[27]),
        .Q(\SRL_SIG_reg[0]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[28]),
        .Q(\SRL_SIG_reg[0]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[29]),
        .Q(\SRL_SIG_reg[0]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[30]),
        .Q(\SRL_SIG_reg[0]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[31]),
        .Q(\SRL_SIG_reg[0]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(width[9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [12]),
        .Q(\SRL_SIG_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [13]),
        .Q(\SRL_SIG_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [14]),
        .Q(\SRL_SIG_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [15]),
        .Q(\SRL_SIG_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [16]),
        .Q(\SRL_SIG_reg[1]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [17]),
        .Q(\SRL_SIG_reg[1]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [18]),
        .Q(\SRL_SIG_reg[1]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [19]),
        .Q(\SRL_SIG_reg[1]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [20]),
        .Q(\SRL_SIG_reg[1]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [21]),
        .Q(\SRL_SIG_reg[1]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [22]),
        .Q(\SRL_SIG_reg[1]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [23]),
        .Q(\SRL_SIG_reg[1]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [24]),
        .Q(\SRL_SIG_reg[1]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [25]),
        .Q(\SRL_SIG_reg[1]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [26]),
        .Q(\SRL_SIG_reg[1]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [27]),
        .Q(\SRL_SIG_reg[1]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [28]),
        .Q(\SRL_SIG_reg[1]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [29]),
        .Q(\SRL_SIG_reg[1]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [30]),
        .Q(\SRL_SIG_reg[1]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [31]),
        .Q(\SRL_SIG_reg[1]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [10]),
        .I1(\SRL_SIG_reg[0]_1 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [11]),
        .I1(\SRL_SIG_reg[0]_1 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [12]),
        .I1(\SRL_SIG_reg[0]_1 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [13]),
        .I1(\SRL_SIG_reg[0]_1 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [14]),
        .I1(\SRL_SIG_reg[0]_1 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [15]),
        .I1(\SRL_SIG_reg[0]_1 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [16]),
        .I1(\SRL_SIG_reg[0]_1 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [17]),
        .I1(\SRL_SIG_reg[0]_1 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [18]),
        .I1(\SRL_SIG_reg[0]_1 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [19]),
        .I1(\SRL_SIG_reg[0]_1 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [20]),
        .I1(\SRL_SIG_reg[0]_1 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [21]),
        .I1(\SRL_SIG_reg[0]_1 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [22]),
        .I1(\SRL_SIG_reg[0]_1 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [23]),
        .I1(\SRL_SIG_reg[0]_1 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [24]),
        .I1(\SRL_SIG_reg[0]_1 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [25]),
        .I1(\SRL_SIG_reg[0]_1 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [26]),
        .I1(\SRL_SIG_reg[0]_1 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [27]),
        .I1(\SRL_SIG_reg[0]_1 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [28]),
        .I1(\SRL_SIG_reg[0]_1 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [29]),
        .I1(\SRL_SIG_reg[0]_1 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [30]),
        .I1(\SRL_SIG_reg[0]_1 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [31]),
        .I1(\SRL_SIG_reg[0]_1 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [9]),
        .I1(\SRL_SIG_reg[0]_1 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[9]));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w32_d2_S_x0_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x0_shiftReg_15
   (\SRL_SIG_reg[1][15]_0 ,
    internal_full_n_reg,
    \p_src_cols_read_reg_396_reg[0] ,
    \p_src_cols_read_reg_396_reg[0]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    in_mat_cols_c_empty_n,
    in_mat_rows_c9_full_n,
    in_mat_rows_c_empty_n,
    Q,
    axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
    D,
    ap_clk);
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  output internal_full_n_reg;
  input \p_src_cols_read_reg_396_reg[0] ;
  input \p_src_cols_read_reg_396_reg[0]_0 ;
  input \SRL_SIG_reg[0][15]_0 ;
  input in_mat_cols_c_empty_n;
  input in_mat_rows_c9_full_n;
  input in_mat_rows_c_empty_n;
  input [0:0]Q;
  input axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c9_full_n;
  wire in_mat_rows_c_empty_n;
  wire internal_full_n_reg;
  wire \p_src_cols_read_reg_396_reg[0] ;
  wire \p_src_cols_read_reg_396_reg[0]_0 ;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][15]_i_1__4 
       (.I0(\SRL_SIG_reg[0][15]_0 ),
        .I1(in_mat_cols_c_empty_n),
        .I2(in_mat_rows_c9_full_n),
        .I3(in_mat_rows_c_empty_n),
        .I4(Q),
        .I5(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .O(internal_full_n_reg));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_396[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\p_src_cols_read_reg_396_reg[0] ),
        .I3(\p_src_cols_read_reg_396_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_396[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\p_src_cols_read_reg_396_reg[0] ),
        .I3(\p_src_cols_read_reg_396_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_396[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\p_src_cols_read_reg_396_reg[0] ),
        .I3(\p_src_cols_read_reg_396_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_396[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\p_src_cols_read_reg_396_reg[0] ),
        .I3(\p_src_cols_read_reg_396_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_396[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_src_cols_read_reg_396_reg[0] ),
        .I3(\p_src_cols_read_reg_396_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_396[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\p_src_cols_read_reg_396_reg[0] ),
        .I3(\p_src_cols_read_reg_396_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_396[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\p_src_cols_read_reg_396_reg[0] ),
        .I3(\p_src_cols_read_reg_396_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_396[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\p_src_cols_read_reg_396_reg[0] ),
        .I3(\p_src_cols_read_reg_396_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_396[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\p_src_cols_read_reg_396_reg[0] ),
        .I3(\p_src_cols_read_reg_396_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_396[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\p_src_cols_read_reg_396_reg[0] ),
        .I3(\p_src_cols_read_reg_396_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_396[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\p_src_cols_read_reg_396_reg[0] ),
        .I3(\p_src_cols_read_reg_396_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_396[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\p_src_cols_read_reg_396_reg[0] ),
        .I3(\p_src_cols_read_reg_396_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_396[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\p_src_cols_read_reg_396_reg[0] ),
        .I3(\p_src_cols_read_reg_396_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_396[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\p_src_cols_read_reg_396_reg[0] ),
        .I3(\p_src_cols_read_reg_396_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_396[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\p_src_cols_read_reg_396_reg[0] ),
        .I3(\p_src_cols_read_reg_396_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_396[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\p_src_cols_read_reg_396_reg[0] ),
        .I3(\p_src_cols_read_reg_396_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w32_d2_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x_6
   (srcMat_1_c_full_n,
    srcMat_1_c_empty_n,
    ap_NS_fsm,
    srcMat_1_c_dout,
    ap_clk,
    shiftReg_ce,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start,
    Q,
    srcMat_2_c_empty_n,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][31] );
  output srcMat_1_c_full_n;
  output srcMat_1_c_empty_n;
  output [0:0]ap_NS_fsm;
  output [31:0]srcMat_1_c_dout;
  input ap_clk;
  input shiftReg_ce;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  input [0:0]Q;
  input srcMat_2_c_empty_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_full_n_i_1__6_n_0;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_2__0_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire [31:0]srcMat_1_c_dout;
  wire srcMat_1_c_empty_n;
  wire srcMat_1_c_full_n;
  wire srcMat_2_c_empty_n;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x_shiftReg_8 U_dilation_accel_fifo_w32_d2_S_x_ram
       (.Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce),
        .srcMat_1_c_dout(srcMat_1_c_dout));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(srcMat_1_c_empty_n),
        .I1(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .I2(Q),
        .I3(srcMat_2_c_empty_n),
        .O(ap_NS_fsm));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__6
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ap_NS_fsm),
        .I3(shiftReg_ce),
        .I4(srcMat_1_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(srcMat_1_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__6
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(srcMat_1_c_full_n),
        .I3(ap_rst_n),
        .I4(ap_NS_fsm),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(srcMat_1_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w32_d2_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x_7
   (strm_full_n,
    strm_empty_n,
    internal_full_n_reg_0,
    \SRL_SIG_reg[0][31] ,
    ap_clk,
    \ap_CS_fsm_reg[5] ,
    shiftReg_ce,
    internal_empty_n_reg_0,
    ap_rst_n,
    ap_rst_n_inv,
    D);
  output strm_full_n;
  output strm_empty_n;
  output internal_full_n_reg_0;
  output [31:0]\SRL_SIG_reg[0][31] ;
  input ap_clk;
  input \ap_CS_fsm_reg[5] ;
  input shiftReg_ce;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [31:0]D;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__12_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire strm_empty_n;
  wire strm_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x_shiftReg U_dilation_accel_fifo_w32_d2_S_x_ram
       (.\B_V_data_1_payload_A_reg[0] (\mOutPtr_reg_n_0_[1] ),
        .\B_V_data_1_payload_A_reg[0]_0 (\mOutPtr_reg_n_0_[0] ),
        .D(D),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_2__1 
       (.I0(strm_full_n),
        .I1(\ap_CS_fsm_reg[5] ),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__11
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(shiftReg_ce),
        .I4(strm_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(strm_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__12
       (.I0(strm_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_empty_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__12_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_0),
        .Q(strm_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(internal_empty_n_reg_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(internal_empty_n_reg_0),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x_shiftReg
   (\SRL_SIG_reg[0][31]_0 ,
    \B_V_data_1_payload_A_reg[0] ,
    \B_V_data_1_payload_A_reg[0]_0 ,
    shiftReg_ce,
    D,
    ap_clk);
  output [31:0]\SRL_SIG_reg[0][31]_0 ;
  input \B_V_data_1_payload_A_reg[0] ;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input shiftReg_ce;
  input [31:0]D;
  input ap_clk;

  wire \B_V_data_1_payload_A_reg[0] ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(\SRL_SIG_reg[0][31]_0 [21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(\SRL_SIG_reg[0][31]_0 [22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(\SRL_SIG_reg[0][31]_0 [23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[24]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(\SRL_SIG_reg[0][31]_0 [24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[25]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(\SRL_SIG_reg[0][31]_0 [25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(\SRL_SIG_reg[0][31]_0 [26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(\SRL_SIG_reg[0][31]_0 [27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[28]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(\SRL_SIG_reg[0][31]_0 [28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(\SRL_SIG_reg[0][31]_0 [29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[30]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(\SRL_SIG_reg[0][31]_0 [30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[31]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(\SRL_SIG_reg[0][31]_0 [31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w32_d2_S_x_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x_shiftReg_8
   (srcMat_1_c_dout,
    Q,
    shiftReg_ce,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]srcMat_1_c_dout;
  input [1:0]Q;
  input shiftReg_ce;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire [31:0]srcMat_1_c_dout;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_1
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(srcMat_1_c_dout[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_10
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(srcMat_1_c_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_11
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(srcMat_1_c_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_12
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(srcMat_1_c_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_13
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(srcMat_1_c_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_14
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(srcMat_1_c_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_15
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(srcMat_1_c_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_16
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(srcMat_1_c_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_17
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(srcMat_1_c_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_2
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(srcMat_1_c_dout[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_3
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(srcMat_1_c_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_4
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(srcMat_1_c_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_5
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(srcMat_1_c_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_6
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(srcMat_1_c_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_7
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(srcMat_1_c_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_8
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(srcMat_1_c_dout[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_9
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(srcMat_1_c_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_10__0
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(srcMat_1_c_dout[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_11__0
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(srcMat_1_c_dout[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_12__0
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(srcMat_1_c_dout[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_13__0
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(srcMat_1_c_dout[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_14__0
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(srcMat_1_c_dout[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_15__0
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(srcMat_1_c_dout[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_1__0
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(srcMat_1_c_dout[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_2__0
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(srcMat_1_c_dout[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_3__0
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(srcMat_1_c_dout[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_4__0
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(srcMat_1_c_dout[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_5__0
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(srcMat_1_c_dout[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_6__0
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(srcMat_1_c_dout[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_7__0
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(srcMat_1_c_dout[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_8__0
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(srcMat_1_c_dout[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_9__0
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(srcMat_1_c_dout[23]));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w32_d2_S_x_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x_shiftReg_9
   (S,
    \cols_reg_773_reg[7] ,
    \cols_reg_773_reg[11] ,
    \cols_reg_773_reg[15] ,
    \cols_reg_773_reg[19] ,
    \cols_reg_773_reg[23] ,
    \cols_reg_773_reg[27] ,
    \cols_reg_773_reg[28] ,
    E,
    D,
    cols_loc_channel_dout,
    \SRL_SIG_reg[1][4]_0 ,
    \SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[1][12]_0 ,
    \SRL_SIG_reg[1][16]_0 ,
    \SRL_SIG_reg[1][20]_0 ,
    \SRL_SIG_reg[1][24]_0 ,
    \SRL_SIG_reg[1][28]_0 ,
    \SRL_SIG_reg[1][31]_0 ,
    DI,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[0][16]_0 ,
    \SRL_SIG_reg[0][20]_0 ,
    \SRL_SIG_reg[0][24]_0 ,
    \SRL_SIG_reg[0][28]_0 ,
    \SRL_SIG_reg[0][30]_0 ,
    Q,
    \sub13_i_i_reg_810_reg[0] ,
    \sub13_i_i_reg_810_reg[0]_0 ,
    xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue,
    shiftReg_ce,
    ap_done_reg,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [3:0]S;
  output [3:0]\cols_reg_773_reg[7] ;
  output [3:0]\cols_reg_773_reg[11] ;
  output [3:0]\cols_reg_773_reg[15] ;
  output [3:0]\cols_reg_773_reg[19] ;
  output [3:0]\cols_reg_773_reg[23] ;
  output [3:0]\cols_reg_773_reg[27] ;
  output [0:0]\cols_reg_773_reg[28] ;
  output [0:0]E;
  output [0:0]D;
  output [31:0]cols_loc_channel_dout;
  output [3:0]\SRL_SIG_reg[1][4]_0 ;
  output [3:0]\SRL_SIG_reg[1][8]_0 ;
  output [3:0]\SRL_SIG_reg[1][12]_0 ;
  output [3:0]\SRL_SIG_reg[1][16]_0 ;
  output [3:0]\SRL_SIG_reg[1][20]_0 ;
  output [3:0]\SRL_SIG_reg[1][24]_0 ;
  output [3:0]\SRL_SIG_reg[1][28]_0 ;
  output [2:0]\SRL_SIG_reg[1][31]_0 ;
  output [3:0]DI;
  output [3:0]\SRL_SIG_reg[0][8]_0 ;
  output [3:0]\SRL_SIG_reg[0][12]_0 ;
  output [3:0]\SRL_SIG_reg[0][16]_0 ;
  output [3:0]\SRL_SIG_reg[0][20]_0 ;
  output [3:0]\SRL_SIG_reg[0][24]_0 ;
  output [3:0]\SRL_SIG_reg[0][28]_0 ;
  output [1:0]\SRL_SIG_reg[0][30]_0 ;
  input [28:0]Q;
  input \sub13_i_i_reg_810_reg[0] ;
  input \sub13_i_i_reg_810_reg[0]_0 ;
  input xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue;
  input shiftReg_ce;
  input ap_done_reg;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [0:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [28:0]Q;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[0][12]_0 ;
  wire [3:0]\SRL_SIG_reg[0][16]_0 ;
  wire [3:0]\SRL_SIG_reg[0][20]_0 ;
  wire [3:0]\SRL_SIG_reg[0][24]_0 ;
  wire [3:0]\SRL_SIG_reg[0][28]_0 ;
  wire [1:0]\SRL_SIG_reg[0][30]_0 ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [3:0]\SRL_SIG_reg[0][8]_0 ;
  wire [3:0]\SRL_SIG_reg[1][12]_0 ;
  wire [3:0]\SRL_SIG_reg[1][16]_0 ;
  wire [3:0]\SRL_SIG_reg[1][20]_0 ;
  wire [3:0]\SRL_SIG_reg[1][24]_0 ;
  wire [3:0]\SRL_SIG_reg[1][28]_0 ;
  wire [2:0]\SRL_SIG_reg[1][31]_0 ;
  wire [3:0]\SRL_SIG_reg[1][4]_0 ;
  wire [3:0]\SRL_SIG_reg[1][8]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire ap_done_reg;
  wire [31:0]cols_loc_channel_dout;
  wire [3:0]\cols_reg_773_reg[11] ;
  wire [3:0]\cols_reg_773_reg[15] ;
  wire [3:0]\cols_reg_773_reg[19] ;
  wire [3:0]\cols_reg_773_reg[23] ;
  wire [3:0]\cols_reg_773_reg[27] ;
  wire [0:0]\cols_reg_773_reg[28] ;
  wire [3:0]\cols_reg_773_reg[7] ;
  wire shiftReg_ce;
  wire \sub13_i_i_reg_810_reg[0] ;
  wire \sub13_i_i_reg_810_reg[0]_0 ;
  wire xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue;

  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .I1(shiftReg_ce),
        .I2(ap_done_reg),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_10__0
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(cols_loc_channel_dout[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_11__0
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(cols_loc_channel_dout[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_12__0
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(cols_loc_channel_dout[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_13__0
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(cols_loc_channel_dout[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_14__0
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(cols_loc_channel_dout[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_15__0
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(cols_loc_channel_dout[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_1__0
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(cols_loc_channel_dout[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_2__0
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(cols_loc_channel_dout[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_3__0
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(cols_loc_channel_dout[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_4__0
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(cols_loc_channel_dout[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_5__0
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(cols_loc_channel_dout[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_6__0
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(cols_loc_channel_dout[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_7__0
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(cols_loc_channel_dout[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_8__0
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(cols_loc_channel_dout[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_9__0
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(cols_loc_channel_dout[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][8]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][8]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__0_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][8]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__0_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][8]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg_n_0_[1][8] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][8] ),
        .O(\SRL_SIG_reg[1][8]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg_n_0_[1][7] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][7] ),
        .O(\SRL_SIG_reg[1][8]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__0_i_7
       (.I0(\SRL_SIG_reg_n_0_[1][6] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][6] ),
        .O(\SRL_SIG_reg[1][8]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__0_i_8
       (.I0(\SRL_SIG_reg_n_0_[1][5] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][5] ),
        .O(\SRL_SIG_reg[1][8]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__1_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(\SRL_SIG_reg[0][12]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__1_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(\SRL_SIG_reg[0][12]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__1_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(\SRL_SIG_reg[0][12]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__1_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\SRL_SIG_reg[0][12]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__1_i_5
       (.I0(\SRL_SIG_reg_n_0_[1][12] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][12] ),
        .O(\SRL_SIG_reg[1][12]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__1_i_6
       (.I0(\SRL_SIG_reg_n_0_[1][11] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][11] ),
        .O(\SRL_SIG_reg[1][12]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__1_i_7
       (.I0(\SRL_SIG_reg_n_0_[1][10] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][10] ),
        .O(\SRL_SIG_reg[1][12]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__1_i_8
       (.I0(\SRL_SIG_reg_n_0_[1][9] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][9] ),
        .O(\SRL_SIG_reg[1][12]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__2_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(\SRL_SIG_reg[0][16]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__2_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(\SRL_SIG_reg[0][16]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__2_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(\SRL_SIG_reg[0][16]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__2_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(\SRL_SIG_reg[0][16]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__2_i_5
       (.I0(\SRL_SIG_reg_n_0_[1][16] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][16] ),
        .O(\SRL_SIG_reg[1][16]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__2_i_6
       (.I0(\SRL_SIG_reg_n_0_[1][15] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][15] ),
        .O(\SRL_SIG_reg[1][16]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__2_i_7
       (.I0(\SRL_SIG_reg_n_0_[1][14] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][14] ),
        .O(\SRL_SIG_reg[1][16]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__2_i_8
       (.I0(\SRL_SIG_reg_n_0_[1][13] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][13] ),
        .O(\SRL_SIG_reg[1][16]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__3_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(\SRL_SIG_reg[0][20]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__3_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(\SRL_SIG_reg[0][20]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__3_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(\SRL_SIG_reg[0][20]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__3_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(\SRL_SIG_reg[0][20]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__3_i_5
       (.I0(\SRL_SIG_reg_n_0_[1][20] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][20] ),
        .O(\SRL_SIG_reg[1][20]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__3_i_6
       (.I0(\SRL_SIG_reg_n_0_[1][19] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][19] ),
        .O(\SRL_SIG_reg[1][20]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__3_i_7
       (.I0(\SRL_SIG_reg_n_0_[1][18] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][18] ),
        .O(\SRL_SIG_reg[1][20]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__3_i_8
       (.I0(\SRL_SIG_reg_n_0_[1][17] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][17] ),
        .O(\SRL_SIG_reg[1][20]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__4_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(\SRL_SIG_reg[0][24]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__4_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(\SRL_SIG_reg[0][24]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__4_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(\SRL_SIG_reg[0][24]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__4_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(\SRL_SIG_reg[0][24]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__4_i_5
       (.I0(\SRL_SIG_reg_n_0_[1][24] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][24] ),
        .O(\SRL_SIG_reg[1][24]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__4_i_6
       (.I0(\SRL_SIG_reg_n_0_[1][23] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][23] ),
        .O(\SRL_SIG_reg[1][24]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__4_i_7
       (.I0(\SRL_SIG_reg_n_0_[1][22] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][22] ),
        .O(\SRL_SIG_reg[1][24]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__4_i_8
       (.I0(\SRL_SIG_reg_n_0_[1][21] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][21] ),
        .O(\SRL_SIG_reg[1][24]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__5_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(\SRL_SIG_reg[0][28]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__5_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(\SRL_SIG_reg[0][28]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__5_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(\SRL_SIG_reg[0][28]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__5_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(\SRL_SIG_reg[0][28]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__5_i_5
       (.I0(\SRL_SIG_reg_n_0_[1][28] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][28] ),
        .O(\SRL_SIG_reg[1][28]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__5_i_6
       (.I0(\SRL_SIG_reg_n_0_[1][27] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][27] ),
        .O(\SRL_SIG_reg[1][28]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__5_i_7
       (.I0(\SRL_SIG_reg_n_0_[1][26] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][26] ),
        .O(\SRL_SIG_reg[1][28]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__5_i_8
       (.I0(\SRL_SIG_reg_n_0_[1][25] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][25] ),
        .O(\SRL_SIG_reg[1][28]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__6_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(\SRL_SIG_reg[0][30]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry__6_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(\SRL_SIG_reg[0][30]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__6_i_3
       (.I0(\SRL_SIG_reg_n_0_[1][31] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][31] ),
        .O(\SRL_SIG_reg[1][31]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__6_i_4
       (.I0(\SRL_SIG_reg_n_0_[1][30] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][30] ),
        .O(\SRL_SIG_reg[1][31]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry__6_i_5
       (.I0(\SRL_SIG_reg_n_0_[1][29] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][29] ),
        .O(\SRL_SIG_reg[1][31]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_205_p2_carry_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry_i_5
       (.I0(\SRL_SIG_reg_n_0_[1][4] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][4] ),
        .O(\SRL_SIG_reg[1][4]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry_i_6
       (.I0(\SRL_SIG_reg_n_0_[1][3] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][3] ),
        .O(\SRL_SIG_reg[1][4]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry_i_7
       (.I0(\SRL_SIG_reg_n_0_[1][2] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][2] ),
        .O(\SRL_SIG_reg[1][4]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_205_p2_carry_i_8
       (.I0(\SRL_SIG_reg_n_0_[1][1] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][1] ),
        .O(\SRL_SIG_reg[1][4]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    \sub13_i_i_reg_810[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[1][0] ),
        .I1(\sub13_i_i_reg_810_reg[0] ),
        .I2(\sub13_i_i_reg_810_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][0] ),
        .O(D));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__0_i_1
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg_n_0_[1][7] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][7] ),
        .O(\cols_reg_773_reg[7] [3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__0_i_2
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg_n_0_[1][6] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][6] ),
        .O(\cols_reg_773_reg[7] [2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__0_i_3
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg_n_0_[1][5] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][5] ),
        .O(\cols_reg_773_reg[7] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__0_i_4
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg_n_0_[1][4] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][4] ),
        .O(\cols_reg_773_reg[7] [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(\SRL_SIG_reg_n_0_[1][11] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][11] ),
        .O(\cols_reg_773_reg[11] [3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(\SRL_SIG_reg_n_0_[1][10] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][10] ),
        .O(\cols_reg_773_reg[11] [2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg_n_0_[1][9] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][9] ),
        .O(\cols_reg_773_reg[11] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__1_i_4
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg_n_0_[1][8] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][8] ),
        .O(\cols_reg_773_reg[11] [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__2_i_1
       (.I0(Q[15]),
        .I1(\SRL_SIG_reg_n_0_[1][15] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][15] ),
        .O(\cols_reg_773_reg[15] [3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__2_i_2
       (.I0(Q[14]),
        .I1(\SRL_SIG_reg_n_0_[1][14] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][14] ),
        .O(\cols_reg_773_reg[15] [2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__2_i_3
       (.I0(Q[13]),
        .I1(\SRL_SIG_reg_n_0_[1][13] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][13] ),
        .O(\cols_reg_773_reg[15] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__2_i_4
       (.I0(Q[12]),
        .I1(\SRL_SIG_reg_n_0_[1][12] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][12] ),
        .O(\cols_reg_773_reg[15] [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__3_i_1
       (.I0(Q[19]),
        .I1(\SRL_SIG_reg_n_0_[1][19] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][19] ),
        .O(\cols_reg_773_reg[19] [3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__3_i_2
       (.I0(Q[18]),
        .I1(\SRL_SIG_reg_n_0_[1][18] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][18] ),
        .O(\cols_reg_773_reg[19] [2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__3_i_3
       (.I0(Q[17]),
        .I1(\SRL_SIG_reg_n_0_[1][17] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][17] ),
        .O(\cols_reg_773_reg[19] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__3_i_4
       (.I0(Q[16]),
        .I1(\SRL_SIG_reg_n_0_[1][16] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][16] ),
        .O(\cols_reg_773_reg[19] [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__4_i_1
       (.I0(Q[23]),
        .I1(\SRL_SIG_reg_n_0_[1][23] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][23] ),
        .O(\cols_reg_773_reg[23] [3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__4_i_2
       (.I0(Q[22]),
        .I1(\SRL_SIG_reg_n_0_[1][22] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][22] ),
        .O(\cols_reg_773_reg[23] [2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__4_i_3
       (.I0(Q[21]),
        .I1(\SRL_SIG_reg_n_0_[1][21] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][21] ),
        .O(\cols_reg_773_reg[23] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__4_i_4
       (.I0(Q[20]),
        .I1(\SRL_SIG_reg_n_0_[1][20] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][20] ),
        .O(\cols_reg_773_reg[23] [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__5_i_1
       (.I0(Q[27]),
        .I1(\SRL_SIG_reg_n_0_[1][27] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][27] ),
        .O(\cols_reg_773_reg[27] [3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__5_i_2
       (.I0(Q[26]),
        .I1(\SRL_SIG_reg_n_0_[1][26] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][26] ),
        .O(\cols_reg_773_reg[27] [2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__5_i_3
       (.I0(Q[25]),
        .I1(\SRL_SIG_reg_n_0_[1][25] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][25] ),
        .O(\cols_reg_773_reg[27] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__5_i_4
       (.I0(Q[24]),
        .I1(\SRL_SIG_reg_n_0_[1][24] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][24] ),
        .O(\cols_reg_773_reg[27] [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__6_i_1
       (.I0(Q[28]),
        .I1(\SRL_SIG_reg_n_0_[1][28] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][28] ),
        .O(\cols_reg_773_reg[28] ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry_i_1
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg_n_0_[1][3] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][3] ),
        .O(S[3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry_i_2
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg_n_0_[1][2] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][2] ),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry_i_3
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg_n_0_[1][1] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][1] ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry_i_4
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg_n_0_[1][0] ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\sub13_i_i_reg_810_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][0] ),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_16__0
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(cols_loc_channel_dout[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_17__0
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(cols_loc_channel_dout[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_18
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(cols_loc_channel_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_19
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(cols_loc_channel_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_20
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(cols_loc_channel_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_21
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(cols_loc_channel_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_22
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(cols_loc_channel_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_23
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(cols_loc_channel_dout[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_24
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(cols_loc_channel_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_25
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(cols_loc_channel_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_26
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(cols_loc_channel_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_27
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(cols_loc_channel_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_28
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(cols_loc_channel_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_29
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(cols_loc_channel_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_30
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(cols_loc_channel_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_31
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(cols_loc_channel_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_32
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\sub13_i_i_reg_810_reg[0]_0 ),
        .I2(\sub13_i_i_reg_810_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(cols_loc_channel_dout[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d3_S
   (cols_loc_c_full_n,
    cols_loc_c_empty_n,
    out,
    ap_clk,
    hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
    shiftReg_ce,
    ap_rst_n,
    internal_empty_n4_out,
    p_reg,
    ap_rst_n_inv,
    E);
  output cols_loc_c_full_n;
  output cols_loc_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  input shiftReg_ce;
  input ap_rst_n;
  input internal_empty_n4_out;
  input [31:0]p_reg;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_loc_c_empty_n;
  wire cols_loc_c_full_n;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_empty_n_i_2__11_n_0;
  wire internal_full_n_i_1__3_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire [31:0]out;
  wire [31:0]p_reg;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d3_S_shiftReg_25 U_dilation_accel_fifo_w32_d3_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .p_reg(p_reg),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(cols_loc_c_empty_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_2__11_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__2_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2__11
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .O(internal_empty_n_i_2__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(cols_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__3
       (.I0(shiftReg_addr),
        .I1(mOutPtr[1]),
        .I2(cols_loc_c_full_n),
        .I3(ap_rst_n),
        .I4(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(cols_loc_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr[0]),
        .I1(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h59AAAAA6)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr[2]),
        .I1(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w32_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d3_S_21
   (dstMat_1_c_full_n,
    dstMat_1_c_empty_n,
    out,
    ap_clk,
    hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
    shiftReg_ce,
    ap_rst_n,
    internal_empty_n4_out,
    tmp_product,
    ap_rst_n_inv,
    E);
  output dstMat_1_c_full_n;
  output dstMat_1_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  input shiftReg_ce;
  input ap_rst_n;
  input internal_empty_n4_out;
  input [31:0]tmp_product;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dstMat_1_c_empty_n;
  wire dstMat_1_c_full_n;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_empty_n_i_3__5_n_0;
  wire internal_full_n_i_1__1_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_2__1_n_0 ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [31:0]tmp_product;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d3_S_shiftReg U_dilation_accel_fifo_w32_d3_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce),
        .tmp_product(tmp_product));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(dstMat_1_c_empty_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_3__5_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_3__5
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .O(internal_empty_n_i_3__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(dstMat_1_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__1
       (.I0(shiftReg_addr),
        .I1(mOutPtr[1]),
        .I2(dstMat_1_c_full_n),
        .I3(ap_rst_n),
        .I4(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(dstMat_1_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \mOutPtr[1]_i_1__9 
       (.I0(mOutPtr[0]),
        .I1(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h59AAAAA6)) 
    \mOutPtr[2]_i_2__1 
       (.I0(mOutPtr[2]),
        .I1(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d3_S_shiftReg
   (\mOutPtr_reg[0] ,
    out,
    Q,
    shiftReg_ce,
    tmp_product,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]tmp_product;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire [31:0]tmp_product;

  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w32_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d3_S_shiftReg_25
   (\mOutPtr_reg[0] ,
    out,
    Q,
    shiftReg_ce,
    p_reg,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]p_reg;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [31:0]out;
  wire [31:0]p_reg;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_dilation_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(p_reg[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d4_S
   (out_mat_cols_c_full_n,
    out_mat_cols_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    out_mat_rows_c_empty_n,
    width,
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
    ap_rst_n_inv);
  output out_mat_cols_c_full_n;
  output out_mat_cols_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input out_mat_rows_c_empty_n;
  input [31:0]width;
  input xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__23_n_0;
  wire internal_empty_n_i_2__9_n_0;
  wire internal_empty_n_i_3__4_n_0;
  wire internal_full_n_i_1__23_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [31:0]out;
  wire out_mat_cols_c_empty_n;
  wire out_mat_cols_c_full_n;
  wire out_mat_rows_c_empty_n;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire [31:0]width;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  wire xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d4_S_shiftReg_11 U_dilation_accel_fifo_w32_d4_S_ram
       (.ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce),
        .width(width));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__23
       (.I0(internal_empty_n_i_2__9_n_0),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(out_mat_cols_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__23_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2__9
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(internal_empty_n_i_3__4_n_0),
        .O(internal_empty_n_i_2__9_n_0));
  LUT5 #(
    .INIT(32'h00008000)) 
    internal_empty_n_i_3__4
       (.I0(out_mat_cols_c_empty_n),
        .I1(Q),
        .I2(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I3(out_mat_rows_c_empty_n),
        .I4(shiftReg_ce),
        .O(internal_empty_n_i_3__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_0),
        .Q(out_mat_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__23
       (.I0(ap_rst_n),
        .I1(out_mat_cols_c_full_n),
        .I2(mOutPtr[0]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__23_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_0),
        .Q(out_mat_cols_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(out_mat_rows_c_empty_n),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I2(Q),
        .I3(out_mat_cols_c_empty_n),
        .I4(shiftReg_ce),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(out_mat_cols_c_empty_n),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(out_mat_cols_c_empty_n),
        .I4(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w32_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d4_S_4
   (out_mat_rows_c_full_n,
    out_mat_rows_c_empty_n,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    out,
    ap_clk,
    internal_empty_n_reg_1,
    ap_rst_n,
    shiftReg_ce,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    out_mat_cols_c_empty_n,
    Q,
    kernel_c_full_n,
    in_mat_cols_c_full_n,
    in_mat_rows_c_full_n,
    out_mat_cols_c_full_n,
    height,
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
    ap_rst_n_inv);
  output out_mat_rows_c_full_n;
  output out_mat_rows_c_empty_n;
  output internal_empty_n_reg_0;
  output internal_full_n_reg_0;
  output [31:0]out;
  input ap_clk;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input shiftReg_ce;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input out_mat_cols_c_empty_n;
  input [0:0]Q;
  input kernel_c_full_n;
  input in_mat_cols_c_full_n;
  input in_mat_rows_c_full_n;
  input out_mat_cols_c_full_n;
  input [31:0]height;
  input xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]height;
  wire in_mat_cols_c_full_n;
  wire in_mat_rows_c_full_n;
  wire internal_empty_n_i_1__22_n_0;
  wire internal_empty_n_i_2__8_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__22_n_0;
  wire internal_full_n_i_2__5_n_0;
  wire internal_full_n_reg_0;
  wire kernel_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [31:0]out;
  wire out_mat_cols_c_empty_n;
  wire out_mat_cols_c_full_n;
  wire out_mat_rows_c_empty_n;
  wire out_mat_rows_c_full_n;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  wire xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d4_S_shiftReg U_dilation_accel_fifo_w32_d4_S_ram
       (.ap_clk(ap_clk),
        .height(height),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__22
       (.I0(internal_empty_n_i_2__8_n_0),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(out_mat_rows_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__22_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2__8
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(internal_empty_n_reg_1),
        .O(internal_empty_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_0),
        .Q(out_mat_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__22
       (.I0(ap_rst_n),
        .I1(out_mat_rows_c_full_n),
        .I2(mOutPtr[0]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_i_2__5_n_0),
        .O(internal_full_n_i_1__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    internal_full_n_i_2__5
       (.I0(out_mat_rows_c_empty_n),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I2(out_mat_cols_c_empty_n),
        .I3(Q),
        .O(internal_full_n_i_2__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    internal_full_n_i_2__6
       (.I0(out_mat_rows_c_empty_n),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I2(Q),
        .I3(out_mat_cols_c_empty_n),
        .O(internal_empty_n_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_0),
        .Q(out_mat_rows_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(out_mat_rows_c_empty_n),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I2(out_mat_cols_c_empty_n),
        .I3(Q),
        .I4(shiftReg_ce),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .I3(out_mat_rows_c_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .I4(out_mat_rows_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    start_once_reg_i_2__0
       (.I0(out_mat_rows_c_full_n),
        .I1(kernel_c_full_n),
        .I2(in_mat_cols_c_full_n),
        .I3(in_mat_rows_c_full_n),
        .I4(out_mat_cols_c_full_n),
        .O(internal_full_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d4_S_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    shiftReg_ce,
    height,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [31:0]height;
  input ap_clk;

  wire ap_clk;
  wire [31:0]height;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w32_d4_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d4_S_shiftReg_11
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    shiftReg_ce,
    width,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [31:0]width;
  input ap_clk;

  wire ap_clk;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [31:0]width;

  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_dilation_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w64_d3_S
   (kernel_c_full_n,
    kernel_c_empty_n,
    internal_empty_n_reg_0,
    out,
    ap_clk,
    ap_start,
    internal_full_n_reg_0,
    in_mat_rows_c9_empty_n,
    in_mat_cols_c10_empty_n,
    dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read,
    shiftReg_ce,
    ap_rst_n,
    Q,
    in,
    ap_rst_n_inv);
  output kernel_c_full_n;
  output kernel_c_empty_n;
  output internal_empty_n_reg_0;
  output [63:0]out;
  input ap_clk;
  input ap_start;
  input internal_full_n_reg_0;
  input in_mat_rows_c9_empty_n;
  input in_mat_cols_c10_empty_n;
  input dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read;
  input shiftReg_ce;
  input ap_rst_n;
  input [0:0]Q;
  input [63:0]in;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read;
  wire [63:0]in;
  wire in_mat_cols_c10_empty_n;
  wire in_mat_rows_c9_empty_n;
  wire internal_empty_n_i_1__20_n_0;
  wire internal_empty_n_i_2__10_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__20_n_0;
  wire internal_full_n_i_2__4_n_0;
  wire internal_full_n_reg_0;
  wire kernel_c_empty_n;
  wire kernel_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [63:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w64_d3_S_shiftReg U_dilation_accel_fifo_w64_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(kernel_c_empty_n),
        .I1(ap_start),
        .I2(internal_full_n_reg_0),
        .I3(in_mat_rows_c9_empty_n),
        .I4(in_mat_cols_c10_empty_n),
        .O(internal_empty_n_reg_0));
  LUT5 #(
    .INIT(32'hFBF00000)) 
    internal_empty_n_i_1__20
       (.I0(internal_empty_n_i_2__10_n_0),
        .I1(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read),
        .I2(shiftReg_ce),
        .I3(kernel_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__20_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__10
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_0),
        .Q(kernel_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__20
       (.I0(ap_rst_n),
        .I1(kernel_c_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_i_2__4_n_0),
        .O(internal_full_n_i_1__20_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    internal_full_n_i_2__4
       (.I0(kernel_c_empty_n),
        .I1(ap_start),
        .I2(internal_full_n_reg_0),
        .I3(in_mat_rows_c9_empty_n),
        .I4(in_mat_cols_c10_empty_n),
        .I5(Q),
        .O(internal_full_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_0),
        .Q(kernel_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_c_empty_n),
        .I1(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read),
        .I3(kernel_c_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(dilate_0_0_32_32_2_3_3_1_1_U0_p_kernel_read),
        .I4(kernel_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w64_d3_S_shiftReg
   (\mOutPtr_reg[0] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [63:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [63:0]in;
  input ap_clk;

  wire ap_clk;
  wire [63:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [63:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__4 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][32]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][32]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][33]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][33]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][34]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][35]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][35]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][36]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][36]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][37]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][37]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][38]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][38]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][39]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][39]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][40]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][40]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][41]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][41]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][42]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][42]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][43]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][43]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][44]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][44]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][45]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][45]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][46]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][46]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][47]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][47]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][48]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][48]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][49]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][49]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][50]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][50]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][51]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][51]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][52]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][52]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][53]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][53]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][54]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][54]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][55]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][55]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][56]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][56]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][57]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][57]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][58]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][58]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][59]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][59]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][60]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][60]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][61]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][61]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][62]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][62]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(out[62]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][63]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][63]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(out[63]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_c_U/U_dilation_accel_fifo_w64_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w8_d2_S
   (in_mat_data_full_n,
    in_mat_data_empty_n,
    DIADI,
    \mOutPtr_reg[1]_0 ,
    \cmp_i_i115_i_reg_1170_reg[0] ,
    in_mat_data_dout,
    ap_clk,
    buf_V_0_address1142_out__0,
    buf_V_1_address11__0,
    cmp_i_i115_i_reg_1170,
    ap_rst_n,
    dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    E,
    D);
  output in_mat_data_full_n;
  output in_mat_data_empty_n;
  output [7:0]DIADI;
  output [7:0]\mOutPtr_reg[1]_0 ;
  output [7:0]\cmp_i_i115_i_reg_1170_reg[0] ;
  output [7:0]in_mat_data_dout;
  input ap_clk;
  input buf_V_0_address1142_out__0;
  input buf_V_1_address11__0;
  input cmp_i_i115_i_reg_1170;
  input ap_rst_n;
  input dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_V_0_address1142_out__0;
  wire buf_V_1_address11__0;
  wire cmp_i_i115_i_reg_1170;
  wire [7:0]\cmp_i_i115_i_reg_1170_reg[0] ;
  wire dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read;
  wire [7:0]in_mat_data_dout;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire internal_empty_n_i_1__15_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__15_n_0;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [7:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w8_d2_S_shiftReg_13 U_dilation_accel_fifo_w8_d2_S_ram
       (.D(D),
        .DIADI(DIADI),
        .E(E),
        .ap_clk(ap_clk),
        .buf_V_0_address1142_out__0(buf_V_0_address1142_out__0),
        .buf_V_1_address11__0(buf_V_1_address11__0),
        .cmp_i_i115_i_reg_1170(cmp_i_i115_i_reg_1170),
        .\cmp_i_i115_i_reg_1170_reg[0] (\cmp_i_i115_i_reg_1170_reg[0] ),
        .in_mat_data_dout(in_mat_data_dout),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ),
        .ram_reg(\mOutPtr_reg_n_0_[1] ),
        .ram_reg_0(\mOutPtr_reg_n_0_[0] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__15
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(in_mat_data_empty_n),
        .I3(dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_0),
        .Q(in_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__15
       (.I0(internal_full_n),
        .I1(in_mat_data_full_n),
        .I2(ap_rst_n),
        .I3(dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read),
        .I4(in_mat_data_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_0),
        .Q(in_mat_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__9 
       (.I0(in_mat_data_empty_n),
        .I1(dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read),
        .I3(in_mat_data_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w8_d2_S_3
   (\mOutPtr_reg[0]_0 ,
    out_mat_data_full_n,
    out_mat_data_empty_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    \SRL_SIG_reg[1][7] ,
    \mOutPtr_reg[1]_1 ,
    \mOutPtr_reg[1]_2 ,
    \SRL_SIG_reg[1][0] ,
    shiftReg_addr,
    \SRL_SIG_reg[1][7]_0 ,
    D,
    \mOutPtr_reg[1]_3 ,
    \mOutPtr_reg[1]_4 ,
    \mOutPtr_reg[1]_5 ,
    \mOutPtr_reg[1]_6 ,
    \mOutPtr_reg[1]_7 ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    trunc_ln414_2_reg_872,
    icmp_ln414_1_reg_864,
    mOutPtr110_out,
    \mOutPtr_reg[1]_8 ,
    ap_rst_n,
    E,
    \SRL_SIG_reg[0][7] );
  output \mOutPtr_reg[0]_0 ;
  output out_mat_data_full_n;
  output out_mat_data_empty_n;
  output \mOutPtr_reg[1]_0 ;
  output [1:0]Q;
  output [1:0]\SRL_SIG_reg[1][7] ;
  output \mOutPtr_reg[1]_1 ;
  output \mOutPtr_reg[1]_2 ;
  output \SRL_SIG_reg[1][0] ;
  output shiftReg_addr;
  output \SRL_SIG_reg[1][7]_0 ;
  output [7:0]D;
  output [0:0]\mOutPtr_reg[1]_3 ;
  output \mOutPtr_reg[1]_4 ;
  output \mOutPtr_reg[1]_5 ;
  output \mOutPtr_reg[1]_6 ;
  output \mOutPtr_reg[1]_7 ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input [1:0]trunc_ln414_2_reg_872;
  input icmp_ln414_1_reg_864;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_8 ;
  input ap_rst_n;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[1][0] ;
  wire [1:0]\SRL_SIG_reg[1][7] ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire icmp_ln414_1_reg_864;
  wire internal_empty_n_i_1__18_n_0;
  wire internal_full_n_i_1__18_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg[1]_2 ;
  wire [0:0]\mOutPtr_reg[1]_3 ;
  wire \mOutPtr_reg[1]_4 ;
  wire \mOutPtr_reg[1]_5 ;
  wire \mOutPtr_reg[1]_6 ;
  wire \mOutPtr_reg[1]_7 ;
  wire \mOutPtr_reg[1]_8 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire out_mat_data_empty_n;
  wire out_mat_data_full_n;
  wire shiftReg_addr;
  wire [1:0]trunc_ln414_2_reg_872;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w8_d2_S_shiftReg U_dilation_accel_fifo_w8_d2_S_ram
       (.D(D),
        .E(E),
        .Q(\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[0][7]_0 (Q),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7]_0 ),
        .ap_clk(ap_clk),
        .icmp_ln414_1_reg_864(icmp_ln414_1_reg_864),
        .\lshr_ln674_1_reg_955_reg[6] (\mOutPtr_reg_n_0_[1] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_1 ),
        .\mOutPtr_reg[1]_1 (\mOutPtr_reg[1]_2 ),
        .\mOutPtr_reg[1]_2 (\mOutPtr_reg[1]_3 ),
        .\mOutPtr_reg[1]_3 (\mOutPtr_reg[1]_4 ),
        .\mOutPtr_reg[1]_4 (\mOutPtr_reg[1]_5 ),
        .\mOutPtr_reg[1]_5 (\mOutPtr_reg[1]_6 ),
        .\mOutPtr_reg[1]_6 (\mOutPtr_reg[1]_7 ),
        .shiftReg_addr(shiftReg_addr),
        .\tmp_V_reg_933_reg[7] (\mOutPtr_reg[0]_0 ),
        .trunc_ln414_2_reg_872(trunc_ln414_2_reg_872));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__18
       (.I0(out_mat_data_empty_n),
        .I1(\mOutPtr_reg[1]_8 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_0),
        .Q(out_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__18
       (.I0(\mOutPtr_reg[1]_8 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(out_mat_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_0),
        .Q(out_mat_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_8 ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \shl_ln414_2_reg_938[31]_i_3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(shiftReg_addr));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w8_d2_S_shiftReg
   (\mOutPtr_reg[1] ,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    Q,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    D,
    \mOutPtr_reg[1]_2 ,
    \mOutPtr_reg[1]_3 ,
    \mOutPtr_reg[1]_4 ,
    \mOutPtr_reg[1]_5 ,
    \mOutPtr_reg[1]_6 ,
    \lshr_ln674_1_reg_955_reg[6] ,
    \tmp_V_reg_933_reg[7] ,
    trunc_ln414_2_reg_872,
    shiftReg_addr,
    icmp_ln414_1_reg_864,
    E,
    \SRL_SIG_reg[0][7]_1 ,
    ap_clk);
  output \mOutPtr_reg[1] ;
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[1]_1 ;
  output \SRL_SIG_reg[1][0]_0 ;
  output [1:0]Q;
  output [1:0]\SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output [7:0]D;
  output [0:0]\mOutPtr_reg[1]_2 ;
  output \mOutPtr_reg[1]_3 ;
  output \mOutPtr_reg[1]_4 ;
  output \mOutPtr_reg[1]_5 ;
  output \mOutPtr_reg[1]_6 ;
  input \lshr_ln674_1_reg_955_reg[6] ;
  input \tmp_V_reg_933_reg[7] ;
  input [1:0]trunc_ln414_2_reg_872;
  input shiftReg_addr;
  input icmp_ln414_1_reg_864;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7]_1 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_1 ;
  wire [6:1]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire [6:1]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire icmp_ln414_1_reg_864;
  wire \lshr_ln674_1_reg_955_reg[6] ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire [0:0]\mOutPtr_reg[1]_2 ;
  wire \mOutPtr_reg[1]_3 ;
  wire \mOutPtr_reg[1]_4 ;
  wire \mOutPtr_reg[1]_5 ;
  wire \mOutPtr_reg[1]_6 ;
  wire shiftReg_addr;
  wire \tmp_V_reg_933_reg[7] ;
  wire [1:0]trunc_ln414_2_reg_872;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_1 [0]),
        .Q(\SRL_SIG_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_1 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_1 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_1 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_1 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_1 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_1 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_1 [7]),
        .Q(\SRL_SIG_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \lshr_ln674_1_reg_955[0]_i_1 
       (.I0(\lshr_ln674_1_reg_955_reg[6] ),
        .I1(\tmp_V_reg_933_reg[7] ),
        .I2(\SRL_SIG_reg[0][7]_0 [0]),
        .I3(Q[0]),
        .I4(trunc_ln414_2_reg_872[0]),
        .O(\mOutPtr_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \lshr_ln674_1_reg_955[1]_i_1 
       (.I0(\lshr_ln674_1_reg_955_reg[6] ),
        .I1(\tmp_V_reg_933_reg[7] ),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(trunc_ln414_2_reg_872[0]),
        .O(\mOutPtr_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \lshr_ln674_1_reg_955[2]_i_1 
       (.I0(\lshr_ln674_1_reg_955_reg[6] ),
        .I1(\tmp_V_reg_933_reg[7] ),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(trunc_ln414_2_reg_872[0]),
        .O(\mOutPtr_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \lshr_ln674_1_reg_955[3]_i_1 
       (.I0(\lshr_ln674_1_reg_955_reg[6] ),
        .I1(\tmp_V_reg_933_reg[7] ),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(trunc_ln414_2_reg_872[0]),
        .O(\mOutPtr_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \lshr_ln674_1_reg_955[4]_i_1 
       (.I0(\lshr_ln674_1_reg_955_reg[6] ),
        .I1(\tmp_V_reg_933_reg[7] ),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(trunc_ln414_2_reg_872[0]),
        .O(\mOutPtr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \lshr_ln674_1_reg_955[5]_i_1 
       (.I0(\lshr_ln674_1_reg_955_reg[6] ),
        .I1(\tmp_V_reg_933_reg[7] ),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(trunc_ln414_2_reg_872[0]),
        .O(\mOutPtr_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \lshr_ln674_1_reg_955[6]_i_1 
       (.I0(\lshr_ln674_1_reg_955_reg[6] ),
        .I1(\tmp_V_reg_933_reg[7] ),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(trunc_ln414_2_reg_872[0]),
        .O(\mOutPtr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \lshr_ln674_1_reg_955[7]_i_2 
       (.I0(\lshr_ln674_1_reg_955_reg[6] ),
        .I1(\tmp_V_reg_933_reg[7] ),
        .I2(\SRL_SIG_reg[0][7]_0 [1]),
        .I3(Q[1]),
        .I4(trunc_ln414_2_reg_872[0]),
        .O(\mOutPtr_reg[1]_6 ));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \shl_ln414_2_reg_938[15]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][7]_0 [1]),
        .I2(shiftReg_addr),
        .I3(trunc_ln414_2_reg_872[0]),
        .I4(trunc_ln414_2_reg_872[1]),
        .I5(icmp_ln414_1_reg_864),
        .O(\SRL_SIG_reg[1][7]_0 ));
  LUT6 #(
    .INIT(64'h0000AC0000000000)) 
    \shl_ln414_2_reg_938[23]_i_1 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][7]_0 [0]),
        .I2(shiftReg_addr),
        .I3(trunc_ln414_2_reg_872[0]),
        .I4(trunc_ln414_2_reg_872[1]),
        .I5(icmp_ln414_1_reg_864),
        .O(\SRL_SIG_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_933[0]_i_1 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][7]_0 [0]),
        .I2(\tmp_V_reg_933_reg[7] ),
        .I3(\lshr_ln674_1_reg_955_reg[6] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_933[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\tmp_V_reg_933_reg[7] ),
        .I3(\lshr_ln674_1_reg_955_reg[6] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_933[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\tmp_V_reg_933_reg[7] ),
        .I3(\lshr_ln674_1_reg_955_reg[6] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_933[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\tmp_V_reg_933_reg[7] ),
        .I3(\lshr_ln674_1_reg_955_reg[6] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_933[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\tmp_V_reg_933_reg[7] ),
        .I3(\lshr_ln674_1_reg_955_reg[6] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_933[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\tmp_V_reg_933_reg[7] ),
        .I3(\lshr_ln674_1_reg_955_reg[6] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_933[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\tmp_V_reg_933_reg[7] ),
        .I3(\lshr_ln674_1_reg_955_reg[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_933[7]_i_2 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][7]_0 [1]),
        .I2(\tmp_V_reg_933_reg[7] ),
        .I3(\lshr_ln674_1_reg_955_reg[6] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "dilation_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w8_d2_S_shiftReg_13
   (DIADI,
    \mOutPtr_reg[1] ,
    \cmp_i_i115_i_reg_1170_reg[0] ,
    in_mat_data_dout,
    buf_V_0_address1142_out__0,
    ram_reg,
    ram_reg_0,
    buf_V_1_address11__0,
    cmp_i_i115_i_reg_1170,
    E,
    D,
    ap_clk);
  output [7:0]DIADI;
  output [7:0]\mOutPtr_reg[1] ;
  output [7:0]\cmp_i_i115_i_reg_1170_reg[0] ;
  output [7:0]in_mat_data_dout;
  input buf_V_0_address1142_out__0;
  input ram_reg;
  input ram_reg_0;
  input buf_V_1_address11__0;
  input cmp_i_i115_i_reg_1170;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire buf_V_0_address1142_out__0;
  wire buf_V_1_address11__0;
  wire cmp_i_i115_i_reg_1170;
  wire [7:0]\cmp_i_i115_i_reg_1170_reg[0] ;
  wire [7:0]in_mat_data_dout;
  wire [7:0]\mOutPtr_reg[1] ;
  wire ram_reg;
  wire ram_reg_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(in_mat_data_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(in_mat_data_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(in_mat_data_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(in_mat_data_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(in_mat_data_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(in_mat_data_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(in_mat_data_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[7]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0),
        .I3(ram_reg),
        .O(in_mat_data_dout[7]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_10
       (.I0(buf_V_0_address1142_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\SRL_SIG_reg[1]_1 [5]),
        .O(DIADI[5]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_10__0
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [4]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_11
       (.I0(buf_V_0_address1142_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .O(DIADI[4]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_11__0
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [3]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_12
       (.I0(buf_V_0_address1142_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\SRL_SIG_reg[1]_1 [3]),
        .O(DIADI[3]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_12__0
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [2]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_13
       (.I0(buf_V_0_address1142_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .O(DIADI[2]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_13__0
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [1]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_14
       (.I0(buf_V_0_address1142_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[1]_1 [1]),
        .O(DIADI[1]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_14__0
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [0]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_15__0
       (.I0(buf_V_0_address1142_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_2__1
       (.I0(cmp_i_i115_i_reg_1170),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\SRL_SIG_reg[1]_1 [7]),
        .O(\cmp_i_i115_i_reg_1170_reg[0] [7]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_3__1
       (.I0(cmp_i_i115_i_reg_1170),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .O(\cmp_i_i115_i_reg_1170_reg[0] [6]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_4__1
       (.I0(cmp_i_i115_i_reg_1170),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\SRL_SIG_reg[1]_1 [5]),
        .O(\cmp_i_i115_i_reg_1170_reg[0] [5]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_5__1
       (.I0(cmp_i_i115_i_reg_1170),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .O(\cmp_i_i115_i_reg_1170_reg[0] [4]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_6__1
       (.I0(cmp_i_i115_i_reg_1170),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\SRL_SIG_reg[1]_1 [3]),
        .O(\cmp_i_i115_i_reg_1170_reg[0] [3]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_7__0
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [7]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_7__1
       (.I0(cmp_i_i115_i_reg_1170),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .O(\cmp_i_i115_i_reg_1170_reg[0] [2]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_8
       (.I0(buf_V_0_address1142_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\SRL_SIG_reg[1]_1 [7]),
        .O(DIADI[7]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_8__0
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [6]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_8__1
       (.I0(cmp_i_i115_i_reg_1170),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[1]_1 [1]),
        .O(\cmp_i_i115_i_reg_1170_reg[0] [1]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_9
       (.I0(buf_V_0_address1142_out__0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .O(DIADI[6]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_9__0
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(buf_V_1_address11__0),
        .O(\mOutPtr_reg[1] [5]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_9__1
       (.I0(cmp_i_i115_i_reg_1170),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .O(\cmp_i_i115_i_reg_1170_reg[0] [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_gmem3_m_axi
   (ap_rst_n_inv,
    full_n_reg,
    m_axi_gmem3_ARADDR,
    Q,
    E,
    gmem3_ARREADY,
    \data_p1_reg[7] ,
    \state_reg[0] ,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    ap_rst_n,
    m_axi_gmem3_RVALID,
    \state_reg[1] ,
    ap_clk,
    D,
    m_axi_gmem3_RRESP,
    \data_p2_reg[63] ,
    m_axi_gmem3_ARREADY,
    s_ready_t_reg,
    s_ready_t_reg_0,
    \state_reg[1]_0 );
  output ap_rst_n_inv;
  output full_n_reg;
  output [61:0]m_axi_gmem3_ARADDR;
  output [3:0]Q;
  output [0:0]E;
  output gmem3_ARREADY;
  output [7:0]\data_p1_reg[7] ;
  output [0:0]\state_reg[0] ;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  input ap_rst_n;
  input m_axi_gmem3_RVALID;
  input [1:0]\state_reg[1] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem3_RRESP;
  input [63:0]\data_p2_reg[63] ;
  input m_axi_gmem3_ARREADY;
  input s_ready_t_reg;
  input s_ready_t_reg_0;
  input \state_reg[1]_0 ;

  wire [32:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [7:0]\data_p1_reg[7] ;
  wire [63:0]\data_p2_reg[63] ;
  wire full_n_reg;
  wire gmem3_ARREADY;
  wire [61:0]m_axi_gmem3_ARADDR;
  wire m_axi_gmem3_ARREADY;
  wire [1:0]m_axi_gmem3_RRESP;
  wire m_axi_gmem3_RVALID;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [0:0]\state_reg[0] ;
  wire [1:0]\state_reg[1] ;
  wire \state_reg[1]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_gmem3_m_axi_read bus_read
       (.D(D),
        .E(E),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\data_p1_reg[7] (\data_p1_reg[7] ),
        .\data_p2_reg[63] (\data_p2_reg[63] ),
        .full_n_reg(full_n_reg),
        .m_axi_gmem3_ARADDR(m_axi_gmem3_ARADDR),
        .m_axi_gmem3_ARREADY(m_axi_gmem3_ARREADY),
        .m_axi_gmem3_RRESP(m_axi_gmem3_RRESP),
        .m_axi_gmem3_RVALID(m_axi_gmem3_RVALID),
        .out_BUS_ARLEN(Q),
        .s_ready_t_reg(gmem3_ARREADY),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .\state_reg[0] (\state_reg[0] ),
        .\state_reg[1] (\state_reg[1] ),
        .\state_reg[1]_0 (\state_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "dilation_accel_gmem3_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_gmem3_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    SR,
    S,
    Q,
    \mOutPtr_reg[6]_0 ,
    DI,
    \dout_buf_reg[16]_0 ,
    \dout_buf_reg[34]_0 ,
    \dout_buf_reg[17]_0 ,
    \dout_buf_reg[18]_0 ,
    \dout_buf_reg[19]_0 ,
    \dout_buf_reg[20]_0 ,
    \dout_buf_reg[21]_0 ,
    \dout_buf_reg[22]_0 ,
    \dout_buf_reg[23]_0 ,
    \bus_wide_gen.data_buf01_in ,
    ap_clk,
    D,
    m_axi_gmem3_RRESP,
    m_axi_gmem3_RVALID,
    ap_rst_n,
    \bus_wide_gen.last_split ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf1__0 ,
    \mOutPtr_reg[7]_0 );
  output full_n_reg_0;
  output beat_valid;
  output [0:0]SR;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\mOutPtr_reg[6]_0 ;
  output [0:0]DI;
  output \dout_buf_reg[16]_0 ;
  output [32:0]\dout_buf_reg[34]_0 ;
  output \dout_buf_reg[17]_0 ;
  output \dout_buf_reg[18]_0 ;
  output \dout_buf_reg[19]_0 ;
  output \dout_buf_reg[20]_0 ;
  output \dout_buf_reg[21]_0 ;
  output \dout_buf_reg[22]_0 ;
  output \dout_buf_reg[23]_0 ;
  output [7:0]\bus_wide_gen.data_buf01_in ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem3_RRESP;
  input m_axi_gmem3_RVALID;
  input ap_rst_n;
  input \bus_wide_gen.last_split ;
  input [1:0]\bus_wide_gen.data_buf_reg[8] ;
  input \bus_wide_gen.data_buf1__0 ;
  input [6:0]\mOutPtr_reg[7]_0 ;

  wire [32:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire [1:0]\bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.last_split ;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[34]_i_2_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire \dout_buf_reg[16]_0 ;
  wire \dout_buf_reg[17]_0 ;
  wire \dout_buf_reg[18]_0 ;
  wire \dout_buf_reg[19]_0 ;
  wire \dout_buf_reg[20]_0 ;
  wire \dout_buf_reg[21]_0 ;
  wire \dout_buf_reg[22]_0 ;
  wire \dout_buf_reg[23]_0 ;
  wire [32:0]\dout_buf_reg[34]_0 ;
  wire dout_valid_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_3_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire [7:6]mOutPtr_reg;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire [6:0]\mOutPtr_reg[7]_0 ;
  wire [1:0]m_axi_gmem3_RRESP;
  wire m_axi_gmem3_RVALID;
  wire mem_reg_i_10_n_0;
  wire mem_reg_i_11_n_0;
  wire mem_reg_i_12_n_0;
  wire mem_reg_i_13_n_0;
  wire mem_reg_i_14_n_0;
  wire mem_reg_i_9_n_0;
  wire mem_reg_n_32;
  wire mem_reg_n_33;
  wire p_1_in;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_3_n_0 ;
  wire \waddr[7]_i_4_n_0 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(\dout_buf_reg[34]_0 [0]),
        .I1(\dout_buf_reg[34]_0 [16]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [24]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [8]),
        .O(\bus_wide_gen.data_buf01_in [0]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(\dout_buf_reg[34]_0 [18]),
        .I1(\dout_buf_reg[34]_0 [26]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [10]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[18]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(\dout_buf_reg[34]_0 [19]),
        .I1(\dout_buf_reg[34]_0 [27]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [11]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(\dout_buf_reg[34]_0 [20]),
        .I1(\dout_buf_reg[34]_0 [28]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [12]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(\dout_buf_reg[34]_0 [21]),
        .I1(\dout_buf_reg[34]_0 [29]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [13]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(\dout_buf_reg[34]_0 [22]),
        .I1(\dout_buf_reg[34]_0 [30]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [14]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[15]_i_4 
       (.I0(\dout_buf_reg[34]_0 [23]),
        .I1(\dout_buf_reg[34]_0 [31]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [15]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(\dout_buf_reg[34]_0 [1]),
        .I1(\dout_buf_reg[34]_0 [17]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [25]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [9]),
        .O(\bus_wide_gen.data_buf01_in [1]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(\dout_buf_reg[34]_0 [2]),
        .I1(\dout_buf_reg[34]_0 [18]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [26]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [10]),
        .O(\bus_wide_gen.data_buf01_in [2]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(\dout_buf_reg[34]_0 [3]),
        .I1(\dout_buf_reg[34]_0 [19]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [27]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [11]),
        .O(\bus_wide_gen.data_buf01_in [3]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(\dout_buf_reg[34]_0 [4]),
        .I1(\dout_buf_reg[34]_0 [20]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [28]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [12]),
        .O(\bus_wide_gen.data_buf01_in [4]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(\dout_buf_reg[34]_0 [5]),
        .I1(\dout_buf_reg[34]_0 [21]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [29]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [13]),
        .O(\bus_wide_gen.data_buf01_in [5]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(\dout_buf_reg[34]_0 [6]),
        .I1(\dout_buf_reg[34]_0 [22]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [30]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [14]),
        .O(\bus_wide_gen.data_buf01_in [6]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(\dout_buf_reg[34]_0 [7]),
        .I1(\dout_buf_reg[34]_0 [23]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [31]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [15]),
        .O(\bus_wide_gen.data_buf01_in [7]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(\dout_buf_reg[34]_0 [16]),
        .I1(\dout_buf_reg[34]_0 [24]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [8]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(\dout_buf_reg[34]_0 [17]),
        .I1(\dout_buf_reg[34]_0 [25]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [9]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \dout_buf[34]_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_n_0),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_0 ),
        .Q(\dout_buf_reg[34]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(\bus_wide_gen.last_split ),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FFFE00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(Q[4]),
        .I2(empty_n_i_3__0_n_0),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__0
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(m_axi_gmem3_RVALID),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__2
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(mOutPtr_reg[7]),
        .I3(mOutPtr_reg[6]),
        .I4(full_n_i_3_n_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[7]_i_1 
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem3_RVALID),
        .I2(pop),
        .O(\mOutPtr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[7]_0 [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[7]_0 [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[7]_0 [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[7]_0 [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[7]_0 [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[7]_0 [5]),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[7]_0 [6]),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem3_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_32,mem_reg_n_33}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem3_RVALID,m_axi_gmem3_RVALID,m_axi_gmem3_RVALID,m_axi_gmem3_RVALID}));
  LUT6 #(
    .INIT(64'h6666AAAAAAA2AAAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_0),
        .I3(mem_reg_i_10_n_0),
        .I4(pop),
        .I5(mem_reg_i_11_n_0),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_10
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(mem_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_11
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    mem_reg_i_12
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[3]),
        .I3(raddr[2]),
        .I4(mem_reg_i_14_n_0),
        .O(mem_reg_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_13
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_13_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_14
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'h3333CCCCCCC4CCCC)) 
    mem_reg_i_2
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_0),
        .I3(mem_reg_i_10_n_0),
        .I4(pop),
        .I5(mem_reg_i_11_n_0),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h38B0)) 
    mem_reg_i_3
       (.I0(mem_reg_i_12_n_0),
        .I1(pop),
        .I2(raddr[5]),
        .I3(mem_reg_i_13_n_0),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hB0B038B0B0B0B0B0)) 
    mem_reg_i_4
       (.I0(mem_reg_i_12_n_0),
        .I1(pop),
        .I2(raddr[4]),
        .I3(raddr[2]),
        .I4(mem_reg_i_9_n_0),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h38B0B0B0B0B0B0B0)) 
    mem_reg_i_5
       (.I0(mem_reg_i_12_n_0),
        .I1(pop),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'hF0F0FFFF0F070000)) 
    mem_reg_i_6
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_0),
        .I3(mem_reg_i_10_n_0),
        .I4(pop),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h6A)) 
    mem_reg_i_7
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_9
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_0_out_carry_i_1
       (.I0(m_axi_gmem3_RVALID),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem3_RVALID),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(show_ahead_i_2_n_0),
        .I4(Q[0]),
        .I5(pop),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    show_ahead_i_2
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem3_RVALID),
        .I4(mOutPtr_reg[6]),
        .I5(mOutPtr_reg[7]),
        .O(show_ahead_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem3_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_gmem3_m_axi_fifo
   (fifo_burst_ready,
    \q_reg[11]_0 ,
    ap_rst_n_0,
    \bus_wide_gen.last_split ,
    D,
    \bus_wide_gen.data_buf1__0 ,
    in,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    pout17_out,
    sel,
    \q_reg[11]_1 ,
    \q_reg[11]_2 ,
    \could_multi_bursts.loop_cnt_reg[2] ,
    s_ready_t_reg,
    SR,
    ap_clk,
    ap_rst_n,
    \bus_wide_gen.data_buf_reg[15] ,
    Q,
    \pout_reg[3] ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf01_in ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    beat_valid,
    \pout_reg[3]_0 ,
    \pout_reg[3]_1 ,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.len_cnt_reg[7] ,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[17] ,
    \bus_wide_gen.data_buf_reg[18] ,
    \bus_wide_gen.data_buf_reg[19] ,
    \bus_wide_gen.data_buf_reg[20] ,
    \bus_wide_gen.data_buf_reg[21] ,
    \bus_wide_gen.data_buf_reg[22] ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.len_cnt_reg[0] ,
    \could_multi_bursts.next_loop ,
    m_axi_gmem3_ARREADY,
    data_vld_reg_0,
    data_vld_reg_1,
    fifo_rctl_ready,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \q_reg[11]_3 ,
    rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg );
  output fifo_burst_ready;
  output \q_reg[11]_0 ;
  output [0:0]ap_rst_n_0;
  output \bus_wide_gen.last_split ;
  output [23:0]D;
  output \bus_wide_gen.data_buf1__0 ;
  output [3:0]in;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[5] ;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output pout17_out;
  output sel;
  output [1:0]\q_reg[11]_1 ;
  output \q_reg[11]_2 ;
  output \could_multi_bursts.loop_cnt_reg[2] ;
  output s_ready_t_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \bus_wide_gen.data_buf_reg[15] ;
  input [15:0]Q;
  input [32:0]\pout_reg[3] ;
  input \bus_wide_gen.data_buf_reg[14] ;
  input \bus_wide_gen.data_buf_reg[13] ;
  input \bus_wide_gen.data_buf_reg[12] ;
  input \bus_wide_gen.data_buf_reg[11] ;
  input \bus_wide_gen.data_buf_reg[10] ;
  input \bus_wide_gen.data_buf_reg[9] ;
  input \bus_wide_gen.data_buf_reg[8] ;
  input [7:0]\bus_wide_gen.data_buf01_in ;
  input [9:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input \q_reg[9]_0 ;
  input \q_reg[8]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input beat_valid;
  input \pout_reg[3]_0 ;
  input \pout_reg[3]_1 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input [7:0]\bus_wide_gen.len_cnt_reg[7] ;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[17] ;
  input \bus_wide_gen.data_buf_reg[18] ;
  input \bus_wide_gen.data_buf_reg[19] ;
  input \bus_wide_gen.data_buf_reg[20] ;
  input \bus_wide_gen.data_buf_reg[21] ;
  input \bus_wide_gen.data_buf_reg[22] ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.len_cnt_reg[0] ;
  input \could_multi_bursts.next_loop ;
  input m_axi_gmem3_ARREADY;
  input data_vld_reg_0;
  input data_vld_reg_1;
  input fifo_rctl_ready;
  input [5:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  input [1:0]\q_reg[11]_3 ;
  input rdata_ack_t;
  input \bus_wide_gen.rdata_valid_t_reg ;

  wire [23:0]D;
  wire [15:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire beat_valid;
  wire burst_valid;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf[15]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[17] ;
  wire \bus_wide_gen.data_buf_reg[18] ;
  wire \bus_wide_gen.data_buf_reg[19] ;
  wire \bus_wide_gen.data_buf_reg[20] ;
  wire \bus_wide_gen.data_buf_reg[21] ;
  wire \bus_wide_gen.data_buf_reg[22] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.last_beat__0 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt_reg[0] ;
  wire [7:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire \bus_wide_gen.next_split__0 ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [1:0]\bus_wide_gen.split_cnt__5 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_6_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [1:0]\bus_wide_gen.tail_split ;
  wire [11:8]\bus_wide_gen.tmp_burst_info ;
  wire [9:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [5:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[2] ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire data_vld_reg_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_i_4_n_0;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2_n_0;
  wire [3:0]in;
  wire m_axi_gmem3_ARREADY;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire p_27_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire [32:0]\pout_reg[3] ;
  wire \pout_reg[3]_0 ;
  wire \pout_reg[3]_1 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire \q_reg[11]_0 ;
  wire [1:0]\q_reg[11]_1 ;
  wire \q_reg[11]_2 ;
  wire [1:0]\q_reg[11]_3 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire \q_reg_n_0_[0] ;
  wire \q_reg_n_0_[1] ;
  wire \q_reg_n_0_[2] ;
  wire \q_reg_n_0_[3] ;
  wire rdata_ack_t;
  wire s_ready_t_reg;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire sel;

  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[0]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\pout_reg[3] [0]),
        .I5(\bus_wide_gen.data_buf01_in [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[10] ),
        .I3(Q[10]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I5(\pout_reg[3] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[11] ),
        .I3(Q[11]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I5(\pout_reg[3] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[12] ),
        .I3(Q[12]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I5(\pout_reg[3] [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[13] ),
        .I3(Q[13]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I5(\pout_reg[3] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[14] ),
        .I3(Q[14]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I5(\pout_reg[3] [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15] ),
        .I3(Q[15]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I5(\pout_reg[3] [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h4400440044007400)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\bus_wide_gen.data_buf[15]_i_5_n_0 ),
        .I1(p_27_in),
        .I2(beat_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.split_cnt__5 [1]),
        .I5(\bus_wide_gen.split_cnt__5 [0]),
        .O(\bus_wide_gen.first_split ));
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(p_27_in),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_0 ),
        .O(\bus_wide_gen.data_buf1__0 ));
  LUT6 #(
    .INIT(64'h7BD07BDE7BDE7BDE)) 
    \bus_wide_gen.data_buf[15]_i_5 
       (.I0(\q_reg[11]_1 [1]),
        .I1(\q_reg[11]_1 [0]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.len_cnt_reg[0] ),
        .I5(\bus_wide_gen.split_cnt_buf[1]_i_6_n_0 ),
        .O(\bus_wide_gen.data_buf[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[16] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(\pout_reg[3] [16]),
        .I4(\pout_reg[3] [24]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[17] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(\pout_reg[3] [17]),
        .I4(\pout_reg[3] [25]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[18] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(\pout_reg[3] [18]),
        .I4(\pout_reg[3] [26]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[19] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(\pout_reg[3] [19]),
        .I4(\pout_reg[3] [27]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[1]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\pout_reg[3] [1]),
        .I5(\bus_wide_gen.data_buf01_in [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[20] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(\pout_reg[3] [20]),
        .I4(\pout_reg[3] [28]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[21] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(\pout_reg[3] [21]),
        .I4(\pout_reg[3] [29]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[22] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(\pout_reg[3] [22]),
        .I4(\pout_reg[3] [30]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\q_reg[11]_2 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(\pout_reg[3] [23]),
        .I4(\pout_reg[3] [31]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[23]));
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_3 
       (.I0(\bus_wide_gen.data_buf1__0 ),
        .I1(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7DF0FF7000000000)) 
    \bus_wide_gen.data_buf[23]_i_4 
       (.I0(p_27_in),
        .I1(\q_reg[11]_1 [1]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\q_reg[11]_1 [0]),
        .I5(\bus_wide_gen.ready_for_data__0 ),
        .O(\bus_wide_gen.next_split__0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \bus_wide_gen.data_buf[23]_i_5 
       (.I0(\q_reg[11]_1 [0]),
        .I1(\q_reg[11]_1 [1]),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[23]_i_6 
       (.I0(\q_reg[11]_1 [0]),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\q_reg[11]_1 [1]),
        .O(\bus_wide_gen.data_buf[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \bus_wide_gen.data_buf[23]_i_7 
       (.I0(\bus_wide_gen.split_cnt_buf[1]_i_6_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg[7] [2]),
        .I2(\bus_wide_gen.len_cnt_reg[7] [3]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [0]),
        .I4(\bus_wide_gen.len_cnt_reg[7] [1]),
        .O(p_27_in));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[2]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\pout_reg[3] [2]),
        .I5(\bus_wide_gen.data_buf01_in [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .O(\q_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[3]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\pout_reg[3] [3]),
        .I5(\bus_wide_gen.data_buf01_in [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[4]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\pout_reg[3] [4]),
        .I5(\bus_wide_gen.data_buf01_in [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[5]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\pout_reg[3] [5]),
        .I5(\bus_wide_gen.data_buf01_in [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[6]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\pout_reg[3] [6]),
        .I5(\bus_wide_gen.data_buf01_in [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[7]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\pout_reg[3] [7]),
        .I5(\bus_wide_gen.data_buf01_in [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[8] ),
        .I3(Q[8]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I5(\pout_reg[3] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[9] ),
        .I3(Q[9]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I5(\pout_reg[3] [9]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.last_split ),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hC408000044008008)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.tail_split [0]),
        .I3(\bus_wide_gen.split_cnt__5 [0]),
        .I4(\bus_wide_gen.split_cnt__5 [1]),
        .I5(\bus_wide_gen.tail_split [1]),
        .O(\bus_wide_gen.last_split ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(\bus_wide_gen.first_split ),
        .O(s_ready_t_reg));
  LUT5 #(
    .INIT(32'h00002E00)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ),
        .I2(\bus_wide_gen.split_cnt__5 [0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h000000002EE20000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ),
        .I2(\bus_wide_gen.split_cnt__5 [1]),
        .I3(\bus_wide_gen.split_cnt__5 [0]),
        .I4(ap_rst_n),
        .I5(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCECCCCCC)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(\q_reg[11]_1 [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[0] ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_6_n_0 ),
        .O(\bus_wide_gen.split_cnt__5 [1]));
  LUT5 #(
    .INIT(32'hF2F0F0F0)) 
    \bus_wide_gen.split_cnt_buf[1]_i_4 
       (.I0(\q_reg[11]_1 [0]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[0] ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_6_n_0 ),
        .O(\bus_wide_gen.split_cnt__5 [0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg[7] [5]),
        .I1(\bus_wide_gen.len_cnt_reg[7] [4]),
        .I2(\bus_wide_gen.len_cnt_reg[7] [6]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [7]),
        .I4(burst_valid),
        .I5(beat_valid),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.arlen_buf_reg[3]_0 [4]),
        .O(\could_multi_bursts.loop_cnt_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] [8]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [4]),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [7]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [9]),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] [5]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [4]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [6]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(sel),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'h8F)) 
    empty_n_i_1
       (.I0(\bus_wide_gen.last_split ),
        .I1(\bus_wide_gen.last_beat__0 ),
        .I2(burst_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    empty_n_i_2
       (.I0(beat_valid),
        .I1(burst_valid),
        .I2(\bus_wide_gen.len_cnt_reg[7] [6]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [7]),
        .I4(empty_n_i_3_n_0),
        .I5(empty_n_i_4_n_0),
        .O(\bus_wide_gen.last_beat__0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    empty_n_i_3
       (.I0(\bus_wide_gen.len_cnt_reg[7] [2]),
        .I1(\q_reg_n_0_[2] ),
        .I2(\bus_wide_gen.len_cnt_reg[7] [1]),
        .I3(\q_reg_n_0_[1] ),
        .O(empty_n_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    empty_n_i_4
       (.I0(\q_reg_n_0_[3] ),
        .I1(\bus_wide_gen.len_cnt_reg[7] [3]),
        .I2(\q_reg_n_0_[0] ),
        .I3(\bus_wide_gen.len_cnt_reg[7] [0]),
        .I4(\bus_wide_gen.len_cnt_reg[7] [4]),
        .I5(\bus_wide_gen.len_cnt_reg[7] [5]),
        .O(empty_n_i_4_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F555)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2_n_0),
        .I2(pop0),
        .I3(data_vld_reg_n_0),
        .I4(fifo_burst_ready),
        .O(full_n_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2
       (.I0(data_vld_reg_n_0),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_burst_ready),
        .O(full_n_i_2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(m_axi_gmem3_ARREADY),
        .I1(data_vld_reg_0),
        .I2(fifo_burst_ready),
        .I3(data_vld_reg_1),
        .I4(fifo_rctl_ready),
        .O(sel));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][10]_srl5_i_1 
       (.I0(\q_reg[11]_3 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [10]));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][11]_srl5_i_1 
       (.I0(\q_reg[11]_3 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [11]));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\q_reg[8]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\q_reg[9]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(sel),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(sel),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(sel),
        .O(\pout[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAA000000000000)) 
    \pout[3]_i_5 
       (.I0(sel),
        .I1(\bus_wide_gen.last_split ),
        .I2(\pout_reg[3] [32]),
        .I3(beat_valid),
        .I4(\pout_reg[3]_0 ),
        .I5(\pout_reg[3]_1 ),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg_n_0_[0] ),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[11]_1 [0]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[11]_1 [1]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg_n_0_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg_n_0_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\bus_wide_gen.tail_split [0]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\bus_wide_gen.tail_split [1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "dilation_accel_gmem3_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_gmem3_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    S,
    next_rreq,
    E,
    D,
    \q_reg[67]_0 ,
    \q_reg[67]_1 ,
    \q_reg[64]_0 ,
    invalid_len_event0,
    SR,
    ap_clk,
    Q,
    last_sect_carry__3,
    ap_rst_n,
    p_20_in,
    \sect_cnt_reg[51] ,
    sect_cnt0,
    fifo_rreq_valid_buf_reg,
    fifo_rreq_valid_buf_reg_0,
    fifo_rreq_valid_buf_reg_1,
    full_n_reg_0,
    \q_reg[63]_0 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output [1:0]S;
  output next_rreq;
  output [0:0]E;
  output [51:0]D;
  output [0:0]\q_reg[67]_0 ;
  output [65:0]\q_reg[67]_1 ;
  output [0:0]\q_reg[64]_0 ;
  output invalid_len_event0;
  input [0:0]SR;
  input ap_clk;
  input [3:0]Q;
  input [4:0]last_sect_carry__3;
  input ap_rst_n;
  input p_20_in;
  input [51:0]\sect_cnt_reg[51] ;
  input [50:0]sect_cnt0;
  input fifo_rreq_valid_buf_reg;
  input [0:0]fifo_rreq_valid_buf_reg_0;
  input fifo_rreq_valid_buf_reg_1;
  input [0:0]full_n_reg_0;
  input [63:0]\q_reg[63]_0 ;

  wire [51:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire [0:0]fifo_rreq_valid_buf_reg_0;
  wire fifo_rreq_valid_buf_reg_1;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__0_n_0;
  wire [0:0]full_n_reg_0;
  wire invalid_len_event0;
  wire [4:0]last_sect_carry__3;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][30]_srl5_n_0 ;
  wire \mem_reg[4][31]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][62]_srl5_n_0 ;
  wire \mem_reg[4][63]_srl5_n_0 ;
  wire \mem_reg[4][64]_srl5_n_0 ;
  wire \mem_reg[4][67]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire next_rreq;
  wire p_20_in;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [63:0]\q_reg[63]_0 ;
  wire [0:0]\q_reg[64]_0 ;
  wire [0:0]\q_reg[67]_0 ;
  wire [65:0]\q_reg[67]_1 ;
  wire rs2f_rreq_ack;
  wire [50:0]sect_cnt0;
  wire [51:0]\sect_cnt_reg[51] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\q_reg[67]_1 [65]),
        .O(\q_reg[67]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \align_len[2]_i_1 
       (.I0(\q_reg[67]_1 [64]),
        .O(\q_reg[64]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__0
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__0
       (.I0(next_rreq),
        .I1(fifo_rreq_valid),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(fifo_rreq_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_rreq_valid_buf_i_1
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(fifo_rreq_valid_buf_reg_0),
        .I3(p_20_in),
        .I4(fifo_rreq_valid_buf_reg_1),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hF7FF7777F5FF5555)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_0),
        .I2(next_rreq),
        .I3(fifo_rreq_valid),
        .I4(data_vld_reg_n_0),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    full_n_i_2__0
       (.I0(rs2f_rreq_ack),
        .I1(full_n_reg_0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(full_n_i_2__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h04)) 
    invalid_len_event_i_1
       (.I0(\q_reg[67]_1 [65]),
        .I1(fifo_rreq_valid),
        .I2(\q_reg[67]_1 [64]),
        .O(invalid_len_event0));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(Q[3]),
        .I1(last_sect_carry__3[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_carry__3[2]),
        .I1(Q[1]),
        .I2(last_sect_carry__3[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(last_sect_carry__3[3]),
        .O(S[0]));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(full_n_reg_0),
        .O(push));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [30]),
        .Q(\mem_reg[4][30]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [31]),
        .Q(\mem_reg[4][31]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [32]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [33]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [34]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [35]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [36]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [37]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [38]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [39]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [40]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [41]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [42]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [43]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [44]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [45]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [46]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [47]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [48]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [49]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [50]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [51]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [52]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [53]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [54]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [55]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [56]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [57]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [58]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [59]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [60]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [61]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [62]),
        .Q(\mem_reg[4][62]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [63]),
        .Q(\mem_reg[4][63]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][64]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][64]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][64]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][67]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][67]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][67]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [30]),
        .R(SR));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][31]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [31]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [32]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [33]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [34]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [35]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [36]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [37]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [38]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [39]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [40]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [41]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [42]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [43]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [44]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [45]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [46]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [47]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [48]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [49]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [50]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [51]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [52]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [53]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [54]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [55]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [56]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [57]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [58]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [59]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [60]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [61]),
        .R(SR));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][62]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [62]),
        .R(SR));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][63]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [63]),
        .R(SR));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][64]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [64]),
        .R(SR));
  FDRE \q_reg[67] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][67]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [65]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[67]_1 [9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\sect_cnt_reg[51] [0]),
        .I1(next_rreq),
        .I2(last_sect_carry__3[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\sect_cnt_reg[51] [10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\sect_cnt_reg[51] [11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\sect_cnt_reg[51] [12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\sect_cnt_reg[51] [13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\sect_cnt_reg[51] [14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\sect_cnt_reg[51] [15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\sect_cnt_reg[51] [16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\sect_cnt_reg[51] [17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\sect_cnt_reg[51] [18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\sect_cnt_reg[51] [19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\sect_cnt_reg[51] [1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\sect_cnt_reg[51] [20]),
        .I1(next_rreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\sect_cnt_reg[51] [21]),
        .I1(next_rreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\sect_cnt_reg[51] [22]),
        .I1(next_rreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\sect_cnt_reg[51] [23]),
        .I1(next_rreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\sect_cnt_reg[51] [24]),
        .I1(next_rreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\sect_cnt_reg[51] [25]),
        .I1(next_rreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\sect_cnt_reg[51] [26]),
        .I1(next_rreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\sect_cnt_reg[51] [27]),
        .I1(next_rreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\sect_cnt_reg[51] [28]),
        .I1(next_rreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\sect_cnt_reg[51] [29]),
        .I1(next_rreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\sect_cnt_reg[51] [2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\sect_cnt_reg[51] [30]),
        .I1(next_rreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\sect_cnt_reg[51] [31]),
        .I1(next_rreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\sect_cnt_reg[51] [32]),
        .I1(next_rreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\sect_cnt_reg[51] [33]),
        .I1(next_rreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\sect_cnt_reg[51] [34]),
        .I1(next_rreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\sect_cnt_reg[51] [35]),
        .I1(next_rreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\sect_cnt_reg[51] [36]),
        .I1(next_rreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\sect_cnt_reg[51] [37]),
        .I1(next_rreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\sect_cnt_reg[51] [38]),
        .I1(next_rreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\sect_cnt_reg[51] [39]),
        .I1(next_rreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\sect_cnt_reg[51] [3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\sect_cnt_reg[51] [40]),
        .I1(next_rreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\sect_cnt_reg[51] [41]),
        .I1(next_rreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\sect_cnt_reg[51] [42]),
        .I1(next_rreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\sect_cnt_reg[51] [43]),
        .I1(next_rreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\sect_cnt_reg[51] [44]),
        .I1(next_rreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\sect_cnt_reg[51] [45]),
        .I1(next_rreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\sect_cnt_reg[51] [46]),
        .I1(next_rreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\sect_cnt_reg[51] [47]),
        .I1(next_rreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\sect_cnt_reg[51] [48]),
        .I1(next_rreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\sect_cnt_reg[51] [49]),
        .I1(next_rreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\sect_cnt_reg[51] [4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\sect_cnt_reg[51] [50]),
        .I1(next_rreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_rreq),
        .I1(p_20_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\sect_cnt_reg[51] [51]),
        .I1(next_rreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\sect_cnt_reg[51] [5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\sect_cnt_reg[51] [6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\sect_cnt_reg[51] [7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\sect_cnt_reg[51] [8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\sect_cnt_reg[51] [9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "dilation_accel_gmem3_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_gmem3_m_axi_fifo__parameterized1
   (fifo_rctl_ready,
    data_vld_reg_0,
    empty_n_reg_0,
    ap_rst_n_0,
    p_20_in,
    ap_rst_n_1,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.next_loop ,
    \end_addr_buf_reg[1] ,
    \end_addr_buf_reg[0] ,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \bus_wide_gen.len_cnt_reg[1] ,
    E,
    rreq_handling_reg,
    ap_clk,
    SR,
    ap_rst_n,
    CO,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[3]_1 ,
    rreq_handling_reg_0,
    Q,
    \sect_end_buf_reg[1] ,
    \sect_end_buf_reg[1]_0 ,
    \sect_end_buf_reg[0] ,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem3_ARREADY,
    invalid_len_event_reg2,
    sel,
    pout17_out,
    beat_valid,
    empty_n_reg_1,
    \bus_wide_gen.last_split ,
    \bus_wide_gen.split_cnt_buf[1]_i_3 ,
    fifo_rreq_valid,
    fifo_burst_ready,
    invalid_len_event,
    rreq_handling_reg_1);
  output fifo_rctl_ready;
  output data_vld_reg_0;
  output empty_n_reg_0;
  output [0:0]ap_rst_n_0;
  output p_20_in;
  output [0:0]ap_rst_n_1;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.next_loop ;
  output \end_addr_buf_reg[1] ;
  output \end_addr_buf_reg[0] ;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output \bus_wide_gen.len_cnt_reg[1] ;
  output [0:0]E;
  output rreq_handling_reg;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input [0:0]CO;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input \sect_len_buf_reg[3]_1 ;
  input rreq_handling_reg_0;
  input [1:0]Q;
  input [0:0]\sect_end_buf_reg[1] ;
  input \sect_end_buf_reg[1]_0 ;
  input \sect_end_buf_reg[0] ;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_gmem3_ARREADY;
  input invalid_len_event_reg2;
  input sel;
  input pout17_out;
  input beat_valid;
  input [0:0]empty_n_reg_1;
  input \bus_wide_gen.last_split ;
  input [3:0]\bus_wide_gen.split_cnt_buf[1]_i_3 ;
  input fifo_rreq_valid;
  input fifo_burst_ready;
  input invalid_len_event;
  input rreq_handling_reg_1;

  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire beat_valid;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt_reg[1] ;
  wire [3:0]\bus_wide_gen.split_cnt_buf[1]_i_3 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld1;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire \end_addr_buf_reg[0] ;
  wire \end_addr_buf_reg[1] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__1_n_0;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem3_ARREADY;
  wire p_10_in;
  wire p_20_in;
  wire pout17_out;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire [3:0]pout_reg;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire \sect_end_buf_reg[0] ;
  wire [0:0]\sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[3]_1 ;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_1 
       (.I0(rreq_handling_reg_0),
        .I1(p_20_in),
        .I2(\sect_end_buf_reg[1] ),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_wide_gen.split_cnt_buf[1]_i_5 
       (.I0(\bus_wide_gen.split_cnt_buf[1]_i_3 [1]),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_3 [0]),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_3 [3]),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3 [2]),
        .O(\bus_wide_gen.len_cnt_reg[1] ));
  LUT5 #(
    .INIT(32'h00F02020)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem3_ARREADY),
        .I2(ap_rst_n),
        .I3(invalid_len_event_reg2),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\sect_len_buf_reg[3]_1 ),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(m_axi_gmem3_ARREADY),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_20_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[3]_1 ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT5 #(
    .INIT(32'hF777F000)) 
    data_vld_i_1__1
       (.I0(data_vld1),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_0),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_1),
        .I3(beat_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__1_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF5DDD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_i_2__1_n_0),
        .I4(p_10_in),
        .O(full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__1
       (.I0(pout_reg[0]),
        .I1(pout_reg[3]),
        .I2(data_vld_reg_0),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(full_n_i_2__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \pout[1]_i_1 
       (.I0(pout_reg[0]),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .I5(pout_reg[1]),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_0),
        .I1(sel),
        .I2(p_10_in),
        .I3(pout_reg[0]),
        .I4(pout_reg[2]),
        .I5(pout_reg[1]),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h34440444)) 
    \pout[3]_i_1 
       (.I0(data_vld1),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(\pout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2 
       (.I0(pout_reg[1]),
        .I1(pout17_out),
        .I2(pout_reg[0]),
        .I3(pout_reg[3]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[1]),
        .I1(pout_reg[0]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(data_vld1));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hA2222222)) 
    \pout[3]_i_4 
       (.I0(data_vld_reg_0),
        .I1(empty_n_reg_0),
        .I2(beat_valid),
        .I3(empty_n_reg_1),
        .I4(\bus_wide_gen.last_split ),
        .O(p_10_in));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    rreq_handling_i_1
       (.I0(p_20_in),
        .I1(\sect_end_buf_reg[1] ),
        .I2(rreq_handling_reg_0),
        .I3(invalid_len_event),
        .I4(rreq_handling_reg_1),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(CO),
        .I1(p_20_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[0]_i_1 
       (.I0(Q[0]),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[0] ),
        .O(\end_addr_buf_reg[0] ));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1 
       (.I0(Q[1]),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\end_addr_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\sect_len_buf_reg[3]_1 ),
        .I4(rreq_handling_reg_0),
        .O(p_20_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_gmem3_m_axi_read
   (SR,
    full_n_reg,
    m_axi_gmem3_ARADDR,
    out_BUS_ARLEN,
    E,
    s_ready_t_reg,
    \data_p1_reg[7] ,
    \state_reg[0] ,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    ap_rst_n,
    m_axi_gmem3_RVALID,
    \state_reg[1] ,
    ap_clk,
    D,
    m_axi_gmem3_RRESP,
    \data_p2_reg[63] ,
    m_axi_gmem3_ARREADY,
    s_ready_t_reg_0,
    s_ready_t_reg_1,
    \state_reg[1]_0 );
  output [0:0]SR;
  output full_n_reg;
  output [61:0]m_axi_gmem3_ARADDR;
  output [3:0]out_BUS_ARLEN;
  output [0:0]E;
  output s_ready_t_reg;
  output [7:0]\data_p1_reg[7] ;
  output [0:0]\state_reg[0] ;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input ap_rst_n;
  input m_axi_gmem3_RVALID;
  input [1:0]\state_reg[1] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem3_RRESP;
  input [63:0]\data_p2_reg[63] ;
  input m_axi_gmem3_ARREADY;
  input s_ready_t_reg_0;
  input s_ready_t_reg_1;
  input \state_reg[1]_0 ;

  wire [32:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire align_len;
  wire [31:2]align_len0;
  wire align_len0_carry_n_3;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[1]_i_2_n_0 ;
  wire \beat_len_buf[1]_i_3_n_0 ;
  wire \beat_len_buf_reg[1]_i_1_n_0 ;
  wire \beat_len_buf_reg[1]_i_1_n_1 ;
  wire \beat_len_buf_reg[1]_i_1_n_2 ;
  wire \beat_len_buf_reg[1]_i_1_n_3 ;
  wire \beat_len_buf_reg[5]_i_1_n_0 ;
  wire \beat_len_buf_reg[5]_i_1_n_1 ;
  wire \beat_len_buf_reg[5]_i_1_n_2 ;
  wire \beat_len_buf_reg[5]_i_1_n_3 ;
  wire \beat_len_buf_reg[9]_i_1_n_1 ;
  wire \beat_len_buf_reg[9]_i_1_n_2 ;
  wire \beat_len_buf_reg[9]_i_1_n_3 ;
  wire beat_valid;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_17;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_3;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_4;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_5;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_54;
  wire buff_rdata_n_55;
  wire buff_rdata_n_56;
  wire buff_rdata_n_57;
  wire buff_rdata_n_6;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire [1:0]\bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.fifo_burst_n_1 ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_2 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_4 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_5 ;
  wire \bus_wide_gen.fifo_burst_n_6 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[1] ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [7:0]\data_p1_reg[7] ;
  wire [63:0]\data_p2_reg[63] ;
  wire [34:34]data_pack;
  wire [63:0]end_addr;
  wire \end_addr_buf[11]_i_2_n_0 ;
  wire \end_addr_buf[11]_i_3_n_0 ;
  wire \end_addr_buf[11]_i_4_n_0 ;
  wire \end_addr_buf[11]_i_5_n_0 ;
  wire \end_addr_buf[15]_i_2_n_0 ;
  wire \end_addr_buf[15]_i_3_n_0 ;
  wire \end_addr_buf[15]_i_4_n_0 ;
  wire \end_addr_buf[15]_i_5_n_0 ;
  wire \end_addr_buf[19]_i_2_n_0 ;
  wire \end_addr_buf[19]_i_3_n_0 ;
  wire \end_addr_buf[19]_i_4_n_0 ;
  wire \end_addr_buf[19]_i_5_n_0 ;
  wire \end_addr_buf[23]_i_2_n_0 ;
  wire \end_addr_buf[23]_i_3_n_0 ;
  wire \end_addr_buf[23]_i_4_n_0 ;
  wire \end_addr_buf[23]_i_5_n_0 ;
  wire \end_addr_buf[27]_i_2_n_0 ;
  wire \end_addr_buf[27]_i_3_n_0 ;
  wire \end_addr_buf[27]_i_4_n_0 ;
  wire \end_addr_buf[27]_i_5_n_0 ;
  wire \end_addr_buf[31]_i_2_n_0 ;
  wire \end_addr_buf[31]_i_3_n_0 ;
  wire \end_addr_buf[31]_i_4_n_0 ;
  wire \end_addr_buf[31]_i_5_n_0 ;
  wire \end_addr_buf[3]_i_2_n_0 ;
  wire \end_addr_buf[3]_i_3_n_0 ;
  wire \end_addr_buf[3]_i_4_n_0 ;
  wire \end_addr_buf[3]_i_5_n_0 ;
  wire \end_addr_buf[7]_i_2_n_0 ;
  wire \end_addr_buf[7]_i_3_n_0 ;
  wire \end_addr_buf[7]_i_4_n_0 ;
  wire \end_addr_buf[7]_i_5_n_0 ;
  wire \end_addr_buf_reg[11]_i_1_n_0 ;
  wire \end_addr_buf_reg[11]_i_1_n_1 ;
  wire \end_addr_buf_reg[11]_i_1_n_2 ;
  wire \end_addr_buf_reg[11]_i_1_n_3 ;
  wire \end_addr_buf_reg[15]_i_1_n_0 ;
  wire \end_addr_buf_reg[15]_i_1_n_1 ;
  wire \end_addr_buf_reg[15]_i_1_n_2 ;
  wire \end_addr_buf_reg[15]_i_1_n_3 ;
  wire \end_addr_buf_reg[19]_i_1_n_0 ;
  wire \end_addr_buf_reg[19]_i_1_n_1 ;
  wire \end_addr_buf_reg[19]_i_1_n_2 ;
  wire \end_addr_buf_reg[19]_i_1_n_3 ;
  wire \end_addr_buf_reg[23]_i_1_n_0 ;
  wire \end_addr_buf_reg[23]_i_1_n_1 ;
  wire \end_addr_buf_reg[23]_i_1_n_2 ;
  wire \end_addr_buf_reg[23]_i_1_n_3 ;
  wire \end_addr_buf_reg[27]_i_1_n_0 ;
  wire \end_addr_buf_reg[27]_i_1_n_1 ;
  wire \end_addr_buf_reg[27]_i_1_n_2 ;
  wire \end_addr_buf_reg[27]_i_1_n_3 ;
  wire \end_addr_buf_reg[31]_i_1_n_0 ;
  wire \end_addr_buf_reg[31]_i_1_n_1 ;
  wire \end_addr_buf_reg[31]_i_1_n_2 ;
  wire \end_addr_buf_reg[31]_i_1_n_3 ;
  wire \end_addr_buf_reg[35]_i_1_n_0 ;
  wire \end_addr_buf_reg[35]_i_1_n_1 ;
  wire \end_addr_buf_reg[35]_i_1_n_2 ;
  wire \end_addr_buf_reg[35]_i_1_n_3 ;
  wire \end_addr_buf_reg[39]_i_1_n_0 ;
  wire \end_addr_buf_reg[39]_i_1_n_1 ;
  wire \end_addr_buf_reg[39]_i_1_n_2 ;
  wire \end_addr_buf_reg[39]_i_1_n_3 ;
  wire \end_addr_buf_reg[3]_i_1_n_0 ;
  wire \end_addr_buf_reg[3]_i_1_n_1 ;
  wire \end_addr_buf_reg[3]_i_1_n_2 ;
  wire \end_addr_buf_reg[3]_i_1_n_3 ;
  wire \end_addr_buf_reg[43]_i_1_n_0 ;
  wire \end_addr_buf_reg[43]_i_1_n_1 ;
  wire \end_addr_buf_reg[43]_i_1_n_2 ;
  wire \end_addr_buf_reg[43]_i_1_n_3 ;
  wire \end_addr_buf_reg[47]_i_1_n_0 ;
  wire \end_addr_buf_reg[47]_i_1_n_1 ;
  wire \end_addr_buf_reg[47]_i_1_n_2 ;
  wire \end_addr_buf_reg[47]_i_1_n_3 ;
  wire \end_addr_buf_reg[51]_i_1_n_0 ;
  wire \end_addr_buf_reg[51]_i_1_n_1 ;
  wire \end_addr_buf_reg[51]_i_1_n_2 ;
  wire \end_addr_buf_reg[51]_i_1_n_3 ;
  wire \end_addr_buf_reg[55]_i_1_n_0 ;
  wire \end_addr_buf_reg[55]_i_1_n_1 ;
  wire \end_addr_buf_reg[55]_i_1_n_2 ;
  wire \end_addr_buf_reg[55]_i_1_n_3 ;
  wire \end_addr_buf_reg[59]_i_1_n_0 ;
  wire \end_addr_buf_reg[59]_i_1_n_1 ;
  wire \end_addr_buf_reg[59]_i_1_n_2 ;
  wire \end_addr_buf_reg[59]_i_1_n_3 ;
  wire \end_addr_buf_reg[63]_i_1_n_1 ;
  wire \end_addr_buf_reg[63]_i_1_n_2 ;
  wire \end_addr_buf_reg[63]_i_1_n_3 ;
  wire \end_addr_buf_reg[7]_i_1_n_0 ;
  wire \end_addr_buf_reg[7]_i_1_n_1 ;
  wire \end_addr_buf_reg[7]_i_1_n_2 ;
  wire \end_addr_buf_reg[7]_i_1_n_3 ;
  wire \end_addr_buf_reg_n_0_[0] ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[1] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_burst_ready;
  wire fifo_rctl_n_1;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire fifo_rctl_ready;
  wire [67:64]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_100;
  wire fifo_rreq_n_101;
  wire fifo_rreq_n_102;
  wire fifo_rreq_n_103;
  wire fifo_rreq_n_104;
  wire fifo_rreq_n_105;
  wire fifo_rreq_n_106;
  wire fifo_rreq_n_107;
  wire fifo_rreq_n_108;
  wire fifo_rreq_n_109;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_112;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_117;
  wire fifo_rreq_n_118;
  wire fifo_rreq_n_119;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_121;
  wire fifo_rreq_n_122;
  wire fifo_rreq_n_123;
  wire fifo_rreq_n_124;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_9;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_96;
  wire fifo_rreq_n_97;
  wire fifo_rreq_n_98;
  wire fifo_rreq_n_99;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_i_4_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1_n_0;
  wire first_sect_carry__1_i_2_n_0;
  wire first_sect_carry__1_i_3_n_0;
  wire first_sect_carry__1_i_4_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1_n_0;
  wire first_sect_carry__2_i_2_n_0;
  wire first_sect_carry__2_i_3_n_0;
  wire first_sect_carry__2_i_4_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1_n_0;
  wire first_sect_carry__3_i_2_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_i_1_n_0;
  wire last_sect_carry__0_i_2_n_0;
  wire last_sect_carry__0_i_3_n_0;
  wire last_sect_carry__0_i_4_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1_n_0;
  wire last_sect_carry__1_i_2_n_0;
  wire last_sect_carry__1_i_3_n_0;
  wire last_sect_carry__1_i_4_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1_n_0;
  wire last_sect_carry__2_i_2_n_0;
  wire last_sect_carry__2_i_3_n_0;
  wire last_sect_carry__2_i_4_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire mOutPtr19_out;
  wire [5:0]mOutPtr_reg;
  wire [61:0]m_axi_gmem3_ARADDR;
  wire m_axi_gmem3_ARREADY;
  wire [1:0]m_axi_gmem3_RRESP;
  wire m_axi_gmem3_RVALID;
  wire next_rreq;
  wire [3:0]out_BUS_ARLEN;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_20_in;
  wire pout17_out;
  wire push;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_0;
  wire rs2f_rreq_ack;
  wire [63:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [63:0]sect_addr;
  wire \sect_addr_buf_reg_n_0_[0] ;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[1] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_end_buf_reg_n_0_[0] ;
  wire \sect_end_buf_reg_n_0_[1] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[0] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[1] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[0] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[1] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [0:0]\state_reg[0] ;
  wire [1:0]\state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire [3:1]NLW_align_len0_carry_CO_UNCONNECTED;
  wire [3:2]NLW_align_len0_carry_O_UNCONNECTED;
  wire [1:0]\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({NLW_align_len0_carry_CO_UNCONNECTED[3:1],align_len0_carry_n_3}),
        .CYINIT(fifo_rreq_data[64]),
        .DI({1'b0,1'b0,1'b0,fifo_rreq_data[67]}),
        .O({NLW_align_len0_carry_O_UNCONNECTED[3:2],align_len0[31],align_len0[3]}),
        .S({1'b0,1'b0,1'b1,fifo_rreq_n_58}));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(SR));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_2 
       (.I0(\align_len_reg_n_0_[2] ),
        .I1(\start_addr_reg_n_0_[1] ),
        .O(\beat_len_buf[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_3 
       (.I0(\align_len_reg_n_0_[2] ),
        .I1(\start_addr_reg_n_0_[0] ),
        .O(\beat_len_buf[1]_i_3_n_0 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[1]_i_1_n_0 ,\beat_len_buf_reg[1]_i_1_n_1 ,\beat_len_buf_reg[1]_i_1_n_2 ,\beat_len_buf_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\align_len_reg_n_0_[2] ,\align_len_reg_n_0_[2] }),
        .O({beat_len_buf1[3:2],\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\align_len_reg_n_0_[3] ,\align_len_reg_n_0_[2] ,\beat_len_buf[1]_i_2_n_0 ,\beat_len_buf[1]_i_3_n_0 }));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[5]_i_1 
       (.CI(\beat_len_buf_reg[1]_i_1_n_0 ),
        .CO({\beat_len_buf_reg[5]_i_1_n_0 ,\beat_len_buf_reg[5]_i_1_n_1 ,\beat_len_buf_reg[5]_i_1_n_2 ,\beat_len_buf_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[7:4]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1 
       (.CI(\beat_len_buf_reg[5]_i_1_n_0 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_buf_reg[9]_i_1_n_1 ,\beat_len_buf_reg[9]_i_1_n_2 ,\beat_len_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[11:8]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_gmem3_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .DI(mOutPtr19_out),
        .Q(mOutPtr_reg),
        .S({buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf01_in (\bus_wide_gen.data_buf01_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[8] (\bus_wide_gen.data_buf1 ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\dout_buf_reg[16]_0 (buff_rdata_n_17),
        .\dout_buf_reg[17]_0 (buff_rdata_n_51),
        .\dout_buf_reg[18]_0 (buff_rdata_n_52),
        .\dout_buf_reg[19]_0 (buff_rdata_n_53),
        .\dout_buf_reg[20]_0 (buff_rdata_n_54),
        .\dout_buf_reg[21]_0 (buff_rdata_n_55),
        .\dout_buf_reg[22]_0 (buff_rdata_n_56),
        .\dout_buf_reg[23]_0 (buff_rdata_n_57),
        .\dout_buf_reg[34]_0 ({data_pack,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50}),
        .full_n_reg_0(full_n_reg),
        .\mOutPtr_reg[6]_0 ({buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15}),
        .\mOutPtr_reg[7]_0 ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .m_axi_gmem3_RRESP(m_axi_gmem3_RRESP),
        .m_axi_gmem3_RVALID(m_axi_gmem3_RVALID));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_6 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_5 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_4 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_20),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_19),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_gmem3_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.D({\bus_wide_gen.fifo_burst_n_4 ,\bus_wide_gen.fifo_burst_n_5 ,\bus_wide_gen.fifo_burst_n_6 ,\bus_wide_gen.fifo_burst_n_7 ,\bus_wide_gen.fifo_burst_n_8 ,\bus_wide_gen.fifo_burst_n_9 ,\bus_wide_gen.fifo_burst_n_10 ,\bus_wide_gen.fifo_burst_n_11 ,\bus_wide_gen.fifo_burst_n_12 ,\bus_wide_gen.fifo_burst_n_13 ,\bus_wide_gen.fifo_burst_n_14 ,\bus_wide_gen.fifo_burst_n_15 ,\bus_wide_gen.fifo_burst_n_16 ,\bus_wide_gen.fifo_burst_n_17 ,\bus_wide_gen.fifo_burst_n_18 ,\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 ,\bus_wide_gen.fifo_burst_n_22 ,\bus_wide_gen.fifo_burst_n_23 ,\bus_wide_gen.fifo_burst_n_24 ,\bus_wide_gen.fifo_burst_n_25 ,\bus_wide_gen.fifo_burst_n_26 ,\bus_wide_gen.fifo_burst_n_27 }),
        .Q({\bus_wide_gen.data_buf_reg_n_0_[23] ,\bus_wide_gen.data_buf_reg_n_0_[22] ,\bus_wide_gen.data_buf_reg_n_0_[21] ,\bus_wide_gen.data_buf_reg_n_0_[20] ,\bus_wide_gen.data_buf_reg_n_0_[19] ,\bus_wide_gen.data_buf_reg_n_0_[18] ,\bus_wide_gen.data_buf_reg_n_0_[17] ,\bus_wide_gen.data_buf_reg_n_0_[16] ,\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_2 ),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf01_in (\bus_wide_gen.data_buf01_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[10] (buff_rdata_n_52),
        .\bus_wide_gen.data_buf_reg[11] (buff_rdata_n_53),
        .\bus_wide_gen.data_buf_reg[12] (buff_rdata_n_54),
        .\bus_wide_gen.data_buf_reg[13] (buff_rdata_n_55),
        .\bus_wide_gen.data_buf_reg[14] (buff_rdata_n_56),
        .\bus_wide_gen.data_buf_reg[15] (buff_rdata_n_57),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .\bus_wide_gen.data_buf_reg[17] (\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .\bus_wide_gen.data_buf_reg[18] (\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .\bus_wide_gen.data_buf_reg[19] (\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .\bus_wide_gen.data_buf_reg[20] (\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .\bus_wide_gen.data_buf_reg[21] (\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .\bus_wide_gen.data_buf_reg[22] (\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .\bus_wide_gen.data_buf_reg[8] (buff_rdata_n_17),
        .\bus_wide_gen.data_buf_reg[9] (buff_rdata_n_51),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[0] (fifo_rctl_n_11),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.len_cnt_reg ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_36 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.fifo_burst_n_35 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.loop_cnt_reg[2] (\bus_wide_gen.fifo_burst_n_42 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .data_vld_reg_0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .data_vld_reg_1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .in(arlen_tmp),
        .m_axi_gmem3_ARREADY(m_axi_gmem3_ARREADY),
        .pout17_out(pout17_out),
        .\pout_reg[3] ({data_pack,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50}),
        .\pout_reg[3]_0 (fifo_rctl_n_2),
        .\pout_reg[3]_1 (fifo_rctl_n_1),
        .\q_reg[11]_0 (\bus_wide_gen.fifo_burst_n_1 ),
        .\q_reg[11]_1 (\bus_wide_gen.data_buf1 ),
        .\q_reg[11]_2 (\bus_wide_gen.fifo_burst_n_41 ),
        .\q_reg[11]_3 ({\sect_addr_buf_reg_n_0_[1] ,\sect_addr_buf_reg_n_0_[0] }),
        .\q_reg[8]_0 (\sect_end_buf_reg_n_0_[0] ),
        .\q_reg[9]_0 (\sect_end_buf_reg_n_0_[1] ),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg(\bus_wide_gen.fifo_burst_n_43 ),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_34 ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_33 ),
        .sel(push));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [1]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .I2(\bus_wide_gen.len_cnt_reg [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_43 ),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_36 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_10),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem3_ARADDR[2]),
        .I1(out_BUS_ARLEN[2]),
        .I2(out_BUS_ARLEN[1]),
        .I3(out_BUS_ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem3_ARADDR[1]),
        .I1(out_BUS_ARLEN[1]),
        .I2(out_BUS_ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem3_ARADDR[0]),
        .I1(out_BUS_ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem3_ARADDR[4]),
        .I1(out_BUS_ARLEN[2]),
        .I2(out_BUS_ARLEN[0]),
        .I3(out_BUS_ARLEN[1]),
        .I4(out_BUS_ARLEN[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem3_ARADDR[3]),
        .I1(out_BUS_ARLEN[3]),
        .I2(out_BUS_ARLEN[2]),
        .I3(out_BUS_ARLEN[0]),
        .I4(out_BUS_ARLEN[1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem3_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem3_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem3_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem3_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem3_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem3_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem3_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem3_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem3_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem3_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem3_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem3_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem3_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem3_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem3_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem3_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem3_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem3_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem3_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem3_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem3_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem3_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem3_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem3_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem3_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem3_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem3_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem3_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem3_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem3_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem3_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem3_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem3_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem3_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem3_ARADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem3_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem3_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem3_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem3_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem3_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem3_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem3_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem3_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem3_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem3_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem3_ARADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem3_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem3_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem3_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem3_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem3_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem3_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem3_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem3_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem3_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_0 ,\could_multi_bursts.araddr_buf[4]_i_4_n_0 ,\could_multi_bursts.araddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem3_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem3_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem3_ARADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem3_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem3_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem3_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem3_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem3_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem3_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem3_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem3_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem3_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem3_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem3_ARADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem3_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem3_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem3_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem3_ARADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem3_ARADDR[61:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem3_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem3_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem3_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem3_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem3_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem3_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[0]),
        .Q(out_BUS_ARLEN[0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[1]),
        .Q(out_BUS_ARLEN[1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[2]),
        .Q(out_BUS_ARLEN[2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[3]),
        .Q(out_BUS_ARLEN[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_3));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_3));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_3));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_3));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_3));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_3));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_6),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_2 
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_3 
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_4 
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_5 
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_2 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_3 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_4 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_5 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_2 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_3 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_4 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_5 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_2 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_3 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_4 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_5 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_2 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_3 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_4 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_5 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_2 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_3 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_4 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_5 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_2 
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(\end_addr_buf[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_3 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(\end_addr_buf[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_4 
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(\end_addr_buf[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_5 
       (.I0(\start_addr_reg_n_0_[0] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(\end_addr_buf[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_2 
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_3 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_4 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_5 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[7]_i_5_n_0 ));
  FDRE \end_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[0]),
        .Q(\end_addr_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[11]_i_1 
       (.CI(\end_addr_buf_reg[7]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[11]_i_1_n_0 ,\end_addr_buf_reg[11]_i_1_n_1 ,\end_addr_buf_reg[11]_i_1_n_2 ,\end_addr_buf_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] ,\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] }),
        .O(end_addr[11:8]),
        .S({\end_addr_buf[11]_i_2_n_0 ,\end_addr_buf[11]_i_3_n_0 ,\end_addr_buf[11]_i_4_n_0 ,\end_addr_buf[11]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[15]_i_1 
       (.CI(\end_addr_buf_reg[11]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[15]_i_1_n_0 ,\end_addr_buf_reg[15]_i_1_n_1 ,\end_addr_buf_reg[15]_i_1_n_2 ,\end_addr_buf_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .O(end_addr[15:12]),
        .S({\end_addr_buf[15]_i_2_n_0 ,\end_addr_buf[15]_i_3_n_0 ,\end_addr_buf[15]_i_4_n_0 ,\end_addr_buf[15]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[19]_i_1 
       (.CI(\end_addr_buf_reg[15]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[19]_i_1_n_0 ,\end_addr_buf_reg[19]_i_1_n_1 ,\end_addr_buf_reg[19]_i_1_n_2 ,\end_addr_buf_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] }),
        .O(end_addr[19:16]),
        .S({\end_addr_buf[19]_i_2_n_0 ,\end_addr_buf[19]_i_3_n_0 ,\end_addr_buf[19]_i_4_n_0 ,\end_addr_buf[19]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[23]_i_1 
       (.CI(\end_addr_buf_reg[19]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[23]_i_1_n_0 ,\end_addr_buf_reg[23]_i_1_n_1 ,\end_addr_buf_reg[23]_i_1_n_2 ,\end_addr_buf_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] }),
        .O(end_addr[23:20]),
        .S({\end_addr_buf[23]_i_2_n_0 ,\end_addr_buf[23]_i_3_n_0 ,\end_addr_buf[23]_i_4_n_0 ,\end_addr_buf[23]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[27]_i_1 
       (.CI(\end_addr_buf_reg[23]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[27]_i_1_n_0 ,\end_addr_buf_reg[27]_i_1_n_1 ,\end_addr_buf_reg[27]_i_1_n_2 ,\end_addr_buf_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] }),
        .O(end_addr[27:24]),
        .S({\end_addr_buf[27]_i_2_n_0 ,\end_addr_buf[27]_i_3_n_0 ,\end_addr_buf[27]_i_4_n_0 ,\end_addr_buf[27]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[31]_i_1 
       (.CI(\end_addr_buf_reg[27]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[31]_i_1_n_0 ,\end_addr_buf_reg[31]_i_1_n_1 ,\end_addr_buf_reg[31]_i_1_n_2 ,\end_addr_buf_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] }),
        .O(end_addr[31:28]),
        .S({\end_addr_buf[31]_i_2_n_0 ,\end_addr_buf[31]_i_3_n_0 ,\end_addr_buf[31]_i_4_n_0 ,\end_addr_buf[31]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[35]_i_1 
       (.CI(\end_addr_buf_reg[31]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[35]_i_1_n_0 ,\end_addr_buf_reg[35]_i_1_n_1 ,\end_addr_buf_reg[35]_i_1_n_2 ,\end_addr_buf_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[35:32]),
        .S({\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] }));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[39]_i_1 
       (.CI(\end_addr_buf_reg[35]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[39]_i_1_n_0 ,\end_addr_buf_reg[39]_i_1_n_1 ,\end_addr_buf_reg[39]_i_1_n_2 ,\end_addr_buf_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[39:36]),
        .S({\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] }));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[3]_i_1_n_0 ,\end_addr_buf_reg[3]_i_1_n_1 ,\end_addr_buf_reg[3]_i_1_n_2 ,\end_addr_buf_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] ,\start_addr_reg_n_0_[1] ,\start_addr_reg_n_0_[0] }),
        .O(end_addr[3:0]),
        .S({\end_addr_buf[3]_i_2_n_0 ,\end_addr_buf[3]_i_3_n_0 ,\end_addr_buf[3]_i_4_n_0 ,\end_addr_buf[3]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[43]_i_1 
       (.CI(\end_addr_buf_reg[39]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[43]_i_1_n_0 ,\end_addr_buf_reg[43]_i_1_n_1 ,\end_addr_buf_reg[43]_i_1_n_2 ,\end_addr_buf_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[43:40]),
        .S({\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] }));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[47]_i_1 
       (.CI(\end_addr_buf_reg[43]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[47]_i_1_n_0 ,\end_addr_buf_reg[47]_i_1_n_1 ,\end_addr_buf_reg[47]_i_1_n_2 ,\end_addr_buf_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[47:44]),
        .S({\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] }));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[51]_i_1 
       (.CI(\end_addr_buf_reg[47]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[51]_i_1_n_0 ,\end_addr_buf_reg[51]_i_1_n_1 ,\end_addr_buf_reg[51]_i_1_n_2 ,\end_addr_buf_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[51:48]),
        .S({\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] }));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[55]_i_1 
       (.CI(\end_addr_buf_reg[51]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[55]_i_1_n_0 ,\end_addr_buf_reg[55]_i_1_n_1 ,\end_addr_buf_reg[55]_i_1_n_2 ,\end_addr_buf_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[55:52]),
        .S({\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] }));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[59]_i_1 
       (.CI(\end_addr_buf_reg[55]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[59]_i_1_n_0 ,\end_addr_buf_reg[59]_i_1_n_1 ,\end_addr_buf_reg[59]_i_1_n_2 ,\end_addr_buf_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[59:56]),
        .S({\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] }));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[63]_i_1 
       (.CI(\end_addr_buf_reg[59]_i_1_n_0 ),
        .CO({\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED [3],\end_addr_buf_reg[63]_i_1_n_1 ,\end_addr_buf_reg[63]_i_1_n_2 ,\end_addr_buf_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[63:60]),
        .S({\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[7]_i_1 
       (.CI(\end_addr_buf_reg[3]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[7]_i_1_n_0 ,\end_addr_buf_reg[7]_i_1_n_1 ,\end_addr_buf_reg[7]_i_1_n_2 ,\end_addr_buf_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] }),
        .O(end_addr[7:4]),
        .S({\end_addr_buf[7]_i_2_n_0 ,\end_addr_buf[7]_i_3_n_0 ,\end_addr_buf[7]_i_4_n_0 ,\end_addr_buf[7]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_gmem3_m_axi_fifo__parameterized1 fifo_rctl
       (.CO(first_sect),
        .E(align_len),
        .Q({\end_addr_buf_reg_n_0_[1] ,\end_addr_buf_reg_n_0_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_3),
        .ap_rst_n_1(fifo_rctl_n_5),
        .beat_valid(beat_valid),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[1] (fifo_rctl_n_11),
        .\bus_wide_gen.split_cnt_buf[1]_i_3 (\bus_wide_gen.len_cnt_reg [3:0]),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_10),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_6),
        .data_vld_reg_0(fifo_rctl_n_1),
        .empty_n_reg_0(fifo_rctl_n_2),
        .empty_n_reg_1(data_pack),
        .\end_addr_buf_reg[0] (fifo_rctl_n_9),
        .\end_addr_buf_reg[1] (fifo_rctl_n_8),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem3_ARREADY(m_axi_gmem3_ARREADY),
        .p_20_in(p_20_in),
        .pout17_out(pout17_out),
        .rreq_handling_reg(fifo_rctl_n_13),
        .rreq_handling_reg_0(rreq_handling_reg_n_0),
        .rreq_handling_reg_1(fifo_rreq_valid_buf_reg_n_0),
        .\sect_end_buf_reg[0] (\sect_end_buf_reg_n_0_[0] ),
        .\sect_end_buf_reg[1] (last_sect),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_0_[1] ),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_33 ),
        .\sect_len_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_34 ),
        .\sect_len_buf_reg[3]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .sel(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_gmem3_m_axi_fifo__parameterized0 fifo_rreq
       (.D({fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57}),
        .E(fifo_rreq_n_5),
        .Q(p_0_in0_in[51:48]),
        .S({fifo_rreq_n_2,fifo_rreq_n_3}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_0),
        .fifo_rreq_valid_buf_reg_0(last_sect),
        .fifo_rreq_valid_buf_reg_1(rreq_handling_reg_n_0),
        .full_n_reg_0(rs2f_rreq_valid),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__3({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[0] }),
        .next_rreq(next_rreq),
        .p_20_in(p_20_in),
        .\q_reg[63]_0 (rs2f_rreq_data),
        .\q_reg[64]_0 (align_len0[2]),
        .\q_reg[67]_0 (fifo_rreq_n_58),
        .\q_reg[67]_1 ({fifo_rreq_data[67],fifo_rreq_data[64],fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92,fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95,fifo_rreq_n_96,fifo_rreq_n_97,fifo_rreq_n_98,fifo_rreq_n_99,fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103,fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106,fifo_rreq_n_107,fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115,fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119,fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123,fifo_rreq_n_124}),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[51] ({\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0,first_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in_0[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in_0[21]),
        .I4(\sect_cnt_reg_n_0_[23] ),
        .I5(p_0_in_0[23]),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in_0[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in_0[18]),
        .I4(\sect_cnt_reg_n_0_[20] ),
        .I5(p_0_in_0[20]),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in_0[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_0_[17] ),
        .I5(p_0_in_0[17]),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in_0[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_0_[14] ),
        .I5(p_0_in_0[14]),
        .O(first_sect_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_0,first_sect_carry__1_i_2_n_0,first_sect_carry__1_i_3_n_0,first_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in_0[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in_0[33]),
        .I4(\sect_cnt_reg_n_0_[35] ),
        .I5(p_0_in_0[35]),
        .O(first_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in_0[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in_0[30]),
        .I4(\sect_cnt_reg_n_0_[32] ),
        .I5(p_0_in_0[32]),
        .O(first_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in_0[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in_0[27]),
        .I4(\sect_cnt_reg_n_0_[29] ),
        .I5(p_0_in_0[29]),
        .O(first_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in_0[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in_0[24]),
        .I4(\sect_cnt_reg_n_0_[26] ),
        .I5(p_0_in_0[26]),
        .O(first_sect_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_0,first_sect_carry__2_i_2_n_0,first_sect_carry__2_i_3_n_0,first_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in_0[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in_0[45]),
        .I4(\sect_cnt_reg_n_0_[47] ),
        .I5(p_0_in_0[47]),
        .O(first_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in_0[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in_0[42]),
        .I4(\sect_cnt_reg_n_0_[44] ),
        .I5(p_0_in_0[44]),
        .O(first_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in_0[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in_0[39]),
        .I4(\sect_cnt_reg_n_0_[41] ),
        .I5(p_0_in_0[41]),
        .O(first_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in_0[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in_0[36]),
        .I4(\sect_cnt_reg_n_0_[38] ),
        .I5(p_0_in_0[38]),
        .O(first_sect_carry__2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_0,first_sect_carry__3_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(\sect_cnt_reg_n_0_[49] ),
        .I1(p_0_in_0[49]),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in_0[48]),
        .I4(\sect_cnt_reg_n_0_[50] ),
        .I5(p_0_in_0[50]),
        .O(first_sect_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in_0[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in_0[9]),
        .I4(\sect_cnt_reg_n_0_[11] ),
        .I5(p_0_in_0[11]),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in_0[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in_0[6]),
        .I4(\sect_cnt_reg_n_0_[8] ),
        .I5(p_0_in_0[8]),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in_0[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in_0[3]),
        .I4(\sect_cnt_reg_n_0_[5] ),
        .I5(p_0_in_0[5]),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in_0[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_0_[2] ),
        .I5(p_0_in_0[2]),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_20_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_0,last_sect_carry__0_i_2_n_0,last_sect_carry__0_i_3_n_0,last_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(p_0_in0_in[23]),
        .I5(\sect_cnt_reg_n_0_[23] ),
        .O(last_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(p_0_in0_in[20]),
        .I5(\sect_cnt_reg_n_0_[20] ),
        .O(last_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(p_0_in0_in[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(last_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(p_0_in0_in[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(last_sect_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_0,last_sect_carry__1_i_2_n_0,last_sect_carry__1_i_3_n_0,last_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(p_0_in0_in[35]),
        .I5(\sect_cnt_reg_n_0_[35] ),
        .O(last_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(p_0_in0_in[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(last_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(p_0_in0_in[29]),
        .I5(\sect_cnt_reg_n_0_[29] ),
        .O(last_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(p_0_in0_in[26]),
        .I5(\sect_cnt_reg_n_0_[26] ),
        .O(last_sect_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_0,last_sect_carry__2_i_2_n_0,last_sect_carry__2_i_3_n_0,last_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(p_0_in0_in[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(last_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(p_0_in0_in[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(last_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(p_0_in0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(last_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(p_0_in0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(last_sect_carry__2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,fifo_rreq_n_2,fifo_rreq_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(last_sect_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],mOutPtr19_out}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_13),
        .Q(rreq_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_gmem3_m_axi_reg_slice__parameterized0 rs_rdata
       (.Q({\bus_wide_gen.data_buf_reg_n_0_[7] ,\bus_wide_gen.data_buf_reg_n_0_[6] ,\bus_wide_gen.data_buf_reg_n_0_[5] ,\bus_wide_gen.data_buf_reg_n_0_[4] ,\bus_wide_gen.data_buf_reg_n_0_[3] ,\bus_wide_gen.data_buf_reg_n_0_[2] ,\bus_wide_gen.data_buf_reg_n_0_[1] ,\bus_wide_gen.data_buf_reg_n_0_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\data_p1_reg[7]_0 (\data_p1_reg[7] ),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .s_ready_t_reg_2(s_ready_t_reg_1),
        .\state_reg[0]_0 (\state_reg[0] ),
        .\state_reg[1]_0 (\state_reg[1]_0 ),
        .\state_reg[1]_1 (\state_reg[1] [1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_gmem3_m_axi_reg_slice rs_rreq
       (.E(E),
        .Q(rs2f_rreq_valid),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[63]_0 (rs2f_rreq_data),
        .\data_p2_reg[63]_0 (\data_p2_reg[63] ),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(\state_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[0]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[0] ),
        .O(sect_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[0]),
        .Q(\sect_addr_buf_reg_n_0_[0] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_0_[1] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_rctl_n_5));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_rctl_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_57),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_47),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_46),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_45),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_44),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_43),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_42),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_41),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_40),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_39),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_38),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_56),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_37),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_36),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_35),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_34),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_33),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_32),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_31),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_30),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_29),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_28),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_55),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_27),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_26),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_25),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_24),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_23),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_22),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_54),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_11),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_10),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_9),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_8),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_53),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_7),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_6),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_52),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_51),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_50),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_49),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_48),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_9),
        .Q(\sect_end_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_8),
        .Q(\sect_end_buf_reg_n_0_[1] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf[0]),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .I2(\end_addr_buf_reg_n_0_[2] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len_buf[1]),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .I2(\end_addr_buf_reg_n_0_[3] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len_buf[2]),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .I2(\end_addr_buf_reg_n_0_[4] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len_buf[3]),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .I2(\end_addr_buf_reg_n_0_[5] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len_buf[4]),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .I2(\end_addr_buf_reg_n_0_[6] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len_buf[5]),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .I2(\end_addr_buf_reg_n_0_[7] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len_buf[6]),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .I2(\end_addr_buf_reg_n_0_[8] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len_buf[7]),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .I2(\end_addr_buf_reg_n_0_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .I2(\end_addr_buf_reg_n_0_[10] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len_buf[9]),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .I2(\end_addr_buf_reg_n_0_[11] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[0] ),
        .Q(\start_addr_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[1] ),
        .Q(\start_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[32] ),
        .Q(p_0_in_0[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[33] ),
        .Q(p_0_in_0[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[34] ),
        .Q(p_0_in_0[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[35] ),
        .Q(p_0_in_0[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[36] ),
        .Q(p_0_in_0[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[37] ),
        .Q(p_0_in_0[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[38] ),
        .Q(p_0_in_0[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[39] ),
        .Q(p_0_in_0[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[40] ),
        .Q(p_0_in_0[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[41] ),
        .Q(p_0_in_0[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[42] ),
        .Q(p_0_in_0[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[43] ),
        .Q(p_0_in_0[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[44] ),
        .Q(p_0_in_0[32]),
        .R(SR));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[45] ),
        .Q(p_0_in_0[33]),
        .R(SR));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[46] ),
        .Q(p_0_in_0[34]),
        .R(SR));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[47] ),
        .Q(p_0_in_0[35]),
        .R(SR));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[48] ),
        .Q(p_0_in_0[36]),
        .R(SR));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[49] ),
        .Q(p_0_in_0[37]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[50] ),
        .Q(p_0_in_0[38]),
        .R(SR));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[51] ),
        .Q(p_0_in_0[39]),
        .R(SR));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[52] ),
        .Q(p_0_in_0[40]),
        .R(SR));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[53] ),
        .Q(p_0_in_0[41]),
        .R(SR));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[54] ),
        .Q(p_0_in_0[42]),
        .R(SR));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[55] ),
        .Q(p_0_in_0[43]),
        .R(SR));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[56] ),
        .Q(p_0_in_0[44]),
        .R(SR));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[57] ),
        .Q(p_0_in_0[45]),
        .R(SR));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[58] ),
        .Q(p_0_in_0[46]),
        .R(SR));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[59] ),
        .Q(p_0_in_0[47]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[60] ),
        .Q(p_0_in_0[48]),
        .R(SR));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[61] ),
        .Q(p_0_in_0[49]),
        .R(SR));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[62] ),
        .Q(p_0_in_0[50]),
        .R(SR));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[63] ),
        .Q(p_0_in_0[51]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[0] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_124),
        .Q(\start_addr_reg_n_0_[0] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_114),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_113),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_112),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_111),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_110),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_109),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_108),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_107),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_106),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_105),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_123),
        .Q(\start_addr_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_104),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_103),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_102),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_101),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_100),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_99),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_98),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_97),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_96),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_95),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_122),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_94),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_93),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_92),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_91),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_90),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_89),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_88),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_87),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_86),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_85),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_121),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_84),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_83),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_82),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_81),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_80),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_79),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_78),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_77),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_76),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_75),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_120),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_74),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_73),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_72),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_71),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_70),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_69),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_68),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_67),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_66),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_65),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_119),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_64),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_63),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_62),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_61),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_118),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_117),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_116),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_115),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_gmem3_m_axi_reg_slice
   (s_ready_t_reg_0,
    E,
    Q,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    s_ready_t_reg_1,
    rs2f_rreq_ack,
    \data_p2_reg[63]_0 );
  output s_ready_t_reg_0;
  output [0:0]E;
  output [0:0]Q;
  output [63:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [0:0]s_ready_t_reg_1;
  input rs2f_rreq_ack;
  input [63:0]\data_p2_reg[63]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [63:0]\data_p1_reg[63]_0 ;
  wire [63:0]data_p2;
  wire [63:0]\data_p2_reg[63]_0 ;
  wire load_p1;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [0:0]s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_0),
        .I2(rs2f_rreq_ack),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h71424242)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(rs2f_rreq_ack),
        .I3(s_ready_t_reg_1),
        .I4(s_ready_t_reg_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [32]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [33]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [34]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [35]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [36]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [37]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [38]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [39]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [40]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [41]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [42]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [43]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [44]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [45]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [46]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [47]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [48]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [49]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [50]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [51]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [52]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [53]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [54]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [55]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [56]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [57]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [58]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [59]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [60]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [61]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [62]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0080F088)) 
    \data_p1[63]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_1),
        .I2(rs2f_rreq_ack),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [63]),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_1),
        .O(E));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [62]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [63]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0FAB0FF)) 
    s_ready_t_i_1
       (.I0(rs2f_rreq_ack),
        .I1(s_ready_t_reg_1),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h8FFF8800)) 
    \state[0]_i_1__0 
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_0),
        .I2(rs2f_rreq_ack),
        .I3(state),
        .I4(Q),
        .O(\state[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF5FDFDFD)) 
    \state[1]_i_1 
       (.I0(Q),
        .I1(state),
        .I2(rs2f_rreq_ack),
        .I3(s_ready_t_reg_1),
        .I4(s_ready_t_reg_0),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "dilation_accel_gmem3_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_gmem3_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \bus_wide_gen.ready_for_data__0 ,
    \state_reg[0]_0 ,
    \data_p1_reg[7]_0 ,
    SR,
    ap_clk,
    s_ready_t_reg_0,
    s_ready_t_reg_1,
    s_ready_t_reg_2,
    Q,
    \state_reg[1]_0 ,
    \state_reg[1]_1 );
  output rdata_ack_t;
  output \bus_wide_gen.ready_for_data__0 ;
  output [0:0]\state_reg[0]_0 ;
  output [7:0]\data_p1_reg[7]_0 ;
  input [0:0]SR;
  input ap_clk;
  input s_ready_t_reg_0;
  input s_ready_t_reg_1;
  input s_ready_t_reg_2;
  input [7:0]Q;
  input \state_reg[1]_0 ;
  input [0:0]\state_reg[1]_1 ;

  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_2_n_0 ;
  wire [7:0]\data_p1_reg[7]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire s_ready_t_reg_2;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire \state_reg[1]_0 ;
  wire [0:0]\state_reg[1]_1 ;

  LUT5 #(
    .INIT(32'h00A8FC00)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_1),
        .I2(s_ready_t_reg_2),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0202023E0C0C0C30)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(rdata_ack_t),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_1),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[3]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[4]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[5]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[6]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h000203AA)) 
    \data_p1[7]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_1),
        .I2(s_ready_t_reg_2),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_2 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[7]),
        .O(\data_p1[7]_i_2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_2_n_0 ),
        .Q(\data_p1_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(rdata_ack_t),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FF111F00FFFF)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_2),
        .I2(s_ready_t_reg_0),
        .I3(rdata_ack_t),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(rdata_ack_t),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFCFFFF88880000)) 
    \state[0]_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(s_ready_t_reg_1),
        .I3(s_ready_t_reg_2),
        .I4(state),
        .I5(\state_reg[0]_0 ),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F0FCF0FAFAFEFAF)) 
    \state[1]_i_1__0 
       (.I0(state),
        .I1(\state_reg[1]_0 ),
        .I2(\state_reg[0]_0 ),
        .I3(\state_reg[1]_1 ),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_hlsStrm2axiStrm_32_32_32_1_1_8_256_s
   (Q,
    ap_done_reg,
    B_V_data_1_sel_wr_reg,
    \icmp_ln479_reg_244_reg[0]_0 ,
    ap_rst_n_0,
    \ap_CS_fsm_reg[1]_0 ,
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg,
    ap_done_reg_reg_0,
    ap_clk,
    out,
    p_reg__0,
    B_V_data_1_sel_wr,
    ap_rst_n,
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done,
    out_mat_cols_c_empty_n,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    out_mat_rows_c_empty_n,
    \ap_CS_fsm_reg[2]_0 ,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
    shiftReg_ce,
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg_0,
    strm_empty_n,
    img_out_TREADY_int_regslice,
    rows_cast_loc_c_empty_n,
    cols_cast_loc_c_empty_n,
    hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start,
    ap_rst_n_inv);
  output [1:0]Q;
  output ap_done_reg;
  output B_V_data_1_sel_wr_reg;
  output \icmp_ln479_reg_244_reg[0]_0 ;
  output ap_rst_n_0;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg;
  output ap_done_reg_reg_0;
  input ap_clk;
  input [28:0]out;
  input [28:0]p_reg__0;
  input B_V_data_1_sel_wr;
  input ap_rst_n;
  input ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done;
  input out_mat_cols_c_empty_n;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input out_mat_rows_c_empty_n;
  input [1:0]\ap_CS_fsm_reg[2]_0 ;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  input shiftReg_ce;
  input ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg_0;
  input strm_empty_n;
  input img_out_TREADY_int_regslice;
  input rows_cast_loc_c_empty_n;
  input cols_cast_loc_c_empty_n;
  input hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start;
  input ap_rst_n_inv;

  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg;
  wire [1:0]Q;
  wire _carry__0_i_1__0_n_0;
  wire _carry__0_i_2__0_n_0;
  wire _carry__0_i_3__0_n_0;
  wire _carry__0_i_4__0_n_0;
  wire _carry__0_i_5__0_n_0;
  wire _carry__0_i_5__0_n_1;
  wire _carry__0_i_5__0_n_2;
  wire _carry__0_i_5__0_n_3;
  wire _carry__0_i_6__0_n_0;
  wire _carry__0_i_7__0_n_0;
  wire _carry__0_i_8__0_n_0;
  wire _carry__0_i_9__0_n_0;
  wire _carry__0_n_0;
  wire _carry__0_n_1;
  wire _carry__0_n_2;
  wire _carry__0_n_3;
  wire _carry__1_i_1__0_n_0;
  wire _carry__1_i_2__0_n_0;
  wire _carry__1_i_3__0_n_0;
  wire _carry__1_i_4__0_n_0;
  wire _carry__1_i_5__0_n_0;
  wire _carry__1_i_5__0_n_1;
  wire _carry__1_i_5__0_n_2;
  wire _carry__1_i_5__0_n_3;
  wire _carry__1_i_6__0_n_0;
  wire _carry__1_i_7__0_n_0;
  wire _carry__1_i_8__0_n_0;
  wire _carry__1_i_9__0_n_0;
  wire _carry__1_n_0;
  wire _carry__1_n_1;
  wire _carry__1_n_2;
  wire _carry__1_n_3;
  wire _carry__2_i_1__0_n_0;
  wire _carry__2_i_2__0_n_0;
  wire _carry__2_i_3__0_n_0;
  wire _carry__2_i_4__0_n_0;
  wire _carry__2_i_5__0_n_0;
  wire _carry__2_i_5__0_n_1;
  wire _carry__2_i_5__0_n_2;
  wire _carry__2_i_5__0_n_3;
  wire _carry__2_i_6__0_n_0;
  wire _carry__2_i_7__0_n_0;
  wire _carry__2_i_8__0_n_0;
  wire _carry__2_i_9__0_n_0;
  wire _carry__2_n_0;
  wire _carry__2_n_1;
  wire _carry__2_n_2;
  wire _carry__2_n_3;
  wire _carry__3_i_1__0_n_0;
  wire _carry__3_i_2__0_n_0;
  wire _carry__3_i_3__0_n_0;
  wire _carry__3_i_4__0_n_0;
  wire _carry__3_i_5__0_n_0;
  wire _carry__3_i_5__0_n_1;
  wire _carry__3_i_5__0_n_2;
  wire _carry__3_i_5__0_n_3;
  wire _carry__3_i_6__0_n_0;
  wire _carry__3_i_7__0_n_0;
  wire _carry__3_i_8__0_n_0;
  wire _carry__3_i_9__0_n_0;
  wire _carry__3_n_0;
  wire _carry__3_n_1;
  wire _carry__3_n_2;
  wire _carry__3_n_3;
  wire _carry__4_i_1__0_n_0;
  wire _carry__4_i_2__0_n_0;
  wire _carry__4_i_3__0_n_0;
  wire _carry__4_i_4__0_n_0;
  wire _carry__4_i_5__0_n_0;
  wire _carry__4_i_5__0_n_1;
  wire _carry__4_i_5__0_n_2;
  wire _carry__4_i_5__0_n_3;
  wire _carry__4_i_6__0_n_0;
  wire _carry__4_i_7__0_n_0;
  wire _carry__4_i_8__0_n_0;
  wire _carry__4_i_9__0_n_0;
  wire _carry__4_n_0;
  wire _carry__4_n_1;
  wire _carry__4_n_2;
  wire _carry__4_n_3;
  wire _carry__5_i_1__0_n_0;
  wire _carry__5_i_2__0_n_0;
  wire _carry__5_i_3__0_n_3;
  wire _carry__5_i_4__0_n_0;
  wire _carry__5_n_1;
  wire _carry__5_n_3;
  wire _carry_i_10__0_n_0;
  wire _carry_i_1__0_n_0;
  wire _carry_i_2__0_n_0;
  wire _carry_i_3__0_n_0;
  wire _carry_i_4__0_n_0;
  wire _carry_i_5__0_n_0;
  wire _carry_i_6__0_n_0;
  wire _carry_i_6__0_n_1;
  wire _carry_i_6__0_n_2;
  wire _carry_i_6__0_n_3;
  wire _carry_i_7__0_n_0;
  wire _carry_i_8__0_n_0;
  wire _carry_i_9__0_n_0;
  wire _carry_n_0;
  wire _carry_n_1;
  wire _carry_n_2;
  wire _carry_n_3;
  wire [31:5]add_ln477_fu_142_p2;
  wire \ap_CS_fsm[2]_i_2__0_n_0 ;
  wire \ap_CS_fsm[5]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire ap_CS_fsm_state3__0;
  wire ap_CS_fsm_state4;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__2_n_0;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg_0;
  wire cols_cast_loc_c_empty_n;
  wire [28:16]grp_fu_131_p2;
  wire hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start;
  wire i_reg_120;
  wire i_reg_1200;
  wire \i_reg_120[0]_i_4_n_0 ;
  wire [26:0]i_reg_120_reg;
  wire \i_reg_120_reg[0]_i_3_n_0 ;
  wire \i_reg_120_reg[0]_i_3_n_1 ;
  wire \i_reg_120_reg[0]_i_3_n_2 ;
  wire \i_reg_120_reg[0]_i_3_n_3 ;
  wire \i_reg_120_reg[0]_i_3_n_4 ;
  wire \i_reg_120_reg[0]_i_3_n_5 ;
  wire \i_reg_120_reg[0]_i_3_n_6 ;
  wire \i_reg_120_reg[0]_i_3_n_7 ;
  wire \i_reg_120_reg[12]_i_1_n_0 ;
  wire \i_reg_120_reg[12]_i_1_n_1 ;
  wire \i_reg_120_reg[12]_i_1_n_2 ;
  wire \i_reg_120_reg[12]_i_1_n_3 ;
  wire \i_reg_120_reg[12]_i_1_n_4 ;
  wire \i_reg_120_reg[12]_i_1_n_5 ;
  wire \i_reg_120_reg[12]_i_1_n_6 ;
  wire \i_reg_120_reg[12]_i_1_n_7 ;
  wire \i_reg_120_reg[16]_i_1_n_0 ;
  wire \i_reg_120_reg[16]_i_1_n_1 ;
  wire \i_reg_120_reg[16]_i_1_n_2 ;
  wire \i_reg_120_reg[16]_i_1_n_3 ;
  wire \i_reg_120_reg[16]_i_1_n_4 ;
  wire \i_reg_120_reg[16]_i_1_n_5 ;
  wire \i_reg_120_reg[16]_i_1_n_6 ;
  wire \i_reg_120_reg[16]_i_1_n_7 ;
  wire \i_reg_120_reg[20]_i_1_n_0 ;
  wire \i_reg_120_reg[20]_i_1_n_1 ;
  wire \i_reg_120_reg[20]_i_1_n_2 ;
  wire \i_reg_120_reg[20]_i_1_n_3 ;
  wire \i_reg_120_reg[20]_i_1_n_4 ;
  wire \i_reg_120_reg[20]_i_1_n_5 ;
  wire \i_reg_120_reg[20]_i_1_n_6 ;
  wire \i_reg_120_reg[20]_i_1_n_7 ;
  wire \i_reg_120_reg[24]_i_1_n_2 ;
  wire \i_reg_120_reg[24]_i_1_n_3 ;
  wire \i_reg_120_reg[24]_i_1_n_5 ;
  wire \i_reg_120_reg[24]_i_1_n_6 ;
  wire \i_reg_120_reg[24]_i_1_n_7 ;
  wire \i_reg_120_reg[4]_i_1_n_0 ;
  wire \i_reg_120_reg[4]_i_1_n_1 ;
  wire \i_reg_120_reg[4]_i_1_n_2 ;
  wire \i_reg_120_reg[4]_i_1_n_3 ;
  wire \i_reg_120_reg[4]_i_1_n_4 ;
  wire \i_reg_120_reg[4]_i_1_n_5 ;
  wire \i_reg_120_reg[4]_i_1_n_6 ;
  wire \i_reg_120_reg[4]_i_1_n_7 ;
  wire \i_reg_120_reg[8]_i_1_n_0 ;
  wire \i_reg_120_reg[8]_i_1_n_1 ;
  wire \i_reg_120_reg[8]_i_1_n_2 ;
  wire \i_reg_120_reg[8]_i_1_n_3 ;
  wire \i_reg_120_reg[8]_i_1_n_4 ;
  wire \i_reg_120_reg[8]_i_1_n_5 ;
  wire \i_reg_120_reg[8]_i_1_n_6 ;
  wire \i_reg_120_reg[8]_i_1_n_7 ;
  wire icmp_ln479_fu_214_p2;
  wire icmp_ln479_fu_214_p2_carry__0_i_1_n_0;
  wire icmp_ln479_fu_214_p2_carry__0_i_2_n_0;
  wire icmp_ln479_fu_214_p2_carry__0_i_3_n_0;
  wire icmp_ln479_fu_214_p2_carry__0_i_4_n_0;
  wire icmp_ln479_fu_214_p2_carry__0_i_5_n_0;
  wire icmp_ln479_fu_214_p2_carry__0_i_6_n_0;
  wire icmp_ln479_fu_214_p2_carry__0_i_7_n_0;
  wire icmp_ln479_fu_214_p2_carry__0_i_8_n_0;
  wire icmp_ln479_fu_214_p2_carry__0_n_0;
  wire icmp_ln479_fu_214_p2_carry__0_n_1;
  wire icmp_ln479_fu_214_p2_carry__0_n_2;
  wire icmp_ln479_fu_214_p2_carry__0_n_3;
  wire icmp_ln479_fu_214_p2_carry__1_i_1_n_0;
  wire icmp_ln479_fu_214_p2_carry__1_i_2_n_0;
  wire icmp_ln479_fu_214_p2_carry__1_i_3_n_0;
  wire icmp_ln479_fu_214_p2_carry__1_i_4_n_0;
  wire icmp_ln479_fu_214_p2_carry__1_i_5_n_0;
  wire icmp_ln479_fu_214_p2_carry__1_i_6_n_0;
  wire icmp_ln479_fu_214_p2_carry__1_i_7_n_0;
  wire icmp_ln479_fu_214_p2_carry__1_i_8_n_0;
  wire icmp_ln479_fu_214_p2_carry__1_n_0;
  wire icmp_ln479_fu_214_p2_carry__1_n_1;
  wire icmp_ln479_fu_214_p2_carry__1_n_2;
  wire icmp_ln479_fu_214_p2_carry__1_n_3;
  wire icmp_ln479_fu_214_p2_carry__2_i_1_n_0;
  wire icmp_ln479_fu_214_p2_carry__2_i_2_n_0;
  wire icmp_ln479_fu_214_p2_carry__2_i_3_n_0;
  wire icmp_ln479_fu_214_p2_carry__2_i_4_n_0;
  wire icmp_ln479_fu_214_p2_carry__2_n_3;
  wire icmp_ln479_fu_214_p2_carry_i_1_n_0;
  wire icmp_ln479_fu_214_p2_carry_i_2_n_0;
  wire icmp_ln479_fu_214_p2_carry_i_3_n_0;
  wire icmp_ln479_fu_214_p2_carry_i_4_n_0;
  wire icmp_ln479_fu_214_p2_carry_i_5_n_0;
  wire icmp_ln479_fu_214_p2_carry_i_6_n_0;
  wire icmp_ln479_fu_214_p2_carry_i_7_n_0;
  wire icmp_ln479_fu_214_p2_carry_i_8_n_0;
  wire icmp_ln479_fu_214_p2_carry_n_0;
  wire icmp_ln479_fu_214_p2_carry_n_1;
  wire icmp_ln479_fu_214_p2_carry_n_2;
  wire icmp_ln479_fu_214_p2_carry_n_3;
  wire icmp_ln479_reg_244;
  wire \icmp_ln479_reg_244[0]_i_1_n_0 ;
  wire \icmp_ln479_reg_244_reg[0]_0 ;
  wire img_out_TREADY_int_regslice;
  wire [26:0]loop_count_fu_196_p3;
  wire \loop_count_reg_234[0]_i_4_n_0 ;
  wire \loop_count_reg_234[0]_i_5_n_0 ;
  wire \loop_count_reg_234[0]_i_6_n_0 ;
  wire \loop_count_reg_234[0]_i_7_n_0 ;
  wire \loop_count_reg_234[0]_i_8_n_0 ;
  wire \loop_count_reg_234[27]_i_1_n_0 ;
  wire \loop_count_reg_234_reg[0]_i_2_n_0 ;
  wire \loop_count_reg_234_reg[0]_i_2_n_1 ;
  wire \loop_count_reg_234_reg[0]_i_2_n_2 ;
  wire \loop_count_reg_234_reg[0]_i_2_n_3 ;
  wire \loop_count_reg_234_reg[0]_i_3_n_0 ;
  wire \loop_count_reg_234_reg[0]_i_3_n_1 ;
  wire \loop_count_reg_234_reg[0]_i_3_n_2 ;
  wire \loop_count_reg_234_reg[0]_i_3_n_3 ;
  wire \loop_count_reg_234_reg[12]_i_2_n_0 ;
  wire \loop_count_reg_234_reg[12]_i_2_n_1 ;
  wire \loop_count_reg_234_reg[12]_i_2_n_2 ;
  wire \loop_count_reg_234_reg[12]_i_2_n_3 ;
  wire \loop_count_reg_234_reg[16]_i_2_n_0 ;
  wire \loop_count_reg_234_reg[16]_i_2_n_1 ;
  wire \loop_count_reg_234_reg[16]_i_2_n_2 ;
  wire \loop_count_reg_234_reg[16]_i_2_n_3 ;
  wire \loop_count_reg_234_reg[20]_i_2_n_0 ;
  wire \loop_count_reg_234_reg[20]_i_2_n_1 ;
  wire \loop_count_reg_234_reg[20]_i_2_n_2 ;
  wire \loop_count_reg_234_reg[20]_i_2_n_3 ;
  wire \loop_count_reg_234_reg[24]_i_2_n_0 ;
  wire \loop_count_reg_234_reg[24]_i_2_n_1 ;
  wire \loop_count_reg_234_reg[24]_i_2_n_2 ;
  wire \loop_count_reg_234_reg[24]_i_2_n_3 ;
  wire \loop_count_reg_234_reg[26]_i_2_n_3 ;
  wire \loop_count_reg_234_reg[4]_i_2_n_0 ;
  wire \loop_count_reg_234_reg[4]_i_2_n_1 ;
  wire \loop_count_reg_234_reg[4]_i_2_n_2 ;
  wire \loop_count_reg_234_reg[4]_i_2_n_3 ;
  wire \loop_count_reg_234_reg[8]_i_2_n_0 ;
  wire \loop_count_reg_234_reg[8]_i_2_n_1 ;
  wire \loop_count_reg_234_reg[8]_i_2_n_2 ;
  wire \loop_count_reg_234_reg[8]_i_2_n_3 ;
  wire \loop_count_reg_234_reg_n_0_[0] ;
  wire \loop_count_reg_234_reg_n_0_[10] ;
  wire \loop_count_reg_234_reg_n_0_[11] ;
  wire \loop_count_reg_234_reg_n_0_[12] ;
  wire \loop_count_reg_234_reg_n_0_[13] ;
  wire \loop_count_reg_234_reg_n_0_[14] ;
  wire \loop_count_reg_234_reg_n_0_[15] ;
  wire \loop_count_reg_234_reg_n_0_[16] ;
  wire \loop_count_reg_234_reg_n_0_[17] ;
  wire \loop_count_reg_234_reg_n_0_[18] ;
  wire \loop_count_reg_234_reg_n_0_[19] ;
  wire \loop_count_reg_234_reg_n_0_[1] ;
  wire \loop_count_reg_234_reg_n_0_[20] ;
  wire \loop_count_reg_234_reg_n_0_[21] ;
  wire \loop_count_reg_234_reg_n_0_[22] ;
  wire \loop_count_reg_234_reg_n_0_[23] ;
  wire \loop_count_reg_234_reg_n_0_[24] ;
  wire \loop_count_reg_234_reg_n_0_[25] ;
  wire \loop_count_reg_234_reg_n_0_[26] ;
  wire \loop_count_reg_234_reg_n_0_[27] ;
  wire \loop_count_reg_234_reg_n_0_[2] ;
  wire \loop_count_reg_234_reg_n_0_[3] ;
  wire \loop_count_reg_234_reg_n_0_[4] ;
  wire \loop_count_reg_234_reg_n_0_[5] ;
  wire \loop_count_reg_234_reg_n_0_[6] ;
  wire \loop_count_reg_234_reg_n_0_[7] ;
  wire \loop_count_reg_234_reg_n_0_[8] ;
  wire \loop_count_reg_234_reg_n_0_[9] ;
  wire [28:0]out;
  wire out_mat_cols_c_empty_n;
  wire out_mat_rows_c_empty_n;
  wire [15:0]p_1_in;
  wire [28:0]p_reg__0;
  wire rows_cast_loc_c_empty_n;
  wire shiftReg_ce;
  wire [31:3]shl_ln_fu_135_p3;
  wire strm_empty_n;
  wire [26:1]sub_ln477_1_fu_176_p2;
  wire [31:5]sub_ln477_fu_156_p2;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  wire [3:1]NLW__carry__5_CO_UNCONNECTED;
  wire [3:2]NLW__carry__5_O_UNCONNECTED;
  wire [3:1]NLW__carry__5_i_3__0_CO_UNCONNECTED;
  wire [3:2]NLW__carry__5_i_3__0_O_UNCONNECTED;
  wire [3:2]\NLW_i_reg_120_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg_120_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln479_fu_214_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln479_fu_214_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln479_fu_214_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln479_fu_214_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln479_fu_214_p2_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_loop_count_reg_234_reg[0]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_loop_count_reg_234_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_loop_count_reg_234_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_loop_count_reg_234_reg[26]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\icmp_ln479_reg_244_reg[0]_0 ),
        .I1(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_reg));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(icmp_ln479_reg_244),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .I3(strm_empty_n),
        .I4(img_out_TREADY_int_regslice),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\icmp_ln479_reg_244_reg[0]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry
       (.CI(1'b0),
        .CO({_carry_n_0,_carry_n_1,_carry_n_2,_carry_n_3}),
        .CYINIT(_carry_i_1__0_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln477_1_fu_176_p2[4:1]),
        .S({_carry_i_2__0_n_0,_carry_i_3__0_n_0,_carry_i_4__0_n_0,_carry_i_5__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__0
       (.CI(_carry_n_0),
        .CO({_carry__0_n_0,_carry__0_n_1,_carry__0_n_2,_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln477_1_fu_176_p2[8:5]),
        .S({_carry__0_i_1__0_n_0,_carry__0_i_2__0_n_0,_carry__0_i_3__0_n_0,_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_1__0
       (.I0(sub_ln477_fu_156_p2[13]),
        .O(_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_2__0
       (.I0(sub_ln477_fu_156_p2[12]),
        .O(_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_3__0
       (.I0(sub_ln477_fu_156_p2[11]),
        .O(_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_4__0
       (.I0(sub_ln477_fu_156_p2[10]),
        .O(_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__0_i_5__0
       (.CI(_carry_i_6__0_n_0),
        .CO({_carry__0_i_5__0_n_0,_carry__0_i_5__0_n_1,_carry__0_i_5__0_n_2,_carry__0_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({_carry__0_i_6__0_n_0,_carry__0_i_7__0_n_0,_carry__0_i_8__0_n_0,_carry__0_i_9__0_n_0}),
        .O(sub_ln477_fu_156_p2[13:10]),
        .S(shl_ln_fu_135_p3[13:10]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_6__0
       (.I0(shl_ln_fu_135_p3[13]),
        .O(_carry__0_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_7__0
       (.I0(shl_ln_fu_135_p3[12]),
        .O(_carry__0_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_8__0
       (.I0(shl_ln_fu_135_p3[11]),
        .O(_carry__0_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__0_i_9__0
       (.I0(shl_ln_fu_135_p3[10]),
        .O(_carry__0_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__1
       (.CI(_carry__0_n_0),
        .CO({_carry__1_n_0,_carry__1_n_1,_carry__1_n_2,_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln477_1_fu_176_p2[12:9]),
        .S({_carry__1_i_1__0_n_0,_carry__1_i_2__0_n_0,_carry__1_i_3__0_n_0,_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_1__0
       (.I0(sub_ln477_fu_156_p2[17]),
        .O(_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_2__0
       (.I0(sub_ln477_fu_156_p2[16]),
        .O(_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_3__0
       (.I0(sub_ln477_fu_156_p2[15]),
        .O(_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_4__0
       (.I0(sub_ln477_fu_156_p2[14]),
        .O(_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__1_i_5__0
       (.CI(_carry__0_i_5__0_n_0),
        .CO({_carry__1_i_5__0_n_0,_carry__1_i_5__0_n_1,_carry__1_i_5__0_n_2,_carry__1_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({_carry__1_i_6__0_n_0,_carry__1_i_7__0_n_0,_carry__1_i_8__0_n_0,_carry__1_i_9__0_n_0}),
        .O(sub_ln477_fu_156_p2[17:14]),
        .S(shl_ln_fu_135_p3[17:14]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_6__0
       (.I0(shl_ln_fu_135_p3[17]),
        .O(_carry__1_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_7__0
       (.I0(shl_ln_fu_135_p3[16]),
        .O(_carry__1_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_8__0
       (.I0(shl_ln_fu_135_p3[15]),
        .O(_carry__1_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__1_i_9__0
       (.I0(shl_ln_fu_135_p3[14]),
        .O(_carry__1_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__2
       (.CI(_carry__1_n_0),
        .CO({_carry__2_n_0,_carry__2_n_1,_carry__2_n_2,_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln477_1_fu_176_p2[16:13]),
        .S({_carry__2_i_1__0_n_0,_carry__2_i_2__0_n_0,_carry__2_i_3__0_n_0,_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_1__0
       (.I0(sub_ln477_fu_156_p2[21]),
        .O(_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_2__0
       (.I0(sub_ln477_fu_156_p2[20]),
        .O(_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_3__0
       (.I0(sub_ln477_fu_156_p2[19]),
        .O(_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_4__0
       (.I0(sub_ln477_fu_156_p2[18]),
        .O(_carry__2_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__2_i_5__0
       (.CI(_carry__1_i_5__0_n_0),
        .CO({_carry__2_i_5__0_n_0,_carry__2_i_5__0_n_1,_carry__2_i_5__0_n_2,_carry__2_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({_carry__2_i_6__0_n_0,_carry__2_i_7__0_n_0,_carry__2_i_8__0_n_0,_carry__2_i_9__0_n_0}),
        .O(sub_ln477_fu_156_p2[21:18]),
        .S(shl_ln_fu_135_p3[21:18]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_6__0
       (.I0(shl_ln_fu_135_p3[21]),
        .O(_carry__2_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_7__0
       (.I0(shl_ln_fu_135_p3[20]),
        .O(_carry__2_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_8__0
       (.I0(shl_ln_fu_135_p3[19]),
        .O(_carry__2_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__2_i_9__0
       (.I0(shl_ln_fu_135_p3[18]),
        .O(_carry__2_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__3
       (.CI(_carry__2_n_0),
        .CO({_carry__3_n_0,_carry__3_n_1,_carry__3_n_2,_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln477_1_fu_176_p2[20:17]),
        .S({_carry__3_i_1__0_n_0,_carry__3_i_2__0_n_0,_carry__3_i_3__0_n_0,_carry__3_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_1__0
       (.I0(sub_ln477_fu_156_p2[25]),
        .O(_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_2__0
       (.I0(sub_ln477_fu_156_p2[24]),
        .O(_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_3__0
       (.I0(sub_ln477_fu_156_p2[23]),
        .O(_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_4__0
       (.I0(sub_ln477_fu_156_p2[22]),
        .O(_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__3_i_5__0
       (.CI(_carry__2_i_5__0_n_0),
        .CO({_carry__3_i_5__0_n_0,_carry__3_i_5__0_n_1,_carry__3_i_5__0_n_2,_carry__3_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({_carry__3_i_6__0_n_0,_carry__3_i_7__0_n_0,_carry__3_i_8__0_n_0,_carry__3_i_9__0_n_0}),
        .O(sub_ln477_fu_156_p2[25:22]),
        .S(shl_ln_fu_135_p3[25:22]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_6__0
       (.I0(shl_ln_fu_135_p3[25]),
        .O(_carry__3_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_7__0
       (.I0(shl_ln_fu_135_p3[24]),
        .O(_carry__3_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_8__0
       (.I0(shl_ln_fu_135_p3[23]),
        .O(_carry__3_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__3_i_9__0
       (.I0(shl_ln_fu_135_p3[22]),
        .O(_carry__3_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__4
       (.CI(_carry__3_n_0),
        .CO({_carry__4_n_0,_carry__4_n_1,_carry__4_n_2,_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln477_1_fu_176_p2[24:21]),
        .S({_carry__4_i_1__0_n_0,_carry__4_i_2__0_n_0,_carry__4_i_3__0_n_0,_carry__4_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_1__0
       (.I0(sub_ln477_fu_156_p2[29]),
        .O(_carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_2__0
       (.I0(sub_ln477_fu_156_p2[28]),
        .O(_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_3__0
       (.I0(sub_ln477_fu_156_p2[27]),
        .O(_carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_4__0
       (.I0(sub_ln477_fu_156_p2[26]),
        .O(_carry__4_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__4_i_5__0
       (.CI(_carry__3_i_5__0_n_0),
        .CO({_carry__4_i_5__0_n_0,_carry__4_i_5__0_n_1,_carry__4_i_5__0_n_2,_carry__4_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({_carry__4_i_6__0_n_0,_carry__4_i_7__0_n_0,_carry__4_i_8__0_n_0,_carry__4_i_9__0_n_0}),
        .O(sub_ln477_fu_156_p2[29:26]),
        .S(shl_ln_fu_135_p3[29:26]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_6__0
       (.I0(shl_ln_fu_135_p3[29]),
        .O(_carry__4_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_7__0
       (.I0(shl_ln_fu_135_p3[28]),
        .O(_carry__4_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_8__0
       (.I0(shl_ln_fu_135_p3[27]),
        .O(_carry__4_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__4_i_9__0
       (.I0(shl_ln_fu_135_p3[26]),
        .O(_carry__4_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__5
       (.CI(_carry__4_n_0),
        .CO({NLW__carry__5_CO_UNCONNECTED[3],_carry__5_n_1,NLW__carry__5_CO_UNCONNECTED[1],_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW__carry__5_O_UNCONNECTED[3:2],sub_ln477_1_fu_176_p2[26:25]}),
        .S({1'b0,1'b1,_carry__5_i_1__0_n_0,_carry__5_i_2__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__5_i_1__0
       (.I0(sub_ln477_fu_156_p2[31]),
        .O(_carry__5_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__5_i_2__0
       (.I0(sub_ln477_fu_156_p2[30]),
        .O(_carry__5_i_2__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry__5_i_3__0
       (.CI(_carry__4_i_5__0_n_0),
        .CO({NLW__carry__5_i_3__0_CO_UNCONNECTED[3:1],_carry__5_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,_carry__5_i_4__0_n_0}),
        .O({NLW__carry__5_i_3__0_O_UNCONNECTED[3:2],sub_ln477_fu_156_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_135_p3[31:30]}));
  LUT1 #(
    .INIT(2'h1)) 
    _carry__5_i_4__0
       (.I0(shl_ln_fu_135_p3[30]),
        .O(_carry__5_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_10__0
       (.I0(shl_ln_fu_135_p3[6]),
        .O(_carry_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_1__0
       (.I0(sub_ln477_fu_156_p2[5]),
        .O(_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_2__0
       (.I0(sub_ln477_fu_156_p2[9]),
        .O(_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_3__0
       (.I0(sub_ln477_fu_156_p2[8]),
        .O(_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_4__0
       (.I0(sub_ln477_fu_156_p2[7]),
        .O(_carry_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_5__0
       (.I0(sub_ln477_fu_156_p2[6]),
        .O(_carry_i_5__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 _carry_i_6__0
       (.CI(\loop_count_reg_234_reg[0]_i_2_n_0 ),
        .CO({_carry_i_6__0_n_0,_carry_i_6__0_n_1,_carry_i_6__0_n_2,_carry_i_6__0_n_3}),
        .CYINIT(1'b0),
        .DI({_carry_i_7__0_n_0,_carry_i_8__0_n_0,_carry_i_9__0_n_0,_carry_i_10__0_n_0}),
        .O(sub_ln477_fu_156_p2[9:6]),
        .S(shl_ln_fu_135_p3[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_7__0
       (.I0(shl_ln_fu_135_p3[9]),
        .O(_carry_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_8__0
       (.I0(shl_ln_fu_135_p3[8]),
        .O(_carry_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    _carry_i_9__0
       (.I0(shl_ln_fu_135_p3[7]),
        .O(_carry_i_9__0_n_0));
  LUT6 #(
    .INIT(64'hEFFFAAAAFFFFAAAA)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(Q[1]),
        .I1(ap_done_reg),
        .I2(rows_cast_loc_c_empty_n),
        .I3(cols_cast_loc_c_empty_n),
        .I4(Q[0]),
        .I5(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFF800000FF80FF00)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(out_mat_cols_c_empty_n),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I2(out_mat_rows_c_empty_n),
        .I3(\ap_CS_fsm_reg[2]_0 [1]),
        .I4(\ap_CS_fsm_reg[2]_0 [0]),
        .I5(\ap_CS_fsm[2]_i_2__0_n_0 ),
        .O(\ap_CS_fsm_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(ap_done_reg_reg_0),
        .I1(ap_CS_fsm_state3__0),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(Q[1]),
        .I5(\ap_CS_fsm_reg_n_0_[1] ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h40000000)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(ap_done_reg),
        .I1(rows_cast_loc_c_empty_n),
        .I2(cols_cast_loc_c_empty_n),
        .I3(Q[0]),
        .I4(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .O(ap_done_reg_reg_0));
  LUT4 #(
    .INIT(16'h0A0B)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_0 ),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(\ap_CS_fsm_reg[2]_0 [0]),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .O(\ap_CS_fsm_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(shiftReg_ce),
        .I1(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg_0),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .I3(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done),
        .I4(Q[1]),
        .I5(ap_done_reg),
        .O(\ap_CS_fsm[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hEEEEEECE)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_CS_fsm_state4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln479_fu_214_p2),
        .I4(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln479_fu_214_p2),
        .I2(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'h08888888)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(icmp_ln479_reg_244),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .I3(strm_empty_n),
        .I4(img_out_TREADY_int_regslice),
        .O(\ap_CS_fsm[5]_i_2__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(ap_CS_fsm_state3__0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3__0),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__2
       (.I0(\ap_CS_fsm[2]_i_2__0_n_0 ),
        .I1(ap_rst_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__2_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFEFEF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(icmp_ln479_fu_214_p2),
        .I1(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln479_fu_214_p2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h44444440)) 
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_i_1
       (.I0(\ap_CS_fsm[2]_i_2__0_n_0 ),
        .I1(ap_rst_n),
        .I2(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done),
        .I3(Q[1]),
        .I4(ap_done_reg),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_i_2
       (.I0(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .O(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg));
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \i_reg_120[0]_i_1 
       (.I0(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln479_fu_214_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_state4),
        .O(i_reg_120));
  LUT4 #(
    .INIT(16'h4000)) 
    \i_reg_120[0]_i_2 
       (.I0(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln479_fu_214_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(i_reg_1200));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_120[0]_i_4 
       (.I0(i_reg_120_reg[0]),
        .O(\i_reg_120[0]_i_4_n_0 ));
  FDRE \i_reg_120_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[0]_i_3_n_7 ),
        .Q(i_reg_120_reg[0]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_120_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_reg_120_reg[0]_i_3_n_0 ,\i_reg_120_reg[0]_i_3_n_1 ,\i_reg_120_reg[0]_i_3_n_2 ,\i_reg_120_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_120_reg[0]_i_3_n_4 ,\i_reg_120_reg[0]_i_3_n_5 ,\i_reg_120_reg[0]_i_3_n_6 ,\i_reg_120_reg[0]_i_3_n_7 }),
        .S({i_reg_120_reg[3:1],\i_reg_120[0]_i_4_n_0 }));
  FDRE \i_reg_120_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[8]_i_1_n_5 ),
        .Q(i_reg_120_reg[10]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[8]_i_1_n_4 ),
        .Q(i_reg_120_reg[11]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[12]_i_1_n_7 ),
        .Q(i_reg_120_reg[12]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_120_reg[12]_i_1 
       (.CI(\i_reg_120_reg[8]_i_1_n_0 ),
        .CO({\i_reg_120_reg[12]_i_1_n_0 ,\i_reg_120_reg[12]_i_1_n_1 ,\i_reg_120_reg[12]_i_1_n_2 ,\i_reg_120_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_120_reg[12]_i_1_n_4 ,\i_reg_120_reg[12]_i_1_n_5 ,\i_reg_120_reg[12]_i_1_n_6 ,\i_reg_120_reg[12]_i_1_n_7 }),
        .S(i_reg_120_reg[15:12]));
  FDRE \i_reg_120_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[12]_i_1_n_6 ),
        .Q(i_reg_120_reg[13]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[12]_i_1_n_5 ),
        .Q(i_reg_120_reg[14]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[12]_i_1_n_4 ),
        .Q(i_reg_120_reg[15]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[16]_i_1_n_7 ),
        .Q(i_reg_120_reg[16]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_120_reg[16]_i_1 
       (.CI(\i_reg_120_reg[12]_i_1_n_0 ),
        .CO({\i_reg_120_reg[16]_i_1_n_0 ,\i_reg_120_reg[16]_i_1_n_1 ,\i_reg_120_reg[16]_i_1_n_2 ,\i_reg_120_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_120_reg[16]_i_1_n_4 ,\i_reg_120_reg[16]_i_1_n_5 ,\i_reg_120_reg[16]_i_1_n_6 ,\i_reg_120_reg[16]_i_1_n_7 }),
        .S(i_reg_120_reg[19:16]));
  FDRE \i_reg_120_reg[17] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[16]_i_1_n_6 ),
        .Q(i_reg_120_reg[17]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[18] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[16]_i_1_n_5 ),
        .Q(i_reg_120_reg[18]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[19] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[16]_i_1_n_4 ),
        .Q(i_reg_120_reg[19]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[0]_i_3_n_6 ),
        .Q(i_reg_120_reg[1]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[20] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[20]_i_1_n_7 ),
        .Q(i_reg_120_reg[20]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_120_reg[20]_i_1 
       (.CI(\i_reg_120_reg[16]_i_1_n_0 ),
        .CO({\i_reg_120_reg[20]_i_1_n_0 ,\i_reg_120_reg[20]_i_1_n_1 ,\i_reg_120_reg[20]_i_1_n_2 ,\i_reg_120_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_120_reg[20]_i_1_n_4 ,\i_reg_120_reg[20]_i_1_n_5 ,\i_reg_120_reg[20]_i_1_n_6 ,\i_reg_120_reg[20]_i_1_n_7 }),
        .S(i_reg_120_reg[23:20]));
  FDRE \i_reg_120_reg[21] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[20]_i_1_n_6 ),
        .Q(i_reg_120_reg[21]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[22] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[20]_i_1_n_5 ),
        .Q(i_reg_120_reg[22]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[23] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[20]_i_1_n_4 ),
        .Q(i_reg_120_reg[23]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[24] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[24]_i_1_n_7 ),
        .Q(i_reg_120_reg[24]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_120_reg[24]_i_1 
       (.CI(\i_reg_120_reg[20]_i_1_n_0 ),
        .CO({\NLW_i_reg_120_reg[24]_i_1_CO_UNCONNECTED [3:2],\i_reg_120_reg[24]_i_1_n_2 ,\i_reg_120_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_120_reg[24]_i_1_O_UNCONNECTED [3],\i_reg_120_reg[24]_i_1_n_5 ,\i_reg_120_reg[24]_i_1_n_6 ,\i_reg_120_reg[24]_i_1_n_7 }),
        .S({1'b0,i_reg_120_reg[26:24]}));
  FDRE \i_reg_120_reg[25] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[24]_i_1_n_6 ),
        .Q(i_reg_120_reg[25]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[26] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[24]_i_1_n_5 ),
        .Q(i_reg_120_reg[26]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[0]_i_3_n_5 ),
        .Q(i_reg_120_reg[2]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[0]_i_3_n_4 ),
        .Q(i_reg_120_reg[3]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[4]_i_1_n_7 ),
        .Q(i_reg_120_reg[4]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_120_reg[4]_i_1 
       (.CI(\i_reg_120_reg[0]_i_3_n_0 ),
        .CO({\i_reg_120_reg[4]_i_1_n_0 ,\i_reg_120_reg[4]_i_1_n_1 ,\i_reg_120_reg[4]_i_1_n_2 ,\i_reg_120_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_120_reg[4]_i_1_n_4 ,\i_reg_120_reg[4]_i_1_n_5 ,\i_reg_120_reg[4]_i_1_n_6 ,\i_reg_120_reg[4]_i_1_n_7 }),
        .S(i_reg_120_reg[7:4]));
  FDRE \i_reg_120_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[4]_i_1_n_6 ),
        .Q(i_reg_120_reg[5]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[4]_i_1_n_5 ),
        .Q(i_reg_120_reg[6]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[4]_i_1_n_4 ),
        .Q(i_reg_120_reg[7]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[8]_i_1_n_7 ),
        .Q(i_reg_120_reg[8]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_reg_120_reg[8]_i_1 
       (.CI(\i_reg_120_reg[4]_i_1_n_0 ),
        .CO({\i_reg_120_reg[8]_i_1_n_0 ,\i_reg_120_reg[8]_i_1_n_1 ,\i_reg_120_reg[8]_i_1_n_2 ,\i_reg_120_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_120_reg[8]_i_1_n_4 ,\i_reg_120_reg[8]_i_1_n_5 ,\i_reg_120_reg[8]_i_1_n_6 ,\i_reg_120_reg[8]_i_1_n_7 }),
        .S(i_reg_120_reg[11:8]));
  FDRE \i_reg_120_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[8]_i_1_n_6 ),
        .Q(i_reg_120_reg[9]),
        .R(i_reg_120));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln479_fu_214_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln479_fu_214_p2_carry_n_0,icmp_ln479_fu_214_p2_carry_n_1,icmp_ln479_fu_214_p2_carry_n_2,icmp_ln479_fu_214_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln479_fu_214_p2_carry_i_1_n_0,icmp_ln479_fu_214_p2_carry_i_2_n_0,icmp_ln479_fu_214_p2_carry_i_3_n_0,icmp_ln479_fu_214_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln479_fu_214_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln479_fu_214_p2_carry_i_5_n_0,icmp_ln479_fu_214_p2_carry_i_6_n_0,icmp_ln479_fu_214_p2_carry_i_7_n_0,icmp_ln479_fu_214_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln479_fu_214_p2_carry__0
       (.CI(icmp_ln479_fu_214_p2_carry_n_0),
        .CO({icmp_ln479_fu_214_p2_carry__0_n_0,icmp_ln479_fu_214_p2_carry__0_n_1,icmp_ln479_fu_214_p2_carry__0_n_2,icmp_ln479_fu_214_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln479_fu_214_p2_carry__0_i_1_n_0,icmp_ln479_fu_214_p2_carry__0_i_2_n_0,icmp_ln479_fu_214_p2_carry__0_i_3_n_0,icmp_ln479_fu_214_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln479_fu_214_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln479_fu_214_p2_carry__0_i_5_n_0,icmp_ln479_fu_214_p2_carry__0_i_6_n_0,icmp_ln479_fu_214_p2_carry__0_i_7_n_0,icmp_ln479_fu_214_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry__0_i_1
       (.I0(\loop_count_reg_234_reg_n_0_[15] ),
        .I1(i_reg_120_reg[15]),
        .I2(\loop_count_reg_234_reg_n_0_[14] ),
        .I3(i_reg_120_reg[14]),
        .O(icmp_ln479_fu_214_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry__0_i_2
       (.I0(\loop_count_reg_234_reg_n_0_[13] ),
        .I1(i_reg_120_reg[13]),
        .I2(\loop_count_reg_234_reg_n_0_[12] ),
        .I3(i_reg_120_reg[12]),
        .O(icmp_ln479_fu_214_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry__0_i_3
       (.I0(\loop_count_reg_234_reg_n_0_[11] ),
        .I1(i_reg_120_reg[11]),
        .I2(\loop_count_reg_234_reg_n_0_[10] ),
        .I3(i_reg_120_reg[10]),
        .O(icmp_ln479_fu_214_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry__0_i_4
       (.I0(\loop_count_reg_234_reg_n_0_[9] ),
        .I1(i_reg_120_reg[9]),
        .I2(\loop_count_reg_234_reg_n_0_[8] ),
        .I3(i_reg_120_reg[8]),
        .O(icmp_ln479_fu_214_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry__0_i_5
       (.I0(i_reg_120_reg[15]),
        .I1(\loop_count_reg_234_reg_n_0_[15] ),
        .I2(i_reg_120_reg[14]),
        .I3(\loop_count_reg_234_reg_n_0_[14] ),
        .O(icmp_ln479_fu_214_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry__0_i_6
       (.I0(i_reg_120_reg[13]),
        .I1(\loop_count_reg_234_reg_n_0_[13] ),
        .I2(i_reg_120_reg[12]),
        .I3(\loop_count_reg_234_reg_n_0_[12] ),
        .O(icmp_ln479_fu_214_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry__0_i_7
       (.I0(i_reg_120_reg[11]),
        .I1(\loop_count_reg_234_reg_n_0_[11] ),
        .I2(i_reg_120_reg[10]),
        .I3(\loop_count_reg_234_reg_n_0_[10] ),
        .O(icmp_ln479_fu_214_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry__0_i_8
       (.I0(i_reg_120_reg[9]),
        .I1(\loop_count_reg_234_reg_n_0_[9] ),
        .I2(i_reg_120_reg[8]),
        .I3(\loop_count_reg_234_reg_n_0_[8] ),
        .O(icmp_ln479_fu_214_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln479_fu_214_p2_carry__1
       (.CI(icmp_ln479_fu_214_p2_carry__0_n_0),
        .CO({icmp_ln479_fu_214_p2_carry__1_n_0,icmp_ln479_fu_214_p2_carry__1_n_1,icmp_ln479_fu_214_p2_carry__1_n_2,icmp_ln479_fu_214_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln479_fu_214_p2_carry__1_i_1_n_0,icmp_ln479_fu_214_p2_carry__1_i_2_n_0,icmp_ln479_fu_214_p2_carry__1_i_3_n_0,icmp_ln479_fu_214_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln479_fu_214_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln479_fu_214_p2_carry__1_i_5_n_0,icmp_ln479_fu_214_p2_carry__1_i_6_n_0,icmp_ln479_fu_214_p2_carry__1_i_7_n_0,icmp_ln479_fu_214_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry__1_i_1
       (.I0(\loop_count_reg_234_reg_n_0_[23] ),
        .I1(i_reg_120_reg[23]),
        .I2(\loop_count_reg_234_reg_n_0_[22] ),
        .I3(i_reg_120_reg[22]),
        .O(icmp_ln479_fu_214_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry__1_i_2
       (.I0(\loop_count_reg_234_reg_n_0_[21] ),
        .I1(i_reg_120_reg[21]),
        .I2(\loop_count_reg_234_reg_n_0_[20] ),
        .I3(i_reg_120_reg[20]),
        .O(icmp_ln479_fu_214_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry__1_i_3
       (.I0(\loop_count_reg_234_reg_n_0_[19] ),
        .I1(i_reg_120_reg[19]),
        .I2(\loop_count_reg_234_reg_n_0_[18] ),
        .I3(i_reg_120_reg[18]),
        .O(icmp_ln479_fu_214_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry__1_i_4
       (.I0(\loop_count_reg_234_reg_n_0_[17] ),
        .I1(i_reg_120_reg[17]),
        .I2(\loop_count_reg_234_reg_n_0_[16] ),
        .I3(i_reg_120_reg[16]),
        .O(icmp_ln479_fu_214_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry__1_i_5
       (.I0(i_reg_120_reg[23]),
        .I1(\loop_count_reg_234_reg_n_0_[23] ),
        .I2(i_reg_120_reg[22]),
        .I3(\loop_count_reg_234_reg_n_0_[22] ),
        .O(icmp_ln479_fu_214_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry__1_i_6
       (.I0(i_reg_120_reg[21]),
        .I1(\loop_count_reg_234_reg_n_0_[21] ),
        .I2(i_reg_120_reg[20]),
        .I3(\loop_count_reg_234_reg_n_0_[20] ),
        .O(icmp_ln479_fu_214_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry__1_i_7
       (.I0(i_reg_120_reg[19]),
        .I1(\loop_count_reg_234_reg_n_0_[19] ),
        .I2(i_reg_120_reg[18]),
        .I3(\loop_count_reg_234_reg_n_0_[18] ),
        .O(icmp_ln479_fu_214_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry__1_i_8
       (.I0(i_reg_120_reg[17]),
        .I1(\loop_count_reg_234_reg_n_0_[17] ),
        .I2(i_reg_120_reg[16]),
        .I3(\loop_count_reg_234_reg_n_0_[16] ),
        .O(icmp_ln479_fu_214_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln479_fu_214_p2_carry__2
       (.CI(icmp_ln479_fu_214_p2_carry__1_n_0),
        .CO({NLW_icmp_ln479_fu_214_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln479_fu_214_p2,icmp_ln479_fu_214_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln479_fu_214_p2_carry__2_i_1_n_0,icmp_ln479_fu_214_p2_carry__2_i_2_n_0}),
        .O(NLW_icmp_ln479_fu_214_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln479_fu_214_p2_carry__2_i_3_n_0,icmp_ln479_fu_214_p2_carry__2_i_4_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln479_fu_214_p2_carry__2_i_1
       (.I0(\loop_count_reg_234_reg_n_0_[27] ),
        .I1(\loop_count_reg_234_reg_n_0_[26] ),
        .I2(i_reg_120_reg[26]),
        .O(icmp_ln479_fu_214_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry__2_i_2
       (.I0(\loop_count_reg_234_reg_n_0_[25] ),
        .I1(i_reg_120_reg[25]),
        .I2(\loop_count_reg_234_reg_n_0_[24] ),
        .I3(i_reg_120_reg[24]),
        .O(icmp_ln479_fu_214_p2_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln479_fu_214_p2_carry__2_i_3
       (.I0(\loop_count_reg_234_reg_n_0_[27] ),
        .I1(i_reg_120_reg[26]),
        .I2(\loop_count_reg_234_reg_n_0_[26] ),
        .O(icmp_ln479_fu_214_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry__2_i_4
       (.I0(i_reg_120_reg[25]),
        .I1(\loop_count_reg_234_reg_n_0_[25] ),
        .I2(i_reg_120_reg[24]),
        .I3(\loop_count_reg_234_reg_n_0_[24] ),
        .O(icmp_ln479_fu_214_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry_i_1
       (.I0(\loop_count_reg_234_reg_n_0_[7] ),
        .I1(i_reg_120_reg[7]),
        .I2(\loop_count_reg_234_reg_n_0_[6] ),
        .I3(i_reg_120_reg[6]),
        .O(icmp_ln479_fu_214_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry_i_2
       (.I0(\loop_count_reg_234_reg_n_0_[5] ),
        .I1(i_reg_120_reg[5]),
        .I2(\loop_count_reg_234_reg_n_0_[4] ),
        .I3(i_reg_120_reg[4]),
        .O(icmp_ln479_fu_214_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry_i_3
       (.I0(\loop_count_reg_234_reg_n_0_[3] ),
        .I1(i_reg_120_reg[3]),
        .I2(\loop_count_reg_234_reg_n_0_[2] ),
        .I3(i_reg_120_reg[2]),
        .O(icmp_ln479_fu_214_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_214_p2_carry_i_4
       (.I0(\loop_count_reg_234_reg_n_0_[1] ),
        .I1(i_reg_120_reg[1]),
        .I2(\loop_count_reg_234_reg_n_0_[0] ),
        .I3(i_reg_120_reg[0]),
        .O(icmp_ln479_fu_214_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry_i_5
       (.I0(i_reg_120_reg[7]),
        .I1(\loop_count_reg_234_reg_n_0_[7] ),
        .I2(i_reg_120_reg[6]),
        .I3(\loop_count_reg_234_reg_n_0_[6] ),
        .O(icmp_ln479_fu_214_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry_i_6
       (.I0(i_reg_120_reg[5]),
        .I1(\loop_count_reg_234_reg_n_0_[5] ),
        .I2(i_reg_120_reg[4]),
        .I3(\loop_count_reg_234_reg_n_0_[4] ),
        .O(icmp_ln479_fu_214_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry_i_7
       (.I0(i_reg_120_reg[3]),
        .I1(\loop_count_reg_234_reg_n_0_[3] ),
        .I2(i_reg_120_reg[2]),
        .I3(\loop_count_reg_234_reg_n_0_[2] ),
        .O(icmp_ln479_fu_214_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_214_p2_carry_i_8
       (.I0(i_reg_120_reg[1]),
        .I1(\loop_count_reg_234_reg_n_0_[1] ),
        .I2(i_reg_120_reg[0]),
        .I3(\loop_count_reg_234_reg_n_0_[0] ),
        .O(icmp_ln479_fu_214_p2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln479_reg_244[0]_i_1 
       (.I0(icmp_ln479_fu_214_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .I3(icmp_ln479_reg_244),
        .O(\icmp_ln479_reg_244[0]_i_1_n_0 ));
  FDRE \icmp_ln479_reg_244_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln479_reg_244[0]_i_1_n_0 ),
        .Q(icmp_ln479_reg_244),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[0]_i_1 
       (.I0(sub_ln477_fu_156_p2[5]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[5]),
        .O(loop_count_fu_196_p3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_234[0]_i_4 
       (.I0(shl_ln_fu_135_p3[5]),
        .O(\loop_count_reg_234[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_234[0]_i_5 
       (.I0(shl_ln_fu_135_p3[3]),
        .O(\loop_count_reg_234[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_234[0]_i_6 
       (.I0(shl_ln_fu_135_p3[4]),
        .O(\loop_count_reg_234[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_234[0]_i_7 
       (.I0(shl_ln_fu_135_p3[4]),
        .O(\loop_count_reg_234[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_234[0]_i_8 
       (.I0(shl_ln_fu_135_p3[3]),
        .O(\loop_count_reg_234[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[10]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[10]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[15]),
        .O(loop_count_fu_196_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[11]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[11]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[16]),
        .O(loop_count_fu_196_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[12]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[12]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[17]),
        .O(loop_count_fu_196_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[13]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[13]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[18]),
        .O(loop_count_fu_196_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[14]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[14]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[19]),
        .O(loop_count_fu_196_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[15]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[15]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[20]),
        .O(loop_count_fu_196_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[16]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[16]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[21]),
        .O(loop_count_fu_196_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[17]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[17]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[22]),
        .O(loop_count_fu_196_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[18]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[18]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[23]),
        .O(loop_count_fu_196_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[19]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[19]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[24]),
        .O(loop_count_fu_196_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[1]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[1]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[6]),
        .O(loop_count_fu_196_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[20]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[20]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[25]),
        .O(loop_count_fu_196_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[21]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[21]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[26]),
        .O(loop_count_fu_196_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[22]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[22]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[27]),
        .O(loop_count_fu_196_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[23]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[23]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[28]),
        .O(loop_count_fu_196_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[24]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[24]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[29]),
        .O(loop_count_fu_196_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[25]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[25]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[30]),
        .O(loop_count_fu_196_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop_count_reg_234[26]_i_1 
       (.I0(add_ln477_fu_142_p2[31]),
        .I1(sub_ln477_1_fu_176_p2[26]),
        .O(loop_count_fu_196_p3[26]));
  LUT4 #(
    .INIT(16'h30AA)) 
    \loop_count_reg_234[27]_i_1 
       (.I0(\loop_count_reg_234_reg_n_0_[27] ),
        .I1(_carry__5_n_1),
        .I2(add_ln477_fu_142_p2[31]),
        .I3(ap_CS_fsm_state4),
        .O(\loop_count_reg_234[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[2]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[2]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[7]),
        .O(loop_count_fu_196_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[3]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[3]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[8]),
        .O(loop_count_fu_196_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[4]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[4]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[9]),
        .O(loop_count_fu_196_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[5]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[5]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[10]),
        .O(loop_count_fu_196_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[6]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[6]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[11]),
        .O(loop_count_fu_196_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[7]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[7]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[12]),
        .O(loop_count_fu_196_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[8]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[8]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[13]),
        .O(loop_count_fu_196_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_234[9]_i_1 
       (.I0(sub_ln477_1_fu_176_p2[9]),
        .I1(add_ln477_fu_142_p2[31]),
        .I2(add_ln477_fu_142_p2[14]),
        .O(loop_count_fu_196_p3[9]));
  FDRE \loop_count_reg_234_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[0]),
        .Q(\loop_count_reg_234_reg_n_0_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_234_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\loop_count_reg_234_reg[0]_i_2_n_0 ,\loop_count_reg_234_reg[0]_i_2_n_1 ,\loop_count_reg_234_reg[0]_i_2_n_2 ,\loop_count_reg_234_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\loop_count_reg_234[0]_i_4_n_0 ,1'b0,\loop_count_reg_234[0]_i_5_n_0 ,1'b0}),
        .O({sub_ln477_fu_156_p2[5],\NLW_loop_count_reg_234_reg[0]_i_2_O_UNCONNECTED [2:0]}),
        .S({shl_ln_fu_135_p3[5],\loop_count_reg_234[0]_i_6_n_0 ,shl_ln_fu_135_p3[3],1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_234_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\loop_count_reg_234_reg[0]_i_3_n_0 ,\loop_count_reg_234_reg[0]_i_3_n_1 ,\loop_count_reg_234_reg[0]_i_3_n_2 ,\loop_count_reg_234_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shl_ln_fu_135_p3[4:3],1'b0}),
        .O({add_ln477_fu_142_p2[5],\NLW_loop_count_reg_234_reg[0]_i_3_O_UNCONNECTED [2:0]}),
        .S({shl_ln_fu_135_p3[5],\loop_count_reg_234[0]_i_7_n_0 ,\loop_count_reg_234[0]_i_8_n_0 ,1'b1}));
  FDRE \loop_count_reg_234_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[10]),
        .Q(\loop_count_reg_234_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[11]),
        .Q(\loop_count_reg_234_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[12]),
        .Q(\loop_count_reg_234_reg_n_0_[12] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_234_reg[12]_i_2 
       (.CI(\loop_count_reg_234_reg[8]_i_2_n_0 ),
        .CO({\loop_count_reg_234_reg[12]_i_2_n_0 ,\loop_count_reg_234_reg[12]_i_2_n_1 ,\loop_count_reg_234_reg[12]_i_2_n_2 ,\loop_count_reg_234_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln477_fu_142_p2[17:14]),
        .S(shl_ln_fu_135_p3[17:14]));
  FDRE \loop_count_reg_234_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[13]),
        .Q(\loop_count_reg_234_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[14]),
        .Q(\loop_count_reg_234_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[15]),
        .Q(\loop_count_reg_234_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[16]),
        .Q(\loop_count_reg_234_reg_n_0_[16] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_234_reg[16]_i_2 
       (.CI(\loop_count_reg_234_reg[12]_i_2_n_0 ),
        .CO({\loop_count_reg_234_reg[16]_i_2_n_0 ,\loop_count_reg_234_reg[16]_i_2_n_1 ,\loop_count_reg_234_reg[16]_i_2_n_2 ,\loop_count_reg_234_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln477_fu_142_p2[21:18]),
        .S(shl_ln_fu_135_p3[21:18]));
  FDRE \loop_count_reg_234_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[17]),
        .Q(\loop_count_reg_234_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[18]),
        .Q(\loop_count_reg_234_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[19]),
        .Q(\loop_count_reg_234_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[1]),
        .Q(\loop_count_reg_234_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[20]),
        .Q(\loop_count_reg_234_reg_n_0_[20] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_234_reg[20]_i_2 
       (.CI(\loop_count_reg_234_reg[16]_i_2_n_0 ),
        .CO({\loop_count_reg_234_reg[20]_i_2_n_0 ,\loop_count_reg_234_reg[20]_i_2_n_1 ,\loop_count_reg_234_reg[20]_i_2_n_2 ,\loop_count_reg_234_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln477_fu_142_p2[25:22]),
        .S(shl_ln_fu_135_p3[25:22]));
  FDRE \loop_count_reg_234_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[21]),
        .Q(\loop_count_reg_234_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[22]),
        .Q(\loop_count_reg_234_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[23]),
        .Q(\loop_count_reg_234_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[24]),
        .Q(\loop_count_reg_234_reg_n_0_[24] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_234_reg[24]_i_2 
       (.CI(\loop_count_reg_234_reg[20]_i_2_n_0 ),
        .CO({\loop_count_reg_234_reg[24]_i_2_n_0 ,\loop_count_reg_234_reg[24]_i_2_n_1 ,\loop_count_reg_234_reg[24]_i_2_n_2 ,\loop_count_reg_234_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln477_fu_142_p2[29:26]),
        .S(shl_ln_fu_135_p3[29:26]));
  FDRE \loop_count_reg_234_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[25]),
        .Q(\loop_count_reg_234_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[26]),
        .Q(\loop_count_reg_234_reg_n_0_[26] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_234_reg[26]_i_2 
       (.CI(\loop_count_reg_234_reg[24]_i_2_n_0 ),
        .CO({\NLW_loop_count_reg_234_reg[26]_i_2_CO_UNCONNECTED [3:1],\loop_count_reg_234_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop_count_reg_234_reg[26]_i_2_O_UNCONNECTED [3:2],add_ln477_fu_142_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_135_p3[31:30]}));
  FDRE \loop_count_reg_234_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop_count_reg_234[27]_i_1_n_0 ),
        .Q(\loop_count_reg_234_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[2]),
        .Q(\loop_count_reg_234_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[3]),
        .Q(\loop_count_reg_234_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[4]),
        .Q(\loop_count_reg_234_reg_n_0_[4] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_234_reg[4]_i_2 
       (.CI(\loop_count_reg_234_reg[0]_i_3_n_0 ),
        .CO({\loop_count_reg_234_reg[4]_i_2_n_0 ,\loop_count_reg_234_reg[4]_i_2_n_1 ,\loop_count_reg_234_reg[4]_i_2_n_2 ,\loop_count_reg_234_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln477_fu_142_p2[9:6]),
        .S(shl_ln_fu_135_p3[9:6]));
  FDRE \loop_count_reg_234_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[5]),
        .Q(\loop_count_reg_234_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[6]),
        .Q(\loop_count_reg_234_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[7]),
        .Q(\loop_count_reg_234_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \loop_count_reg_234_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[8]),
        .Q(\loop_count_reg_234_reg_n_0_[8] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_count_reg_234_reg[8]_i_2 
       (.CI(\loop_count_reg_234_reg[4]_i_2_n_0 ),
        .CO({\loop_count_reg_234_reg[8]_i_2_n_0 ,\loop_count_reg_234_reg[8]_i_2_n_1 ,\loop_count_reg_234_reg[8]_i_2_n_2 ,\loop_count_reg_234_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln477_fu_142_p2[13:10]),
        .S(shl_ln_fu_135_p3[13:10]));
  FDRE \loop_count_reg_234_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(loop_count_fu_196_p3[9]),
        .Q(\loop_count_reg_234_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_mul_29s_29s_29_2_1 mul_29s_29s_29_2_1_U93
       (.D({grp_fu_131_p2,p_1_in}),
        .Q(Q[0]),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg__0(p_reg__0));
  FDRE \mul_ln477_reg_229_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[0]),
        .Q(shl_ln_fu_135_p3[3]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[10]),
        .Q(shl_ln_fu_135_p3[13]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[11]),
        .Q(shl_ln_fu_135_p3[14]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[12]),
        .Q(shl_ln_fu_135_p3[15]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[13]),
        .Q(shl_ln_fu_135_p3[16]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[14]),
        .Q(shl_ln_fu_135_p3[17]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[15]),
        .Q(shl_ln_fu_135_p3[18]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[16]),
        .Q(shl_ln_fu_135_p3[19]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[17]),
        .Q(shl_ln_fu_135_p3[20]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[18]),
        .Q(shl_ln_fu_135_p3[21]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[19]),
        .Q(shl_ln_fu_135_p3[22]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[1]),
        .Q(shl_ln_fu_135_p3[4]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[20]),
        .Q(shl_ln_fu_135_p3[23]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[21]),
        .Q(shl_ln_fu_135_p3[24]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[22]),
        .Q(shl_ln_fu_135_p3[25]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[23]),
        .Q(shl_ln_fu_135_p3[26]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[24]),
        .Q(shl_ln_fu_135_p3[27]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[25]),
        .Q(shl_ln_fu_135_p3[28]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[26]),
        .Q(shl_ln_fu_135_p3[29]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[27]),
        .Q(shl_ln_fu_135_p3[30]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(grp_fu_131_p2[28]),
        .Q(shl_ln_fu_135_p3[31]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[2]),
        .Q(shl_ln_fu_135_p3[5]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[3]),
        .Q(shl_ln_fu_135_p3[6]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[4]),
        .Q(shl_ln_fu_135_p3[7]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[5]),
        .Q(shl_ln_fu_135_p3[8]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[6]),
        .Q(shl_ln_fu_135_p3[9]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[7]),
        .Q(shl_ln_fu_135_p3[10]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[8]),
        .Q(shl_ln_fu_135_p3[11]),
        .R(1'b0));
  FDRE \mul_ln477_reg_229_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3__0),
        .D(p_1_in[9]),
        .Q(shl_ln_fu_135_p3[12]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_hlsStrm2xfMat_32_0_32_32_1_1024_s
   (ap_enable_reg_pp0_iter2,
    E,
    internal_empty_n_reg,
    \icmp_ln251_reg_909_pp0_iter3_reg_reg[0]_0 ,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg,
    \ap_CS_fsm_reg[5]_0 ,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg,
    D,
    hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
    \icmp_ln276_reg_925_reg[0]_0 ,
    \icmp_ln280_reg_974_reg[0]_0 ,
    in_mat_419_din,
    ap_clk,
    out,
    p_reg,
    ap_rst_n_inv,
    in_mat_data_full_n,
    Q,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    shiftReg_ce,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg_0,
    dstMat_2_c_empty_n,
    hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start,
    dstMat_1_c_empty_n,
    cols_loc_c_empty_n,
    strm_empty_n,
    \p_Val2_s_fu_114_reg[31]_0 ,
    \p_Val2_s_fu_114_reg[30]_0 ,
    \p_Val2_s_fu_114_reg[29]_0 ,
    \p_Val2_s_fu_114_reg[28]_0 ,
    \p_Val2_s_fu_114_reg[27]_0 ,
    \p_Val2_s_fu_114_reg[26]_0 ,
    \p_Val2_s_fu_114_reg[25]_0 ,
    \p_Val2_s_fu_114_reg[24]_0 ,
    \p_Val2_s_fu_114_reg[23]_0 ,
    \p_Val2_s_fu_114_reg[22]_0 ,
    \p_Val2_s_fu_114_reg[21]_0 ,
    \p_Val2_s_fu_114_reg[20]_0 ,
    \p_Val2_s_fu_114_reg[19]_0 ,
    \p_Val2_s_fu_114_reg[18]_0 ,
    \p_Val2_s_fu_114_reg[17]_0 ,
    \p_Val2_s_fu_114_reg[16]_0 ,
    \p_Val2_s_fu_114_reg[15]_0 ,
    \p_Val2_s_fu_114_reg[14]_0 ,
    \p_Val2_s_fu_114_reg[13]_0 ,
    \p_Val2_s_fu_114_reg[12]_0 ,
    \p_Val2_s_fu_114_reg[11]_0 ,
    \p_Val2_s_fu_114_reg[10]_0 ,
    \p_Val2_s_fu_114_reg[9]_0 ,
    \p_Val2_s_fu_114_reg[8]_0 ,
    \p_Val2_s_fu_114_reg[7]_0 ,
    \p_Val2_s_fu_114_reg[6]_0 ,
    \p_Val2_s_fu_114_reg[5]_0 ,
    \p_Val2_s_fu_114_reg[4]_0 ,
    \p_Val2_s_fu_114_reg[3]_0 ,
    \p_Val2_s_fu_114_reg[2]_0 ,
    \p_Val2_s_fu_114_reg[1]_0 ,
    \p_Val2_s_fu_114_reg[0]_0 ,
    \sub_ln238_reg_868_reg[27]_0 ,
    S,
    \sub_ln238_reg_868_reg[7]_0 ,
    \sub_ln238_reg_868_reg[11]_0 ,
    \sub_ln238_reg_868_reg[15]_0 ,
    \sub_ln238_reg_868_reg[19]_0 ,
    \sub_ln238_reg_868_reg[23]_0 ,
    \sub_ln238_reg_868_reg[27]_1 ,
    \sub_ln238_reg_868_reg[28]_0 );
  output ap_enable_reg_pp0_iter2;
  output [0:0]E;
  output internal_empty_n_reg;
  output \icmp_ln251_reg_909_pp0_iter3_reg_reg[0]_0 ;
  output ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg;
  output [1:0]D;
  output hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  output \icmp_ln276_reg_925_reg[0]_0 ;
  output \icmp_ln280_reg_974_reg[0]_0 ;
  output [7:0]in_mat_419_din;
  input ap_clk;
  input [31:0]out;
  input [31:0]p_reg;
  input ap_rst_n_inv;
  input in_mat_data_full_n;
  input [2:0]Q;
  input ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done;
  input ap_rst_n;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input shiftReg_ce;
  input ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg_0;
  input dstMat_2_c_empty_n;
  input hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start;
  input dstMat_1_c_empty_n;
  input cols_loc_c_empty_n;
  input strm_empty_n;
  input \p_Val2_s_fu_114_reg[31]_0 ;
  input \p_Val2_s_fu_114_reg[30]_0 ;
  input \p_Val2_s_fu_114_reg[29]_0 ;
  input \p_Val2_s_fu_114_reg[28]_0 ;
  input \p_Val2_s_fu_114_reg[27]_0 ;
  input \p_Val2_s_fu_114_reg[26]_0 ;
  input \p_Val2_s_fu_114_reg[25]_0 ;
  input \p_Val2_s_fu_114_reg[24]_0 ;
  input \p_Val2_s_fu_114_reg[23]_0 ;
  input \p_Val2_s_fu_114_reg[22]_0 ;
  input \p_Val2_s_fu_114_reg[21]_0 ;
  input \p_Val2_s_fu_114_reg[20]_0 ;
  input \p_Val2_s_fu_114_reg[19]_0 ;
  input \p_Val2_s_fu_114_reg[18]_0 ;
  input \p_Val2_s_fu_114_reg[17]_0 ;
  input \p_Val2_s_fu_114_reg[16]_0 ;
  input \p_Val2_s_fu_114_reg[15]_0 ;
  input \p_Val2_s_fu_114_reg[14]_0 ;
  input \p_Val2_s_fu_114_reg[13]_0 ;
  input \p_Val2_s_fu_114_reg[12]_0 ;
  input \p_Val2_s_fu_114_reg[11]_0 ;
  input \p_Val2_s_fu_114_reg[10]_0 ;
  input \p_Val2_s_fu_114_reg[9]_0 ;
  input \p_Val2_s_fu_114_reg[8]_0 ;
  input \p_Val2_s_fu_114_reg[7]_0 ;
  input \p_Val2_s_fu_114_reg[6]_0 ;
  input \p_Val2_s_fu_114_reg[5]_0 ;
  input \p_Val2_s_fu_114_reg[4]_0 ;
  input \p_Val2_s_fu_114_reg[3]_0 ;
  input \p_Val2_s_fu_114_reg[2]_0 ;
  input \p_Val2_s_fu_114_reg[1]_0 ;
  input \p_Val2_s_fu_114_reg[0]_0 ;
  input [27:0]\sub_ln238_reg_868_reg[27]_0 ;
  input [3:0]S;
  input [3:0]\sub_ln238_reg_868_reg[7]_0 ;
  input [3:0]\sub_ln238_reg_868_reg[11]_0 ;
  input [3:0]\sub_ln238_reg_868_reg[15]_0 ;
  input [3:0]\sub_ln238_reg_868_reg[19]_0 ;
  input [3:0]\sub_ln238_reg_868_reg[23]_0 ;
  input [3:0]\sub_ln238_reg_868_reg[27]_1 ;
  input [0:0]\sub_ln238_reg_868_reg[28]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [30:3]K_size_fu_370_p3;
  wire [31:4]PTR_WIDTH_min_last_N_fu_315_p2;
  wire \PTR_WIDTH_min_last_N_reg_889[11]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[11]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[11]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[11]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[15]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[15]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[15]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[15]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[19]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[19]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[19]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[19]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[23]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[23]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[23]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[23]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[27]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[27]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[27]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[27]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[31]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[31]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[31]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[31]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[3]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[7]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[7]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[7]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889[7]_i_5_n_0 ;
  wire [28:0]PTR_WIDTH_min_last_N_reg_889_reg;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[31]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[31]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[31]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1_n_3 ;
  wire [30:5]PTR_WIDTH_plus_Ksize_fu_382_p3;
  wire [31:3]PTR_WIDTH_plus_last_N_fu_321_p2;
  wire \PTR_WIDTH_plus_last_N_reg_894[5]_i_2_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_894[5]_i_3_n_0 ;
  wire [28:0]PTR_WIDTH_plus_last_N_reg_894_reg;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[31]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1_n_3 ;
  wire [2:0]Q;
  wire [3:0]S;
  wire [31:5]add_ln233_fu_236_p2;
  wire add_ln286_fu_489_p2_carry_i_2_n_0;
  wire add_ln286_fu_489_p2_carry_i_3_n_0;
  wire add_ln286_fu_489_p2_carry_i_4_n_0;
  wire add_ln286_fu_489_p2_carry_i_5_n_0;
  wire add_ln286_fu_489_p2_carry_n_2;
  wire add_ln286_fu_489_p2_carry_n_3;
  wire add_ln289_fu_400_p2_carry__0_i_2_n_0;
  wire add_ln289_fu_400_p2_carry__0_i_4_n_0;
  wire add_ln289_fu_400_p2_carry__0_i_5_n_0;
  wire add_ln289_fu_400_p2_carry__0_i_6_n_0;
  wire add_ln289_fu_400_p2_carry__0_i_7_n_0;
  wire add_ln289_fu_400_p2_carry__0_i_8_n_0;
  wire add_ln289_fu_400_p2_carry__0_n_0;
  wire add_ln289_fu_400_p2_carry__0_n_1;
  wire add_ln289_fu_400_p2_carry__0_n_2;
  wire add_ln289_fu_400_p2_carry__0_n_3;
  wire add_ln289_fu_400_p2_carry__0_n_4;
  wire add_ln289_fu_400_p2_carry__0_n_5;
  wire add_ln289_fu_400_p2_carry__0_n_6;
  wire add_ln289_fu_400_p2_carry__0_n_7;
  wire add_ln289_fu_400_p2_carry__1_i_2_n_0;
  wire add_ln289_fu_400_p2_carry__1_i_4_n_0;
  wire add_ln289_fu_400_p2_carry__1_i_5_n_0;
  wire add_ln289_fu_400_p2_carry__1_i_6_n_0;
  wire add_ln289_fu_400_p2_carry__1_i_7_n_0;
  wire add_ln289_fu_400_p2_carry__1_i_8_n_0;
  wire add_ln289_fu_400_p2_carry__1_n_0;
  wire add_ln289_fu_400_p2_carry__1_n_1;
  wire add_ln289_fu_400_p2_carry__1_n_2;
  wire add_ln289_fu_400_p2_carry__1_n_3;
  wire add_ln289_fu_400_p2_carry__1_n_4;
  wire add_ln289_fu_400_p2_carry__1_n_5;
  wire add_ln289_fu_400_p2_carry__1_n_6;
  wire add_ln289_fu_400_p2_carry__1_n_7;
  wire add_ln289_fu_400_p2_carry__2_i_2_n_0;
  wire add_ln289_fu_400_p2_carry__2_i_4_n_0;
  wire add_ln289_fu_400_p2_carry__2_i_5_n_0;
  wire add_ln289_fu_400_p2_carry__2_i_6_n_0;
  wire add_ln289_fu_400_p2_carry__2_i_7_n_0;
  wire add_ln289_fu_400_p2_carry__2_i_8_n_0;
  wire add_ln289_fu_400_p2_carry__2_n_0;
  wire add_ln289_fu_400_p2_carry__2_n_1;
  wire add_ln289_fu_400_p2_carry__2_n_2;
  wire add_ln289_fu_400_p2_carry__2_n_3;
  wire add_ln289_fu_400_p2_carry__2_n_4;
  wire add_ln289_fu_400_p2_carry__2_n_5;
  wire add_ln289_fu_400_p2_carry__2_n_6;
  wire add_ln289_fu_400_p2_carry__2_n_7;
  wire add_ln289_fu_400_p2_carry__3_i_2_n_0;
  wire add_ln289_fu_400_p2_carry__3_i_4_n_0;
  wire add_ln289_fu_400_p2_carry__3_i_5_n_0;
  wire add_ln289_fu_400_p2_carry__3_i_6_n_0;
  wire add_ln289_fu_400_p2_carry__3_i_7_n_0;
  wire add_ln289_fu_400_p2_carry__3_i_8_n_0;
  wire add_ln289_fu_400_p2_carry__3_n_0;
  wire add_ln289_fu_400_p2_carry__3_n_1;
  wire add_ln289_fu_400_p2_carry__3_n_2;
  wire add_ln289_fu_400_p2_carry__3_n_3;
  wire add_ln289_fu_400_p2_carry__3_n_4;
  wire add_ln289_fu_400_p2_carry__3_n_5;
  wire add_ln289_fu_400_p2_carry__3_n_6;
  wire add_ln289_fu_400_p2_carry__3_n_7;
  wire add_ln289_fu_400_p2_carry__4_i_2_n_0;
  wire add_ln289_fu_400_p2_carry__4_i_4_n_0;
  wire add_ln289_fu_400_p2_carry__4_i_5_n_0;
  wire add_ln289_fu_400_p2_carry__4_i_6_n_0;
  wire add_ln289_fu_400_p2_carry__4_i_7_n_0;
  wire add_ln289_fu_400_p2_carry__4_i_8_n_0;
  wire add_ln289_fu_400_p2_carry__4_n_0;
  wire add_ln289_fu_400_p2_carry__4_n_1;
  wire add_ln289_fu_400_p2_carry__4_n_2;
  wire add_ln289_fu_400_p2_carry__4_n_3;
  wire add_ln289_fu_400_p2_carry__4_n_4;
  wire add_ln289_fu_400_p2_carry__4_n_5;
  wire add_ln289_fu_400_p2_carry__4_n_6;
  wire add_ln289_fu_400_p2_carry__4_n_7;
  wire add_ln289_fu_400_p2_carry__5_i_2_n_0;
  wire add_ln289_fu_400_p2_carry__5_i_4_n_0;
  wire add_ln289_fu_400_p2_carry__5_i_5_n_0;
  wire add_ln289_fu_400_p2_carry__5_i_6_n_0;
  wire add_ln289_fu_400_p2_carry__5_i_7_n_0;
  wire add_ln289_fu_400_p2_carry__5_i_8_n_0;
  wire add_ln289_fu_400_p2_carry__5_n_0;
  wire add_ln289_fu_400_p2_carry__5_n_1;
  wire add_ln289_fu_400_p2_carry__5_n_2;
  wire add_ln289_fu_400_p2_carry__5_n_3;
  wire add_ln289_fu_400_p2_carry__5_n_4;
  wire add_ln289_fu_400_p2_carry__5_n_5;
  wire add_ln289_fu_400_p2_carry__5_n_6;
  wire add_ln289_fu_400_p2_carry__5_n_7;
  wire add_ln289_fu_400_p2_carry__6_i_1_n_0;
  wire add_ln289_fu_400_p2_carry__6_n_7;
  wire add_ln289_fu_400_p2_carry_i_3_n_0;
  wire add_ln289_fu_400_p2_carry_i_4_n_0;
  wire add_ln289_fu_400_p2_carry_i_5_n_0;
  wire add_ln289_fu_400_p2_carry_i_6_n_0;
  wire add_ln289_fu_400_p2_carry_i_7_n_0;
  wire add_ln289_fu_400_p2_carry_i_8_n_0;
  wire add_ln289_fu_400_p2_carry_n_0;
  wire add_ln289_fu_400_p2_carry_n_1;
  wire add_ln289_fu_400_p2_carry_n_2;
  wire add_ln289_fu_400_p2_carry_n_3;
  wire add_ln289_fu_400_p2_carry_n_4;
  wire add_ln289_fu_400_p2_carry_n_5;
  wire add_ln289_fu_400_p2_carry_n_6;
  wire \ap_CS_fsm[5]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [5:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_reg_n_0;
  wire ap_phi_reg_pp0_iter4_out_V_4_reg_1840;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[0]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[0]_i_2_n_0 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_2_n_0 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_3_n_0 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_4_n_0 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[2]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[3]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[4]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[5]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_2_n_0 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_2_n_0 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_3_n_0 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_4_n_0 ;
  wire \ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg_0;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg;
  wire clk_cnt_reg_1600;
  wire \clk_cnt_reg_160[0]_i_1_n_0 ;
  wire [31:0]clk_cnt_reg_160_reg;
  wire cols_loc_c_empty_n;
  wire [31:0]cols_loc_read_reg_857;
  wire ddr_read_cnt_fu_1100;
  wire \ddr_read_cnt_fu_110[0]_i_3_n_0 ;
  wire [31:0]ddr_read_cnt_fu_110_reg;
  wire \ddr_read_cnt_fu_110_reg[0]_i_2_n_0 ;
  wire \ddr_read_cnt_fu_110_reg[0]_i_2_n_1 ;
  wire \ddr_read_cnt_fu_110_reg[0]_i_2_n_2 ;
  wire \ddr_read_cnt_fu_110_reg[0]_i_2_n_3 ;
  wire \ddr_read_cnt_fu_110_reg[0]_i_2_n_4 ;
  wire \ddr_read_cnt_fu_110_reg[0]_i_2_n_5 ;
  wire \ddr_read_cnt_fu_110_reg[0]_i_2_n_6 ;
  wire \ddr_read_cnt_fu_110_reg[0]_i_2_n_7 ;
  wire \ddr_read_cnt_fu_110_reg[12]_i_1_n_0 ;
  wire \ddr_read_cnt_fu_110_reg[12]_i_1_n_1 ;
  wire \ddr_read_cnt_fu_110_reg[12]_i_1_n_2 ;
  wire \ddr_read_cnt_fu_110_reg[12]_i_1_n_3 ;
  wire \ddr_read_cnt_fu_110_reg[12]_i_1_n_4 ;
  wire \ddr_read_cnt_fu_110_reg[12]_i_1_n_5 ;
  wire \ddr_read_cnt_fu_110_reg[12]_i_1_n_6 ;
  wire \ddr_read_cnt_fu_110_reg[12]_i_1_n_7 ;
  wire \ddr_read_cnt_fu_110_reg[16]_i_1_n_0 ;
  wire \ddr_read_cnt_fu_110_reg[16]_i_1_n_1 ;
  wire \ddr_read_cnt_fu_110_reg[16]_i_1_n_2 ;
  wire \ddr_read_cnt_fu_110_reg[16]_i_1_n_3 ;
  wire \ddr_read_cnt_fu_110_reg[16]_i_1_n_4 ;
  wire \ddr_read_cnt_fu_110_reg[16]_i_1_n_5 ;
  wire \ddr_read_cnt_fu_110_reg[16]_i_1_n_6 ;
  wire \ddr_read_cnt_fu_110_reg[16]_i_1_n_7 ;
  wire \ddr_read_cnt_fu_110_reg[20]_i_1_n_0 ;
  wire \ddr_read_cnt_fu_110_reg[20]_i_1_n_1 ;
  wire \ddr_read_cnt_fu_110_reg[20]_i_1_n_2 ;
  wire \ddr_read_cnt_fu_110_reg[20]_i_1_n_3 ;
  wire \ddr_read_cnt_fu_110_reg[20]_i_1_n_4 ;
  wire \ddr_read_cnt_fu_110_reg[20]_i_1_n_5 ;
  wire \ddr_read_cnt_fu_110_reg[20]_i_1_n_6 ;
  wire \ddr_read_cnt_fu_110_reg[20]_i_1_n_7 ;
  wire \ddr_read_cnt_fu_110_reg[24]_i_1_n_0 ;
  wire \ddr_read_cnt_fu_110_reg[24]_i_1_n_1 ;
  wire \ddr_read_cnt_fu_110_reg[24]_i_1_n_2 ;
  wire \ddr_read_cnt_fu_110_reg[24]_i_1_n_3 ;
  wire \ddr_read_cnt_fu_110_reg[24]_i_1_n_4 ;
  wire \ddr_read_cnt_fu_110_reg[24]_i_1_n_5 ;
  wire \ddr_read_cnt_fu_110_reg[24]_i_1_n_6 ;
  wire \ddr_read_cnt_fu_110_reg[24]_i_1_n_7 ;
  wire \ddr_read_cnt_fu_110_reg[28]_i_1_n_1 ;
  wire \ddr_read_cnt_fu_110_reg[28]_i_1_n_2 ;
  wire \ddr_read_cnt_fu_110_reg[28]_i_1_n_3 ;
  wire \ddr_read_cnt_fu_110_reg[28]_i_1_n_4 ;
  wire \ddr_read_cnt_fu_110_reg[28]_i_1_n_5 ;
  wire \ddr_read_cnt_fu_110_reg[28]_i_1_n_6 ;
  wire \ddr_read_cnt_fu_110_reg[28]_i_1_n_7 ;
  wire \ddr_read_cnt_fu_110_reg[4]_i_1_n_0 ;
  wire \ddr_read_cnt_fu_110_reg[4]_i_1_n_1 ;
  wire \ddr_read_cnt_fu_110_reg[4]_i_1_n_2 ;
  wire \ddr_read_cnt_fu_110_reg[4]_i_1_n_3 ;
  wire \ddr_read_cnt_fu_110_reg[4]_i_1_n_4 ;
  wire \ddr_read_cnt_fu_110_reg[4]_i_1_n_5 ;
  wire \ddr_read_cnt_fu_110_reg[4]_i_1_n_6 ;
  wire \ddr_read_cnt_fu_110_reg[4]_i_1_n_7 ;
  wire \ddr_read_cnt_fu_110_reg[8]_i_1_n_0 ;
  wire \ddr_read_cnt_fu_110_reg[8]_i_1_n_1 ;
  wire \ddr_read_cnt_fu_110_reg[8]_i_1_n_2 ;
  wire \ddr_read_cnt_fu_110_reg[8]_i_1_n_3 ;
  wire \ddr_read_cnt_fu_110_reg[8]_i_1_n_4 ;
  wire \ddr_read_cnt_fu_110_reg[8]_i_1_n_5 ;
  wire \ddr_read_cnt_fu_110_reg[8]_i_1_n_6 ;
  wire \ddr_read_cnt_fu_110_reg[8]_i_1_n_7 ;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_1_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_2_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_3_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_4_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_5_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_5_n_1;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_5_n_2;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_5_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_6_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_7_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_8_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__0_i_9_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__0_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__0_n_1;
  wire ddr_read_cycles_fu_290_p30_carry__0_n_2;
  wire ddr_read_cycles_fu_290_p30_carry__0_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_1_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_2_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_3_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_4_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_5_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_5_n_1;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_5_n_2;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_5_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_6_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_7_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_8_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__1_i_9_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__1_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__1_n_1;
  wire ddr_read_cycles_fu_290_p30_carry__1_n_2;
  wire ddr_read_cycles_fu_290_p30_carry__1_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_1_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_2_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_3_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_4_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_5_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_5_n_1;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_5_n_2;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_5_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_6_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_7_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_8_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__2_i_9_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__2_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__2_n_1;
  wire ddr_read_cycles_fu_290_p30_carry__2_n_2;
  wire ddr_read_cycles_fu_290_p30_carry__2_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_1_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_2_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_3_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_4_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_5_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_5_n_1;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_5_n_2;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_5_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_6_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_7_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_8_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__3_i_9_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__3_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__3_n_1;
  wire ddr_read_cycles_fu_290_p30_carry__3_n_2;
  wire ddr_read_cycles_fu_290_p30_carry__3_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_1_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_2_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_3_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_4_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_5_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_5_n_1;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_5_n_2;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_5_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_6_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_7_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_8_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__4_i_9_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__4_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__4_n_1;
  wire ddr_read_cycles_fu_290_p30_carry__4_n_2;
  wire ddr_read_cycles_fu_290_p30_carry__4_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__5_i_1_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__5_i_2_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__5_i_3_n_3;
  wire ddr_read_cycles_fu_290_p30_carry__5_i_4_n_0;
  wire ddr_read_cycles_fu_290_p30_carry__5_n_1;
  wire ddr_read_cycles_fu_290_p30_carry__5_n_3;
  wire ddr_read_cycles_fu_290_p30_carry_i_10_n_0;
  wire ddr_read_cycles_fu_290_p30_carry_i_1_n_0;
  wire ddr_read_cycles_fu_290_p30_carry_i_2_n_0;
  wire ddr_read_cycles_fu_290_p30_carry_i_3_n_0;
  wire ddr_read_cycles_fu_290_p30_carry_i_4_n_0;
  wire ddr_read_cycles_fu_290_p30_carry_i_5_n_0;
  wire ddr_read_cycles_fu_290_p30_carry_i_6_n_0;
  wire ddr_read_cycles_fu_290_p30_carry_i_6_n_1;
  wire ddr_read_cycles_fu_290_p30_carry_i_6_n_2;
  wire ddr_read_cycles_fu_290_p30_carry_i_6_n_3;
  wire ddr_read_cycles_fu_290_p30_carry_i_7_n_0;
  wire ddr_read_cycles_fu_290_p30_carry_i_8_n_0;
  wire ddr_read_cycles_fu_290_p30_carry_i_9_n_0;
  wire ddr_read_cycles_fu_290_p30_carry_n_0;
  wire ddr_read_cycles_fu_290_p30_carry_n_1;
  wire ddr_read_cycles_fu_290_p30_carry_n_2;
  wire ddr_read_cycles_fu_290_p30_carry_n_3;
  wire [31:16]\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 ;
  wire dstMat_1_c_empty_n;
  wire dstMat_2_c_empty_n;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  wire \i_/i_/i__carry__0_n_0 ;
  wire \i_/i_/i__carry__0_n_1 ;
  wire \i_/i_/i__carry__0_n_2 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__1_n_0 ;
  wire \i_/i_/i__carry__1_n_1 ;
  wire \i_/i_/i__carry__1_n_2 ;
  wire \i_/i_/i__carry__1_n_3 ;
  wire \i_/i_/i__carry__1_n_4 ;
  wire \i_/i_/i__carry__1_n_5 ;
  wire \i_/i_/i__carry__1_n_6 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry__2_n_0 ;
  wire \i_/i_/i__carry__2_n_1 ;
  wire \i_/i_/i__carry__2_n_2 ;
  wire \i_/i_/i__carry__2_n_3 ;
  wire \i_/i_/i__carry__2_n_4 ;
  wire \i_/i_/i__carry__2_n_5 ;
  wire \i_/i_/i__carry__2_n_6 ;
  wire \i_/i_/i__carry__2_n_7 ;
  wire \i_/i_/i__carry__3_n_0 ;
  wire \i_/i_/i__carry__3_n_1 ;
  wire \i_/i_/i__carry__3_n_2 ;
  wire \i_/i_/i__carry__3_n_3 ;
  wire \i_/i_/i__carry__3_n_4 ;
  wire \i_/i_/i__carry__3_n_5 ;
  wire \i_/i_/i__carry__3_n_6 ;
  wire \i_/i_/i__carry__3_n_7 ;
  wire \i_/i_/i__carry__4_n_0 ;
  wire \i_/i_/i__carry__4_n_1 ;
  wire \i_/i_/i__carry__4_n_2 ;
  wire \i_/i_/i__carry__4_n_3 ;
  wire \i_/i_/i__carry__4_n_4 ;
  wire \i_/i_/i__carry__4_n_5 ;
  wire \i_/i_/i__carry__4_n_6 ;
  wire \i_/i_/i__carry__4_n_7 ;
  wire \i_/i_/i__carry__5_n_0 ;
  wire \i_/i_/i__carry__5_n_1 ;
  wire \i_/i_/i__carry__5_n_2 ;
  wire \i_/i_/i__carry__5_n_3 ;
  wire \i_/i_/i__carry__5_n_4 ;
  wire \i_/i_/i__carry__5_n_5 ;
  wire \i_/i_/i__carry__5_n_6 ;
  wire \i_/i_/i__carry__5_n_7 ;
  wire \i_/i_/i__carry__6_n_1 ;
  wire \i_/i_/i__carry__6_n_2 ;
  wire \i_/i_/i__carry__6_n_3 ;
  wire \i_/i_/i__carry__6_n_4 ;
  wire \i_/i_/i__carry__6_n_5 ;
  wire \i_/i_/i__carry__6_n_6 ;
  wire \i_/i_/i__carry__6_n_7 ;
  wire \i_/i_/i__carry_n_0 ;
  wire \i_/i_/i__carry_n_1 ;
  wire \i_/i_/i__carry_n_2 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_3__0_n_0;
  wire i__carry__2_i_4__0_n_0;
  wire i__carry__3_i_1__0_n_0;
  wire i__carry__3_i_2__0_n_0;
  wire i__carry__3_i_3__0_n_0;
  wire i__carry__3_i_4__0_n_0;
  wire i__carry__4_i_1__0_n_0;
  wire i__carry__4_i_2__0_n_0;
  wire i__carry__4_i_3__0_n_0;
  wire i__carry__4_i_4__0_n_0;
  wire i__carry__5_i_1__0_n_0;
  wire i__carry__5_i_2__0_n_0;
  wire i__carry__5_i_3__0_n_0;
  wire i__carry__5_i_4__0_n_0;
  wire i__carry__6_i_1__0_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_5__0_n_0;
  wire i_reg_149;
  wire \i_reg_149[0]_i_4_n_0 ;
  wire [30:0]i_reg_149_reg;
  wire \i_reg_149_reg[0]_i_3_n_0 ;
  wire \i_reg_149_reg[0]_i_3_n_1 ;
  wire \i_reg_149_reg[0]_i_3_n_2 ;
  wire \i_reg_149_reg[0]_i_3_n_3 ;
  wire \i_reg_149_reg[0]_i_3_n_4 ;
  wire \i_reg_149_reg[0]_i_3_n_5 ;
  wire \i_reg_149_reg[0]_i_3_n_6 ;
  wire \i_reg_149_reg[0]_i_3_n_7 ;
  wire \i_reg_149_reg[12]_i_1_n_0 ;
  wire \i_reg_149_reg[12]_i_1_n_1 ;
  wire \i_reg_149_reg[12]_i_1_n_2 ;
  wire \i_reg_149_reg[12]_i_1_n_3 ;
  wire \i_reg_149_reg[12]_i_1_n_4 ;
  wire \i_reg_149_reg[12]_i_1_n_5 ;
  wire \i_reg_149_reg[12]_i_1_n_6 ;
  wire \i_reg_149_reg[12]_i_1_n_7 ;
  wire \i_reg_149_reg[16]_i_1_n_0 ;
  wire \i_reg_149_reg[16]_i_1_n_1 ;
  wire \i_reg_149_reg[16]_i_1_n_2 ;
  wire \i_reg_149_reg[16]_i_1_n_3 ;
  wire \i_reg_149_reg[16]_i_1_n_4 ;
  wire \i_reg_149_reg[16]_i_1_n_5 ;
  wire \i_reg_149_reg[16]_i_1_n_6 ;
  wire \i_reg_149_reg[16]_i_1_n_7 ;
  wire \i_reg_149_reg[20]_i_1_n_0 ;
  wire \i_reg_149_reg[20]_i_1_n_1 ;
  wire \i_reg_149_reg[20]_i_1_n_2 ;
  wire \i_reg_149_reg[20]_i_1_n_3 ;
  wire \i_reg_149_reg[20]_i_1_n_4 ;
  wire \i_reg_149_reg[20]_i_1_n_5 ;
  wire \i_reg_149_reg[20]_i_1_n_6 ;
  wire \i_reg_149_reg[20]_i_1_n_7 ;
  wire \i_reg_149_reg[24]_i_1_n_0 ;
  wire \i_reg_149_reg[24]_i_1_n_1 ;
  wire \i_reg_149_reg[24]_i_1_n_2 ;
  wire \i_reg_149_reg[24]_i_1_n_3 ;
  wire \i_reg_149_reg[24]_i_1_n_4 ;
  wire \i_reg_149_reg[24]_i_1_n_5 ;
  wire \i_reg_149_reg[24]_i_1_n_6 ;
  wire \i_reg_149_reg[24]_i_1_n_7 ;
  wire \i_reg_149_reg[28]_i_1_n_2 ;
  wire \i_reg_149_reg[28]_i_1_n_3 ;
  wire \i_reg_149_reg[28]_i_1_n_5 ;
  wire \i_reg_149_reg[28]_i_1_n_6 ;
  wire \i_reg_149_reg[28]_i_1_n_7 ;
  wire \i_reg_149_reg[4]_i_1_n_0 ;
  wire \i_reg_149_reg[4]_i_1_n_1 ;
  wire \i_reg_149_reg[4]_i_1_n_2 ;
  wire \i_reg_149_reg[4]_i_1_n_3 ;
  wire \i_reg_149_reg[4]_i_1_n_4 ;
  wire \i_reg_149_reg[4]_i_1_n_5 ;
  wire \i_reg_149_reg[4]_i_1_n_6 ;
  wire \i_reg_149_reg[4]_i_1_n_7 ;
  wire \i_reg_149_reg[8]_i_1_n_0 ;
  wire \i_reg_149_reg[8]_i_1_n_1 ;
  wire \i_reg_149_reg[8]_i_1_n_2 ;
  wire \i_reg_149_reg[8]_i_1_n_3 ;
  wire \i_reg_149_reg[8]_i_1_n_4 ;
  wire \i_reg_149_reg[8]_i_1_n_5 ;
  wire \i_reg_149_reg[8]_i_1_n_6 ;
  wire \i_reg_149_reg[8]_i_1_n_7 ;
  wire icmp_ln251_fu_342_p2;
  wire icmp_ln251_fu_342_p2_carry__0_i_1_n_0;
  wire icmp_ln251_fu_342_p2_carry__0_i_2_n_0;
  wire icmp_ln251_fu_342_p2_carry__0_i_3_n_0;
  wire icmp_ln251_fu_342_p2_carry__0_i_4_n_0;
  wire icmp_ln251_fu_342_p2_carry__0_i_5_n_0;
  wire icmp_ln251_fu_342_p2_carry__0_i_6_n_0;
  wire icmp_ln251_fu_342_p2_carry__0_i_7_n_0;
  wire icmp_ln251_fu_342_p2_carry__0_i_8_n_0;
  wire icmp_ln251_fu_342_p2_carry__0_n_0;
  wire icmp_ln251_fu_342_p2_carry__0_n_1;
  wire icmp_ln251_fu_342_p2_carry__0_n_2;
  wire icmp_ln251_fu_342_p2_carry__0_n_3;
  wire icmp_ln251_fu_342_p2_carry__1_i_1_n_0;
  wire icmp_ln251_fu_342_p2_carry__1_i_2_n_0;
  wire icmp_ln251_fu_342_p2_carry__1_i_3_n_0;
  wire icmp_ln251_fu_342_p2_carry__1_i_4_n_0;
  wire icmp_ln251_fu_342_p2_carry__1_i_5_n_0;
  wire icmp_ln251_fu_342_p2_carry__1_i_6_n_0;
  wire icmp_ln251_fu_342_p2_carry__1_i_7_n_0;
  wire icmp_ln251_fu_342_p2_carry__1_i_8_n_0;
  wire icmp_ln251_fu_342_p2_carry__1_n_0;
  wire icmp_ln251_fu_342_p2_carry__1_n_1;
  wire icmp_ln251_fu_342_p2_carry__1_n_2;
  wire icmp_ln251_fu_342_p2_carry__1_n_3;
  wire icmp_ln251_fu_342_p2_carry__2_i_1_n_0;
  wire icmp_ln251_fu_342_p2_carry__2_i_2_n_0;
  wire icmp_ln251_fu_342_p2_carry__2_i_3_n_0;
  wire icmp_ln251_fu_342_p2_carry__2_i_4_n_0;
  wire icmp_ln251_fu_342_p2_carry__2_i_5_n_0;
  wire icmp_ln251_fu_342_p2_carry__2_i_6_n_0;
  wire icmp_ln251_fu_342_p2_carry__2_i_7_n_0;
  wire icmp_ln251_fu_342_p2_carry__2_i_8_n_0;
  wire icmp_ln251_fu_342_p2_carry__2_n_1;
  wire icmp_ln251_fu_342_p2_carry__2_n_2;
  wire icmp_ln251_fu_342_p2_carry__2_n_3;
  wire icmp_ln251_fu_342_p2_carry_i_1_n_0;
  wire icmp_ln251_fu_342_p2_carry_i_2_n_0;
  wire icmp_ln251_fu_342_p2_carry_i_3_n_0;
  wire icmp_ln251_fu_342_p2_carry_i_4_n_0;
  wire icmp_ln251_fu_342_p2_carry_i_5_n_0;
  wire icmp_ln251_fu_342_p2_carry_i_6_n_0;
  wire icmp_ln251_fu_342_p2_carry_i_7_n_0;
  wire icmp_ln251_fu_342_p2_carry_i_8_n_0;
  wire icmp_ln251_fu_342_p2_carry_n_0;
  wire icmp_ln251_fu_342_p2_carry_n_1;
  wire icmp_ln251_fu_342_p2_carry_n_2;
  wire icmp_ln251_fu_342_p2_carry_n_3;
  wire icmp_ln251_reg_909;
  wire \icmp_ln251_reg_909[0]_i_1_n_0 ;
  wire icmp_ln251_reg_909_pp0_iter1_reg;
  wire \icmp_ln251_reg_909_pp0_iter1_reg[0]_i_1_n_0 ;
  wire icmp_ln251_reg_909_pp0_iter2_reg;
  wire icmp_ln251_reg_909_pp0_iter3_reg;
  wire \icmp_ln251_reg_909_pp0_iter3_reg_reg[0]_0 ;
  wire icmp_ln260_fu_347_p2_carry__0_i_1_n_0;
  wire icmp_ln260_fu_347_p2_carry__0_i_2_n_0;
  wire icmp_ln260_fu_347_p2_carry__0_i_3_n_0;
  wire icmp_ln260_fu_347_p2_carry__0_i_4_n_0;
  wire icmp_ln260_fu_347_p2_carry__0_n_0;
  wire icmp_ln260_fu_347_p2_carry__0_n_1;
  wire icmp_ln260_fu_347_p2_carry__0_n_2;
  wire icmp_ln260_fu_347_p2_carry__0_n_3;
  wire icmp_ln260_fu_347_p2_carry__1_i_1_n_0;
  wire icmp_ln260_fu_347_p2_carry__1_i_2_n_0;
  wire icmp_ln260_fu_347_p2_carry__1_i_3_n_0;
  wire icmp_ln260_fu_347_p2_carry__1_n_2;
  wire icmp_ln260_fu_347_p2_carry__1_n_3;
  wire icmp_ln260_fu_347_p2_carry_i_1_n_0;
  wire icmp_ln260_fu_347_p2_carry_i_2_n_0;
  wire icmp_ln260_fu_347_p2_carry_i_3_n_0;
  wire icmp_ln260_fu_347_p2_carry_i_4_n_0;
  wire icmp_ln260_fu_347_p2_carry_n_0;
  wire icmp_ln260_fu_347_p2_carry_n_1;
  wire icmp_ln260_fu_347_p2_carry_n_2;
  wire icmp_ln260_fu_347_p2_carry_n_3;
  wire icmp_ln260_reg_913;
  wire \icmp_ln260_reg_913[0]_i_1_n_0 ;
  wire icmp_ln276_fu_388_p2;
  wire icmp_ln276_fu_388_p2__0_carry__0_i_1_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__0_i_2_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__0_i_3_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__0_i_4_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__0_i_5_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__0_i_6_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__0_i_7_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__0_i_8_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__0_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__0_n_1;
  wire icmp_ln276_fu_388_p2__0_carry__0_n_2;
  wire icmp_ln276_fu_388_p2__0_carry__0_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__1_i_1_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__1_i_2_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__1_i_3_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__1_i_4_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__1_i_5_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__1_i_6_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__1_i_7_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__1_i_8_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__1_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__1_n_1;
  wire icmp_ln276_fu_388_p2__0_carry__1_n_2;
  wire icmp_ln276_fu_388_p2__0_carry__1_n_3;
  wire icmp_ln276_fu_388_p2__0_carry__2_i_1_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__2_i_2_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__2_i_3_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__2_i_4_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__2_i_5_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__2_i_6_n_0;
  wire icmp_ln276_fu_388_p2__0_carry__2_n_2;
  wire icmp_ln276_fu_388_p2__0_carry__2_n_3;
  wire icmp_ln276_fu_388_p2__0_carry_i_1_n_0;
  wire icmp_ln276_fu_388_p2__0_carry_i_2_n_0;
  wire icmp_ln276_fu_388_p2__0_carry_i_3_n_0;
  wire icmp_ln276_fu_388_p2__0_carry_i_4_n_0;
  wire icmp_ln276_fu_388_p2__0_carry_i_5_n_0;
  wire icmp_ln276_fu_388_p2__0_carry_i_6_n_0;
  wire icmp_ln276_fu_388_p2__0_carry_i_7_n_0;
  wire icmp_ln276_fu_388_p2__0_carry_i_8_n_0;
  wire icmp_ln276_fu_388_p2__0_carry_n_0;
  wire icmp_ln276_fu_388_p2__0_carry_n_1;
  wire icmp_ln276_fu_388_p2__0_carry_n_2;
  wire icmp_ln276_fu_388_p2__0_carry_n_3;
  wire icmp_ln276_reg_925;
  wire \icmp_ln276_reg_925[0]_i_1_n_0 ;
  wire icmp_ln276_reg_925_pp0_iter2_reg;
  wire \icmp_ln276_reg_925_reg[0]_0 ;
  wire icmp_ln277_reg_9500;
  wire \icmp_ln277_reg_950[0]_i_1_n_0 ;
  wire \icmp_ln277_reg_950[0]_i_2_n_0 ;
  wire \icmp_ln277_reg_950[0]_i_3_n_0 ;
  wire \icmp_ln277_reg_950[0]_i_4_n_0 ;
  wire \icmp_ln277_reg_950[0]_i_5_n_0 ;
  wire \icmp_ln277_reg_950[0]_i_6_n_0 ;
  wire \icmp_ln277_reg_950[0]_i_7_n_0 ;
  wire \icmp_ln277_reg_950[0]_i_8_n_0 ;
  wire icmp_ln277_reg_950_pp0_iter2_reg;
  wire \icmp_ln277_reg_950_reg_n_0_[0] ;
  wire icmp_ln280_fu_464_p2;
  wire icmp_ln280_fu_464_p2_carry__0_i_1_n_0;
  wire icmp_ln280_fu_464_p2_carry__0_i_2_n_0;
  wire icmp_ln280_fu_464_p2_carry__0_i_3_n_0;
  wire icmp_ln280_fu_464_p2_carry__0_i_4_n_0;
  wire icmp_ln280_fu_464_p2_carry__0_i_5_n_0;
  wire icmp_ln280_fu_464_p2_carry__0_i_6_n_0;
  wire icmp_ln280_fu_464_p2_carry__0_i_7_n_0;
  wire icmp_ln280_fu_464_p2_carry__0_i_8_n_0;
  wire icmp_ln280_fu_464_p2_carry__0_n_0;
  wire icmp_ln280_fu_464_p2_carry__0_n_1;
  wire icmp_ln280_fu_464_p2_carry__0_n_2;
  wire icmp_ln280_fu_464_p2_carry__0_n_3;
  wire icmp_ln280_fu_464_p2_carry__1_i_1_n_0;
  wire icmp_ln280_fu_464_p2_carry__1_i_2_n_0;
  wire icmp_ln280_fu_464_p2_carry__1_i_3_n_0;
  wire icmp_ln280_fu_464_p2_carry__1_i_4_n_0;
  wire icmp_ln280_fu_464_p2_carry__1_i_5_n_0;
  wire icmp_ln280_fu_464_p2_carry__1_i_6_n_0;
  wire icmp_ln280_fu_464_p2_carry__1_i_7_n_0;
  wire icmp_ln280_fu_464_p2_carry__1_i_8_n_0;
  wire icmp_ln280_fu_464_p2_carry__1_n_0;
  wire icmp_ln280_fu_464_p2_carry__1_n_1;
  wire icmp_ln280_fu_464_p2_carry__1_n_2;
  wire icmp_ln280_fu_464_p2_carry__1_n_3;
  wire icmp_ln280_fu_464_p2_carry__2_i_1_n_0;
  wire icmp_ln280_fu_464_p2_carry__2_i_2_n_0;
  wire icmp_ln280_fu_464_p2_carry__2_i_3_n_0;
  wire icmp_ln280_fu_464_p2_carry__2_i_4_n_0;
  wire icmp_ln280_fu_464_p2_carry__2_i_5_n_0;
  wire icmp_ln280_fu_464_p2_carry__2_i_6_n_0;
  wire icmp_ln280_fu_464_p2_carry__2_i_7_n_0;
  wire icmp_ln280_fu_464_p2_carry__2_i_8_n_0;
  wire icmp_ln280_fu_464_p2_carry__2_n_1;
  wire icmp_ln280_fu_464_p2_carry__2_n_2;
  wire icmp_ln280_fu_464_p2_carry__2_n_3;
  wire icmp_ln280_fu_464_p2_carry_i_1_n_0;
  wire icmp_ln280_fu_464_p2_carry_i_2_n_0;
  wire icmp_ln280_fu_464_p2_carry_i_3_n_0;
  wire icmp_ln280_fu_464_p2_carry_i_4_n_0;
  wire icmp_ln280_fu_464_p2_carry_i_5_n_0;
  wire icmp_ln280_fu_464_p2_carry_i_6_n_0;
  wire icmp_ln280_fu_464_p2_carry_i_7_n_0;
  wire icmp_ln280_fu_464_p2_carry_i_8_n_0;
  wire icmp_ln280_fu_464_p2_carry_n_0;
  wire icmp_ln280_fu_464_p2_carry_n_1;
  wire icmp_ln280_fu_464_p2_carry_n_2;
  wire icmp_ln280_fu_464_p2_carry_n_3;
  wire icmp_ln280_reg_974;
  wire \icmp_ln280_reg_974_reg[0]_0 ;
  wire icmp_ln414_fu_505_p2;
  wire icmp_ln414_fu_505_p2_carry__0_i_10_n_0;
  wire icmp_ln414_fu_505_p2_carry__0_i_10_n_1;
  wire icmp_ln414_fu_505_p2_carry__0_i_10_n_2;
  wire icmp_ln414_fu_505_p2_carry__0_i_10_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_i_15_n_0;
  wire icmp_ln414_fu_505_p2_carry__0_i_16_n_0;
  wire icmp_ln414_fu_505_p2_carry__0_i_17_n_0;
  wire icmp_ln414_fu_505_p2_carry__0_i_18_n_0;
  wire icmp_ln414_fu_505_p2_carry__0_i_1_n_0;
  wire icmp_ln414_fu_505_p2_carry__0_i_23_n_0;
  wire icmp_ln414_fu_505_p2_carry__0_i_24_n_0;
  wire icmp_ln414_fu_505_p2_carry__0_i_25_n_0;
  wire icmp_ln414_fu_505_p2_carry__0_i_26_n_0;
  wire icmp_ln414_fu_505_p2_carry__0_i_2_n_0;
  wire icmp_ln414_fu_505_p2_carry__0_i_3_n_0;
  wire icmp_ln414_fu_505_p2_carry__0_i_4_n_0;
  wire icmp_ln414_fu_505_p2_carry__0_i_5_n_0;
  wire icmp_ln414_fu_505_p2_carry__0_i_6_n_0;
  wire icmp_ln414_fu_505_p2_carry__0_i_7_n_0;
  wire icmp_ln414_fu_505_p2_carry__0_i_8_n_0;
  wire icmp_ln414_fu_505_p2_carry__0_i_9_n_0;
  wire icmp_ln414_fu_505_p2_carry__0_i_9_n_1;
  wire icmp_ln414_fu_505_p2_carry__0_i_9_n_2;
  wire icmp_ln414_fu_505_p2_carry__0_i_9_n_3;
  wire icmp_ln414_fu_505_p2_carry__0_n_0;
  wire icmp_ln414_fu_505_p2_carry__0_n_1;
  wire icmp_ln414_fu_505_p2_carry__0_n_2;
  wire icmp_ln414_fu_505_p2_carry__0_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_10_n_0;
  wire icmp_ln414_fu_505_p2_carry__1_i_10_n_1;
  wire icmp_ln414_fu_505_p2_carry__1_i_10_n_2;
  wire icmp_ln414_fu_505_p2_carry__1_i_10_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_i_15_n_0;
  wire icmp_ln414_fu_505_p2_carry__1_i_16_n_0;
  wire icmp_ln414_fu_505_p2_carry__1_i_17_n_0;
  wire icmp_ln414_fu_505_p2_carry__1_i_18_n_0;
  wire icmp_ln414_fu_505_p2_carry__1_i_1_n_0;
  wire icmp_ln414_fu_505_p2_carry__1_i_23_n_0;
  wire icmp_ln414_fu_505_p2_carry__1_i_24_n_0;
  wire icmp_ln414_fu_505_p2_carry__1_i_25_n_0;
  wire icmp_ln414_fu_505_p2_carry__1_i_26_n_0;
  wire icmp_ln414_fu_505_p2_carry__1_i_2_n_0;
  wire icmp_ln414_fu_505_p2_carry__1_i_3_n_0;
  wire icmp_ln414_fu_505_p2_carry__1_i_4_n_0;
  wire icmp_ln414_fu_505_p2_carry__1_i_5_n_0;
  wire icmp_ln414_fu_505_p2_carry__1_i_6_n_0;
  wire icmp_ln414_fu_505_p2_carry__1_i_7_n_0;
  wire icmp_ln414_fu_505_p2_carry__1_i_8_n_0;
  wire icmp_ln414_fu_505_p2_carry__1_i_9_n_0;
  wire icmp_ln414_fu_505_p2_carry__1_i_9_n_1;
  wire icmp_ln414_fu_505_p2_carry__1_i_9_n_2;
  wire icmp_ln414_fu_505_p2_carry__1_i_9_n_3;
  wire icmp_ln414_fu_505_p2_carry__1_n_0;
  wire icmp_ln414_fu_505_p2_carry__1_n_1;
  wire icmp_ln414_fu_505_p2_carry__1_n_2;
  wire icmp_ln414_fu_505_p2_carry__1_n_3;
  wire icmp_ln414_fu_505_p2_carry__2_i_10_n_0;
  wire icmp_ln414_fu_505_p2_carry__2_i_11_n_0;
  wire icmp_ln414_fu_505_p2_carry__2_i_12_n_0;
  wire icmp_ln414_fu_505_p2_carry__2_i_1_n_0;
  wire icmp_ln414_fu_505_p2_carry__2_i_2_n_0;
  wire icmp_ln414_fu_505_p2_carry__2_i_3_n_0;
  wire icmp_ln414_fu_505_p2_carry__2_i_4_n_0;
  wire icmp_ln414_fu_505_p2_carry__2_i_5_n_1;
  wire icmp_ln414_fu_505_p2_carry__2_i_5_n_2;
  wire icmp_ln414_fu_505_p2_carry__2_i_5_n_3;
  wire icmp_ln414_fu_505_p2_carry__2_i_9_n_0;
  wire icmp_ln414_fu_505_p2_carry__2_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_10_n_0;
  wire icmp_ln414_fu_505_p2_carry_i_10_n_1;
  wire icmp_ln414_fu_505_p2_carry_i_10_n_2;
  wire icmp_ln414_fu_505_p2_carry_i_10_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_11_n_0;
  wire icmp_ln414_fu_505_p2_carry_i_11_n_1;
  wire icmp_ln414_fu_505_p2_carry_i_11_n_2;
  wire icmp_ln414_fu_505_p2_carry_i_11_n_3;
  wire icmp_ln414_fu_505_p2_carry_i_16_n_0;
  wire icmp_ln414_fu_505_p2_carry_i_17_n_0;
  wire icmp_ln414_fu_505_p2_carry_i_18_n_0;
  wire icmp_ln414_fu_505_p2_carry_i_19_n_0;
  wire icmp_ln414_fu_505_p2_carry_i_1_n_0;
  wire icmp_ln414_fu_505_p2_carry_i_24_n_0;
  wire icmp_ln414_fu_505_p2_carry_i_25_n_0;
  wire icmp_ln414_fu_505_p2_carry_i_26_n_0;
  wire icmp_ln414_fu_505_p2_carry_i_27_n_0;
  wire icmp_ln414_fu_505_p2_carry_i_28_n_0;
  wire icmp_ln414_fu_505_p2_carry_i_2_n_0;
  wire icmp_ln414_fu_505_p2_carry_i_3_n_0;
  wire icmp_ln414_fu_505_p2_carry_i_4_n_0;
  wire icmp_ln414_fu_505_p2_carry_i_5_n_0;
  wire icmp_ln414_fu_505_p2_carry_i_6_n_0;
  wire icmp_ln414_fu_505_p2_carry_i_7_n_0;
  wire icmp_ln414_fu_505_p2_carry_i_8_n_0;
  wire icmp_ln414_fu_505_p2_carry_i_9_n_0;
  wire icmp_ln414_fu_505_p2_carry_n_0;
  wire icmp_ln414_fu_505_p2_carry_n_1;
  wire icmp_ln414_fu_505_p2_carry_n_2;
  wire icmp_ln414_fu_505_p2_carry_n_3;
  wire icmp_ln414_reg_983;
  wire icmp_ln414_reg_983_pp0_iter2_reg;
  wire icmp_ln674_1_fu_406_p2;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_10_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_11_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_12_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_13_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_1_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_2_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_3_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_4_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_5_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_6_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_7_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_8_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_9_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_9_n_1;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_9_n_2;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_9_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_9_n_4;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_9_n_5;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_9_n_6;
  wire icmp_ln674_1_fu_406_p2_carry__0_i_9_n_7;
  wire icmp_ln674_1_fu_406_p2_carry__0_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__0_n_1;
  wire icmp_ln674_1_fu_406_p2_carry__0_n_2;
  wire icmp_ln674_1_fu_406_p2_carry__0_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_10_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_11_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_12_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_13_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_1_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_2_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_3_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_4_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_5_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_6_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_7_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_8_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_9_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_9_n_1;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_9_n_2;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_9_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_9_n_4;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_9_n_5;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_9_n_6;
  wire icmp_ln674_1_fu_406_p2_carry__1_i_9_n_7;
  wire icmp_ln674_1_fu_406_p2_carry__1_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__1_n_1;
  wire icmp_ln674_1_fu_406_p2_carry__1_n_2;
  wire icmp_ln674_1_fu_406_p2_carry__1_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_1_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_2_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_3_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_4_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_5_n_1;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_5_n_2;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_5_n_3;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_5_n_4;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_5_n_5;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_5_n_6;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_5_n_7;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_6_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_7_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_8_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__2_i_9_n_0;
  wire icmp_ln674_1_fu_406_p2_carry__2_n_3;
  wire icmp_ln674_1_fu_406_p2_carry_i_1_n_0;
  wire icmp_ln674_1_fu_406_p2_carry_i_2_n_0;
  wire icmp_ln674_1_fu_406_p2_carry_i_3_n_0;
  wire icmp_ln674_1_fu_406_p2_carry_i_4_n_0;
  wire icmp_ln674_1_fu_406_p2_carry_i_5_n_0;
  wire icmp_ln674_1_fu_406_p2_carry_i_6_n_0;
  wire icmp_ln674_1_fu_406_p2_carry_i_7_n_0;
  wire icmp_ln674_1_fu_406_p2_carry_i_8_n_0;
  wire icmp_ln674_1_fu_406_p2_carry_i_9_n_0;
  wire icmp_ln674_1_fu_406_p2_carry_n_0;
  wire icmp_ln674_1_fu_406_p2_carry_n_1;
  wire icmp_ln674_1_fu_406_p2_carry_n_2;
  wire icmp_ln674_1_fu_406_p2_carry_n_3;
  wire icmp_ln674_1_reg_929;
  wire icmp_ln674_1_reg_9290;
  wire icmp_ln674_fu_454_p2;
  wire icmp_ln674_reg_960;
  wire \icmp_ln674_reg_960[0]_i_10_n_0 ;
  wire \icmp_ln674_reg_960[0]_i_11_n_0 ;
  wire \icmp_ln674_reg_960[0]_i_12_n_0 ;
  wire \icmp_ln674_reg_960[0]_i_13_n_0 ;
  wire \icmp_ln674_reg_960[0]_i_14_n_0 ;
  wire \icmp_ln674_reg_960[0]_i_15_n_0 ;
  wire \icmp_ln674_reg_960[0]_i_16_n_0 ;
  wire \icmp_ln674_reg_960[0]_i_17_n_0 ;
  wire \icmp_ln674_reg_960[0]_i_18_n_0 ;
  wire \icmp_ln674_reg_960[0]_i_19_n_0 ;
  wire \icmp_ln674_reg_960[0]_i_20_n_0 ;
  wire \icmp_ln674_reg_960[0]_i_21_n_0 ;
  wire \icmp_ln674_reg_960[0]_i_22_n_0 ;
  wire \icmp_ln674_reg_960[0]_i_2_n_0 ;
  wire \icmp_ln674_reg_960[0]_i_6_n_0 ;
  wire \icmp_ln674_reg_960[0]_i_7_n_0 ;
  wire \icmp_ln674_reg_960[0]_i_8_n_0 ;
  wire \icmp_ln674_reg_960[0]_i_9_n_0 ;
  wire \icmp_ln674_reg_960_reg[0]_i_3_n_0 ;
  wire \icmp_ln674_reg_960_reg[0]_i_3_n_1 ;
  wire \icmp_ln674_reg_960_reg[0]_i_3_n_2 ;
  wire \icmp_ln674_reg_960_reg[0]_i_3_n_3 ;
  wire \icmp_ln674_reg_960_reg[0]_i_3_n_4 ;
  wire \icmp_ln674_reg_960_reg[0]_i_3_n_5 ;
  wire \icmp_ln674_reg_960_reg[0]_i_3_n_6 ;
  wire \icmp_ln674_reg_960_reg[0]_i_3_n_7 ;
  wire \icmp_ln674_reg_960_reg[0]_i_4_n_0 ;
  wire \icmp_ln674_reg_960_reg[0]_i_4_n_1 ;
  wire \icmp_ln674_reg_960_reg[0]_i_4_n_2 ;
  wire \icmp_ln674_reg_960_reg[0]_i_4_n_3 ;
  wire \icmp_ln674_reg_960_reg[0]_i_4_n_4 ;
  wire \icmp_ln674_reg_960_reg[0]_i_4_n_5 ;
  wire \icmp_ln674_reg_960_reg[0]_i_4_n_6 ;
  wire \icmp_ln674_reg_960_reg[0]_i_4_n_7 ;
  wire \icmp_ln674_reg_960_reg[0]_i_5_n_0 ;
  wire \icmp_ln674_reg_960_reg[0]_i_5_n_1 ;
  wire \icmp_ln674_reg_960_reg[0]_i_5_n_2 ;
  wire \icmp_ln674_reg_960_reg[0]_i_5_n_3 ;
  wire \icmp_ln674_reg_960_reg[0]_i_5_n_4 ;
  wire \icmp_ln674_reg_960_reg[0]_i_5_n_5 ;
  wire \icmp_ln674_reg_960_reg[0]_i_5_n_6 ;
  wire \icmp_ln674_reg_960_reg[0]_i_5_n_7 ;
  wire [7:0]in_mat_419_din;
  wire in_mat_data_full_n;
  wire [31:3]in_size_bits_fu_231_p2;
  wire internal_empty_n_reg;
  wire \last_N_size_reg_884[5]_i_2_n_0 ;
  wire \last_N_size_reg_884_reg[13]_i_1_n_0 ;
  wire \last_N_size_reg_884_reg[13]_i_1_n_1 ;
  wire \last_N_size_reg_884_reg[13]_i_1_n_2 ;
  wire \last_N_size_reg_884_reg[13]_i_1_n_3 ;
  wire \last_N_size_reg_884_reg[17]_i_1_n_0 ;
  wire \last_N_size_reg_884_reg[17]_i_1_n_1 ;
  wire \last_N_size_reg_884_reg[17]_i_1_n_2 ;
  wire \last_N_size_reg_884_reg[17]_i_1_n_3 ;
  wire \last_N_size_reg_884_reg[21]_i_1_n_0 ;
  wire \last_N_size_reg_884_reg[21]_i_1_n_1 ;
  wire \last_N_size_reg_884_reg[21]_i_1_n_2 ;
  wire \last_N_size_reg_884_reg[21]_i_1_n_3 ;
  wire \last_N_size_reg_884_reg[25]_i_1_n_0 ;
  wire \last_N_size_reg_884_reg[25]_i_1_n_1 ;
  wire \last_N_size_reg_884_reg[25]_i_1_n_2 ;
  wire \last_N_size_reg_884_reg[25]_i_1_n_3 ;
  wire \last_N_size_reg_884_reg[29]_i_1_n_0 ;
  wire \last_N_size_reg_884_reg[29]_i_1_n_1 ;
  wire \last_N_size_reg_884_reg[29]_i_1_n_2 ;
  wire \last_N_size_reg_884_reg[29]_i_1_n_3 ;
  wire \last_N_size_reg_884_reg[31]_i_1_n_3 ;
  wire \last_N_size_reg_884_reg[5]_i_1_n_0 ;
  wire \last_N_size_reg_884_reg[5]_i_1_n_1 ;
  wire \last_N_size_reg_884_reg[5]_i_1_n_2 ;
  wire \last_N_size_reg_884_reg[5]_i_1_n_3 ;
  wire \last_N_size_reg_884_reg[9]_i_1_n_0 ;
  wire \last_N_size_reg_884_reg[9]_i_1_n_1 ;
  wire \last_N_size_reg_884_reg[9]_i_1_n_2 ;
  wire \last_N_size_reg_884_reg[9]_i_1_n_3 ;
  wire \last_N_size_reg_884_reg_n_0_[10] ;
  wire \last_N_size_reg_884_reg_n_0_[11] ;
  wire \last_N_size_reg_884_reg_n_0_[12] ;
  wire \last_N_size_reg_884_reg_n_0_[13] ;
  wire \last_N_size_reg_884_reg_n_0_[14] ;
  wire \last_N_size_reg_884_reg_n_0_[15] ;
  wire \last_N_size_reg_884_reg_n_0_[16] ;
  wire \last_N_size_reg_884_reg_n_0_[17] ;
  wire \last_N_size_reg_884_reg_n_0_[18] ;
  wire \last_N_size_reg_884_reg_n_0_[19] ;
  wire \last_N_size_reg_884_reg_n_0_[20] ;
  wire \last_N_size_reg_884_reg_n_0_[21] ;
  wire \last_N_size_reg_884_reg_n_0_[22] ;
  wire \last_N_size_reg_884_reg_n_0_[23] ;
  wire \last_N_size_reg_884_reg_n_0_[24] ;
  wire \last_N_size_reg_884_reg_n_0_[25] ;
  wire \last_N_size_reg_884_reg_n_0_[26] ;
  wire \last_N_size_reg_884_reg_n_0_[27] ;
  wire \last_N_size_reg_884_reg_n_0_[28] ;
  wire \last_N_size_reg_884_reg_n_0_[29] ;
  wire \last_N_size_reg_884_reg_n_0_[30] ;
  wire \last_N_size_reg_884_reg_n_0_[31] ;
  wire \last_N_size_reg_884_reg_n_0_[3] ;
  wire \last_N_size_reg_884_reg_n_0_[4] ;
  wire \last_N_size_reg_884_reg_n_0_[5] ;
  wire \last_N_size_reg_884_reg_n_0_[6] ;
  wire \last_N_size_reg_884_reg_n_0_[7] ;
  wire \last_N_size_reg_884_reg_n_0_[8] ;
  wire \last_N_size_reg_884_reg_n_0_[9] ;
  wire \loop_count_reg_873_reg_n_0_[29] ;
  wire \loop_count_reg_873_reg_n_0_[30] ;
  wire \loop_count_reg_873_reg_n_0_[31] ;
  wire [7:0]lshr_ln674_4_reg_1010;
  wire lshr_ln674_4_reg_10100;
  wire \lshr_ln674_4_reg_1010[0]_i_1_n_0 ;
  wire \lshr_ln674_4_reg_1010[1]_i_2_n_0 ;
  wire \lshr_ln674_4_reg_1010[1]_i_3_n_0 ;
  wire \lshr_ln674_4_reg_1010[2]_i_2_n_0 ;
  wire \lshr_ln674_4_reg_1010[2]_i_3_n_0 ;
  wire \lshr_ln674_4_reg_1010[3]_i_2_n_0 ;
  wire \lshr_ln674_4_reg_1010[3]_i_3_n_0 ;
  wire \lshr_ln674_4_reg_1010[4]_i_1_n_0 ;
  wire \lshr_ln674_4_reg_1010[4]_i_2_n_0 ;
  wire \lshr_ln674_4_reg_1010[5]_i_2_n_0 ;
  wire \lshr_ln674_4_reg_1010[5]_i_3_n_0 ;
  wire \lshr_ln674_4_reg_1010[6]_i_2_n_0 ;
  wire \lshr_ln674_4_reg_1010[6]_i_3_n_0 ;
  wire \lshr_ln674_4_reg_1010[7]_i_1_n_0 ;
  wire \lshr_ln674_4_reg_1010[7]_i_4_n_0 ;
  wire \lshr_ln674_4_reg_1010[7]_i_5_n_0 ;
  wire \lshr_ln674_4_reg_1010_reg[1]_i_1_n_0 ;
  wire \lshr_ln674_4_reg_1010_reg[2]_i_1_n_0 ;
  wire \lshr_ln674_4_reg_1010_reg[3]_i_1_n_0 ;
  wire \lshr_ln674_4_reg_1010_reg[5]_i_1_n_0 ;
  wire \lshr_ln674_4_reg_1010_reg[6]_i_1_n_0 ;
  wire \lshr_ln674_4_reg_1010_reg[7]_i_3_n_0 ;
  wire [7:0]lshr_ln674_reg_1020;
  wire lshr_ln674_reg_10200;
  wire \lshr_ln674_reg_1020[0]_i_1_n_0 ;
  wire \lshr_ln674_reg_1020[1]_i_2_n_0 ;
  wire \lshr_ln674_reg_1020[1]_i_3_n_0 ;
  wire \lshr_ln674_reg_1020[2]_i_2_n_0 ;
  wire \lshr_ln674_reg_1020[2]_i_3_n_0 ;
  wire \lshr_ln674_reg_1020[3]_i_2_n_0 ;
  wire \lshr_ln674_reg_1020[3]_i_3_n_0 ;
  wire \lshr_ln674_reg_1020[4]_i_1_n_0 ;
  wire \lshr_ln674_reg_1020[4]_i_2_n_0 ;
  wire \lshr_ln674_reg_1020[5]_i_2_n_0 ;
  wire \lshr_ln674_reg_1020[5]_i_3_n_0 ;
  wire \lshr_ln674_reg_1020[6]_i_2_n_0 ;
  wire \lshr_ln674_reg_1020[6]_i_3_n_0 ;
  wire \lshr_ln674_reg_1020[7]_i_1_n_0 ;
  wire \lshr_ln674_reg_1020[7]_i_3_n_0 ;
  wire \lshr_ln674_reg_1020[7]_i_4_n_0 ;
  wire \lshr_ln674_reg_1020_reg[1]_i_1_n_0 ;
  wire \lshr_ln674_reg_1020_reg[2]_i_1_n_0 ;
  wire \lshr_ln674_reg_1020_reg[3]_i_1_n_0 ;
  wire \lshr_ln674_reg_1020_reg[5]_i_1_n_0 ;
  wire \lshr_ln674_reg_1020_reg[6]_i_1_n_0 ;
  wire \lshr_ln674_reg_1020_reg[7]_i_2_n_0 ;
  wire mul_32s_32s_32_2_1_U23_n_16;
  wire mul_32s_32s_32_2_1_U23_n_17;
  wire mul_32s_32s_32_2_1_U23_n_18;
  wire mul_32s_32s_32_2_1_U23_n_19;
  wire mul_32s_32s_32_2_1_U23_n_20;
  wire mul_32s_32s_32_2_1_U23_n_21;
  wire mul_32s_32s_32_2_1_U23_n_22;
  wire mul_32s_32s_32_2_1_U23_n_23;
  wire mul_32s_32s_32_2_1_U23_n_24;
  wire mul_32s_32s_32_2_1_U23_n_25;
  wire mul_32s_32s_32_2_1_U23_n_26;
  wire mul_32s_32s_32_2_1_U23_n_27;
  wire mul_32s_32s_32_2_1_U23_n_28;
  wire mul_32s_32s_32_2_1_U23_n_29;
  wire mul_32s_32s_32_2_1_U23_n_30;
  wire mul_32s_32s_32_2_1_U23_n_31;
  wire [31:0]out;
  wire [28:0]p_0_in;
  wire p_1_in;
  wire p_26_in;
  wire p_Val2_s_fu_1140;
  wire \p_Val2_s_fu_114[31]_i_1_n_0 ;
  wire \p_Val2_s_fu_114_reg[0]_0 ;
  wire \p_Val2_s_fu_114_reg[10]_0 ;
  wire \p_Val2_s_fu_114_reg[11]_0 ;
  wire \p_Val2_s_fu_114_reg[12]_0 ;
  wire \p_Val2_s_fu_114_reg[13]_0 ;
  wire \p_Val2_s_fu_114_reg[14]_0 ;
  wire \p_Val2_s_fu_114_reg[15]_0 ;
  wire \p_Val2_s_fu_114_reg[16]_0 ;
  wire \p_Val2_s_fu_114_reg[17]_0 ;
  wire \p_Val2_s_fu_114_reg[18]_0 ;
  wire \p_Val2_s_fu_114_reg[19]_0 ;
  wire \p_Val2_s_fu_114_reg[1]_0 ;
  wire \p_Val2_s_fu_114_reg[20]_0 ;
  wire \p_Val2_s_fu_114_reg[21]_0 ;
  wire \p_Val2_s_fu_114_reg[22]_0 ;
  wire \p_Val2_s_fu_114_reg[23]_0 ;
  wire \p_Val2_s_fu_114_reg[24]_0 ;
  wire \p_Val2_s_fu_114_reg[25]_0 ;
  wire \p_Val2_s_fu_114_reg[26]_0 ;
  wire \p_Val2_s_fu_114_reg[27]_0 ;
  wire \p_Val2_s_fu_114_reg[28]_0 ;
  wire \p_Val2_s_fu_114_reg[29]_0 ;
  wire \p_Val2_s_fu_114_reg[2]_0 ;
  wire \p_Val2_s_fu_114_reg[30]_0 ;
  wire \p_Val2_s_fu_114_reg[31]_0 ;
  wire \p_Val2_s_fu_114_reg[3]_0 ;
  wire \p_Val2_s_fu_114_reg[4]_0 ;
  wire \p_Val2_s_fu_114_reg[5]_0 ;
  wire \p_Val2_s_fu_114_reg[6]_0 ;
  wire \p_Val2_s_fu_114_reg[7]_0 ;
  wire \p_Val2_s_fu_114_reg[8]_0 ;
  wire \p_Val2_s_fu_114_reg[9]_0 ;
  wire [31:0]p_reg;
  wire [7:0]r_V_reg_171;
  wire \r_V_reg_171[7]_i_1_n_0 ;
  wire [5:5]select_ln674_fu_604_p3;
  wire [27:0]sext_ln233_fu_298_p1;
  wire [27:0]sext_ln233_reg_879;
  wire \sext_ln233_reg_879[0]_i_4_n_0 ;
  wire \sext_ln233_reg_879[0]_i_5_n_0 ;
  wire \sext_ln233_reg_879[0]_i_6_n_0 ;
  wire \sext_ln233_reg_879[0]_i_7_n_0 ;
  wire \sext_ln233_reg_879[0]_i_8_n_0 ;
  wire \sext_ln233_reg_879_reg[0]_i_2_n_0 ;
  wire \sext_ln233_reg_879_reg[0]_i_2_n_1 ;
  wire \sext_ln233_reg_879_reg[0]_i_2_n_2 ;
  wire \sext_ln233_reg_879_reg[0]_i_2_n_3 ;
  wire \sext_ln233_reg_879_reg[0]_i_3_n_0 ;
  wire \sext_ln233_reg_879_reg[0]_i_3_n_1 ;
  wire \sext_ln233_reg_879_reg[0]_i_3_n_2 ;
  wire \sext_ln233_reg_879_reg[0]_i_3_n_3 ;
  wire \sext_ln233_reg_879_reg[12]_i_2_n_0 ;
  wire \sext_ln233_reg_879_reg[12]_i_2_n_1 ;
  wire \sext_ln233_reg_879_reg[12]_i_2_n_2 ;
  wire \sext_ln233_reg_879_reg[12]_i_2_n_3 ;
  wire \sext_ln233_reg_879_reg[16]_i_2_n_0 ;
  wire \sext_ln233_reg_879_reg[16]_i_2_n_1 ;
  wire \sext_ln233_reg_879_reg[16]_i_2_n_2 ;
  wire \sext_ln233_reg_879_reg[16]_i_2_n_3 ;
  wire \sext_ln233_reg_879_reg[20]_i_2_n_0 ;
  wire \sext_ln233_reg_879_reg[20]_i_2_n_1 ;
  wire \sext_ln233_reg_879_reg[20]_i_2_n_2 ;
  wire \sext_ln233_reg_879_reg[20]_i_2_n_3 ;
  wire \sext_ln233_reg_879_reg[24]_i_2_n_0 ;
  wire \sext_ln233_reg_879_reg[24]_i_2_n_1 ;
  wire \sext_ln233_reg_879_reg[24]_i_2_n_2 ;
  wire \sext_ln233_reg_879_reg[24]_i_2_n_3 ;
  wire \sext_ln233_reg_879_reg[27]_i_2_n_3 ;
  wire \sext_ln233_reg_879_reg[4]_i_2_n_0 ;
  wire \sext_ln233_reg_879_reg[4]_i_2_n_1 ;
  wire \sext_ln233_reg_879_reg[4]_i_2_n_2 ;
  wire \sext_ln233_reg_879_reg[4]_i_2_n_3 ;
  wire \sext_ln233_reg_879_reg[8]_i_2_n_0 ;
  wire \sext_ln233_reg_879_reg[8]_i_2_n_1 ;
  wire \sext_ln233_reg_879_reg[8]_i_2_n_2 ;
  wire \sext_ln233_reg_879_reg[8]_i_2_n_3 ;
  wire shiftReg_ce;
  wire [31:3]shl_ln_fu_302_p3;
  wire strm_empty_n;
  wire [31:0]sub13_i_i_fu_327_p2;
  wire [31:0]sub13_i_i_reg_899;
  wire \sub13_i_i_reg_899[12]_i_2_n_0 ;
  wire \sub13_i_i_reg_899[12]_i_3_n_0 ;
  wire \sub13_i_i_reg_899[12]_i_4_n_0 ;
  wire \sub13_i_i_reg_899[12]_i_5_n_0 ;
  wire \sub13_i_i_reg_899[16]_i_2_n_0 ;
  wire \sub13_i_i_reg_899[16]_i_3_n_0 ;
  wire \sub13_i_i_reg_899[16]_i_4_n_0 ;
  wire \sub13_i_i_reg_899[16]_i_5_n_0 ;
  wire \sub13_i_i_reg_899[20]_i_2_n_0 ;
  wire \sub13_i_i_reg_899[20]_i_3_n_0 ;
  wire \sub13_i_i_reg_899[20]_i_4_n_0 ;
  wire \sub13_i_i_reg_899[20]_i_5_n_0 ;
  wire \sub13_i_i_reg_899[24]_i_2_n_0 ;
  wire \sub13_i_i_reg_899[24]_i_3_n_0 ;
  wire \sub13_i_i_reg_899[24]_i_4_n_0 ;
  wire \sub13_i_i_reg_899[24]_i_5_n_0 ;
  wire \sub13_i_i_reg_899[28]_i_2_n_0 ;
  wire \sub13_i_i_reg_899[28]_i_3_n_0 ;
  wire \sub13_i_i_reg_899[28]_i_4_n_0 ;
  wire \sub13_i_i_reg_899[28]_i_5_n_0 ;
  wire \sub13_i_i_reg_899[31]_i_2_n_0 ;
  wire \sub13_i_i_reg_899[31]_i_3_n_0 ;
  wire \sub13_i_i_reg_899[31]_i_4_n_0 ;
  wire \sub13_i_i_reg_899[4]_i_2_n_0 ;
  wire \sub13_i_i_reg_899[4]_i_3_n_0 ;
  wire \sub13_i_i_reg_899[4]_i_4_n_0 ;
  wire \sub13_i_i_reg_899[4]_i_5_n_0 ;
  wire \sub13_i_i_reg_899[8]_i_2_n_0 ;
  wire \sub13_i_i_reg_899[8]_i_3_n_0 ;
  wire \sub13_i_i_reg_899[8]_i_4_n_0 ;
  wire \sub13_i_i_reg_899[8]_i_5_n_0 ;
  wire \sub13_i_i_reg_899_reg[12]_i_1_n_0 ;
  wire \sub13_i_i_reg_899_reg[12]_i_1_n_1 ;
  wire \sub13_i_i_reg_899_reg[12]_i_1_n_2 ;
  wire \sub13_i_i_reg_899_reg[12]_i_1_n_3 ;
  wire \sub13_i_i_reg_899_reg[16]_i_1_n_0 ;
  wire \sub13_i_i_reg_899_reg[16]_i_1_n_1 ;
  wire \sub13_i_i_reg_899_reg[16]_i_1_n_2 ;
  wire \sub13_i_i_reg_899_reg[16]_i_1_n_3 ;
  wire \sub13_i_i_reg_899_reg[20]_i_1_n_0 ;
  wire \sub13_i_i_reg_899_reg[20]_i_1_n_1 ;
  wire \sub13_i_i_reg_899_reg[20]_i_1_n_2 ;
  wire \sub13_i_i_reg_899_reg[20]_i_1_n_3 ;
  wire \sub13_i_i_reg_899_reg[24]_i_1_n_0 ;
  wire \sub13_i_i_reg_899_reg[24]_i_1_n_1 ;
  wire \sub13_i_i_reg_899_reg[24]_i_1_n_2 ;
  wire \sub13_i_i_reg_899_reg[24]_i_1_n_3 ;
  wire \sub13_i_i_reg_899_reg[28]_i_1_n_0 ;
  wire \sub13_i_i_reg_899_reg[28]_i_1_n_1 ;
  wire \sub13_i_i_reg_899_reg[28]_i_1_n_2 ;
  wire \sub13_i_i_reg_899_reg[28]_i_1_n_3 ;
  wire \sub13_i_i_reg_899_reg[31]_i_1_n_2 ;
  wire \sub13_i_i_reg_899_reg[31]_i_1_n_3 ;
  wire \sub13_i_i_reg_899_reg[4]_i_1_n_0 ;
  wire \sub13_i_i_reg_899_reg[4]_i_1_n_1 ;
  wire \sub13_i_i_reg_899_reg[4]_i_1_n_2 ;
  wire \sub13_i_i_reg_899_reg[4]_i_1_n_3 ;
  wire \sub13_i_i_reg_899_reg[8]_i_1_n_0 ;
  wire \sub13_i_i_reg_899_reg[8]_i_1_n_1 ;
  wire \sub13_i_i_reg_899_reg[8]_i_1_n_2 ;
  wire \sub13_i_i_reg_899_reg[8]_i_1_n_3 ;
  wire [26:1]sub_ln233_1_fu_270_p2;
  wire [31:5]sub_ln233_fu_250_p2;
  wire [28:0]sub_ln238_fu_211_p2;
  wire sub_ln238_fu_211_p2_carry__0_n_0;
  wire sub_ln238_fu_211_p2_carry__0_n_1;
  wire sub_ln238_fu_211_p2_carry__0_n_2;
  wire sub_ln238_fu_211_p2_carry__0_n_3;
  wire sub_ln238_fu_211_p2_carry__1_n_0;
  wire sub_ln238_fu_211_p2_carry__1_n_1;
  wire sub_ln238_fu_211_p2_carry__1_n_2;
  wire sub_ln238_fu_211_p2_carry__1_n_3;
  wire sub_ln238_fu_211_p2_carry__2_n_0;
  wire sub_ln238_fu_211_p2_carry__2_n_1;
  wire sub_ln238_fu_211_p2_carry__2_n_2;
  wire sub_ln238_fu_211_p2_carry__2_n_3;
  wire sub_ln238_fu_211_p2_carry__3_n_0;
  wire sub_ln238_fu_211_p2_carry__3_n_1;
  wire sub_ln238_fu_211_p2_carry__3_n_2;
  wire sub_ln238_fu_211_p2_carry__3_n_3;
  wire sub_ln238_fu_211_p2_carry__4_n_0;
  wire sub_ln238_fu_211_p2_carry__4_n_1;
  wire sub_ln238_fu_211_p2_carry__4_n_2;
  wire sub_ln238_fu_211_p2_carry__4_n_3;
  wire sub_ln238_fu_211_p2_carry__5_n_0;
  wire sub_ln238_fu_211_p2_carry__5_n_1;
  wire sub_ln238_fu_211_p2_carry__5_n_2;
  wire sub_ln238_fu_211_p2_carry__5_n_3;
  wire sub_ln238_fu_211_p2_carry_n_0;
  wire sub_ln238_fu_211_p2_carry_n_1;
  wire sub_ln238_fu_211_p2_carry_n_2;
  wire sub_ln238_fu_211_p2_carry_n_3;
  wire [3:0]\sub_ln238_reg_868_reg[11]_0 ;
  wire [3:0]\sub_ln238_reg_868_reg[15]_0 ;
  wire [3:0]\sub_ln238_reg_868_reg[19]_0 ;
  wire [3:0]\sub_ln238_reg_868_reg[23]_0 ;
  wire [27:0]\sub_ln238_reg_868_reg[27]_0 ;
  wire [3:0]\sub_ln238_reg_868_reg[27]_1 ;
  wire [0:0]\sub_ln238_reg_868_reg[28]_0 ;
  wire [3:0]\sub_ln238_reg_868_reg[7]_0 ;
  wire [3:3]sub_ln414_reg_1025;
  wire \sub_ln414_reg_1025[3]_i_1_n_0 ;
  wire [5:3]sub_ln674_10_fu_573_p2;
  wire sub_ln674_10_fu_573_p2_carry_i_1_n_0;
  wire sub_ln674_10_fu_573_p2_carry_i_2_n_0;
  wire sub_ln674_10_fu_573_p2_carry_i_3_n_0;
  wire sub_ln674_10_fu_573_p2_carry_i_4_n_0;
  wire sub_ln674_10_fu_573_p2_carry_i_5_n_0;
  wire sub_ln674_10_fu_573_p2_carry_n_2;
  wire sub_ln674_10_fu_573_p2_carry_n_3;
  wire [5:1]sub_ln674_10_reg_1005;
  wire [5:5]sub_ln674_11_reg_1030;
  wire \sub_ln674_11_reg_1030[5]_i_1_n_0 ;
  wire [5:1]sub_ln674_6_reg_1015;
  wire \sub_ln674_6_reg_1015[3]_i_1_n_0 ;
  wire \sub_ln674_6_reg_1015[4]_i_1_n_0 ;
  wire [31:0]tmp_10_fu_530_p4;
  wire [3:3]trunc_ln414_4_fu_515_p1;
  wire [31:4]trunc_ln414_4_fu_515_p1__0;
  wire [3:3]trunc_ln414_4_reg_999_pp0_iter2_reg;
  wire trunc_ln414_4_reg_999_reg;
  wire [3:3]trunc_ln414_reg_991;
  wire [3:3]trunc_ln414_reg_991_pp0_iter2_reg;
  wire [5:3]trunc_ln674_2_reg_936;
  wire [5:3]trunc_ln674_3_reg_944;
  wire \trunc_ln674_3_reg_944[3]_i_1_n_0 ;
  wire [5:5]trunc_ln674_4_fu_501_p1;
  wire [5:5]trunc_ln674_4_reg_978;
  wire [5:4]trunc_ln674_reg_967;
  wire \trunc_ln674_reg_967[5]_i_2_n_0 ;
  wire \trunc_ln674_reg_967[5]_i_3_n_0 ;
  wire \trunc_ln674_reg_967[5]_i_4_n_0 ;
  wire \trunc_ln674_reg_967[5]_i_5_n_0 ;
  wire \trunc_ln674_reg_967[5]_i_6_n_0 ;
  wire \trunc_ln674_reg_967_reg[5]_i_1_n_0 ;
  wire \trunc_ln674_reg_967_reg[5]_i_1_n_1 ;
  wire \trunc_ln674_reg_967_reg[5]_i_1_n_2 ;
  wire \trunc_ln674_reg_967_reg[5]_i_1_n_3 ;
  wire \trunc_ln674_reg_967_reg[5]_i_1_n_4 ;
  wire \trunc_ln674_reg_967_reg[5]_i_1_n_5 ;
  wire \trunc_ln674_reg_967_reg[5]_i_1_n_6 ;
  wire \trunc_ln674_reg_967_reg[5]_i_1_n_7 ;
  wire [31:3]valid_bits_fu_106;
  wire \valid_bits_fu_1060_inferred__0/i__carry__0_n_0 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__0_n_1 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__0_n_2 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__0_n_3 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__1_n_0 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__1_n_1 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__1_n_2 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__1_n_3 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__2_n_0 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__2_n_1 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__2_n_2 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__2_n_3 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__3_n_0 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__3_n_1 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__3_n_2 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__3_n_3 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__4_n_0 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__4_n_1 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__4_n_2 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__4_n_3 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__5_n_0 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__5_n_1 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__5_n_2 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry__5_n_3 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry_n_0 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry_n_1 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry_n_2 ;
  wire \valid_bits_fu_1060_inferred__0/i__carry_n_3 ;
  wire \valid_bits_fu_106[31]_i_2_n_0 ;
  wire \valid_bits_fu_106_reg_n_0_[10] ;
  wire \valid_bits_fu_106_reg_n_0_[11] ;
  wire \valid_bits_fu_106_reg_n_0_[12] ;
  wire \valid_bits_fu_106_reg_n_0_[13] ;
  wire \valid_bits_fu_106_reg_n_0_[14] ;
  wire \valid_bits_fu_106_reg_n_0_[15] ;
  wire \valid_bits_fu_106_reg_n_0_[16] ;
  wire \valid_bits_fu_106_reg_n_0_[17] ;
  wire \valid_bits_fu_106_reg_n_0_[18] ;
  wire \valid_bits_fu_106_reg_n_0_[19] ;
  wire \valid_bits_fu_106_reg_n_0_[20] ;
  wire \valid_bits_fu_106_reg_n_0_[21] ;
  wire \valid_bits_fu_106_reg_n_0_[22] ;
  wire \valid_bits_fu_106_reg_n_0_[23] ;
  wire \valid_bits_fu_106_reg_n_0_[24] ;
  wire \valid_bits_fu_106_reg_n_0_[25] ;
  wire \valid_bits_fu_106_reg_n_0_[26] ;
  wire \valid_bits_fu_106_reg_n_0_[27] ;
  wire \valid_bits_fu_106_reg_n_0_[28] ;
  wire \valid_bits_fu_106_reg_n_0_[29] ;
  wire \valid_bits_fu_106_reg_n_0_[30] ;
  wire \valid_bits_fu_106_reg_n_0_[31] ;
  wire \valid_bits_fu_106_reg_n_0_[3] ;
  wire \valid_bits_fu_106_reg_n_0_[4] ;
  wire \valid_bits_fu_106_reg_n_0_[5] ;
  wire \valid_bits_fu_106_reg_n_0_[6] ;
  wire \valid_bits_fu_106_reg_n_0_[7] ;
  wire \valid_bits_fu_106_reg_n_0_[8] ;
  wire \valid_bits_fu_106_reg_n_0_[9] ;
  wire [3:3]\NLW_PTR_WIDTH_min_last_N_reg_889_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_PTR_WIDTH_plus_last_N_reg_894_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_PTR_WIDTH_plus_last_N_reg_894_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_add_ln286_fu_489_p2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_add_ln286_fu_489_p2_carry_O_UNCONNECTED;
  wire [0:0]NLW_add_ln289_fu_400_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln289_fu_400_p2_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln289_fu_400_p2_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_ddr_read_cnt_fu_110_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_ddr_read_cycles_fu_290_p30_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_ddr_read_cycles_fu_290_p30_carry__5_O_UNCONNECTED;
  wire [3:1]NLW_ddr_read_cycles_fu_290_p30_carry__5_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_ddr_read_cycles_fu_290_p30_carry__5_i_3_O_UNCONNECTED;
  wire [3:3]\NLW_i_/i_/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_reg_149_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg_149_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln251_fu_342_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln251_fu_342_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln251_fu_342_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln251_fu_342_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln260_fu_347_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln260_fu_347_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln260_fu_347_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln260_fu_347_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln276_fu_388_p2__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln276_fu_388_p2__0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln276_fu_388_p2__0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln276_fu_388_p2__0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln276_fu_388_p2__0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln280_fu_464_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln280_fu_464_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln280_fu_464_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln280_fu_464_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_505_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_505_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_505_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln414_fu_505_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_505_p2_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln414_fu_505_p2_carry__2_i_5_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_406_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_406_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_406_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln674_1_fu_406_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_406_p2_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln674_1_fu_406_p2_carry__2_i_5_CO_UNCONNECTED;
  wire [3:1]\NLW_last_N_size_reg_884_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_last_N_size_reg_884_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_last_N_size_reg_884_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_sext_ln233_reg_879_reg[0]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_sext_ln233_reg_879_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_sext_ln233_reg_879_reg[27]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sext_ln233_reg_879_reg[27]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_sub13_i_i_reg_899_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub13_i_i_reg_899_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_sub_ln238_fu_211_p2_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_sub_ln238_fu_211_p2_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_sub_ln674_10_fu_573_p2_carry_CO_UNCONNECTED;
  wire [3:3]NLW_sub_ln674_10_fu_573_p2_carry_O_UNCONNECTED;
  wire [3:0]\NLW_valid_bits_fu_1060_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_valid_bits_fu_1060_inferred__0/i__carry__6_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[11]_i_2 
       (.I0(shl_ln_fu_302_p3[11]),
        .O(\PTR_WIDTH_min_last_N_reg_889[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[11]_i_3 
       (.I0(shl_ln_fu_302_p3[10]),
        .O(\PTR_WIDTH_min_last_N_reg_889[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[11]_i_4 
       (.I0(shl_ln_fu_302_p3[9]),
        .O(\PTR_WIDTH_min_last_N_reg_889[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[11]_i_5 
       (.I0(shl_ln_fu_302_p3[8]),
        .O(\PTR_WIDTH_min_last_N_reg_889[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[15]_i_2 
       (.I0(shl_ln_fu_302_p3[15]),
        .O(\PTR_WIDTH_min_last_N_reg_889[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[15]_i_3 
       (.I0(shl_ln_fu_302_p3[14]),
        .O(\PTR_WIDTH_min_last_N_reg_889[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[15]_i_4 
       (.I0(shl_ln_fu_302_p3[13]),
        .O(\PTR_WIDTH_min_last_N_reg_889[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[15]_i_5 
       (.I0(shl_ln_fu_302_p3[12]),
        .O(\PTR_WIDTH_min_last_N_reg_889[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[19]_i_2 
       (.I0(shl_ln_fu_302_p3[19]),
        .O(\PTR_WIDTH_min_last_N_reg_889[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[19]_i_3 
       (.I0(shl_ln_fu_302_p3[18]),
        .O(\PTR_WIDTH_min_last_N_reg_889[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[19]_i_4 
       (.I0(shl_ln_fu_302_p3[17]),
        .O(\PTR_WIDTH_min_last_N_reg_889[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[19]_i_5 
       (.I0(shl_ln_fu_302_p3[16]),
        .O(\PTR_WIDTH_min_last_N_reg_889[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[23]_i_2 
       (.I0(shl_ln_fu_302_p3[23]),
        .O(\PTR_WIDTH_min_last_N_reg_889[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[23]_i_3 
       (.I0(shl_ln_fu_302_p3[22]),
        .O(\PTR_WIDTH_min_last_N_reg_889[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[23]_i_4 
       (.I0(shl_ln_fu_302_p3[21]),
        .O(\PTR_WIDTH_min_last_N_reg_889[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[23]_i_5 
       (.I0(shl_ln_fu_302_p3[20]),
        .O(\PTR_WIDTH_min_last_N_reg_889[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[27]_i_2 
       (.I0(shl_ln_fu_302_p3[27]),
        .O(\PTR_WIDTH_min_last_N_reg_889[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[27]_i_3 
       (.I0(shl_ln_fu_302_p3[26]),
        .O(\PTR_WIDTH_min_last_N_reg_889[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[27]_i_4 
       (.I0(shl_ln_fu_302_p3[25]),
        .O(\PTR_WIDTH_min_last_N_reg_889[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[27]_i_5 
       (.I0(shl_ln_fu_302_p3[24]),
        .O(\PTR_WIDTH_min_last_N_reg_889[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[31]_i_2 
       (.I0(shl_ln_fu_302_p3[31]),
        .O(\PTR_WIDTH_min_last_N_reg_889[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[31]_i_3 
       (.I0(shl_ln_fu_302_p3[30]),
        .O(\PTR_WIDTH_min_last_N_reg_889[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[31]_i_4 
       (.I0(shl_ln_fu_302_p3[29]),
        .O(\PTR_WIDTH_min_last_N_reg_889[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[31]_i_5 
       (.I0(shl_ln_fu_302_p3[28]),
        .O(\PTR_WIDTH_min_last_N_reg_889[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[3]_i_1 
       (.I0(shl_ln_fu_302_p3[3]),
        .O(\PTR_WIDTH_min_last_N_reg_889[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[7]_i_2 
       (.I0(shl_ln_fu_302_p3[5]),
        .O(\PTR_WIDTH_min_last_N_reg_889[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[7]_i_3 
       (.I0(shl_ln_fu_302_p3[7]),
        .O(\PTR_WIDTH_min_last_N_reg_889[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[7]_i_4 
       (.I0(shl_ln_fu_302_p3[6]),
        .O(\PTR_WIDTH_min_last_N_reg_889[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_889[7]_i_5 
       (.I0(shl_ln_fu_302_p3[4]),
        .O(\PTR_WIDTH_min_last_N_reg_889[7]_i_5_n_0 ));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[10]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[7]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[11]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_315_p2[11:8]),
        .S({\PTR_WIDTH_min_last_N_reg_889[11]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_889[11]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_889[11]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_889[11]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[12]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[9]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[13]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[10]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[14]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[11]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[15]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_889_reg[11]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_315_p2[15:12]),
        .S({\PTR_WIDTH_min_last_N_reg_889[15]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_889[15]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_889[15]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_889[15]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[16]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[13]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[17]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[14]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[18]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[15]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[19]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_889_reg[15]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_315_p2[19:16]),
        .S({\PTR_WIDTH_min_last_N_reg_889[19]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_889[19]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_889[19]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_889[19]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[20]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[17]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[21]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[18]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[22]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[19]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[23]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_889_reg[19]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_315_p2[23:20]),
        .S({\PTR_WIDTH_min_last_N_reg_889[23]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_889[23]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_889[23]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_889[23]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[24]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[21]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[25]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[22]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[26]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[23]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[27]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_889_reg[23]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_315_p2[27:24]),
        .S({\PTR_WIDTH_min_last_N_reg_889[27]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_889[27]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_889[27]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_889[27]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[28]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[25]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[29]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[26]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[30]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[27]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[31]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_889_reg[31]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_889_reg[27]_i_1_n_0 ),
        .CO({\NLW_PTR_WIDTH_min_last_N_reg_889_reg[31]_i_1_CO_UNCONNECTED [3],\PTR_WIDTH_min_last_N_reg_889_reg[31]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_889_reg[31]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_889_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_315_p2[31:28]),
        .S({\PTR_WIDTH_min_last_N_reg_889[31]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_889[31]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_889[31]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_889[31]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\PTR_WIDTH_min_last_N_reg_889[3]_i_1_n_0 ),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[0]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[4]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[1]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[5]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[2]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[6]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[3]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[7]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_889_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PTR_WIDTH_min_last_N_reg_889[7]_i_2_n_0 ,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_315_p2[7:4]),
        .S({\PTR_WIDTH_min_last_N_reg_889[7]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_889[7]_i_4_n_0 ,shl_ln_fu_302_p3[5],\PTR_WIDTH_min_last_N_reg_889[7]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[8]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[5]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_889_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_315_p2[9]),
        .Q(PTR_WIDTH_min_last_N_reg_889_reg[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_plus_last_N_reg_894[5]_i_2 
       (.I0(shl_ln_fu_302_p3[5]),
        .O(\PTR_WIDTH_plus_last_N_reg_894[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_plus_last_N_reg_894[5]_i_3 
       (.I0(shl_ln_fu_302_p3[3]),
        .O(\PTR_WIDTH_plus_last_N_reg_894[5]_i_3_n_0 ));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[10]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[7]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[11]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[8]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[12]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[9]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[13]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_321_p2[13:10]),
        .S(shl_ln_fu_302_p3[13:10]));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[14]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[11]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[15]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[12]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[16]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[13]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[17]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_894_reg[13]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_321_p2[17:14]),
        .S(shl_ln_fu_302_p3[17:14]));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[18]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[15]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[19]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[16]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[20]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[17]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[21]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_894_reg[17]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_321_p2[21:18]),
        .S(shl_ln_fu_302_p3[21:18]));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[22]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[19]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[23]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[20]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[24]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[21]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[25]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_894_reg[21]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_321_p2[25:22]),
        .S(shl_ln_fu_302_p3[25:22]));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[26]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[23]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[27]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[24]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[28]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[25]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[29]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_894_reg[25]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_321_p2[29:26]),
        .S(shl_ln_fu_302_p3[29:26]));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[30]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[27]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[31]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_894_reg[31]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_894_reg[29]_i_1_n_0 ),
        .CO({\NLW_PTR_WIDTH_plus_last_N_reg_894_reg[31]_i_1_CO_UNCONNECTED [3:1],\PTR_WIDTH_plus_last_N_reg_894_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_PTR_WIDTH_plus_last_N_reg_894_reg[31]_i_1_O_UNCONNECTED [3:2],PTR_WIDTH_plus_last_N_fu_321_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_302_p3[31:30]}));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[3]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[0]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[4]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[1]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[5]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({shl_ln_fu_302_p3[5],1'b0,shl_ln_fu_302_p3[3],1'b0}),
        .O({PTR_WIDTH_plus_last_N_fu_321_p2[5:3],\NLW_PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\PTR_WIDTH_plus_last_N_reg_894[5]_i_2_n_0 ,shl_ln_fu_302_p3[4],\PTR_WIDTH_plus_last_N_reg_894[5]_i_3_n_0 ,1'b0}));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[6]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[3]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[7]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[4]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[8]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[5]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_894_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_321_p2[9]),
        .Q(PTR_WIDTH_plus_last_N_reg_894_reg[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_894_reg[5]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_894_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_321_p2[9:6]),
        .S(shl_ln_fu_302_p3[9:6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(in_mat_data_full_n),
        .I1(internal_empty_n_reg),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter4_reg_n_0),
        .I4(icmp_ln251_reg_909_pp0_iter3_reg),
        .O(E));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln286_fu_489_p2_carry
       (.CI(1'b0),
        .CO({NLW_add_ln286_fu_489_p2_carry_CO_UNCONNECTED[3:2],add_ln286_fu_489_p2_carry_n_2,add_ln286_fu_489_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,K_size_fu_370_p3[4],add_ln286_fu_489_p2_carry_i_2_n_0}),
        .O({NLW_add_ln286_fu_489_p2_carry_O_UNCONNECTED[3],trunc_ln674_4_fu_501_p1,NLW_add_ln286_fu_489_p2_carry_O_UNCONNECTED[1:0]}),
        .S({1'b0,add_ln286_fu_489_p2_carry_i_3_n_0,add_ln286_fu_489_p2_carry_i_4_n_0,add_ln286_fu_489_p2_carry_i_5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln286_fu_489_p2_carry_i_1
       (.I0(\last_N_size_reg_884_reg_n_0_[4] ),
        .I1(icmp_ln260_reg_913),
        .O(K_size_fu_370_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln286_fu_489_p2_carry_i_2
       (.I0(\valid_bits_fu_106_reg_n_0_[3] ),
        .O(add_ln286_fu_489_p2_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln286_fu_489_p2_carry_i_3
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[5] ),
        .I2(\valid_bits_fu_106_reg_n_0_[5] ),
        .O(add_ln286_fu_489_p2_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln286_fu_489_p2_carry_i_4
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[4] ),
        .I2(\valid_bits_fu_106_reg_n_0_[4] ),
        .O(add_ln286_fu_489_p2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln286_fu_489_p2_carry_i_5
       (.I0(\last_N_size_reg_884_reg_n_0_[3] ),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[3] ),
        .O(add_ln286_fu_489_p2_carry_i_5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln289_fu_400_p2_carry
       (.CI(1'b0),
        .CO({add_ln289_fu_400_p2_carry_n_0,add_ln289_fu_400_p2_carry_n_1,add_ln289_fu_400_p2_carry_n_2,add_ln289_fu_400_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_382_p3[6:5],add_ln289_fu_400_p2_carry_i_3_n_0,add_ln289_fu_400_p2_carry_i_4_n_0}),
        .O({add_ln289_fu_400_p2_carry_n_4,add_ln289_fu_400_p2_carry_n_5,add_ln289_fu_400_p2_carry_n_6,NLW_add_ln289_fu_400_p2_carry_O_UNCONNECTED[0]}),
        .S({add_ln289_fu_400_p2_carry_i_5_n_0,add_ln289_fu_400_p2_carry_i_6_n_0,add_ln289_fu_400_p2_carry_i_7_n_0,add_ln289_fu_400_p2_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln289_fu_400_p2_carry__0
       (.CI(add_ln289_fu_400_p2_carry_n_0),
        .CO({add_ln289_fu_400_p2_carry__0_n_0,add_ln289_fu_400_p2_carry__0_n_1,add_ln289_fu_400_p2_carry__0_n_2,add_ln289_fu_400_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_382_p3[10],add_ln289_fu_400_p2_carry__0_i_2_n_0,PTR_WIDTH_plus_Ksize_fu_382_p3[8],add_ln289_fu_400_p2_carry__0_i_4_n_0}),
        .O({add_ln289_fu_400_p2_carry__0_n_4,add_ln289_fu_400_p2_carry__0_n_5,add_ln289_fu_400_p2_carry__0_n_6,add_ln289_fu_400_p2_carry__0_n_7}),
        .S({add_ln289_fu_400_p2_carry__0_i_5_n_0,add_ln289_fu_400_p2_carry__0_i_6_n_0,add_ln289_fu_400_p2_carry__0_i_7_n_0,add_ln289_fu_400_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__0_i_1
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[7]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[10]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__0_i_2
       (.I0(\valid_bits_fu_106_reg_n_0_[9] ),
        .O(add_ln289_fu_400_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__0_i_3
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[5]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__0_i_4
       (.I0(\valid_bits_fu_106_reg_n_0_[7] ),
        .O(add_ln289_fu_400_p2_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__0_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[7]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[10] ),
        .O(add_ln289_fu_400_p2_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__0_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[6]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[9] ),
        .O(add_ln289_fu_400_p2_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__0_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[5]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[8] ),
        .O(add_ln289_fu_400_p2_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__0_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[4]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[7] ),
        .O(add_ln289_fu_400_p2_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln289_fu_400_p2_carry__1
       (.CI(add_ln289_fu_400_p2_carry__0_n_0),
        .CO({add_ln289_fu_400_p2_carry__1_n_0,add_ln289_fu_400_p2_carry__1_n_1,add_ln289_fu_400_p2_carry__1_n_2,add_ln289_fu_400_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_382_p3[14],add_ln289_fu_400_p2_carry__1_i_2_n_0,PTR_WIDTH_plus_Ksize_fu_382_p3[12],add_ln289_fu_400_p2_carry__1_i_4_n_0}),
        .O({add_ln289_fu_400_p2_carry__1_n_4,add_ln289_fu_400_p2_carry__1_n_5,add_ln289_fu_400_p2_carry__1_n_6,add_ln289_fu_400_p2_carry__1_n_7}),
        .S({add_ln289_fu_400_p2_carry__1_i_5_n_0,add_ln289_fu_400_p2_carry__1_i_6_n_0,add_ln289_fu_400_p2_carry__1_i_7_n_0,add_ln289_fu_400_p2_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__1_i_1
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[11]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[14]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__1_i_2
       (.I0(\valid_bits_fu_106_reg_n_0_[13] ),
        .O(add_ln289_fu_400_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__1_i_3
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[9]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[12]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__1_i_4
       (.I0(\valid_bits_fu_106_reg_n_0_[11] ),
        .O(add_ln289_fu_400_p2_carry__1_i_4_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__1_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[11]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[14] ),
        .O(add_ln289_fu_400_p2_carry__1_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__1_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[10]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[13] ),
        .O(add_ln289_fu_400_p2_carry__1_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__1_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[9]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[12] ),
        .O(add_ln289_fu_400_p2_carry__1_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__1_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[8]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[11] ),
        .O(add_ln289_fu_400_p2_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln289_fu_400_p2_carry__2
       (.CI(add_ln289_fu_400_p2_carry__1_n_0),
        .CO({add_ln289_fu_400_p2_carry__2_n_0,add_ln289_fu_400_p2_carry__2_n_1,add_ln289_fu_400_p2_carry__2_n_2,add_ln289_fu_400_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_382_p3[18],add_ln289_fu_400_p2_carry__2_i_2_n_0,PTR_WIDTH_plus_Ksize_fu_382_p3[16],add_ln289_fu_400_p2_carry__2_i_4_n_0}),
        .O({add_ln289_fu_400_p2_carry__2_n_4,add_ln289_fu_400_p2_carry__2_n_5,add_ln289_fu_400_p2_carry__2_n_6,add_ln289_fu_400_p2_carry__2_n_7}),
        .S({add_ln289_fu_400_p2_carry__2_i_5_n_0,add_ln289_fu_400_p2_carry__2_i_6_n_0,add_ln289_fu_400_p2_carry__2_i_7_n_0,add_ln289_fu_400_p2_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__2_i_1
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[15]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[18]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__2_i_2
       (.I0(\valid_bits_fu_106_reg_n_0_[17] ),
        .O(add_ln289_fu_400_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__2_i_3
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[13]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[16]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__2_i_4
       (.I0(\valid_bits_fu_106_reg_n_0_[15] ),
        .O(add_ln289_fu_400_p2_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__2_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[15]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[18] ),
        .O(add_ln289_fu_400_p2_carry__2_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__2_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[14]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[17] ),
        .O(add_ln289_fu_400_p2_carry__2_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__2_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[13]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[16] ),
        .O(add_ln289_fu_400_p2_carry__2_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__2_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[12]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[15] ),
        .O(add_ln289_fu_400_p2_carry__2_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln289_fu_400_p2_carry__3
       (.CI(add_ln289_fu_400_p2_carry__2_n_0),
        .CO({add_ln289_fu_400_p2_carry__3_n_0,add_ln289_fu_400_p2_carry__3_n_1,add_ln289_fu_400_p2_carry__3_n_2,add_ln289_fu_400_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_382_p3[22],add_ln289_fu_400_p2_carry__3_i_2_n_0,PTR_WIDTH_plus_Ksize_fu_382_p3[20],add_ln289_fu_400_p2_carry__3_i_4_n_0}),
        .O({add_ln289_fu_400_p2_carry__3_n_4,add_ln289_fu_400_p2_carry__3_n_5,add_ln289_fu_400_p2_carry__3_n_6,add_ln289_fu_400_p2_carry__3_n_7}),
        .S({add_ln289_fu_400_p2_carry__3_i_5_n_0,add_ln289_fu_400_p2_carry__3_i_6_n_0,add_ln289_fu_400_p2_carry__3_i_7_n_0,add_ln289_fu_400_p2_carry__3_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__3_i_1
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[19]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[22]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__3_i_2
       (.I0(\valid_bits_fu_106_reg_n_0_[21] ),
        .O(add_ln289_fu_400_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__3_i_3
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[17]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[20]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__3_i_4
       (.I0(\valid_bits_fu_106_reg_n_0_[19] ),
        .O(add_ln289_fu_400_p2_carry__3_i_4_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__3_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[19]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[22] ),
        .O(add_ln289_fu_400_p2_carry__3_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__3_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[18]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[21] ),
        .O(add_ln289_fu_400_p2_carry__3_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__3_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[17]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[20] ),
        .O(add_ln289_fu_400_p2_carry__3_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__3_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[16]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[19] ),
        .O(add_ln289_fu_400_p2_carry__3_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln289_fu_400_p2_carry__4
       (.CI(add_ln289_fu_400_p2_carry__3_n_0),
        .CO({add_ln289_fu_400_p2_carry__4_n_0,add_ln289_fu_400_p2_carry__4_n_1,add_ln289_fu_400_p2_carry__4_n_2,add_ln289_fu_400_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_382_p3[26],add_ln289_fu_400_p2_carry__4_i_2_n_0,PTR_WIDTH_plus_Ksize_fu_382_p3[24],add_ln289_fu_400_p2_carry__4_i_4_n_0}),
        .O({add_ln289_fu_400_p2_carry__4_n_4,add_ln289_fu_400_p2_carry__4_n_5,add_ln289_fu_400_p2_carry__4_n_6,add_ln289_fu_400_p2_carry__4_n_7}),
        .S({add_ln289_fu_400_p2_carry__4_i_5_n_0,add_ln289_fu_400_p2_carry__4_i_6_n_0,add_ln289_fu_400_p2_carry__4_i_7_n_0,add_ln289_fu_400_p2_carry__4_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__4_i_1
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[23]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[26]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__4_i_2
       (.I0(\valid_bits_fu_106_reg_n_0_[25] ),
        .O(add_ln289_fu_400_p2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__4_i_3
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[21]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[24]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__4_i_4
       (.I0(\valid_bits_fu_106_reg_n_0_[23] ),
        .O(add_ln289_fu_400_p2_carry__4_i_4_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__4_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[23]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[26] ),
        .O(add_ln289_fu_400_p2_carry__4_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__4_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[22]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[25] ),
        .O(add_ln289_fu_400_p2_carry__4_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__4_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[21]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[24] ),
        .O(add_ln289_fu_400_p2_carry__4_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__4_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[20]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[23] ),
        .O(add_ln289_fu_400_p2_carry__4_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln289_fu_400_p2_carry__5
       (.CI(add_ln289_fu_400_p2_carry__4_n_0),
        .CO({add_ln289_fu_400_p2_carry__5_n_0,add_ln289_fu_400_p2_carry__5_n_1,add_ln289_fu_400_p2_carry__5_n_2,add_ln289_fu_400_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_382_p3[30],add_ln289_fu_400_p2_carry__5_i_2_n_0,PTR_WIDTH_plus_Ksize_fu_382_p3[28],add_ln289_fu_400_p2_carry__5_i_4_n_0}),
        .O({add_ln289_fu_400_p2_carry__5_n_4,add_ln289_fu_400_p2_carry__5_n_5,add_ln289_fu_400_p2_carry__5_n_6,add_ln289_fu_400_p2_carry__5_n_7}),
        .S({add_ln289_fu_400_p2_carry__5_i_5_n_0,add_ln289_fu_400_p2_carry__5_i_6_n_0,add_ln289_fu_400_p2_carry__5_i_7_n_0,add_ln289_fu_400_p2_carry__5_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__5_i_1
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[27]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[30]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__5_i_2
       (.I0(\valid_bits_fu_106_reg_n_0_[29] ),
        .O(add_ln289_fu_400_p2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry__5_i_3
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[25]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[28]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry__5_i_4
       (.I0(\valid_bits_fu_106_reg_n_0_[27] ),
        .O(add_ln289_fu_400_p2_carry__5_i_4_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__5_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[27]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[30] ),
        .O(add_ln289_fu_400_p2_carry__5_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__5_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[26]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[29] ),
        .O(add_ln289_fu_400_p2_carry__5_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__5_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[25]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[28] ),
        .O(add_ln289_fu_400_p2_carry__5_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry__5_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[24]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[27] ),
        .O(add_ln289_fu_400_p2_carry__5_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln289_fu_400_p2_carry__6
       (.CI(add_ln289_fu_400_p2_carry__5_n_0),
        .CO(NLW_add_ln289_fu_400_p2_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln289_fu_400_p2_carry__6_O_UNCONNECTED[3:1],add_ln289_fu_400_p2_carry__6_n_7}),
        .S({1'b0,1'b0,1'b0,add_ln289_fu_400_p2_carry__6_i_1_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    add_ln289_fu_400_p2_carry__6_i_1
       (.I0(\valid_bits_fu_106_reg_n_0_[31] ),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[28]),
        .I2(icmp_ln260_reg_913),
        .O(add_ln289_fu_400_p2_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_400_p2_carry_i_1
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[3]),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[6]));
  LUT2 #(
    .INIT(4'hB)) 
    add_ln289_fu_400_p2_carry_i_2
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[2]),
        .I1(icmp_ln260_reg_913),
        .O(PTR_WIDTH_plus_Ksize_fu_382_p3[5]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry_i_3
       (.I0(\valid_bits_fu_106_reg_n_0_[4] ),
        .O(add_ln289_fu_400_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln289_fu_400_p2_carry_i_4
       (.I0(\valid_bits_fu_106_reg_n_0_[3] ),
        .O(add_ln289_fu_400_p2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[3]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[6] ),
        .O(add_ln289_fu_400_p2_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    add_ln289_fu_400_p2_carry_i_6
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[2]),
        .I2(\valid_bits_fu_106_reg_n_0_[5] ),
        .O(add_ln289_fu_400_p2_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_400_p2_carry_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_894_reg[1]),
        .I1(icmp_ln260_reg_913),
        .I2(\valid_bits_fu_106_reg_n_0_[4] ),
        .O(add_ln289_fu_400_p2_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    add_ln289_fu_400_p2_carry_i_8
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[0]),
        .I2(\valid_bits_fu_106_reg_n_0_[3] ),
        .O(add_ln289_fu_400_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(Q[1]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I2(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I1(\ap_CS_fsm_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state3),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_CS_fsm_state4),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(shiftReg_ce),
        .I1(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg_0),
        .I2(Q[2]),
        .I3(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ap_done_reg),
        .O(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_state4),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(icmp_ln251_fu_342_p2),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_enable_reg_pp0_iter4_reg_n_0),
        .I5(internal_empty_n_reg),
        .O(\ap_CS_fsm[5]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(\ap_CS_fsm_reg[5]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_done_reg_i_1__0
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_done_reg),
        .I2(ap_rst_n),
        .I3(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg),
        .O(ap_done_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__0_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFBFB0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(internal_empty_n_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln251_fu_342_p2),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88A08800)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(internal_empty_n_reg),
        .I4(icmp_ln251_fu_342_p2),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(internal_empty_n_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(internal_empty_n_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(internal_empty_n_reg),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[0]_i_2_n_0 ),
        .I1(lshr_ln674_4_reg_1010[0]),
        .I2(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_0 ),
        .I3(r_V_reg_171[0]),
        .I4(lshr_ln674_reg_1020[0]),
        .I5(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_2_n_0 ),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[0]_i_2 
       (.I0(sub_ln674_10_reg_1005[5]),
        .I1(icmp_ln251_reg_909_pp0_iter2_reg),
        .I2(icmp_ln276_reg_925_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_1 
       (.I0(lshr_ln674_reg_1020[1]),
        .I1(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_2_n_0 ),
        .I2(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_0 ),
        .I3(r_V_reg_171[1]),
        .I4(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_3_n_0 ),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_2 
       (.I0(icmp_ln277_reg_950_pp0_iter2_reg),
        .I1(sub_ln674_6_reg_1015[5]),
        .I2(icmp_ln276_reg_925_pp0_iter2_reg),
        .I3(icmp_ln251_reg_909_pp0_iter2_reg),
        .I4(sub_ln414_reg_1025),
        .I5(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_4_n_0 ),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hAABA0000)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_2_n_0 ),
        .I1(sub_ln674_10_reg_1005[5]),
        .I2(icmp_ln251_reg_909_pp0_iter2_reg),
        .I3(icmp_ln276_reg_925_pp0_iter2_reg),
        .I4(lshr_ln674_4_reg_1010[1]),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_4 
       (.I0(icmp_ln414_reg_983_pp0_iter2_reg),
        .I1(trunc_ln414_4_reg_999_pp0_iter2_reg),
        .I2(trunc_ln414_reg_991_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_2_n_0 ),
        .I1(lshr_ln674_4_reg_1010[2]),
        .I2(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_0 ),
        .I3(r_V_reg_171[2]),
        .I4(lshr_ln674_reg_1020[2]),
        .I5(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_3_n_0 ),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_2_n_0 ),
        .I1(lshr_ln674_4_reg_1010[3]),
        .I2(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_0 ),
        .I3(r_V_reg_171[3]),
        .I4(lshr_ln674_reg_1020[3]),
        .I5(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_3_n_0 ),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_2_n_0 ),
        .I1(lshr_ln674_4_reg_1010[4]),
        .I2(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_0 ),
        .I3(r_V_reg_171[4]),
        .I4(lshr_ln674_reg_1020[4]),
        .I5(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_3_n_0 ),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_2_n_0 ),
        .I1(lshr_ln674_4_reg_1010[5]),
        .I2(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_0 ),
        .I3(r_V_reg_171[5]),
        .I4(lshr_ln674_reg_1020[5]),
        .I5(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_3_n_0 ),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_2_n_0 ),
        .I1(lshr_ln674_4_reg_1010[6]),
        .I2(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_0 ),
        .I3(r_V_reg_171[6]),
        .I4(lshr_ln674_reg_1020[6]),
        .I5(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_3_n_0 ),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004040404040404)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_2 
       (.I0(icmp_ln276_reg_925_pp0_iter2_reg),
        .I1(icmp_ln251_reg_909_pp0_iter2_reg),
        .I2(sub_ln674_10_reg_1005[5]),
        .I3(sub_ln674_10_reg_1005[1]),
        .I4(sub_ln674_10_reg_1005[3]),
        .I5(sub_ln674_10_reg_1005[4]),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(internal_empty_n_reg),
        .O(ap_phi_reg_pp0_iter4_out_V_4_reg_1840));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_2 
       (.I0(lshr_ln674_reg_1020[7]),
        .I1(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_3_n_0 ),
        .I2(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_4_n_0 ),
        .I3(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_0 ),
        .I4(r_V_reg_171[7]),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_2_n_0 ),
        .I1(sub_ln674_6_reg_1015[1]),
        .I2(sub_ln674_6_reg_1015[3]),
        .I3(sub_ln674_6_reg_1015[4]),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h08888888)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_4 
       (.I0(lshr_ln674_4_reg_1010[7]),
        .I1(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[0]_i_2_n_0 ),
        .I2(sub_ln674_10_reg_1005[1]),
        .I3(sub_ln674_10_reg_1005[3]),
        .I4(sub_ln674_10_reg_1005[4]),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5 
       (.I0(sub_ln674_11_reg_1030),
        .I1(icmp_ln251_reg_909_pp0_iter2_reg),
        .I2(icmp_ln276_reg_925_pp0_iter2_reg),
        .I3(trunc_ln414_reg_991_pp0_iter2_reg),
        .I4(trunc_ln414_4_reg_999_pp0_iter2_reg),
        .I5(icmp_ln414_reg_983_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_5_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_out_V_4_reg_184_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_out_V_4_reg_1840),
        .D(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[0]_i_1_n_0 ),
        .Q(in_mat_419_din[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_out_V_4_reg_184_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_out_V_4_reg_1840),
        .D(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[1]_i_1_n_0 ),
        .Q(in_mat_419_din[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_out_V_4_reg_184_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_out_V_4_reg_1840),
        .D(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[2]_i_1_n_0 ),
        .Q(in_mat_419_din[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_out_V_4_reg_184_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_out_V_4_reg_1840),
        .D(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[3]_i_1_n_0 ),
        .Q(in_mat_419_din[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_out_V_4_reg_184_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_out_V_4_reg_1840),
        .D(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[4]_i_1_n_0 ),
        .Q(in_mat_419_din[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_out_V_4_reg_184_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_out_V_4_reg_1840),
        .D(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[5]_i_1_n_0 ),
        .Q(in_mat_419_din[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_out_V_4_reg_184_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_out_V_4_reg_1840),
        .D(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[6]_i_1_n_0 ),
        .Q(in_mat_419_din[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_out_V_4_reg_184_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_out_V_4_reg_1840),
        .D(\ap_phi_reg_pp0_iter4_out_V_4_reg_184[7]_i_2_n_0 ),
        .Q(in_mat_419_din[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_i_1
       (.I0(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_done_reg),
        .I3(ap_rst_n),
        .I4(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg),
        .O(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg));
  LUT6 #(
    .INIT(64'hFFFFDFFF20000000)) 
    \clk_cnt_reg_160[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(internal_empty_n_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln251_fu_342_p2),
        .I4(p_1_in),
        .I5(ap_CS_fsm_state4),
        .O(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry_n_7 ),
        .Q(clk_cnt_reg_160_reg[0]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__1_n_5 ),
        .Q(clk_cnt_reg_160_reg[10]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__1_n_4 ),
        .Q(clk_cnt_reg_160_reg[11]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[12] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__2_n_7 ),
        .Q(clk_cnt_reg_160_reg[12]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[13] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__2_n_6 ),
        .Q(clk_cnt_reg_160_reg[13]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[14] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__2_n_5 ),
        .Q(clk_cnt_reg_160_reg[14]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[15] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__2_n_4 ),
        .Q(clk_cnt_reg_160_reg[15]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[16] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__3_n_7 ),
        .Q(clk_cnt_reg_160_reg[16]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[17] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__3_n_6 ),
        .Q(clk_cnt_reg_160_reg[17]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[18] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__3_n_5 ),
        .Q(clk_cnt_reg_160_reg[18]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[19] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__3_n_4 ),
        .Q(clk_cnt_reg_160_reg[19]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry_n_6 ),
        .Q(clk_cnt_reg_160_reg[1]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[20] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__4_n_7 ),
        .Q(clk_cnt_reg_160_reg[20]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[21] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__4_n_6 ),
        .Q(clk_cnt_reg_160_reg[21]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[22] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__4_n_5 ),
        .Q(clk_cnt_reg_160_reg[22]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[23] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__4_n_4 ),
        .Q(clk_cnt_reg_160_reg[23]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[24] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__5_n_7 ),
        .Q(clk_cnt_reg_160_reg[24]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[25] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__5_n_6 ),
        .Q(clk_cnt_reg_160_reg[25]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[26] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__5_n_5 ),
        .Q(clk_cnt_reg_160_reg[26]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[27] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__5_n_4 ),
        .Q(clk_cnt_reg_160_reg[27]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[28] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__6_n_7 ),
        .Q(clk_cnt_reg_160_reg[28]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[29] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__6_n_6 ),
        .Q(clk_cnt_reg_160_reg[29]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry_n_5 ),
        .Q(clk_cnt_reg_160_reg[2]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[30] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__6_n_5 ),
        .Q(clk_cnt_reg_160_reg[30]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[31] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__6_n_4 ),
        .Q(clk_cnt_reg_160_reg[31]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry_n_4 ),
        .Q(clk_cnt_reg_160_reg[3]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__0_n_7 ),
        .Q(clk_cnt_reg_160_reg[4]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__0_n_6 ),
        .Q(clk_cnt_reg_160_reg[5]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__0_n_5 ),
        .Q(clk_cnt_reg_160_reg[6]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__0_n_4 ),
        .Q(clk_cnt_reg_160_reg[7]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__1_n_7 ),
        .Q(clk_cnt_reg_160_reg[8]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__1_n_6 ),
        .Q(clk_cnt_reg_160_reg[9]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \cols_loc_read_reg_857_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[0]),
        .Q(cols_loc_read_reg_857[0]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[10]),
        .Q(cols_loc_read_reg_857[10]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[11]),
        .Q(cols_loc_read_reg_857[11]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[12]),
        .Q(cols_loc_read_reg_857[12]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[13]),
        .Q(cols_loc_read_reg_857[13]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[14]),
        .Q(cols_loc_read_reg_857[14]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[15]),
        .Q(cols_loc_read_reg_857[15]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[16]),
        .Q(cols_loc_read_reg_857[16]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[17]),
        .Q(cols_loc_read_reg_857[17]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[18]),
        .Q(cols_loc_read_reg_857[18]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[19]),
        .Q(cols_loc_read_reg_857[19]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[1]),
        .Q(cols_loc_read_reg_857[1]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[20]),
        .Q(cols_loc_read_reg_857[20]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[21]),
        .Q(cols_loc_read_reg_857[21]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[22]),
        .Q(cols_loc_read_reg_857[22]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[23]),
        .Q(cols_loc_read_reg_857[23]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[24]),
        .Q(cols_loc_read_reg_857[24]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[25]),
        .Q(cols_loc_read_reg_857[25]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[26]),
        .Q(cols_loc_read_reg_857[26]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[27]),
        .Q(cols_loc_read_reg_857[27]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[28]),
        .Q(cols_loc_read_reg_857[28]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[29]),
        .Q(cols_loc_read_reg_857[29]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[2]),
        .Q(cols_loc_read_reg_857[2]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[30]),
        .Q(cols_loc_read_reg_857[30]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[31]),
        .Q(cols_loc_read_reg_857[31]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[3]),
        .Q(cols_loc_read_reg_857[3]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[4]),
        .Q(cols_loc_read_reg_857[4]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[5]),
        .Q(cols_loc_read_reg_857[5]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[6]),
        .Q(cols_loc_read_reg_857[6]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[7]),
        .Q(cols_loc_read_reg_857[7]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[8]),
        .Q(cols_loc_read_reg_857[8]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_857_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(p_reg[9]),
        .Q(cols_loc_read_reg_857[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \ddr_read_cnt_fu_110[0]_i_1 
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(icmp_ln280_fu_464_p2),
        .O(ddr_read_cnt_fu_1100));
  LUT1 #(
    .INIT(2'h1)) 
    \ddr_read_cnt_fu_110[0]_i_3 
       (.I0(ddr_read_cnt_fu_110_reg[0]),
        .O(\ddr_read_cnt_fu_110[0]_i_3_n_0 ));
  FDRE \ddr_read_cnt_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[0]_i_2_n_7 ),
        .Q(ddr_read_cnt_fu_110_reg[0]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ddr_read_cnt_fu_110_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\ddr_read_cnt_fu_110_reg[0]_i_2_n_0 ,\ddr_read_cnt_fu_110_reg[0]_i_2_n_1 ,\ddr_read_cnt_fu_110_reg[0]_i_2_n_2 ,\ddr_read_cnt_fu_110_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\ddr_read_cnt_fu_110_reg[0]_i_2_n_4 ,\ddr_read_cnt_fu_110_reg[0]_i_2_n_5 ,\ddr_read_cnt_fu_110_reg[0]_i_2_n_6 ,\ddr_read_cnt_fu_110_reg[0]_i_2_n_7 }),
        .S({ddr_read_cnt_fu_110_reg[3:1],\ddr_read_cnt_fu_110[0]_i_3_n_0 }));
  FDRE \ddr_read_cnt_fu_110_reg[10] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[8]_i_1_n_5 ),
        .Q(ddr_read_cnt_fu_110_reg[10]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[11] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[8]_i_1_n_4 ),
        .Q(ddr_read_cnt_fu_110_reg[11]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[12] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[12]_i_1_n_7 ),
        .Q(ddr_read_cnt_fu_110_reg[12]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ddr_read_cnt_fu_110_reg[12]_i_1 
       (.CI(\ddr_read_cnt_fu_110_reg[8]_i_1_n_0 ),
        .CO({\ddr_read_cnt_fu_110_reg[12]_i_1_n_0 ,\ddr_read_cnt_fu_110_reg[12]_i_1_n_1 ,\ddr_read_cnt_fu_110_reg[12]_i_1_n_2 ,\ddr_read_cnt_fu_110_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ddr_read_cnt_fu_110_reg[12]_i_1_n_4 ,\ddr_read_cnt_fu_110_reg[12]_i_1_n_5 ,\ddr_read_cnt_fu_110_reg[12]_i_1_n_6 ,\ddr_read_cnt_fu_110_reg[12]_i_1_n_7 }),
        .S(ddr_read_cnt_fu_110_reg[15:12]));
  FDRE \ddr_read_cnt_fu_110_reg[13] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[12]_i_1_n_6 ),
        .Q(ddr_read_cnt_fu_110_reg[13]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[14] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[12]_i_1_n_5 ),
        .Q(ddr_read_cnt_fu_110_reg[14]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[15] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[12]_i_1_n_4 ),
        .Q(ddr_read_cnt_fu_110_reg[15]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[16] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[16]_i_1_n_7 ),
        .Q(ddr_read_cnt_fu_110_reg[16]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ddr_read_cnt_fu_110_reg[16]_i_1 
       (.CI(\ddr_read_cnt_fu_110_reg[12]_i_1_n_0 ),
        .CO({\ddr_read_cnt_fu_110_reg[16]_i_1_n_0 ,\ddr_read_cnt_fu_110_reg[16]_i_1_n_1 ,\ddr_read_cnt_fu_110_reg[16]_i_1_n_2 ,\ddr_read_cnt_fu_110_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ddr_read_cnt_fu_110_reg[16]_i_1_n_4 ,\ddr_read_cnt_fu_110_reg[16]_i_1_n_5 ,\ddr_read_cnt_fu_110_reg[16]_i_1_n_6 ,\ddr_read_cnt_fu_110_reg[16]_i_1_n_7 }),
        .S(ddr_read_cnt_fu_110_reg[19:16]));
  FDRE \ddr_read_cnt_fu_110_reg[17] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[16]_i_1_n_6 ),
        .Q(ddr_read_cnt_fu_110_reg[17]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[18] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[16]_i_1_n_5 ),
        .Q(ddr_read_cnt_fu_110_reg[18]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[19] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[16]_i_1_n_4 ),
        .Q(ddr_read_cnt_fu_110_reg[19]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[0]_i_2_n_6 ),
        .Q(ddr_read_cnt_fu_110_reg[1]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[20] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[20]_i_1_n_7 ),
        .Q(ddr_read_cnt_fu_110_reg[20]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ddr_read_cnt_fu_110_reg[20]_i_1 
       (.CI(\ddr_read_cnt_fu_110_reg[16]_i_1_n_0 ),
        .CO({\ddr_read_cnt_fu_110_reg[20]_i_1_n_0 ,\ddr_read_cnt_fu_110_reg[20]_i_1_n_1 ,\ddr_read_cnt_fu_110_reg[20]_i_1_n_2 ,\ddr_read_cnt_fu_110_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ddr_read_cnt_fu_110_reg[20]_i_1_n_4 ,\ddr_read_cnt_fu_110_reg[20]_i_1_n_5 ,\ddr_read_cnt_fu_110_reg[20]_i_1_n_6 ,\ddr_read_cnt_fu_110_reg[20]_i_1_n_7 }),
        .S(ddr_read_cnt_fu_110_reg[23:20]));
  FDRE \ddr_read_cnt_fu_110_reg[21] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[20]_i_1_n_6 ),
        .Q(ddr_read_cnt_fu_110_reg[21]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[22] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[20]_i_1_n_5 ),
        .Q(ddr_read_cnt_fu_110_reg[22]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[23] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[20]_i_1_n_4 ),
        .Q(ddr_read_cnt_fu_110_reg[23]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[24] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[24]_i_1_n_7 ),
        .Q(ddr_read_cnt_fu_110_reg[24]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ddr_read_cnt_fu_110_reg[24]_i_1 
       (.CI(\ddr_read_cnt_fu_110_reg[20]_i_1_n_0 ),
        .CO({\ddr_read_cnt_fu_110_reg[24]_i_1_n_0 ,\ddr_read_cnt_fu_110_reg[24]_i_1_n_1 ,\ddr_read_cnt_fu_110_reg[24]_i_1_n_2 ,\ddr_read_cnt_fu_110_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ddr_read_cnt_fu_110_reg[24]_i_1_n_4 ,\ddr_read_cnt_fu_110_reg[24]_i_1_n_5 ,\ddr_read_cnt_fu_110_reg[24]_i_1_n_6 ,\ddr_read_cnt_fu_110_reg[24]_i_1_n_7 }),
        .S(ddr_read_cnt_fu_110_reg[27:24]));
  FDRE \ddr_read_cnt_fu_110_reg[25] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[24]_i_1_n_6 ),
        .Q(ddr_read_cnt_fu_110_reg[25]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[26] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[24]_i_1_n_5 ),
        .Q(ddr_read_cnt_fu_110_reg[26]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[27] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[24]_i_1_n_4 ),
        .Q(ddr_read_cnt_fu_110_reg[27]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[28] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[28]_i_1_n_7 ),
        .Q(ddr_read_cnt_fu_110_reg[28]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ddr_read_cnt_fu_110_reg[28]_i_1 
       (.CI(\ddr_read_cnt_fu_110_reg[24]_i_1_n_0 ),
        .CO({\NLW_ddr_read_cnt_fu_110_reg[28]_i_1_CO_UNCONNECTED [3],\ddr_read_cnt_fu_110_reg[28]_i_1_n_1 ,\ddr_read_cnt_fu_110_reg[28]_i_1_n_2 ,\ddr_read_cnt_fu_110_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ddr_read_cnt_fu_110_reg[28]_i_1_n_4 ,\ddr_read_cnt_fu_110_reg[28]_i_1_n_5 ,\ddr_read_cnt_fu_110_reg[28]_i_1_n_6 ,\ddr_read_cnt_fu_110_reg[28]_i_1_n_7 }),
        .S(ddr_read_cnt_fu_110_reg[31:28]));
  FDRE \ddr_read_cnt_fu_110_reg[29] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[28]_i_1_n_6 ),
        .Q(ddr_read_cnt_fu_110_reg[29]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[0]_i_2_n_5 ),
        .Q(ddr_read_cnt_fu_110_reg[2]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[30] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[28]_i_1_n_5 ),
        .Q(ddr_read_cnt_fu_110_reg[30]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[31] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[28]_i_1_n_4 ),
        .Q(ddr_read_cnt_fu_110_reg[31]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[0]_i_2_n_4 ),
        .Q(ddr_read_cnt_fu_110_reg[3]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[4]_i_1_n_7 ),
        .Q(ddr_read_cnt_fu_110_reg[4]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ddr_read_cnt_fu_110_reg[4]_i_1 
       (.CI(\ddr_read_cnt_fu_110_reg[0]_i_2_n_0 ),
        .CO({\ddr_read_cnt_fu_110_reg[4]_i_1_n_0 ,\ddr_read_cnt_fu_110_reg[4]_i_1_n_1 ,\ddr_read_cnt_fu_110_reg[4]_i_1_n_2 ,\ddr_read_cnt_fu_110_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ddr_read_cnt_fu_110_reg[4]_i_1_n_4 ,\ddr_read_cnt_fu_110_reg[4]_i_1_n_5 ,\ddr_read_cnt_fu_110_reg[4]_i_1_n_6 ,\ddr_read_cnt_fu_110_reg[4]_i_1_n_7 }),
        .S(ddr_read_cnt_fu_110_reg[7:4]));
  FDRE \ddr_read_cnt_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[4]_i_1_n_6 ),
        .Q(ddr_read_cnt_fu_110_reg[5]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[4]_i_1_n_5 ),
        .Q(ddr_read_cnt_fu_110_reg[6]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[4]_i_1_n_4 ),
        .Q(ddr_read_cnt_fu_110_reg[7]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[8]_i_1_n_7 ),
        .Q(ddr_read_cnt_fu_110_reg[8]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ddr_read_cnt_fu_110_reg[8]_i_1 
       (.CI(\ddr_read_cnt_fu_110_reg[4]_i_1_n_0 ),
        .CO({\ddr_read_cnt_fu_110_reg[8]_i_1_n_0 ,\ddr_read_cnt_fu_110_reg[8]_i_1_n_1 ,\ddr_read_cnt_fu_110_reg[8]_i_1_n_2 ,\ddr_read_cnt_fu_110_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ddr_read_cnt_fu_110_reg[8]_i_1_n_4 ,\ddr_read_cnt_fu_110_reg[8]_i_1_n_5 ,\ddr_read_cnt_fu_110_reg[8]_i_1_n_6 ,\ddr_read_cnt_fu_110_reg[8]_i_1_n_7 }),
        .S(ddr_read_cnt_fu_110_reg[11:8]));
  FDRE \ddr_read_cnt_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(\ddr_read_cnt_fu_110_reg[8]_i_1_n_6 ),
        .Q(ddr_read_cnt_fu_110_reg[9]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry
       (.CI(1'b0),
        .CO({ddr_read_cycles_fu_290_p30_carry_n_0,ddr_read_cycles_fu_290_p30_carry_n_1,ddr_read_cycles_fu_290_p30_carry_n_2,ddr_read_cycles_fu_290_p30_carry_n_3}),
        .CYINIT(ddr_read_cycles_fu_290_p30_carry_i_1_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln233_1_fu_270_p2[4:1]),
        .S({ddr_read_cycles_fu_290_p30_carry_i_2_n_0,ddr_read_cycles_fu_290_p30_carry_i_3_n_0,ddr_read_cycles_fu_290_p30_carry_i_4_n_0,ddr_read_cycles_fu_290_p30_carry_i_5_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__0
       (.CI(ddr_read_cycles_fu_290_p30_carry_n_0),
        .CO({ddr_read_cycles_fu_290_p30_carry__0_n_0,ddr_read_cycles_fu_290_p30_carry__0_n_1,ddr_read_cycles_fu_290_p30_carry__0_n_2,ddr_read_cycles_fu_290_p30_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln233_1_fu_270_p2[8:5]),
        .S({ddr_read_cycles_fu_290_p30_carry__0_i_1_n_0,ddr_read_cycles_fu_290_p30_carry__0_i_2_n_0,ddr_read_cycles_fu_290_p30_carry__0_i_3_n_0,ddr_read_cycles_fu_290_p30_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__0_i_1
       (.I0(sub_ln233_fu_250_p2[13]),
        .O(ddr_read_cycles_fu_290_p30_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__0_i_2
       (.I0(sub_ln233_fu_250_p2[12]),
        .O(ddr_read_cycles_fu_290_p30_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__0_i_3
       (.I0(sub_ln233_fu_250_p2[11]),
        .O(ddr_read_cycles_fu_290_p30_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__0_i_4
       (.I0(sub_ln233_fu_250_p2[10]),
        .O(ddr_read_cycles_fu_290_p30_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__0_i_5
       (.CI(ddr_read_cycles_fu_290_p30_carry_i_6_n_0),
        .CO({ddr_read_cycles_fu_290_p30_carry__0_i_5_n_0,ddr_read_cycles_fu_290_p30_carry__0_i_5_n_1,ddr_read_cycles_fu_290_p30_carry__0_i_5_n_2,ddr_read_cycles_fu_290_p30_carry__0_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({ddr_read_cycles_fu_290_p30_carry__0_i_6_n_0,ddr_read_cycles_fu_290_p30_carry__0_i_7_n_0,ddr_read_cycles_fu_290_p30_carry__0_i_8_n_0,ddr_read_cycles_fu_290_p30_carry__0_i_9_n_0}),
        .O(sub_ln233_fu_250_p2[13:10]),
        .S(in_size_bits_fu_231_p2[13:10]));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__0_i_6
       (.I0(in_size_bits_fu_231_p2[13]),
        .O(ddr_read_cycles_fu_290_p30_carry__0_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__0_i_7
       (.I0(in_size_bits_fu_231_p2[12]),
        .O(ddr_read_cycles_fu_290_p30_carry__0_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__0_i_8
       (.I0(in_size_bits_fu_231_p2[11]),
        .O(ddr_read_cycles_fu_290_p30_carry__0_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__0_i_9
       (.I0(in_size_bits_fu_231_p2[10]),
        .O(ddr_read_cycles_fu_290_p30_carry__0_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__1
       (.CI(ddr_read_cycles_fu_290_p30_carry__0_n_0),
        .CO({ddr_read_cycles_fu_290_p30_carry__1_n_0,ddr_read_cycles_fu_290_p30_carry__1_n_1,ddr_read_cycles_fu_290_p30_carry__1_n_2,ddr_read_cycles_fu_290_p30_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln233_1_fu_270_p2[12:9]),
        .S({ddr_read_cycles_fu_290_p30_carry__1_i_1_n_0,ddr_read_cycles_fu_290_p30_carry__1_i_2_n_0,ddr_read_cycles_fu_290_p30_carry__1_i_3_n_0,ddr_read_cycles_fu_290_p30_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__1_i_1
       (.I0(sub_ln233_fu_250_p2[17]),
        .O(ddr_read_cycles_fu_290_p30_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__1_i_2
       (.I0(sub_ln233_fu_250_p2[16]),
        .O(ddr_read_cycles_fu_290_p30_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__1_i_3
       (.I0(sub_ln233_fu_250_p2[15]),
        .O(ddr_read_cycles_fu_290_p30_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__1_i_4
       (.I0(sub_ln233_fu_250_p2[14]),
        .O(ddr_read_cycles_fu_290_p30_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__1_i_5
       (.CI(ddr_read_cycles_fu_290_p30_carry__0_i_5_n_0),
        .CO({ddr_read_cycles_fu_290_p30_carry__1_i_5_n_0,ddr_read_cycles_fu_290_p30_carry__1_i_5_n_1,ddr_read_cycles_fu_290_p30_carry__1_i_5_n_2,ddr_read_cycles_fu_290_p30_carry__1_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({ddr_read_cycles_fu_290_p30_carry__1_i_6_n_0,ddr_read_cycles_fu_290_p30_carry__1_i_7_n_0,ddr_read_cycles_fu_290_p30_carry__1_i_8_n_0,ddr_read_cycles_fu_290_p30_carry__1_i_9_n_0}),
        .O(sub_ln233_fu_250_p2[17:14]),
        .S(in_size_bits_fu_231_p2[17:14]));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__1_i_6
       (.I0(in_size_bits_fu_231_p2[17]),
        .O(ddr_read_cycles_fu_290_p30_carry__1_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__1_i_7
       (.I0(in_size_bits_fu_231_p2[16]),
        .O(ddr_read_cycles_fu_290_p30_carry__1_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__1_i_8
       (.I0(in_size_bits_fu_231_p2[15]),
        .O(ddr_read_cycles_fu_290_p30_carry__1_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__1_i_9
       (.I0(in_size_bits_fu_231_p2[14]),
        .O(ddr_read_cycles_fu_290_p30_carry__1_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__2
       (.CI(ddr_read_cycles_fu_290_p30_carry__1_n_0),
        .CO({ddr_read_cycles_fu_290_p30_carry__2_n_0,ddr_read_cycles_fu_290_p30_carry__2_n_1,ddr_read_cycles_fu_290_p30_carry__2_n_2,ddr_read_cycles_fu_290_p30_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln233_1_fu_270_p2[16:13]),
        .S({ddr_read_cycles_fu_290_p30_carry__2_i_1_n_0,ddr_read_cycles_fu_290_p30_carry__2_i_2_n_0,ddr_read_cycles_fu_290_p30_carry__2_i_3_n_0,ddr_read_cycles_fu_290_p30_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__2_i_1
       (.I0(sub_ln233_fu_250_p2[21]),
        .O(ddr_read_cycles_fu_290_p30_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__2_i_2
       (.I0(sub_ln233_fu_250_p2[20]),
        .O(ddr_read_cycles_fu_290_p30_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__2_i_3
       (.I0(sub_ln233_fu_250_p2[19]),
        .O(ddr_read_cycles_fu_290_p30_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__2_i_4
       (.I0(sub_ln233_fu_250_p2[18]),
        .O(ddr_read_cycles_fu_290_p30_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__2_i_5
       (.CI(ddr_read_cycles_fu_290_p30_carry__1_i_5_n_0),
        .CO({ddr_read_cycles_fu_290_p30_carry__2_i_5_n_0,ddr_read_cycles_fu_290_p30_carry__2_i_5_n_1,ddr_read_cycles_fu_290_p30_carry__2_i_5_n_2,ddr_read_cycles_fu_290_p30_carry__2_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({ddr_read_cycles_fu_290_p30_carry__2_i_6_n_0,ddr_read_cycles_fu_290_p30_carry__2_i_7_n_0,ddr_read_cycles_fu_290_p30_carry__2_i_8_n_0,ddr_read_cycles_fu_290_p30_carry__2_i_9_n_0}),
        .O(sub_ln233_fu_250_p2[21:18]),
        .S(in_size_bits_fu_231_p2[21:18]));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__2_i_6
       (.I0(in_size_bits_fu_231_p2[21]),
        .O(ddr_read_cycles_fu_290_p30_carry__2_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__2_i_7
       (.I0(in_size_bits_fu_231_p2[20]),
        .O(ddr_read_cycles_fu_290_p30_carry__2_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__2_i_8
       (.I0(in_size_bits_fu_231_p2[19]),
        .O(ddr_read_cycles_fu_290_p30_carry__2_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__2_i_9
       (.I0(in_size_bits_fu_231_p2[18]),
        .O(ddr_read_cycles_fu_290_p30_carry__2_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__3
       (.CI(ddr_read_cycles_fu_290_p30_carry__2_n_0),
        .CO({ddr_read_cycles_fu_290_p30_carry__3_n_0,ddr_read_cycles_fu_290_p30_carry__3_n_1,ddr_read_cycles_fu_290_p30_carry__3_n_2,ddr_read_cycles_fu_290_p30_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln233_1_fu_270_p2[20:17]),
        .S({ddr_read_cycles_fu_290_p30_carry__3_i_1_n_0,ddr_read_cycles_fu_290_p30_carry__3_i_2_n_0,ddr_read_cycles_fu_290_p30_carry__3_i_3_n_0,ddr_read_cycles_fu_290_p30_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__3_i_1
       (.I0(sub_ln233_fu_250_p2[25]),
        .O(ddr_read_cycles_fu_290_p30_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__3_i_2
       (.I0(sub_ln233_fu_250_p2[24]),
        .O(ddr_read_cycles_fu_290_p30_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__3_i_3
       (.I0(sub_ln233_fu_250_p2[23]),
        .O(ddr_read_cycles_fu_290_p30_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__3_i_4
       (.I0(sub_ln233_fu_250_p2[22]),
        .O(ddr_read_cycles_fu_290_p30_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__3_i_5
       (.CI(ddr_read_cycles_fu_290_p30_carry__2_i_5_n_0),
        .CO({ddr_read_cycles_fu_290_p30_carry__3_i_5_n_0,ddr_read_cycles_fu_290_p30_carry__3_i_5_n_1,ddr_read_cycles_fu_290_p30_carry__3_i_5_n_2,ddr_read_cycles_fu_290_p30_carry__3_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({ddr_read_cycles_fu_290_p30_carry__3_i_6_n_0,ddr_read_cycles_fu_290_p30_carry__3_i_7_n_0,ddr_read_cycles_fu_290_p30_carry__3_i_8_n_0,ddr_read_cycles_fu_290_p30_carry__3_i_9_n_0}),
        .O(sub_ln233_fu_250_p2[25:22]),
        .S(in_size_bits_fu_231_p2[25:22]));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__3_i_6
       (.I0(in_size_bits_fu_231_p2[25]),
        .O(ddr_read_cycles_fu_290_p30_carry__3_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__3_i_7
       (.I0(in_size_bits_fu_231_p2[24]),
        .O(ddr_read_cycles_fu_290_p30_carry__3_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__3_i_8
       (.I0(in_size_bits_fu_231_p2[23]),
        .O(ddr_read_cycles_fu_290_p30_carry__3_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__3_i_9
       (.I0(in_size_bits_fu_231_p2[22]),
        .O(ddr_read_cycles_fu_290_p30_carry__3_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__4
       (.CI(ddr_read_cycles_fu_290_p30_carry__3_n_0),
        .CO({ddr_read_cycles_fu_290_p30_carry__4_n_0,ddr_read_cycles_fu_290_p30_carry__4_n_1,ddr_read_cycles_fu_290_p30_carry__4_n_2,ddr_read_cycles_fu_290_p30_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln233_1_fu_270_p2[24:21]),
        .S({ddr_read_cycles_fu_290_p30_carry__4_i_1_n_0,ddr_read_cycles_fu_290_p30_carry__4_i_2_n_0,ddr_read_cycles_fu_290_p30_carry__4_i_3_n_0,ddr_read_cycles_fu_290_p30_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__4_i_1
       (.I0(sub_ln233_fu_250_p2[29]),
        .O(ddr_read_cycles_fu_290_p30_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__4_i_2
       (.I0(sub_ln233_fu_250_p2[28]),
        .O(ddr_read_cycles_fu_290_p30_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__4_i_3
       (.I0(sub_ln233_fu_250_p2[27]),
        .O(ddr_read_cycles_fu_290_p30_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__4_i_4
       (.I0(sub_ln233_fu_250_p2[26]),
        .O(ddr_read_cycles_fu_290_p30_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__4_i_5
       (.CI(ddr_read_cycles_fu_290_p30_carry__3_i_5_n_0),
        .CO({ddr_read_cycles_fu_290_p30_carry__4_i_5_n_0,ddr_read_cycles_fu_290_p30_carry__4_i_5_n_1,ddr_read_cycles_fu_290_p30_carry__4_i_5_n_2,ddr_read_cycles_fu_290_p30_carry__4_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({ddr_read_cycles_fu_290_p30_carry__4_i_6_n_0,ddr_read_cycles_fu_290_p30_carry__4_i_7_n_0,ddr_read_cycles_fu_290_p30_carry__4_i_8_n_0,ddr_read_cycles_fu_290_p30_carry__4_i_9_n_0}),
        .O(sub_ln233_fu_250_p2[29:26]),
        .S(in_size_bits_fu_231_p2[29:26]));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__4_i_6
       (.I0(in_size_bits_fu_231_p2[29]),
        .O(ddr_read_cycles_fu_290_p30_carry__4_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__4_i_7
       (.I0(in_size_bits_fu_231_p2[28]),
        .O(ddr_read_cycles_fu_290_p30_carry__4_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__4_i_8
       (.I0(in_size_bits_fu_231_p2[27]),
        .O(ddr_read_cycles_fu_290_p30_carry__4_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__4_i_9
       (.I0(in_size_bits_fu_231_p2[26]),
        .O(ddr_read_cycles_fu_290_p30_carry__4_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__5
       (.CI(ddr_read_cycles_fu_290_p30_carry__4_n_0),
        .CO({NLW_ddr_read_cycles_fu_290_p30_carry__5_CO_UNCONNECTED[3],ddr_read_cycles_fu_290_p30_carry__5_n_1,NLW_ddr_read_cycles_fu_290_p30_carry__5_CO_UNCONNECTED[1],ddr_read_cycles_fu_290_p30_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ddr_read_cycles_fu_290_p30_carry__5_O_UNCONNECTED[3:2],sub_ln233_1_fu_270_p2[26:25]}),
        .S({1'b0,1'b1,ddr_read_cycles_fu_290_p30_carry__5_i_1_n_0,ddr_read_cycles_fu_290_p30_carry__5_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__5_i_1
       (.I0(sub_ln233_fu_250_p2[31]),
        .O(ddr_read_cycles_fu_290_p30_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__5_i_2
       (.I0(sub_ln233_fu_250_p2[30]),
        .O(ddr_read_cycles_fu_290_p30_carry__5_i_2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry__5_i_3
       (.CI(ddr_read_cycles_fu_290_p30_carry__4_i_5_n_0),
        .CO({NLW_ddr_read_cycles_fu_290_p30_carry__5_i_3_CO_UNCONNECTED[3:1],ddr_read_cycles_fu_290_p30_carry__5_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ddr_read_cycles_fu_290_p30_carry__5_i_4_n_0}),
        .O({NLW_ddr_read_cycles_fu_290_p30_carry__5_i_3_O_UNCONNECTED[3:2],sub_ln233_fu_250_p2[31:30]}),
        .S({1'b0,1'b0,in_size_bits_fu_231_p2[31:30]}));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry__5_i_4
       (.I0(in_size_bits_fu_231_p2[30]),
        .O(ddr_read_cycles_fu_290_p30_carry__5_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry_i_1
       (.I0(sub_ln233_fu_250_p2[5]),
        .O(ddr_read_cycles_fu_290_p30_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry_i_10
       (.I0(in_size_bits_fu_231_p2[6]),
        .O(ddr_read_cycles_fu_290_p30_carry_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry_i_2
       (.I0(sub_ln233_fu_250_p2[9]),
        .O(ddr_read_cycles_fu_290_p30_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry_i_3
       (.I0(sub_ln233_fu_250_p2[8]),
        .O(ddr_read_cycles_fu_290_p30_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry_i_4
       (.I0(sub_ln233_fu_250_p2[7]),
        .O(ddr_read_cycles_fu_290_p30_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry_i_5
       (.I0(sub_ln233_fu_250_p2[6]),
        .O(ddr_read_cycles_fu_290_p30_carry_i_5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ddr_read_cycles_fu_290_p30_carry_i_6
       (.CI(\sext_ln233_reg_879_reg[0]_i_2_n_0 ),
        .CO({ddr_read_cycles_fu_290_p30_carry_i_6_n_0,ddr_read_cycles_fu_290_p30_carry_i_6_n_1,ddr_read_cycles_fu_290_p30_carry_i_6_n_2,ddr_read_cycles_fu_290_p30_carry_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({ddr_read_cycles_fu_290_p30_carry_i_7_n_0,ddr_read_cycles_fu_290_p30_carry_i_8_n_0,ddr_read_cycles_fu_290_p30_carry_i_9_n_0,ddr_read_cycles_fu_290_p30_carry_i_10_n_0}),
        .O(sub_ln233_fu_250_p2[9:6]),
        .S(in_size_bits_fu_231_p2[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry_i_7
       (.I0(in_size_bits_fu_231_p2[9]),
        .O(ddr_read_cycles_fu_290_p30_carry_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry_i_8
       (.I0(in_size_bits_fu_231_p2[8]),
        .O(ddr_read_cycles_fu_290_p30_carry_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ddr_read_cycles_fu_290_p30_carry_i_9
       (.I0(in_size_bits_fu_231_p2[7]),
        .O(ddr_read_cycles_fu_290_p30_carry_i_9_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry 
       (.CI(1'b0),
        .CO({\i_/i_/i__carry_n_0 ,\i_/i_/i__carry_n_1 ,\i_/i_/i__carry_n_2 ,\i_/i_/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .S({clk_cnt_reg_160_reg[3:1],i__carry_i_1__0_n_0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_0 ),
        .CO({\i_/i_/i__carry__0_n_0 ,\i_/i_/i__carry__0_n_1 ,\i_/i_/i__carry__0_n_2 ,\i_/i_/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .S(clk_cnt_reg_160_reg[7:4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_0 ),
        .CO({\i_/i_/i__carry__1_n_0 ,\i_/i_/i__carry__1_n_1 ,\i_/i_/i__carry__1_n_2 ,\i_/i_/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .S(clk_cnt_reg_160_reg[11:8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__2 
       (.CI(\i_/i_/i__carry__1_n_0 ),
        .CO({\i_/i_/i__carry__2_n_0 ,\i_/i_/i__carry__2_n_1 ,\i_/i_/i__carry__2_n_2 ,\i_/i_/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__2_n_4 ,\i_/i_/i__carry__2_n_5 ,\i_/i_/i__carry__2_n_6 ,\i_/i_/i__carry__2_n_7 }),
        .S(clk_cnt_reg_160_reg[15:12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__3 
       (.CI(\i_/i_/i__carry__2_n_0 ),
        .CO({\i_/i_/i__carry__3_n_0 ,\i_/i_/i__carry__3_n_1 ,\i_/i_/i__carry__3_n_2 ,\i_/i_/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__3_n_4 ,\i_/i_/i__carry__3_n_5 ,\i_/i_/i__carry__3_n_6 ,\i_/i_/i__carry__3_n_7 }),
        .S(clk_cnt_reg_160_reg[19:16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__4 
       (.CI(\i_/i_/i__carry__3_n_0 ),
        .CO({\i_/i_/i__carry__4_n_0 ,\i_/i_/i__carry__4_n_1 ,\i_/i_/i__carry__4_n_2 ,\i_/i_/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__4_n_4 ,\i_/i_/i__carry__4_n_5 ,\i_/i_/i__carry__4_n_6 ,\i_/i_/i__carry__4_n_7 }),
        .S(clk_cnt_reg_160_reg[23:20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__5 
       (.CI(\i_/i_/i__carry__4_n_0 ),
        .CO({\i_/i_/i__carry__5_n_0 ,\i_/i_/i__carry__5_n_1 ,\i_/i_/i__carry__5_n_2 ,\i_/i_/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__5_n_4 ,\i_/i_/i__carry__5_n_5 ,\i_/i_/i__carry__5_n_6 ,\i_/i_/i__carry__5_n_7 }),
        .S(clk_cnt_reg_160_reg[27:24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__6 
       (.CI(\i_/i_/i__carry__5_n_0 ),
        .CO({\NLW_i_/i_/i__carry__6_CO_UNCONNECTED [3],\i_/i_/i__carry__6_n_1 ,\i_/i_/i__carry__6_n_2 ,\i_/i_/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__6_n_4 ,\i_/i_/i__carry__6_n_5 ,\i_/i_/i__carry__6_n_6 ,\i_/i_/i__carry__6_n_7 }),
        .S(clk_cnt_reg_160_reg[31:28]));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__0_i_1__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[7]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[10] ),
        .I5(\valid_bits_fu_106_reg_n_0_[10] ),
        .O(i__carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__0_i_2__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[6]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[9] ),
        .I5(\valid_bits_fu_106_reg_n_0_[9] ),
        .O(i__carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__0_i_3__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[5]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[8] ),
        .I5(\valid_bits_fu_106_reg_n_0_[8] ),
        .O(i__carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__0_i_4__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[4]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[7] ),
        .I5(\valid_bits_fu_106_reg_n_0_[7] ),
        .O(i__carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__1_i_1__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[11]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[14] ),
        .I5(\valid_bits_fu_106_reg_n_0_[14] ),
        .O(i__carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__1_i_2__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[10]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[13] ),
        .I5(\valid_bits_fu_106_reg_n_0_[13] ),
        .O(i__carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__1_i_3__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[9]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[12] ),
        .I5(\valid_bits_fu_106_reg_n_0_[12] ),
        .O(i__carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__1_i_4__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[8]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[11] ),
        .I5(\valid_bits_fu_106_reg_n_0_[11] ),
        .O(i__carry__1_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__2_i_1__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[15]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[18] ),
        .I5(\valid_bits_fu_106_reg_n_0_[18] ),
        .O(i__carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__2_i_2__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[14]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[17] ),
        .I5(\valid_bits_fu_106_reg_n_0_[17] ),
        .O(i__carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__2_i_3__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[13]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[16] ),
        .I5(\valid_bits_fu_106_reg_n_0_[16] ),
        .O(i__carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__2_i_4__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[12]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[15] ),
        .I5(\valid_bits_fu_106_reg_n_0_[15] ),
        .O(i__carry__2_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__3_i_1__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[19]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[22] ),
        .I5(\valid_bits_fu_106_reg_n_0_[22] ),
        .O(i__carry__3_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__3_i_2__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[18]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[21] ),
        .I5(\valid_bits_fu_106_reg_n_0_[21] ),
        .O(i__carry__3_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__3_i_3__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[17]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[20] ),
        .I5(\valid_bits_fu_106_reg_n_0_[20] ),
        .O(i__carry__3_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__3_i_4__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[16]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[19] ),
        .I5(\valid_bits_fu_106_reg_n_0_[19] ),
        .O(i__carry__3_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__4_i_1__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[23]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[26] ),
        .I5(\valid_bits_fu_106_reg_n_0_[26] ),
        .O(i__carry__4_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__4_i_2__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[22]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[25] ),
        .I5(\valid_bits_fu_106_reg_n_0_[25] ),
        .O(i__carry__4_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__4_i_3__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[21]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[24] ),
        .I5(\valid_bits_fu_106_reg_n_0_[24] ),
        .O(i__carry__4_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__4_i_4__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[20]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[23] ),
        .I5(\valid_bits_fu_106_reg_n_0_[23] ),
        .O(i__carry__4_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__5_i_1__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[27]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[30] ),
        .I5(\valid_bits_fu_106_reg_n_0_[30] ),
        .O(i__carry__5_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__5_i_2__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[26]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[29] ),
        .I5(\valid_bits_fu_106_reg_n_0_[29] ),
        .O(i__carry__5_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__5_i_3__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[25]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[28] ),
        .I5(\valid_bits_fu_106_reg_n_0_[28] ),
        .O(i__carry__5_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry__5_i_4__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[24]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[27] ),
        .I5(\valid_bits_fu_106_reg_n_0_[27] ),
        .O(i__carry__5_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h78F087870F878787)) 
    i__carry__6_i_1__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(\valid_bits_fu_106_reg_n_0_[31] ),
        .I3(PTR_WIDTH_min_last_N_reg_889_reg[28]),
        .I4(icmp_ln260_reg_913),
        .I5(\last_N_size_reg_884_reg_n_0_[31] ),
        .O(i__carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_1
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .O(i__carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__0
       (.I0(clk_cnt_reg_160_reg[0]),
        .O(i__carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry_i_2__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[3]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[6] ),
        .I5(\valid_bits_fu_106_reg_n_0_[6] ),
        .O(i__carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h7F8808888077F777)) 
    i__carry_i_3__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(PTR_WIDTH_min_last_N_reg_889_reg[2]),
        .I3(icmp_ln260_reg_913),
        .I4(\last_N_size_reg_884_reg_n_0_[5] ),
        .I5(\valid_bits_fu_106_reg_n_0_[5] ),
        .O(i__carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h70F000808F0FFF7F)) 
    i__carry_i_4__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(icmp_ln260_reg_913),
        .I3(PTR_WIDTH_min_last_N_reg_889_reg[1]),
        .I4(\last_N_size_reg_884_reg_n_0_[4] ),
        .I5(\valid_bits_fu_106_reg_n_0_[4] ),
        .O(i__carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h77F707878808F878)) 
    i__carry_i_5__0
       (.I0(icmp_ln276_fu_388_p2),
        .I1(\valid_bits_fu_106[31]_i_2_n_0 ),
        .I2(icmp_ln260_reg_913),
        .I3(PTR_WIDTH_min_last_N_reg_889_reg[0]),
        .I4(\last_N_size_reg_884_reg_n_0_[3] ),
        .I5(\valid_bits_fu_106_reg_n_0_[3] ),
        .O(i__carry_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hDFFF0000)) 
    \i_reg_149[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(internal_empty_n_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln251_fu_342_p2),
        .I4(ap_CS_fsm_state4),
        .O(i_reg_149));
  LUT4 #(
    .INIT(16'h2000)) 
    \i_reg_149[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(internal_empty_n_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln251_fu_342_p2),
        .O(clk_cnt_reg_1600));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_149[0]_i_4 
       (.I0(i_reg_149_reg[0]),
        .O(\i_reg_149[0]_i_4_n_0 ));
  FDRE \i_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[0]_i_3_n_7 ),
        .Q(i_reg_149_reg[0]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_reg_149_reg[0]_i_3_n_0 ,\i_reg_149_reg[0]_i_3_n_1 ,\i_reg_149_reg[0]_i_3_n_2 ,\i_reg_149_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_149_reg[0]_i_3_n_4 ,\i_reg_149_reg[0]_i_3_n_5 ,\i_reg_149_reg[0]_i_3_n_6 ,\i_reg_149_reg[0]_i_3_n_7 }),
        .S({i_reg_149_reg[3:1],\i_reg_149[0]_i_4_n_0 }));
  FDRE \i_reg_149_reg[10] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[8]_i_1_n_5 ),
        .Q(i_reg_149_reg[10]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[11] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[8]_i_1_n_4 ),
        .Q(i_reg_149_reg[11]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[12] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[12]_i_1_n_7 ),
        .Q(i_reg_149_reg[12]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[12]_i_1 
       (.CI(\i_reg_149_reg[8]_i_1_n_0 ),
        .CO({\i_reg_149_reg[12]_i_1_n_0 ,\i_reg_149_reg[12]_i_1_n_1 ,\i_reg_149_reg[12]_i_1_n_2 ,\i_reg_149_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_149_reg[12]_i_1_n_4 ,\i_reg_149_reg[12]_i_1_n_5 ,\i_reg_149_reg[12]_i_1_n_6 ,\i_reg_149_reg[12]_i_1_n_7 }),
        .S(i_reg_149_reg[15:12]));
  FDRE \i_reg_149_reg[13] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[12]_i_1_n_6 ),
        .Q(i_reg_149_reg[13]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[14] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[12]_i_1_n_5 ),
        .Q(i_reg_149_reg[14]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[15] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[12]_i_1_n_4 ),
        .Q(i_reg_149_reg[15]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[16] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[16]_i_1_n_7 ),
        .Q(i_reg_149_reg[16]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[16]_i_1 
       (.CI(\i_reg_149_reg[12]_i_1_n_0 ),
        .CO({\i_reg_149_reg[16]_i_1_n_0 ,\i_reg_149_reg[16]_i_1_n_1 ,\i_reg_149_reg[16]_i_1_n_2 ,\i_reg_149_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_149_reg[16]_i_1_n_4 ,\i_reg_149_reg[16]_i_1_n_5 ,\i_reg_149_reg[16]_i_1_n_6 ,\i_reg_149_reg[16]_i_1_n_7 }),
        .S(i_reg_149_reg[19:16]));
  FDRE \i_reg_149_reg[17] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[16]_i_1_n_6 ),
        .Q(i_reg_149_reg[17]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[18] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[16]_i_1_n_5 ),
        .Q(i_reg_149_reg[18]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[19] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[16]_i_1_n_4 ),
        .Q(i_reg_149_reg[19]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[1] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[0]_i_3_n_6 ),
        .Q(i_reg_149_reg[1]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[20] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[20]_i_1_n_7 ),
        .Q(i_reg_149_reg[20]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[20]_i_1 
       (.CI(\i_reg_149_reg[16]_i_1_n_0 ),
        .CO({\i_reg_149_reg[20]_i_1_n_0 ,\i_reg_149_reg[20]_i_1_n_1 ,\i_reg_149_reg[20]_i_1_n_2 ,\i_reg_149_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_149_reg[20]_i_1_n_4 ,\i_reg_149_reg[20]_i_1_n_5 ,\i_reg_149_reg[20]_i_1_n_6 ,\i_reg_149_reg[20]_i_1_n_7 }),
        .S(i_reg_149_reg[23:20]));
  FDRE \i_reg_149_reg[21] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[20]_i_1_n_6 ),
        .Q(i_reg_149_reg[21]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[22] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[20]_i_1_n_5 ),
        .Q(i_reg_149_reg[22]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[23] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[20]_i_1_n_4 ),
        .Q(i_reg_149_reg[23]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[24] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[24]_i_1_n_7 ),
        .Q(i_reg_149_reg[24]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[24]_i_1 
       (.CI(\i_reg_149_reg[20]_i_1_n_0 ),
        .CO({\i_reg_149_reg[24]_i_1_n_0 ,\i_reg_149_reg[24]_i_1_n_1 ,\i_reg_149_reg[24]_i_1_n_2 ,\i_reg_149_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_149_reg[24]_i_1_n_4 ,\i_reg_149_reg[24]_i_1_n_5 ,\i_reg_149_reg[24]_i_1_n_6 ,\i_reg_149_reg[24]_i_1_n_7 }),
        .S(i_reg_149_reg[27:24]));
  FDRE \i_reg_149_reg[25] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[24]_i_1_n_6 ),
        .Q(i_reg_149_reg[25]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[26] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[24]_i_1_n_5 ),
        .Q(i_reg_149_reg[26]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[27] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[24]_i_1_n_4 ),
        .Q(i_reg_149_reg[27]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[28] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[28]_i_1_n_7 ),
        .Q(i_reg_149_reg[28]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[28]_i_1 
       (.CI(\i_reg_149_reg[24]_i_1_n_0 ),
        .CO({\NLW_i_reg_149_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_reg_149_reg[28]_i_1_n_2 ,\i_reg_149_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_149_reg[28]_i_1_O_UNCONNECTED [3],\i_reg_149_reg[28]_i_1_n_5 ,\i_reg_149_reg[28]_i_1_n_6 ,\i_reg_149_reg[28]_i_1_n_7 }),
        .S({1'b0,i_reg_149_reg[30:28]}));
  FDRE \i_reg_149_reg[29] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[28]_i_1_n_6 ),
        .Q(i_reg_149_reg[29]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[2] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[0]_i_3_n_5 ),
        .Q(i_reg_149_reg[2]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[30] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[28]_i_1_n_5 ),
        .Q(i_reg_149_reg[30]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[3] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[0]_i_3_n_4 ),
        .Q(i_reg_149_reg[3]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[4] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[4]_i_1_n_7 ),
        .Q(i_reg_149_reg[4]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[4]_i_1 
       (.CI(\i_reg_149_reg[0]_i_3_n_0 ),
        .CO({\i_reg_149_reg[4]_i_1_n_0 ,\i_reg_149_reg[4]_i_1_n_1 ,\i_reg_149_reg[4]_i_1_n_2 ,\i_reg_149_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_149_reg[4]_i_1_n_4 ,\i_reg_149_reg[4]_i_1_n_5 ,\i_reg_149_reg[4]_i_1_n_6 ,\i_reg_149_reg[4]_i_1_n_7 }),
        .S(i_reg_149_reg[7:4]));
  FDRE \i_reg_149_reg[5] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[4]_i_1_n_6 ),
        .Q(i_reg_149_reg[5]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[6] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[4]_i_1_n_5 ),
        .Q(i_reg_149_reg[6]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[7] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[4]_i_1_n_4 ),
        .Q(i_reg_149_reg[7]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[8] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[8]_i_1_n_7 ),
        .Q(i_reg_149_reg[8]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[8]_i_1 
       (.CI(\i_reg_149_reg[4]_i_1_n_0 ),
        .CO({\i_reg_149_reg[8]_i_1_n_0 ,\i_reg_149_reg[8]_i_1_n_1 ,\i_reg_149_reg[8]_i_1_n_2 ,\i_reg_149_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_149_reg[8]_i_1_n_4 ,\i_reg_149_reg[8]_i_1_n_5 ,\i_reg_149_reg[8]_i_1_n_6 ,\i_reg_149_reg[8]_i_1_n_7 }),
        .S(i_reg_149_reg[11:8]));
  FDRE \i_reg_149_reg[9] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[8]_i_1_n_6 ),
        .Q(i_reg_149_reg[9]),
        .R(i_reg_149));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln251_fu_342_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln251_fu_342_p2_carry_n_0,icmp_ln251_fu_342_p2_carry_n_1,icmp_ln251_fu_342_p2_carry_n_2,icmp_ln251_fu_342_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln251_fu_342_p2_carry_i_1_n_0,icmp_ln251_fu_342_p2_carry_i_2_n_0,icmp_ln251_fu_342_p2_carry_i_3_n_0,icmp_ln251_fu_342_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln251_fu_342_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln251_fu_342_p2_carry_i_5_n_0,icmp_ln251_fu_342_p2_carry_i_6_n_0,icmp_ln251_fu_342_p2_carry_i_7_n_0,icmp_ln251_fu_342_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln251_fu_342_p2_carry__0
       (.CI(icmp_ln251_fu_342_p2_carry_n_0),
        .CO({icmp_ln251_fu_342_p2_carry__0_n_0,icmp_ln251_fu_342_p2_carry__0_n_1,icmp_ln251_fu_342_p2_carry__0_n_2,icmp_ln251_fu_342_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln251_fu_342_p2_carry__0_i_1_n_0,icmp_ln251_fu_342_p2_carry__0_i_2_n_0,icmp_ln251_fu_342_p2_carry__0_i_3_n_0,icmp_ln251_fu_342_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln251_fu_342_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln251_fu_342_p2_carry__0_i_5_n_0,icmp_ln251_fu_342_p2_carry__0_i_6_n_0,icmp_ln251_fu_342_p2_carry__0_i_7_n_0,icmp_ln251_fu_342_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__0_i_1
       (.I0(in_size_bits_fu_231_p2[18]),
        .I1(i_reg_149_reg[15]),
        .I2(in_size_bits_fu_231_p2[17]),
        .I3(i_reg_149_reg[14]),
        .O(icmp_ln251_fu_342_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__0_i_2
       (.I0(in_size_bits_fu_231_p2[16]),
        .I1(i_reg_149_reg[13]),
        .I2(in_size_bits_fu_231_p2[15]),
        .I3(i_reg_149_reg[12]),
        .O(icmp_ln251_fu_342_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__0_i_3
       (.I0(in_size_bits_fu_231_p2[14]),
        .I1(i_reg_149_reg[11]),
        .I2(in_size_bits_fu_231_p2[13]),
        .I3(i_reg_149_reg[10]),
        .O(icmp_ln251_fu_342_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__0_i_4
       (.I0(in_size_bits_fu_231_p2[12]),
        .I1(i_reg_149_reg[9]),
        .I2(in_size_bits_fu_231_p2[11]),
        .I3(i_reg_149_reg[8]),
        .O(icmp_ln251_fu_342_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__0_i_5
       (.I0(i_reg_149_reg[15]),
        .I1(in_size_bits_fu_231_p2[18]),
        .I2(i_reg_149_reg[14]),
        .I3(in_size_bits_fu_231_p2[17]),
        .O(icmp_ln251_fu_342_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__0_i_6
       (.I0(i_reg_149_reg[13]),
        .I1(in_size_bits_fu_231_p2[16]),
        .I2(i_reg_149_reg[12]),
        .I3(in_size_bits_fu_231_p2[15]),
        .O(icmp_ln251_fu_342_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__0_i_7
       (.I0(i_reg_149_reg[11]),
        .I1(in_size_bits_fu_231_p2[14]),
        .I2(i_reg_149_reg[10]),
        .I3(in_size_bits_fu_231_p2[13]),
        .O(icmp_ln251_fu_342_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__0_i_8
       (.I0(i_reg_149_reg[9]),
        .I1(in_size_bits_fu_231_p2[12]),
        .I2(i_reg_149_reg[8]),
        .I3(in_size_bits_fu_231_p2[11]),
        .O(icmp_ln251_fu_342_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln251_fu_342_p2_carry__1
       (.CI(icmp_ln251_fu_342_p2_carry__0_n_0),
        .CO({icmp_ln251_fu_342_p2_carry__1_n_0,icmp_ln251_fu_342_p2_carry__1_n_1,icmp_ln251_fu_342_p2_carry__1_n_2,icmp_ln251_fu_342_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln251_fu_342_p2_carry__1_i_1_n_0,icmp_ln251_fu_342_p2_carry__1_i_2_n_0,icmp_ln251_fu_342_p2_carry__1_i_3_n_0,icmp_ln251_fu_342_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln251_fu_342_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln251_fu_342_p2_carry__1_i_5_n_0,icmp_ln251_fu_342_p2_carry__1_i_6_n_0,icmp_ln251_fu_342_p2_carry__1_i_7_n_0,icmp_ln251_fu_342_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__1_i_1
       (.I0(in_size_bits_fu_231_p2[26]),
        .I1(i_reg_149_reg[23]),
        .I2(in_size_bits_fu_231_p2[25]),
        .I3(i_reg_149_reg[22]),
        .O(icmp_ln251_fu_342_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__1_i_2
       (.I0(in_size_bits_fu_231_p2[24]),
        .I1(i_reg_149_reg[21]),
        .I2(in_size_bits_fu_231_p2[23]),
        .I3(i_reg_149_reg[20]),
        .O(icmp_ln251_fu_342_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__1_i_3
       (.I0(in_size_bits_fu_231_p2[22]),
        .I1(i_reg_149_reg[19]),
        .I2(in_size_bits_fu_231_p2[21]),
        .I3(i_reg_149_reg[18]),
        .O(icmp_ln251_fu_342_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__1_i_4
       (.I0(in_size_bits_fu_231_p2[20]),
        .I1(i_reg_149_reg[17]),
        .I2(in_size_bits_fu_231_p2[19]),
        .I3(i_reg_149_reg[16]),
        .O(icmp_ln251_fu_342_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__1_i_5
       (.I0(i_reg_149_reg[23]),
        .I1(in_size_bits_fu_231_p2[26]),
        .I2(i_reg_149_reg[22]),
        .I3(in_size_bits_fu_231_p2[25]),
        .O(icmp_ln251_fu_342_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__1_i_6
       (.I0(i_reg_149_reg[21]),
        .I1(in_size_bits_fu_231_p2[24]),
        .I2(i_reg_149_reg[20]),
        .I3(in_size_bits_fu_231_p2[23]),
        .O(icmp_ln251_fu_342_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__1_i_7
       (.I0(i_reg_149_reg[19]),
        .I1(in_size_bits_fu_231_p2[22]),
        .I2(i_reg_149_reg[18]),
        .I3(in_size_bits_fu_231_p2[21]),
        .O(icmp_ln251_fu_342_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__1_i_8
       (.I0(i_reg_149_reg[17]),
        .I1(in_size_bits_fu_231_p2[20]),
        .I2(i_reg_149_reg[16]),
        .I3(in_size_bits_fu_231_p2[19]),
        .O(icmp_ln251_fu_342_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln251_fu_342_p2_carry__2
       (.CI(icmp_ln251_fu_342_p2_carry__1_n_0),
        .CO({icmp_ln251_fu_342_p2,icmp_ln251_fu_342_p2_carry__2_n_1,icmp_ln251_fu_342_p2_carry__2_n_2,icmp_ln251_fu_342_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln251_fu_342_p2_carry__2_i_1_n_0,icmp_ln251_fu_342_p2_carry__2_i_2_n_0,icmp_ln251_fu_342_p2_carry__2_i_3_n_0,icmp_ln251_fu_342_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln251_fu_342_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln251_fu_342_p2_carry__2_i_5_n_0,icmp_ln251_fu_342_p2_carry__2_i_6_n_0,icmp_ln251_fu_342_p2_carry__2_i_7_n_0,icmp_ln251_fu_342_p2_carry__2_i_8_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln251_fu_342_p2_carry__2_i_1
       (.I0(\loop_count_reg_873_reg_n_0_[31] ),
        .I1(\loop_count_reg_873_reg_n_0_[30] ),
        .I2(i_reg_149_reg[30]),
        .O(icmp_ln251_fu_342_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__2_i_2
       (.I0(\loop_count_reg_873_reg_n_0_[29] ),
        .I1(i_reg_149_reg[29]),
        .I2(in_size_bits_fu_231_p2[31]),
        .I3(i_reg_149_reg[28]),
        .O(icmp_ln251_fu_342_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__2_i_3
       (.I0(in_size_bits_fu_231_p2[30]),
        .I1(i_reg_149_reg[27]),
        .I2(in_size_bits_fu_231_p2[29]),
        .I3(i_reg_149_reg[26]),
        .O(icmp_ln251_fu_342_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry__2_i_4
       (.I0(in_size_bits_fu_231_p2[28]),
        .I1(i_reg_149_reg[25]),
        .I2(in_size_bits_fu_231_p2[27]),
        .I3(i_reg_149_reg[24]),
        .O(icmp_ln251_fu_342_p2_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln251_fu_342_p2_carry__2_i_5
       (.I0(\loop_count_reg_873_reg_n_0_[31] ),
        .I1(i_reg_149_reg[30]),
        .I2(\loop_count_reg_873_reg_n_0_[30] ),
        .O(icmp_ln251_fu_342_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__2_i_6
       (.I0(i_reg_149_reg[29]),
        .I1(\loop_count_reg_873_reg_n_0_[29] ),
        .I2(i_reg_149_reg[28]),
        .I3(in_size_bits_fu_231_p2[31]),
        .O(icmp_ln251_fu_342_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__2_i_7
       (.I0(i_reg_149_reg[27]),
        .I1(in_size_bits_fu_231_p2[30]),
        .I2(i_reg_149_reg[26]),
        .I3(in_size_bits_fu_231_p2[29]),
        .O(icmp_ln251_fu_342_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry__2_i_8
       (.I0(i_reg_149_reg[25]),
        .I1(in_size_bits_fu_231_p2[28]),
        .I2(i_reg_149_reg[24]),
        .I3(in_size_bits_fu_231_p2[27]),
        .O(icmp_ln251_fu_342_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry_i_1
       (.I0(in_size_bits_fu_231_p2[10]),
        .I1(i_reg_149_reg[7]),
        .I2(in_size_bits_fu_231_p2[9]),
        .I3(i_reg_149_reg[6]),
        .O(icmp_ln251_fu_342_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry_i_2
       (.I0(in_size_bits_fu_231_p2[8]),
        .I1(i_reg_149_reg[5]),
        .I2(in_size_bits_fu_231_p2[7]),
        .I3(i_reg_149_reg[4]),
        .O(icmp_ln251_fu_342_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry_i_3
       (.I0(in_size_bits_fu_231_p2[6]),
        .I1(i_reg_149_reg[3]),
        .I2(in_size_bits_fu_231_p2[5]),
        .I3(i_reg_149_reg[2]),
        .O(icmp_ln251_fu_342_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln251_fu_342_p2_carry_i_4
       (.I0(in_size_bits_fu_231_p2[4]),
        .I1(i_reg_149_reg[1]),
        .I2(in_size_bits_fu_231_p2[3]),
        .I3(i_reg_149_reg[0]),
        .O(icmp_ln251_fu_342_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry_i_5
       (.I0(i_reg_149_reg[7]),
        .I1(in_size_bits_fu_231_p2[10]),
        .I2(i_reg_149_reg[6]),
        .I3(in_size_bits_fu_231_p2[9]),
        .O(icmp_ln251_fu_342_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry_i_6
       (.I0(i_reg_149_reg[5]),
        .I1(in_size_bits_fu_231_p2[8]),
        .I2(i_reg_149_reg[4]),
        .I3(in_size_bits_fu_231_p2[7]),
        .O(icmp_ln251_fu_342_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry_i_7
       (.I0(i_reg_149_reg[3]),
        .I1(in_size_bits_fu_231_p2[6]),
        .I2(i_reg_149_reg[2]),
        .I3(in_size_bits_fu_231_p2[5]),
        .O(icmp_ln251_fu_342_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_342_p2_carry_i_8
       (.I0(i_reg_149_reg[1]),
        .I1(in_size_bits_fu_231_p2[4]),
        .I2(i_reg_149_reg[0]),
        .I3(in_size_bits_fu_231_p2[3]),
        .O(icmp_ln251_fu_342_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln251_reg_909[0]_i_1 
       (.I0(icmp_ln251_fu_342_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(internal_empty_n_reg),
        .I3(icmp_ln251_reg_909),
        .O(\icmp_ln251_reg_909[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln251_reg_909_pp0_iter1_reg[0]_i_1 
       (.I0(icmp_ln251_reg_909),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(internal_empty_n_reg),
        .I3(icmp_ln251_reg_909_pp0_iter1_reg),
        .O(\icmp_ln251_reg_909_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln251_reg_909_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln251_reg_909_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(icmp_ln251_reg_909_pp0_iter1_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln251_reg_909_pp0_iter2_reg[0]_i_1 
       (.I0(internal_empty_n_reg),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln251_reg_909_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln251_reg_909_pp0_iter1_reg),
        .Q(icmp_ln251_reg_909_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln251_reg_909_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln251_reg_909_pp0_iter2_reg),
        .Q(icmp_ln251_reg_909_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln251_reg_909_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln251_reg_909[0]_i_1_n_0 ),
        .Q(icmp_ln251_reg_909),
        .R(1'b0));
  CARRY4 icmp_ln260_fu_347_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln260_fu_347_p2_carry_n_0,icmp_ln260_fu_347_p2_carry_n_1,icmp_ln260_fu_347_p2_carry_n_2,icmp_ln260_fu_347_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln260_fu_347_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln260_fu_347_p2_carry_i_1_n_0,icmp_ln260_fu_347_p2_carry_i_2_n_0,icmp_ln260_fu_347_p2_carry_i_3_n_0,icmp_ln260_fu_347_p2_carry_i_4_n_0}));
  CARRY4 icmp_ln260_fu_347_p2_carry__0
       (.CI(icmp_ln260_fu_347_p2_carry_n_0),
        .CO({icmp_ln260_fu_347_p2_carry__0_n_0,icmp_ln260_fu_347_p2_carry__0_n_1,icmp_ln260_fu_347_p2_carry__0_n_2,icmp_ln260_fu_347_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln260_fu_347_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln260_fu_347_p2_carry__0_i_1_n_0,icmp_ln260_fu_347_p2_carry__0_i_2_n_0,icmp_ln260_fu_347_p2_carry__0_i_3_n_0,icmp_ln260_fu_347_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry__0_i_1
       (.I0(clk_cnt_reg_160_reg[21]),
        .I1(sub13_i_i_reg_899[21]),
        .I2(clk_cnt_reg_160_reg[22]),
        .I3(sub13_i_i_reg_899[22]),
        .I4(sub13_i_i_reg_899[23]),
        .I5(clk_cnt_reg_160_reg[23]),
        .O(icmp_ln260_fu_347_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry__0_i_2
       (.I0(clk_cnt_reg_160_reg[18]),
        .I1(sub13_i_i_reg_899[18]),
        .I2(clk_cnt_reg_160_reg[19]),
        .I3(sub13_i_i_reg_899[19]),
        .I4(sub13_i_i_reg_899[20]),
        .I5(clk_cnt_reg_160_reg[20]),
        .O(icmp_ln260_fu_347_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry__0_i_3
       (.I0(clk_cnt_reg_160_reg[15]),
        .I1(sub13_i_i_reg_899[15]),
        .I2(clk_cnt_reg_160_reg[16]),
        .I3(sub13_i_i_reg_899[16]),
        .I4(sub13_i_i_reg_899[17]),
        .I5(clk_cnt_reg_160_reg[17]),
        .O(icmp_ln260_fu_347_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry__0_i_4
       (.I0(clk_cnt_reg_160_reg[13]),
        .I1(sub13_i_i_reg_899[13]),
        .I2(clk_cnt_reg_160_reg[12]),
        .I3(sub13_i_i_reg_899[12]),
        .I4(sub13_i_i_reg_899[14]),
        .I5(clk_cnt_reg_160_reg[14]),
        .O(icmp_ln260_fu_347_p2_carry__0_i_4_n_0));
  CARRY4 icmp_ln260_fu_347_p2_carry__1
       (.CI(icmp_ln260_fu_347_p2_carry__0_n_0),
        .CO({NLW_icmp_ln260_fu_347_p2_carry__1_CO_UNCONNECTED[3],p_1_in,icmp_ln260_fu_347_p2_carry__1_n_2,icmp_ln260_fu_347_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln260_fu_347_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln260_fu_347_p2_carry__1_i_1_n_0,icmp_ln260_fu_347_p2_carry__1_i_2_n_0,icmp_ln260_fu_347_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln260_fu_347_p2_carry__1_i_1
       (.I0(sub13_i_i_reg_899[31]),
        .I1(clk_cnt_reg_160_reg[31]),
        .I2(sub13_i_i_reg_899[30]),
        .I3(clk_cnt_reg_160_reg[30]),
        .O(icmp_ln260_fu_347_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry__1_i_2
       (.I0(clk_cnt_reg_160_reg[28]),
        .I1(sub13_i_i_reg_899[28]),
        .I2(clk_cnt_reg_160_reg[27]),
        .I3(sub13_i_i_reg_899[27]),
        .I4(sub13_i_i_reg_899[29]),
        .I5(clk_cnt_reg_160_reg[29]),
        .O(icmp_ln260_fu_347_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry__1_i_3
       (.I0(clk_cnt_reg_160_reg[24]),
        .I1(sub13_i_i_reg_899[24]),
        .I2(clk_cnt_reg_160_reg[25]),
        .I3(sub13_i_i_reg_899[25]),
        .I4(sub13_i_i_reg_899[26]),
        .I5(clk_cnt_reg_160_reg[26]),
        .O(icmp_ln260_fu_347_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry_i_1
       (.I0(clk_cnt_reg_160_reg[10]),
        .I1(sub13_i_i_reg_899[10]),
        .I2(clk_cnt_reg_160_reg[9]),
        .I3(sub13_i_i_reg_899[9]),
        .I4(sub13_i_i_reg_899[11]),
        .I5(clk_cnt_reg_160_reg[11]),
        .O(icmp_ln260_fu_347_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry_i_2
       (.I0(clk_cnt_reg_160_reg[6]),
        .I1(sub13_i_i_reg_899[6]),
        .I2(clk_cnt_reg_160_reg[7]),
        .I3(sub13_i_i_reg_899[7]),
        .I4(sub13_i_i_reg_899[8]),
        .I5(clk_cnt_reg_160_reg[8]),
        .O(icmp_ln260_fu_347_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry_i_3
       (.I0(clk_cnt_reg_160_reg[3]),
        .I1(sub13_i_i_reg_899[3]),
        .I2(clk_cnt_reg_160_reg[4]),
        .I3(sub13_i_i_reg_899[4]),
        .I4(sub13_i_i_reg_899[5]),
        .I5(clk_cnt_reg_160_reg[5]),
        .O(icmp_ln260_fu_347_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_347_p2_carry_i_4
       (.I0(clk_cnt_reg_160_reg[0]),
        .I1(sub13_i_i_reg_899[0]),
        .I2(clk_cnt_reg_160_reg[1]),
        .I3(sub13_i_i_reg_899[1]),
        .I4(sub13_i_i_reg_899[2]),
        .I5(clk_cnt_reg_160_reg[2]),
        .O(icmp_ln260_fu_347_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln260_reg_913[0]_i_1 
       (.I0(p_1_in),
        .I1(icmp_ln251_fu_342_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(internal_empty_n_reg),
        .I4(icmp_ln260_reg_913),
        .O(\icmp_ln260_reg_913[0]_i_1_n_0 ));
  FDRE \icmp_ln260_reg_913_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln260_reg_913[0]_i_1_n_0 ),
        .Q(icmp_ln260_reg_913),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln276_fu_388_p2__0_carry
       (.CI(1'b0),
        .CO({icmp_ln276_fu_388_p2__0_carry_n_0,icmp_ln276_fu_388_p2__0_carry_n_1,icmp_ln276_fu_388_p2__0_carry_n_2,icmp_ln276_fu_388_p2__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln276_fu_388_p2__0_carry_i_1_n_0,icmp_ln276_fu_388_p2__0_carry_i_2_n_0,icmp_ln276_fu_388_p2__0_carry_i_3_n_0,icmp_ln276_fu_388_p2__0_carry_i_4_n_0}),
        .O(NLW_icmp_ln276_fu_388_p2__0_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln276_fu_388_p2__0_carry_i_5_n_0,icmp_ln276_fu_388_p2__0_carry_i_6_n_0,icmp_ln276_fu_388_p2__0_carry_i_7_n_0,icmp_ln276_fu_388_p2__0_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln276_fu_388_p2__0_carry__0
       (.CI(icmp_ln276_fu_388_p2__0_carry_n_0),
        .CO({icmp_ln276_fu_388_p2__0_carry__0_n_0,icmp_ln276_fu_388_p2__0_carry__0_n_1,icmp_ln276_fu_388_p2__0_carry__0_n_2,icmp_ln276_fu_388_p2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln276_fu_388_p2__0_carry__0_i_1_n_0,icmp_ln276_fu_388_p2__0_carry__0_i_2_n_0,icmp_ln276_fu_388_p2__0_carry__0_i_3_n_0,icmp_ln276_fu_388_p2__0_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln276_fu_388_p2__0_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln276_fu_388_p2__0_carry__0_i_5_n_0,icmp_ln276_fu_388_p2__0_carry__0_i_6_n_0,icmp_ln276_fu_388_p2__0_carry__0_i_7_n_0,icmp_ln276_fu_388_p2__0_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__0_i_1
       (.I0(\valid_bits_fu_106_reg_n_0_[17] ),
        .I1(\last_N_size_reg_884_reg_n_0_[17] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[16] ),
        .I4(\valid_bits_fu_106_reg_n_0_[16] ),
        .O(icmp_ln276_fu_388_p2__0_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__0_i_2
       (.I0(\valid_bits_fu_106_reg_n_0_[15] ),
        .I1(\last_N_size_reg_884_reg_n_0_[15] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[14] ),
        .I4(\valid_bits_fu_106_reg_n_0_[14] ),
        .O(icmp_ln276_fu_388_p2__0_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__0_i_3
       (.I0(\valid_bits_fu_106_reg_n_0_[13] ),
        .I1(\last_N_size_reg_884_reg_n_0_[13] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[12] ),
        .I4(\valid_bits_fu_106_reg_n_0_[12] ),
        .O(icmp_ln276_fu_388_p2__0_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__0_i_4
       (.I0(\valid_bits_fu_106_reg_n_0_[11] ),
        .I1(\last_N_size_reg_884_reg_n_0_[11] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[10] ),
        .I4(\valid_bits_fu_106_reg_n_0_[10] ),
        .O(icmp_ln276_fu_388_p2__0_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__0_i_5
       (.I0(\last_N_size_reg_884_reg_n_0_[17] ),
        .I1(\valid_bits_fu_106_reg_n_0_[17] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[16] ),
        .I4(\valid_bits_fu_106_reg_n_0_[16] ),
        .O(icmp_ln276_fu_388_p2__0_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__0_i_6
       (.I0(\last_N_size_reg_884_reg_n_0_[15] ),
        .I1(\valid_bits_fu_106_reg_n_0_[15] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[14] ),
        .I4(\valid_bits_fu_106_reg_n_0_[14] ),
        .O(icmp_ln276_fu_388_p2__0_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__0_i_7
       (.I0(\last_N_size_reg_884_reg_n_0_[13] ),
        .I1(\valid_bits_fu_106_reg_n_0_[13] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[12] ),
        .I4(\valid_bits_fu_106_reg_n_0_[12] ),
        .O(icmp_ln276_fu_388_p2__0_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__0_i_8
       (.I0(\last_N_size_reg_884_reg_n_0_[11] ),
        .I1(\valid_bits_fu_106_reg_n_0_[11] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[10] ),
        .I4(\valid_bits_fu_106_reg_n_0_[10] ),
        .O(icmp_ln276_fu_388_p2__0_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln276_fu_388_p2__0_carry__1
       (.CI(icmp_ln276_fu_388_p2__0_carry__0_n_0),
        .CO({icmp_ln276_fu_388_p2__0_carry__1_n_0,icmp_ln276_fu_388_p2__0_carry__1_n_1,icmp_ln276_fu_388_p2__0_carry__1_n_2,icmp_ln276_fu_388_p2__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln276_fu_388_p2__0_carry__1_i_1_n_0,icmp_ln276_fu_388_p2__0_carry__1_i_2_n_0,icmp_ln276_fu_388_p2__0_carry__1_i_3_n_0,icmp_ln276_fu_388_p2__0_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln276_fu_388_p2__0_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln276_fu_388_p2__0_carry__1_i_5_n_0,icmp_ln276_fu_388_p2__0_carry__1_i_6_n_0,icmp_ln276_fu_388_p2__0_carry__1_i_7_n_0,icmp_ln276_fu_388_p2__0_carry__1_i_8_n_0}));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__1_i_1
       (.I0(\valid_bits_fu_106_reg_n_0_[25] ),
        .I1(\last_N_size_reg_884_reg_n_0_[25] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[24] ),
        .I4(\valid_bits_fu_106_reg_n_0_[24] ),
        .O(icmp_ln276_fu_388_p2__0_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__1_i_2
       (.I0(\valid_bits_fu_106_reg_n_0_[23] ),
        .I1(\last_N_size_reg_884_reg_n_0_[23] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[22] ),
        .I4(\valid_bits_fu_106_reg_n_0_[22] ),
        .O(icmp_ln276_fu_388_p2__0_carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__1_i_3
       (.I0(\valid_bits_fu_106_reg_n_0_[21] ),
        .I1(\last_N_size_reg_884_reg_n_0_[21] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[20] ),
        .I4(\valid_bits_fu_106_reg_n_0_[20] ),
        .O(icmp_ln276_fu_388_p2__0_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__1_i_4
       (.I0(\valid_bits_fu_106_reg_n_0_[19] ),
        .I1(\last_N_size_reg_884_reg_n_0_[19] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[18] ),
        .I4(\valid_bits_fu_106_reg_n_0_[18] ),
        .O(icmp_ln276_fu_388_p2__0_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__1_i_5
       (.I0(\last_N_size_reg_884_reg_n_0_[25] ),
        .I1(\valid_bits_fu_106_reg_n_0_[25] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[24] ),
        .I4(\valid_bits_fu_106_reg_n_0_[24] ),
        .O(icmp_ln276_fu_388_p2__0_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__1_i_6
       (.I0(\last_N_size_reg_884_reg_n_0_[23] ),
        .I1(\valid_bits_fu_106_reg_n_0_[23] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[22] ),
        .I4(\valid_bits_fu_106_reg_n_0_[22] ),
        .O(icmp_ln276_fu_388_p2__0_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__1_i_7
       (.I0(\last_N_size_reg_884_reg_n_0_[21] ),
        .I1(\valid_bits_fu_106_reg_n_0_[21] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[20] ),
        .I4(\valid_bits_fu_106_reg_n_0_[20] ),
        .O(icmp_ln276_fu_388_p2__0_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__1_i_8
       (.I0(\last_N_size_reg_884_reg_n_0_[19] ),
        .I1(\valid_bits_fu_106_reg_n_0_[19] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[18] ),
        .I4(\valid_bits_fu_106_reg_n_0_[18] ),
        .O(icmp_ln276_fu_388_p2__0_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln276_fu_388_p2__0_carry__2
       (.CI(icmp_ln276_fu_388_p2__0_carry__1_n_0),
        .CO({NLW_icmp_ln276_fu_388_p2__0_carry__2_CO_UNCONNECTED[3],icmp_ln276_fu_388_p2,icmp_ln276_fu_388_p2__0_carry__2_n_2,icmp_ln276_fu_388_p2__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln276_fu_388_p2__0_carry__2_i_1_n_0,icmp_ln276_fu_388_p2__0_carry__2_i_2_n_0,icmp_ln276_fu_388_p2__0_carry__2_i_3_n_0}),
        .O(NLW_icmp_ln276_fu_388_p2__0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln276_fu_388_p2__0_carry__2_i_4_n_0,icmp_ln276_fu_388_p2__0_carry__2_i_5_n_0,icmp_ln276_fu_388_p2__0_carry__2_i_6_n_0}));
  LUT5 #(
    .INIT(32'h2A2ABA2A)) 
    icmp_ln276_fu_388_p2__0_carry__2_i_1
       (.I0(\valid_bits_fu_106_reg_n_0_[31] ),
        .I1(\last_N_size_reg_884_reg_n_0_[31] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[30] ),
        .I4(\valid_bits_fu_106_reg_n_0_[30] ),
        .O(icmp_ln276_fu_388_p2__0_carry__2_i_1_n_0));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__2_i_2
       (.I0(\valid_bits_fu_106_reg_n_0_[29] ),
        .I1(\last_N_size_reg_884_reg_n_0_[29] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[28] ),
        .I4(\valid_bits_fu_106_reg_n_0_[28] ),
        .O(icmp_ln276_fu_388_p2__0_carry__2_i_2_n_0));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry__2_i_3
       (.I0(\valid_bits_fu_106_reg_n_0_[27] ),
        .I1(\last_N_size_reg_884_reg_n_0_[27] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[26] ),
        .I4(\valid_bits_fu_106_reg_n_0_[26] ),
        .O(icmp_ln276_fu_388_p2__0_carry__2_i_3_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__2_i_4
       (.I0(\last_N_size_reg_884_reg_n_0_[31] ),
        .I1(\valid_bits_fu_106_reg_n_0_[31] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[30] ),
        .I4(\valid_bits_fu_106_reg_n_0_[30] ),
        .O(icmp_ln276_fu_388_p2__0_carry__2_i_4_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__2_i_5
       (.I0(\last_N_size_reg_884_reg_n_0_[29] ),
        .I1(\valid_bits_fu_106_reg_n_0_[29] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[28] ),
        .I4(\valid_bits_fu_106_reg_n_0_[28] ),
        .O(icmp_ln276_fu_388_p2__0_carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry__2_i_6
       (.I0(\last_N_size_reg_884_reg_n_0_[27] ),
        .I1(\valid_bits_fu_106_reg_n_0_[27] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[26] ),
        .I4(\valid_bits_fu_106_reg_n_0_[26] ),
        .O(icmp_ln276_fu_388_p2__0_carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry_i_1
       (.I0(\valid_bits_fu_106_reg_n_0_[9] ),
        .I1(\last_N_size_reg_884_reg_n_0_[9] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[8] ),
        .I4(\valid_bits_fu_106_reg_n_0_[8] ),
        .O(icmp_ln276_fu_388_p2__0_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry_i_2
       (.I0(\valid_bits_fu_106_reg_n_0_[7] ),
        .I1(\last_N_size_reg_884_reg_n_0_[7] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[6] ),
        .I4(\valid_bits_fu_106_reg_n_0_[6] ),
        .O(icmp_ln276_fu_388_p2__0_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h4040D040)) 
    icmp_ln276_fu_388_p2__0_carry_i_3
       (.I0(\valid_bits_fu_106_reg_n_0_[5] ),
        .I1(\last_N_size_reg_884_reg_n_0_[5] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[4] ),
        .I4(\valid_bits_fu_106_reg_n_0_[4] ),
        .O(icmp_ln276_fu_388_p2__0_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h45)) 
    icmp_ln276_fu_388_p2__0_carry_i_4
       (.I0(\valid_bits_fu_106_reg_n_0_[3] ),
        .I1(\last_N_size_reg_884_reg_n_0_[3] ),
        .I2(icmp_ln260_reg_913),
        .O(icmp_ln276_fu_388_p2__0_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry_i_5
       (.I0(\last_N_size_reg_884_reg_n_0_[9] ),
        .I1(\valid_bits_fu_106_reg_n_0_[9] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[8] ),
        .I4(\valid_bits_fu_106_reg_n_0_[8] ),
        .O(icmp_ln276_fu_388_p2__0_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry_i_6
       (.I0(\last_N_size_reg_884_reg_n_0_[7] ),
        .I1(\valid_bits_fu_106_reg_n_0_[7] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[6] ),
        .I4(\valid_bits_fu_106_reg_n_0_[6] ),
        .O(icmp_ln276_fu_388_p2__0_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln276_fu_388_p2__0_carry_i_7
       (.I0(\last_N_size_reg_884_reg_n_0_[4] ),
        .I1(\valid_bits_fu_106_reg_n_0_[4] ),
        .I2(icmp_ln260_reg_913),
        .I3(\last_N_size_reg_884_reg_n_0_[5] ),
        .I4(\valid_bits_fu_106_reg_n_0_[5] ),
        .O(icmp_ln276_fu_388_p2__0_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    icmp_ln276_fu_388_p2__0_carry_i_8
       (.I0(\valid_bits_fu_106_reg_n_0_[3] ),
        .I1(\last_N_size_reg_884_reg_n_0_[3] ),
        .I2(icmp_ln260_reg_913),
        .O(icmp_ln276_fu_388_p2__0_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \icmp_ln276_reg_925[0]_i_1 
       (.I0(icmp_ln276_reg_925),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(internal_empty_n_reg),
        .I3(icmp_ln251_reg_909),
        .I4(icmp_ln276_fu_388_p2),
        .O(\icmp_ln276_reg_925[0]_i_1_n_0 ));
  FDRE \icmp_ln276_reg_925_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln276_reg_925),
        .Q(icmp_ln276_reg_925_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln276_reg_925_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln276_reg_925[0]_i_1_n_0 ),
        .Q(icmp_ln276_reg_925),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA3AAAAAAAAAAA)) 
    \icmp_ln277_reg_950[0]_i_1 
       (.I0(\icmp_ln277_reg_950_reg_n_0_[0] ),
        .I1(\icmp_ln277_reg_950[0]_i_2_n_0 ),
        .I2(icmp_ln276_fu_388_p2),
        .I3(icmp_ln251_reg_909),
        .I4(internal_empty_n_reg),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\icmp_ln277_reg_950[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln277_reg_950[0]_i_2 
       (.I0(\valid_bits_fu_106_reg_n_0_[4] ),
        .I1(\valid_bits_fu_106_reg_n_0_[3] ),
        .I2(\valid_bits_fu_106_reg_n_0_[31] ),
        .I3(\icmp_ln277_reg_950[0]_i_3_n_0 ),
        .I4(\icmp_ln277_reg_950[0]_i_4_n_0 ),
        .I5(\icmp_ln277_reg_950[0]_i_5_n_0 ),
        .O(\icmp_ln277_reg_950[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln277_reg_950[0]_i_3 
       (.I0(\valid_bits_fu_106_reg_n_0_[18] ),
        .I1(\valid_bits_fu_106_reg_n_0_[17] ),
        .I2(\valid_bits_fu_106_reg_n_0_[7] ),
        .I3(\valid_bits_fu_106_reg_n_0_[5] ),
        .O(\icmp_ln277_reg_950[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln277_reg_950[0]_i_4 
       (.I0(\valid_bits_fu_106_reg_n_0_[19] ),
        .I1(\valid_bits_fu_106_reg_n_0_[23] ),
        .I2(\valid_bits_fu_106_reg_n_0_[21] ),
        .I3(\valid_bits_fu_106_reg_n_0_[27] ),
        .I4(\icmp_ln277_reg_950[0]_i_6_n_0 ),
        .O(\icmp_ln277_reg_950[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln277_reg_950[0]_i_5 
       (.I0(\icmp_ln277_reg_950[0]_i_7_n_0 ),
        .I1(\icmp_ln277_reg_950[0]_i_8_n_0 ),
        .I2(\valid_bits_fu_106_reg_n_0_[11] ),
        .I3(\valid_bits_fu_106_reg_n_0_[10] ),
        .I4(\valid_bits_fu_106_reg_n_0_[30] ),
        .I5(\valid_bits_fu_106_reg_n_0_[8] ),
        .O(\icmp_ln277_reg_950[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln277_reg_950[0]_i_6 
       (.I0(\valid_bits_fu_106_reg_n_0_[14] ),
        .I1(\valid_bits_fu_106_reg_n_0_[6] ),
        .I2(\valid_bits_fu_106_reg_n_0_[12] ),
        .I3(\valid_bits_fu_106_reg_n_0_[9] ),
        .O(\icmp_ln277_reg_950[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln277_reg_950[0]_i_7 
       (.I0(\valid_bits_fu_106_reg_n_0_[29] ),
        .I1(\valid_bits_fu_106_reg_n_0_[20] ),
        .I2(\valid_bits_fu_106_reg_n_0_[24] ),
        .I3(\valid_bits_fu_106_reg_n_0_[25] ),
        .I4(\valid_bits_fu_106_reg_n_0_[22] ),
        .I5(\valid_bits_fu_106_reg_n_0_[28] ),
        .O(\icmp_ln277_reg_950[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln277_reg_950[0]_i_8 
       (.I0(\valid_bits_fu_106_reg_n_0_[26] ),
        .I1(\valid_bits_fu_106_reg_n_0_[15] ),
        .I2(\valid_bits_fu_106_reg_n_0_[16] ),
        .I3(\valid_bits_fu_106_reg_n_0_[13] ),
        .O(\icmp_ln277_reg_950[0]_i_8_n_0 ));
  FDRE \icmp_ln277_reg_950_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln277_reg_950_reg_n_0_[0] ),
        .Q(icmp_ln277_reg_950_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln277_reg_950_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln277_reg_950[0]_i_1_n_0 ),
        .Q(\icmp_ln277_reg_950_reg_n_0_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln280_fu_464_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln280_fu_464_p2_carry_n_0,icmp_ln280_fu_464_p2_carry_n_1,icmp_ln280_fu_464_p2_carry_n_2,icmp_ln280_fu_464_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln280_fu_464_p2_carry_i_1_n_0,icmp_ln280_fu_464_p2_carry_i_2_n_0,icmp_ln280_fu_464_p2_carry_i_3_n_0,icmp_ln280_fu_464_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln280_fu_464_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln280_fu_464_p2_carry_i_5_n_0,icmp_ln280_fu_464_p2_carry_i_6_n_0,icmp_ln280_fu_464_p2_carry_i_7_n_0,icmp_ln280_fu_464_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln280_fu_464_p2_carry__0
       (.CI(icmp_ln280_fu_464_p2_carry_n_0),
        .CO({icmp_ln280_fu_464_p2_carry__0_n_0,icmp_ln280_fu_464_p2_carry__0_n_1,icmp_ln280_fu_464_p2_carry__0_n_2,icmp_ln280_fu_464_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln280_fu_464_p2_carry__0_i_1_n_0,icmp_ln280_fu_464_p2_carry__0_i_2_n_0,icmp_ln280_fu_464_p2_carry__0_i_3_n_0,icmp_ln280_fu_464_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln280_fu_464_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln280_fu_464_p2_carry__0_i_5_n_0,icmp_ln280_fu_464_p2_carry__0_i_6_n_0,icmp_ln280_fu_464_p2_carry__0_i_7_n_0,icmp_ln280_fu_464_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__0_i_1
       (.I0(sext_ln233_reg_879[15]),
        .I1(ddr_read_cnt_fu_110_reg[15]),
        .I2(sext_ln233_reg_879[14]),
        .I3(ddr_read_cnt_fu_110_reg[14]),
        .O(icmp_ln280_fu_464_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__0_i_2
       (.I0(sext_ln233_reg_879[13]),
        .I1(ddr_read_cnt_fu_110_reg[13]),
        .I2(sext_ln233_reg_879[12]),
        .I3(ddr_read_cnt_fu_110_reg[12]),
        .O(icmp_ln280_fu_464_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__0_i_3
       (.I0(sext_ln233_reg_879[11]),
        .I1(ddr_read_cnt_fu_110_reg[11]),
        .I2(sext_ln233_reg_879[10]),
        .I3(ddr_read_cnt_fu_110_reg[10]),
        .O(icmp_ln280_fu_464_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__0_i_4
       (.I0(sext_ln233_reg_879[9]),
        .I1(ddr_read_cnt_fu_110_reg[9]),
        .I2(sext_ln233_reg_879[8]),
        .I3(ddr_read_cnt_fu_110_reg[8]),
        .O(icmp_ln280_fu_464_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__0_i_5
       (.I0(ddr_read_cnt_fu_110_reg[15]),
        .I1(sext_ln233_reg_879[15]),
        .I2(ddr_read_cnt_fu_110_reg[14]),
        .I3(sext_ln233_reg_879[14]),
        .O(icmp_ln280_fu_464_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__0_i_6
       (.I0(ddr_read_cnt_fu_110_reg[13]),
        .I1(sext_ln233_reg_879[13]),
        .I2(ddr_read_cnt_fu_110_reg[12]),
        .I3(sext_ln233_reg_879[12]),
        .O(icmp_ln280_fu_464_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__0_i_7
       (.I0(ddr_read_cnt_fu_110_reg[11]),
        .I1(sext_ln233_reg_879[11]),
        .I2(ddr_read_cnt_fu_110_reg[10]),
        .I3(sext_ln233_reg_879[10]),
        .O(icmp_ln280_fu_464_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__0_i_8
       (.I0(ddr_read_cnt_fu_110_reg[9]),
        .I1(sext_ln233_reg_879[9]),
        .I2(ddr_read_cnt_fu_110_reg[8]),
        .I3(sext_ln233_reg_879[8]),
        .O(icmp_ln280_fu_464_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln280_fu_464_p2_carry__1
       (.CI(icmp_ln280_fu_464_p2_carry__0_n_0),
        .CO({icmp_ln280_fu_464_p2_carry__1_n_0,icmp_ln280_fu_464_p2_carry__1_n_1,icmp_ln280_fu_464_p2_carry__1_n_2,icmp_ln280_fu_464_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln280_fu_464_p2_carry__1_i_1_n_0,icmp_ln280_fu_464_p2_carry__1_i_2_n_0,icmp_ln280_fu_464_p2_carry__1_i_3_n_0,icmp_ln280_fu_464_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln280_fu_464_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln280_fu_464_p2_carry__1_i_5_n_0,icmp_ln280_fu_464_p2_carry__1_i_6_n_0,icmp_ln280_fu_464_p2_carry__1_i_7_n_0,icmp_ln280_fu_464_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__1_i_1
       (.I0(sext_ln233_reg_879[23]),
        .I1(ddr_read_cnt_fu_110_reg[23]),
        .I2(sext_ln233_reg_879[22]),
        .I3(ddr_read_cnt_fu_110_reg[22]),
        .O(icmp_ln280_fu_464_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__1_i_2
       (.I0(sext_ln233_reg_879[21]),
        .I1(ddr_read_cnt_fu_110_reg[21]),
        .I2(sext_ln233_reg_879[20]),
        .I3(ddr_read_cnt_fu_110_reg[20]),
        .O(icmp_ln280_fu_464_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__1_i_3
       (.I0(sext_ln233_reg_879[19]),
        .I1(ddr_read_cnt_fu_110_reg[19]),
        .I2(sext_ln233_reg_879[18]),
        .I3(ddr_read_cnt_fu_110_reg[18]),
        .O(icmp_ln280_fu_464_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__1_i_4
       (.I0(sext_ln233_reg_879[17]),
        .I1(ddr_read_cnt_fu_110_reg[17]),
        .I2(sext_ln233_reg_879[16]),
        .I3(ddr_read_cnt_fu_110_reg[16]),
        .O(icmp_ln280_fu_464_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__1_i_5
       (.I0(ddr_read_cnt_fu_110_reg[23]),
        .I1(sext_ln233_reg_879[23]),
        .I2(ddr_read_cnt_fu_110_reg[22]),
        .I3(sext_ln233_reg_879[22]),
        .O(icmp_ln280_fu_464_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__1_i_6
       (.I0(ddr_read_cnt_fu_110_reg[21]),
        .I1(sext_ln233_reg_879[21]),
        .I2(ddr_read_cnt_fu_110_reg[20]),
        .I3(sext_ln233_reg_879[20]),
        .O(icmp_ln280_fu_464_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__1_i_7
       (.I0(ddr_read_cnt_fu_110_reg[19]),
        .I1(sext_ln233_reg_879[19]),
        .I2(ddr_read_cnt_fu_110_reg[18]),
        .I3(sext_ln233_reg_879[18]),
        .O(icmp_ln280_fu_464_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__1_i_8
       (.I0(ddr_read_cnt_fu_110_reg[17]),
        .I1(sext_ln233_reg_879[17]),
        .I2(ddr_read_cnt_fu_110_reg[16]),
        .I3(sext_ln233_reg_879[16]),
        .O(icmp_ln280_fu_464_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln280_fu_464_p2_carry__2
       (.CI(icmp_ln280_fu_464_p2_carry__1_n_0),
        .CO({icmp_ln280_fu_464_p2,icmp_ln280_fu_464_p2_carry__2_n_1,icmp_ln280_fu_464_p2_carry__2_n_2,icmp_ln280_fu_464_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln280_fu_464_p2_carry__2_i_1_n_0,icmp_ln280_fu_464_p2_carry__2_i_2_n_0,icmp_ln280_fu_464_p2_carry__2_i_3_n_0,icmp_ln280_fu_464_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln280_fu_464_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln280_fu_464_p2_carry__2_i_5_n_0,icmp_ln280_fu_464_p2_carry__2_i_6_n_0,icmp_ln280_fu_464_p2_carry__2_i_7_n_0,icmp_ln280_fu_464_p2_carry__2_i_8_n_0}));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln280_fu_464_p2_carry__2_i_1
       (.I0(ddr_read_cnt_fu_110_reg[31]),
        .I1(ddr_read_cnt_fu_110_reg[30]),
        .I2(sext_ln233_reg_879[27]),
        .O(icmp_ln280_fu_464_p2_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln280_fu_464_p2_carry__2_i_2
       (.I0(sext_ln233_reg_879[27]),
        .I1(ddr_read_cnt_fu_110_reg[29]),
        .I2(ddr_read_cnt_fu_110_reg[28]),
        .O(icmp_ln280_fu_464_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__2_i_3
       (.I0(sext_ln233_reg_879[27]),
        .I1(ddr_read_cnt_fu_110_reg[27]),
        .I2(sext_ln233_reg_879[26]),
        .I3(ddr_read_cnt_fu_110_reg[26]),
        .O(icmp_ln280_fu_464_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry__2_i_4
       (.I0(sext_ln233_reg_879[25]),
        .I1(ddr_read_cnt_fu_110_reg[25]),
        .I2(sext_ln233_reg_879[24]),
        .I3(ddr_read_cnt_fu_110_reg[24]),
        .O(icmp_ln280_fu_464_p2_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln280_fu_464_p2_carry__2_i_5
       (.I0(ddr_read_cnt_fu_110_reg[31]),
        .I1(ddr_read_cnt_fu_110_reg[30]),
        .I2(sext_ln233_reg_879[27]),
        .O(icmp_ln280_fu_464_p2_carry__2_i_5_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln280_fu_464_p2_carry__2_i_6
       (.I0(ddr_read_cnt_fu_110_reg[29]),
        .I1(ddr_read_cnt_fu_110_reg[28]),
        .I2(sext_ln233_reg_879[27]),
        .O(icmp_ln280_fu_464_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__2_i_7
       (.I0(ddr_read_cnt_fu_110_reg[27]),
        .I1(sext_ln233_reg_879[27]),
        .I2(ddr_read_cnt_fu_110_reg[26]),
        .I3(sext_ln233_reg_879[26]),
        .O(icmp_ln280_fu_464_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry__2_i_8
       (.I0(ddr_read_cnt_fu_110_reg[25]),
        .I1(sext_ln233_reg_879[25]),
        .I2(ddr_read_cnt_fu_110_reg[24]),
        .I3(sext_ln233_reg_879[24]),
        .O(icmp_ln280_fu_464_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry_i_1
       (.I0(sext_ln233_reg_879[7]),
        .I1(ddr_read_cnt_fu_110_reg[7]),
        .I2(sext_ln233_reg_879[6]),
        .I3(ddr_read_cnt_fu_110_reg[6]),
        .O(icmp_ln280_fu_464_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry_i_2
       (.I0(sext_ln233_reg_879[5]),
        .I1(ddr_read_cnt_fu_110_reg[5]),
        .I2(sext_ln233_reg_879[4]),
        .I3(ddr_read_cnt_fu_110_reg[4]),
        .O(icmp_ln280_fu_464_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry_i_3
       (.I0(sext_ln233_reg_879[3]),
        .I1(ddr_read_cnt_fu_110_reg[3]),
        .I2(sext_ln233_reg_879[2]),
        .I3(ddr_read_cnt_fu_110_reg[2]),
        .O(icmp_ln280_fu_464_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln280_fu_464_p2_carry_i_4
       (.I0(sext_ln233_reg_879[1]),
        .I1(ddr_read_cnt_fu_110_reg[1]),
        .I2(sext_ln233_reg_879[0]),
        .I3(ddr_read_cnt_fu_110_reg[0]),
        .O(icmp_ln280_fu_464_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry_i_5
       (.I0(ddr_read_cnt_fu_110_reg[7]),
        .I1(sext_ln233_reg_879[7]),
        .I2(ddr_read_cnt_fu_110_reg[6]),
        .I3(sext_ln233_reg_879[6]),
        .O(icmp_ln280_fu_464_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry_i_6
       (.I0(ddr_read_cnt_fu_110_reg[5]),
        .I1(sext_ln233_reg_879[5]),
        .I2(ddr_read_cnt_fu_110_reg[4]),
        .I3(sext_ln233_reg_879[4]),
        .O(icmp_ln280_fu_464_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry_i_7
       (.I0(ddr_read_cnt_fu_110_reg[3]),
        .I1(sext_ln233_reg_879[3]),
        .I2(ddr_read_cnt_fu_110_reg[2]),
        .I3(sext_ln233_reg_879[2]),
        .O(icmp_ln280_fu_464_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln280_fu_464_p2_carry_i_8
       (.I0(ddr_read_cnt_fu_110_reg[1]),
        .I1(sext_ln233_reg_879[1]),
        .I2(ddr_read_cnt_fu_110_reg[0]),
        .I3(sext_ln233_reg_879[0]),
        .O(icmp_ln280_fu_464_p2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    \icmp_ln280_reg_974[0]_i_1 
       (.I0(icmp_ln276_fu_388_p2),
        .I1(icmp_ln251_reg_909),
        .I2(internal_empty_n_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(icmp_ln277_reg_9500));
  FDRE \icmp_ln280_reg_974_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9500),
        .D(icmp_ln280_fu_464_p2),
        .Q(icmp_ln280_reg_974),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln414_fu_505_p2_carry_n_0,icmp_ln414_fu_505_p2_carry_n_1,icmp_ln414_fu_505_p2_carry_n_2,icmp_ln414_fu_505_p2_carry_n_3}),
        .CYINIT(icmp_ln414_fu_505_p2_carry_i_1_n_0),
        .DI({icmp_ln414_fu_505_p2_carry_i_2_n_0,icmp_ln414_fu_505_p2_carry_i_3_n_0,icmp_ln414_fu_505_p2_carry_i_4_n_0,icmp_ln414_fu_505_p2_carry_i_5_n_0}),
        .O(NLW_icmp_ln414_fu_505_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_505_p2_carry_i_6_n_0,icmp_ln414_fu_505_p2_carry_i_7_n_0,icmp_ln414_fu_505_p2_carry_i_8_n_0,icmp_ln414_fu_505_p2_carry_i_9_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry__0
       (.CI(icmp_ln414_fu_505_p2_carry_n_0),
        .CO({icmp_ln414_fu_505_p2_carry__0_n_0,icmp_ln414_fu_505_p2_carry__0_n_1,icmp_ln414_fu_505_p2_carry__0_n_2,icmp_ln414_fu_505_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_505_p2_carry__0_i_1_n_0,icmp_ln414_fu_505_p2_carry__0_i_2_n_0,icmp_ln414_fu_505_p2_carry__0_i_3_n_0,icmp_ln414_fu_505_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln414_fu_505_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_505_p2_carry__0_i_5_n_0,icmp_ln414_fu_505_p2_carry__0_i_6_n_0,icmp_ln414_fu_505_p2_carry__0_i_7_n_0,icmp_ln414_fu_505_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__0_i_1
       (.I0(\valid_bits_fu_106_reg_n_0_[19] ),
        .I1(trunc_ln414_4_fu_515_p1__0[19]),
        .I2(\valid_bits_fu_106_reg_n_0_[18] ),
        .I3(trunc_ln414_4_fu_515_p1__0[18]),
        .O(icmp_ln414_fu_505_p2_carry__0_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry__0_i_10
       (.CI(icmp_ln414_fu_505_p2_carry_i_10_n_0),
        .CO({icmp_ln414_fu_505_p2_carry__0_i_10_n_0,icmp_ln414_fu_505_p2_carry__0_i_10_n_1,icmp_ln414_fu_505_p2_carry__0_i_10_n_2,icmp_ln414_fu_505_p2_carry__0_i_10_n_3}),
        .CYINIT(1'b0),
        .DI(K_size_fu_370_p3[15:12]),
        .O(trunc_ln414_4_fu_515_p1__0[15:12]),
        .S({icmp_ln414_fu_505_p2_carry__0_i_23_n_0,icmp_ln414_fu_505_p2_carry__0_i_24_n_0,icmp_ln414_fu_505_p2_carry__0_i_25_n_0,icmp_ln414_fu_505_p2_carry__0_i_26_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__0_i_11
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[19] ),
        .O(K_size_fu_370_p3[19]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__0_i_12
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[18] ),
        .O(K_size_fu_370_p3[18]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__0_i_13
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[17] ),
        .O(K_size_fu_370_p3[17]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__0_i_14
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[16] ),
        .O(K_size_fu_370_p3[16]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__0_i_15
       (.I0(\last_N_size_reg_884_reg_n_0_[19] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__0_i_15_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__0_i_16
       (.I0(\last_N_size_reg_884_reg_n_0_[18] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__0_i_16_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__0_i_17
       (.I0(\last_N_size_reg_884_reg_n_0_[17] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__0_i_17_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__0_i_18
       (.I0(\last_N_size_reg_884_reg_n_0_[16] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__0_i_18_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__0_i_19
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[15] ),
        .O(K_size_fu_370_p3[15]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__0_i_2
       (.I0(\valid_bits_fu_106_reg_n_0_[17] ),
        .I1(trunc_ln414_4_fu_515_p1__0[17]),
        .I2(\valid_bits_fu_106_reg_n_0_[16] ),
        .I3(trunc_ln414_4_fu_515_p1__0[16]),
        .O(icmp_ln414_fu_505_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__0_i_20
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[14] ),
        .O(K_size_fu_370_p3[14]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__0_i_21
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[13] ),
        .O(K_size_fu_370_p3[13]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__0_i_22
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[12] ),
        .O(K_size_fu_370_p3[12]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__0_i_23
       (.I0(\last_N_size_reg_884_reg_n_0_[15] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__0_i_23_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__0_i_24
       (.I0(\last_N_size_reg_884_reg_n_0_[14] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__0_i_24_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__0_i_25
       (.I0(\last_N_size_reg_884_reg_n_0_[13] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__0_i_25_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__0_i_26
       (.I0(\last_N_size_reg_884_reg_n_0_[12] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__0_i_26_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__0_i_3
       (.I0(\valid_bits_fu_106_reg_n_0_[15] ),
        .I1(trunc_ln414_4_fu_515_p1__0[15]),
        .I2(\valid_bits_fu_106_reg_n_0_[14] ),
        .I3(trunc_ln414_4_fu_515_p1__0[14]),
        .O(icmp_ln414_fu_505_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__0_i_4
       (.I0(\valid_bits_fu_106_reg_n_0_[13] ),
        .I1(trunc_ln414_4_fu_515_p1__0[13]),
        .I2(\valid_bits_fu_106_reg_n_0_[12] ),
        .I3(trunc_ln414_4_fu_515_p1__0[12]),
        .O(icmp_ln414_fu_505_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__0_i_5
       (.I0(trunc_ln414_4_fu_515_p1__0[19]),
        .I1(\valid_bits_fu_106_reg_n_0_[19] ),
        .I2(trunc_ln414_4_fu_515_p1__0[18]),
        .I3(\valid_bits_fu_106_reg_n_0_[18] ),
        .O(icmp_ln414_fu_505_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__0_i_6
       (.I0(trunc_ln414_4_fu_515_p1__0[17]),
        .I1(\valid_bits_fu_106_reg_n_0_[17] ),
        .I2(trunc_ln414_4_fu_515_p1__0[16]),
        .I3(\valid_bits_fu_106_reg_n_0_[16] ),
        .O(icmp_ln414_fu_505_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__0_i_7
       (.I0(trunc_ln414_4_fu_515_p1__0[15]),
        .I1(\valid_bits_fu_106_reg_n_0_[15] ),
        .I2(trunc_ln414_4_fu_515_p1__0[14]),
        .I3(\valid_bits_fu_106_reg_n_0_[14] ),
        .O(icmp_ln414_fu_505_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__0_i_8
       (.I0(trunc_ln414_4_fu_515_p1__0[13]),
        .I1(\valid_bits_fu_106_reg_n_0_[13] ),
        .I2(trunc_ln414_4_fu_515_p1__0[12]),
        .I3(\valid_bits_fu_106_reg_n_0_[12] ),
        .O(icmp_ln414_fu_505_p2_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry__0_i_9
       (.CI(icmp_ln414_fu_505_p2_carry__0_i_10_n_0),
        .CO({icmp_ln414_fu_505_p2_carry__0_i_9_n_0,icmp_ln414_fu_505_p2_carry__0_i_9_n_1,icmp_ln414_fu_505_p2_carry__0_i_9_n_2,icmp_ln414_fu_505_p2_carry__0_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(K_size_fu_370_p3[19:16]),
        .O(trunc_ln414_4_fu_515_p1__0[19:16]),
        .S({icmp_ln414_fu_505_p2_carry__0_i_15_n_0,icmp_ln414_fu_505_p2_carry__0_i_16_n_0,icmp_ln414_fu_505_p2_carry__0_i_17_n_0,icmp_ln414_fu_505_p2_carry__0_i_18_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry__1
       (.CI(icmp_ln414_fu_505_p2_carry__0_n_0),
        .CO({icmp_ln414_fu_505_p2_carry__1_n_0,icmp_ln414_fu_505_p2_carry__1_n_1,icmp_ln414_fu_505_p2_carry__1_n_2,icmp_ln414_fu_505_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_505_p2_carry__1_i_1_n_0,icmp_ln414_fu_505_p2_carry__1_i_2_n_0,icmp_ln414_fu_505_p2_carry__1_i_3_n_0,icmp_ln414_fu_505_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln414_fu_505_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_505_p2_carry__1_i_5_n_0,icmp_ln414_fu_505_p2_carry__1_i_6_n_0,icmp_ln414_fu_505_p2_carry__1_i_7_n_0,icmp_ln414_fu_505_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__1_i_1
       (.I0(\valid_bits_fu_106_reg_n_0_[27] ),
        .I1(trunc_ln414_4_fu_515_p1__0[27]),
        .I2(\valid_bits_fu_106_reg_n_0_[26] ),
        .I3(trunc_ln414_4_fu_515_p1__0[26]),
        .O(icmp_ln414_fu_505_p2_carry__1_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry__1_i_10
       (.CI(icmp_ln414_fu_505_p2_carry__0_i_9_n_0),
        .CO({icmp_ln414_fu_505_p2_carry__1_i_10_n_0,icmp_ln414_fu_505_p2_carry__1_i_10_n_1,icmp_ln414_fu_505_p2_carry__1_i_10_n_2,icmp_ln414_fu_505_p2_carry__1_i_10_n_3}),
        .CYINIT(1'b0),
        .DI(K_size_fu_370_p3[23:20]),
        .O(trunc_ln414_4_fu_515_p1__0[23:20]),
        .S({icmp_ln414_fu_505_p2_carry__1_i_23_n_0,icmp_ln414_fu_505_p2_carry__1_i_24_n_0,icmp_ln414_fu_505_p2_carry__1_i_25_n_0,icmp_ln414_fu_505_p2_carry__1_i_26_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__1_i_11
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[27] ),
        .O(K_size_fu_370_p3[27]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__1_i_12
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[26] ),
        .O(K_size_fu_370_p3[26]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__1_i_13
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[25] ),
        .O(K_size_fu_370_p3[25]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__1_i_14
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[24] ),
        .O(K_size_fu_370_p3[24]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__1_i_15
       (.I0(\last_N_size_reg_884_reg_n_0_[27] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__1_i_15_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__1_i_16
       (.I0(\last_N_size_reg_884_reg_n_0_[26] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__1_i_16_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__1_i_17
       (.I0(\last_N_size_reg_884_reg_n_0_[25] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__1_i_17_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__1_i_18
       (.I0(\last_N_size_reg_884_reg_n_0_[24] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__1_i_18_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__1_i_19
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[23] ),
        .O(K_size_fu_370_p3[23]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__1_i_2
       (.I0(\valid_bits_fu_106_reg_n_0_[25] ),
        .I1(trunc_ln414_4_fu_515_p1__0[25]),
        .I2(\valid_bits_fu_106_reg_n_0_[24] ),
        .I3(trunc_ln414_4_fu_515_p1__0[24]),
        .O(icmp_ln414_fu_505_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__1_i_20
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[22] ),
        .O(K_size_fu_370_p3[22]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__1_i_21
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[21] ),
        .O(K_size_fu_370_p3[21]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__1_i_22
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[20] ),
        .O(K_size_fu_370_p3[20]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__1_i_23
       (.I0(\last_N_size_reg_884_reg_n_0_[23] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__1_i_23_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__1_i_24
       (.I0(\last_N_size_reg_884_reg_n_0_[22] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__1_i_24_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__1_i_25
       (.I0(\last_N_size_reg_884_reg_n_0_[21] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__1_i_25_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__1_i_26
       (.I0(\last_N_size_reg_884_reg_n_0_[20] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__1_i_26_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__1_i_3
       (.I0(\valid_bits_fu_106_reg_n_0_[23] ),
        .I1(trunc_ln414_4_fu_515_p1__0[23]),
        .I2(\valid_bits_fu_106_reg_n_0_[22] ),
        .I3(trunc_ln414_4_fu_515_p1__0[22]),
        .O(icmp_ln414_fu_505_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__1_i_4
       (.I0(\valid_bits_fu_106_reg_n_0_[21] ),
        .I1(trunc_ln414_4_fu_515_p1__0[21]),
        .I2(\valid_bits_fu_106_reg_n_0_[20] ),
        .I3(trunc_ln414_4_fu_515_p1__0[20]),
        .O(icmp_ln414_fu_505_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__1_i_5
       (.I0(trunc_ln414_4_fu_515_p1__0[27]),
        .I1(\valid_bits_fu_106_reg_n_0_[27] ),
        .I2(trunc_ln414_4_fu_515_p1__0[26]),
        .I3(\valid_bits_fu_106_reg_n_0_[26] ),
        .O(icmp_ln414_fu_505_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__1_i_6
       (.I0(trunc_ln414_4_fu_515_p1__0[25]),
        .I1(\valid_bits_fu_106_reg_n_0_[25] ),
        .I2(trunc_ln414_4_fu_515_p1__0[24]),
        .I3(\valid_bits_fu_106_reg_n_0_[24] ),
        .O(icmp_ln414_fu_505_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__1_i_7
       (.I0(trunc_ln414_4_fu_515_p1__0[23]),
        .I1(\valid_bits_fu_106_reg_n_0_[23] ),
        .I2(trunc_ln414_4_fu_515_p1__0[22]),
        .I3(\valid_bits_fu_106_reg_n_0_[22] ),
        .O(icmp_ln414_fu_505_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__1_i_8
       (.I0(trunc_ln414_4_fu_515_p1__0[21]),
        .I1(\valid_bits_fu_106_reg_n_0_[21] ),
        .I2(trunc_ln414_4_fu_515_p1__0[20]),
        .I3(\valid_bits_fu_106_reg_n_0_[20] ),
        .O(icmp_ln414_fu_505_p2_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry__1_i_9
       (.CI(icmp_ln414_fu_505_p2_carry__1_i_10_n_0),
        .CO({icmp_ln414_fu_505_p2_carry__1_i_9_n_0,icmp_ln414_fu_505_p2_carry__1_i_9_n_1,icmp_ln414_fu_505_p2_carry__1_i_9_n_2,icmp_ln414_fu_505_p2_carry__1_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(K_size_fu_370_p3[27:24]),
        .O(trunc_ln414_4_fu_515_p1__0[27:24]),
        .S({icmp_ln414_fu_505_p2_carry__1_i_15_n_0,icmp_ln414_fu_505_p2_carry__1_i_16_n_0,icmp_ln414_fu_505_p2_carry__1_i_17_n_0,icmp_ln414_fu_505_p2_carry__1_i_18_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry__2
       (.CI(icmp_ln414_fu_505_p2_carry__1_n_0),
        .CO({NLW_icmp_ln414_fu_505_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln414_fu_505_p2,icmp_ln414_fu_505_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln414_fu_505_p2_carry__2_i_1_n_0,icmp_ln414_fu_505_p2_carry__2_i_2_n_0}),
        .O(NLW_icmp_ln414_fu_505_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln414_fu_505_p2_carry__2_i_3_n_0,icmp_ln414_fu_505_p2_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__2_i_1
       (.I0(\valid_bits_fu_106_reg_n_0_[31] ),
        .I1(trunc_ln414_4_fu_515_p1__0[31]),
        .I2(\valid_bits_fu_106_reg_n_0_[30] ),
        .I3(trunc_ln414_4_fu_515_p1__0[30]),
        .O(icmp_ln414_fu_505_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__2_i_10
       (.I0(\last_N_size_reg_884_reg_n_0_[30] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__2_i_10_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__2_i_11
       (.I0(\last_N_size_reg_884_reg_n_0_[29] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__2_i_11_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__2_i_12
       (.I0(\last_N_size_reg_884_reg_n_0_[28] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__2_i_12_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry__2_i_2
       (.I0(\valid_bits_fu_106_reg_n_0_[29] ),
        .I1(trunc_ln414_4_fu_515_p1__0[29]),
        .I2(\valid_bits_fu_106_reg_n_0_[28] ),
        .I3(trunc_ln414_4_fu_515_p1__0[28]),
        .O(icmp_ln414_fu_505_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__2_i_3
       (.I0(trunc_ln414_4_fu_515_p1__0[31]),
        .I1(\valid_bits_fu_106_reg_n_0_[31] ),
        .I2(trunc_ln414_4_fu_515_p1__0[30]),
        .I3(\valid_bits_fu_106_reg_n_0_[30] ),
        .O(icmp_ln414_fu_505_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry__2_i_4
       (.I0(trunc_ln414_4_fu_515_p1__0[29]),
        .I1(\valid_bits_fu_106_reg_n_0_[29] ),
        .I2(trunc_ln414_4_fu_515_p1__0[28]),
        .I3(\valid_bits_fu_106_reg_n_0_[28] ),
        .O(icmp_ln414_fu_505_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry__2_i_5
       (.CI(icmp_ln414_fu_505_p2_carry__1_i_9_n_0),
        .CO({NLW_icmp_ln414_fu_505_p2_carry__2_i_5_CO_UNCONNECTED[3],icmp_ln414_fu_505_p2_carry__2_i_5_n_1,icmp_ln414_fu_505_p2_carry__2_i_5_n_2,icmp_ln414_fu_505_p2_carry__2_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,K_size_fu_370_p3[30:28]}),
        .O(trunc_ln414_4_fu_515_p1__0[31:28]),
        .S({icmp_ln414_fu_505_p2_carry__2_i_9_n_0,icmp_ln414_fu_505_p2_carry__2_i_10_n_0,icmp_ln414_fu_505_p2_carry__2_i_11_n_0,icmp_ln414_fu_505_p2_carry__2_i_12_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__2_i_6
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[30] ),
        .O(K_size_fu_370_p3[30]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__2_i_7
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[29] ),
        .O(K_size_fu_370_p3[29]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry__2_i_8
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[28] ),
        .O(K_size_fu_370_p3[28]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry__2_i_9
       (.I0(\last_N_size_reg_884_reg_n_0_[31] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry__2_i_9_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    icmp_ln414_fu_505_p2_carry_i_1
       (.I0(\valid_bits_fu_106_reg_n_0_[3] ),
        .I1(\last_N_size_reg_884_reg_n_0_[3] ),
        .I2(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry_i_10
       (.CI(icmp_ln414_fu_505_p2_carry_i_11_n_0),
        .CO({icmp_ln414_fu_505_p2_carry_i_10_n_0,icmp_ln414_fu_505_p2_carry_i_10_n_1,icmp_ln414_fu_505_p2_carry_i_10_n_2,icmp_ln414_fu_505_p2_carry_i_10_n_3}),
        .CYINIT(1'b0),
        .DI(K_size_fu_370_p3[11:8]),
        .O(trunc_ln414_4_fu_515_p1__0[11:8]),
        .S({icmp_ln414_fu_505_p2_carry_i_16_n_0,icmp_ln414_fu_505_p2_carry_i_17_n_0,icmp_ln414_fu_505_p2_carry_i_18_n_0,icmp_ln414_fu_505_p2_carry_i_19_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_505_p2_carry_i_11
       (.CI(1'b0),
        .CO({icmp_ln414_fu_505_p2_carry_i_11_n_0,icmp_ln414_fu_505_p2_carry_i_11_n_1,icmp_ln414_fu_505_p2_carry_i_11_n_2,icmp_ln414_fu_505_p2_carry_i_11_n_3}),
        .CYINIT(K_size_fu_370_p3[3]),
        .DI({K_size_fu_370_p3[7:5],icmp_ln414_fu_505_p2_carry_i_24_n_0}),
        .O(trunc_ln414_4_fu_515_p1__0[7:4]),
        .S({icmp_ln414_fu_505_p2_carry_i_25_n_0,icmp_ln414_fu_505_p2_carry_i_26_n_0,icmp_ln414_fu_505_p2_carry_i_27_n_0,icmp_ln414_fu_505_p2_carry_i_28_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry_i_12
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[11] ),
        .O(K_size_fu_370_p3[11]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry_i_13
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[10] ),
        .O(K_size_fu_370_p3[10]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry_i_14
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[9] ),
        .O(K_size_fu_370_p3[9]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry_i_15
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[8] ),
        .O(K_size_fu_370_p3[8]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry_i_16
       (.I0(\last_N_size_reg_884_reg_n_0_[11] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry_i_16_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry_i_17
       (.I0(\last_N_size_reg_884_reg_n_0_[10] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry_i_17_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry_i_18
       (.I0(\last_N_size_reg_884_reg_n_0_[9] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry_i_18_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry_i_19
       (.I0(\last_N_size_reg_884_reg_n_0_[8] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry_i_19_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry_i_2
       (.I0(\valid_bits_fu_106_reg_n_0_[11] ),
        .I1(trunc_ln414_4_fu_515_p1__0[11]),
        .I2(\valid_bits_fu_106_reg_n_0_[10] ),
        .I3(trunc_ln414_4_fu_515_p1__0[10]),
        .O(icmp_ln414_fu_505_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln414_fu_505_p2_carry_i_20
       (.I0(\last_N_size_reg_884_reg_n_0_[3] ),
        .I1(icmp_ln260_reg_913),
        .O(K_size_fu_370_p3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry_i_21
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[7] ),
        .O(K_size_fu_370_p3[7]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry_i_22
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[6] ),
        .O(K_size_fu_370_p3[6]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry_i_23
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[5] ),
        .O(K_size_fu_370_p3[5]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln414_fu_505_p2_carry_i_24
       (.I0(\last_N_size_reg_884_reg_n_0_[4] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry_i_24_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry_i_25
       (.I0(\last_N_size_reg_884_reg_n_0_[7] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry_i_25_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry_i_26
       (.I0(\last_N_size_reg_884_reg_n_0_[6] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry_i_26_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry_i_27
       (.I0(\last_N_size_reg_884_reg_n_0_[5] ),
        .I1(icmp_ln260_reg_913),
        .O(icmp_ln414_fu_505_p2_carry_i_27_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln414_fu_505_p2_carry_i_28
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[4] ),
        .O(icmp_ln414_fu_505_p2_carry_i_28_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry_i_3
       (.I0(\valid_bits_fu_106_reg_n_0_[9] ),
        .I1(trunc_ln414_4_fu_515_p1__0[9]),
        .I2(\valid_bits_fu_106_reg_n_0_[8] ),
        .I3(trunc_ln414_4_fu_515_p1__0[8]),
        .O(icmp_ln414_fu_505_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry_i_4
       (.I0(\valid_bits_fu_106_reg_n_0_[7] ),
        .I1(trunc_ln414_4_fu_515_p1__0[7]),
        .I2(\valid_bits_fu_106_reg_n_0_[6] ),
        .I3(trunc_ln414_4_fu_515_p1__0[6]),
        .O(icmp_ln414_fu_505_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_505_p2_carry_i_5
       (.I0(\valid_bits_fu_106_reg_n_0_[5] ),
        .I1(trunc_ln414_4_fu_515_p1__0[5]),
        .I2(\valid_bits_fu_106_reg_n_0_[4] ),
        .I3(trunc_ln414_4_fu_515_p1__0[4]),
        .O(icmp_ln414_fu_505_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry_i_6
       (.I0(trunc_ln414_4_fu_515_p1__0[11]),
        .I1(\valid_bits_fu_106_reg_n_0_[11] ),
        .I2(trunc_ln414_4_fu_515_p1__0[10]),
        .I3(\valid_bits_fu_106_reg_n_0_[10] ),
        .O(icmp_ln414_fu_505_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry_i_7
       (.I0(trunc_ln414_4_fu_515_p1__0[9]),
        .I1(\valid_bits_fu_106_reg_n_0_[9] ),
        .I2(trunc_ln414_4_fu_515_p1__0[8]),
        .I3(\valid_bits_fu_106_reg_n_0_[8] ),
        .O(icmp_ln414_fu_505_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry_i_8
       (.I0(trunc_ln414_4_fu_515_p1__0[7]),
        .I1(\valid_bits_fu_106_reg_n_0_[7] ),
        .I2(trunc_ln414_4_fu_515_p1__0[6]),
        .I3(\valid_bits_fu_106_reg_n_0_[6] ),
        .O(icmp_ln414_fu_505_p2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_505_p2_carry_i_9
       (.I0(trunc_ln414_4_fu_515_p1__0[5]),
        .I1(\valid_bits_fu_106_reg_n_0_[5] ),
        .I2(trunc_ln414_4_fu_515_p1__0[4]),
        .I3(\valid_bits_fu_106_reg_n_0_[4] ),
        .O(icmp_ln414_fu_505_p2_carry_i_9_n_0));
  FDRE \icmp_ln414_reg_983_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln414_reg_983),
        .Q(icmp_ln414_reg_983_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln414_reg_983_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9500),
        .D(icmp_ln414_fu_505_p2),
        .Q(icmp_ln414_reg_983),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_406_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln674_1_fu_406_p2_carry_n_0,icmp_ln674_1_fu_406_p2_carry_n_1,icmp_ln674_1_fu_406_p2_carry_n_2,icmp_ln674_1_fu_406_p2_carry_n_3}),
        .CYINIT(icmp_ln674_1_fu_406_p2_carry_i_1_n_0),
        .DI({icmp_ln674_1_fu_406_p2_carry_i_2_n_0,icmp_ln674_1_fu_406_p2_carry_i_3_n_0,icmp_ln674_1_fu_406_p2_carry_i_4_n_0,icmp_ln674_1_fu_406_p2_carry_i_5_n_0}),
        .O(NLW_icmp_ln674_1_fu_406_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_1_fu_406_p2_carry_i_6_n_0,icmp_ln674_1_fu_406_p2_carry_i_7_n_0,icmp_ln674_1_fu_406_p2_carry_i_8_n_0,icmp_ln674_1_fu_406_p2_carry_i_9_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_406_p2_carry__0
       (.CI(icmp_ln674_1_fu_406_p2_carry_n_0),
        .CO({icmp_ln674_1_fu_406_p2_carry__0_n_0,icmp_ln674_1_fu_406_p2_carry__0_n_1,icmp_ln674_1_fu_406_p2_carry__0_n_2,icmp_ln674_1_fu_406_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln674_1_fu_406_p2_carry__0_i_1_n_0,icmp_ln674_1_fu_406_p2_carry__0_i_2_n_0,icmp_ln674_1_fu_406_p2_carry__0_i_3_n_0,icmp_ln674_1_fu_406_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln674_1_fu_406_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_1_fu_406_p2_carry__0_i_5_n_0,icmp_ln674_1_fu_406_p2_carry__0_i_6_n_0,icmp_ln674_1_fu_406_p2_carry__0_i_7_n_0,icmp_ln674_1_fu_406_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_1
       (.I0(\icmp_ln674_reg_960_reg[0]_i_3_n_4 ),
        .I1(add_ln289_fu_400_p2_carry__3_n_7),
        .I2(\icmp_ln674_reg_960_reg[0]_i_3_n_5 ),
        .I3(add_ln289_fu_400_p2_carry__2_n_4),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_10
       (.I0(\valid_bits_fu_106_reg_n_0_[15] ),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_11
       (.I0(\valid_bits_fu_106_reg_n_0_[14] ),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_12
       (.I0(\valid_bits_fu_106_reg_n_0_[13] ),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_13
       (.I0(\valid_bits_fu_106_reg_n_0_[12] ),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_13_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_2
       (.I0(\icmp_ln674_reg_960_reg[0]_i_3_n_6 ),
        .I1(add_ln289_fu_400_p2_carry__2_n_5),
        .I2(\icmp_ln674_reg_960_reg[0]_i_3_n_7 ),
        .I3(add_ln289_fu_400_p2_carry__2_n_6),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_3
       (.I0(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_4),
        .I1(add_ln289_fu_400_p2_carry__2_n_7),
        .I2(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_5),
        .I3(add_ln289_fu_400_p2_carry__1_n_4),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_4
       (.I0(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_6),
        .I1(add_ln289_fu_400_p2_carry__1_n_5),
        .I2(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_7),
        .I3(add_ln289_fu_400_p2_carry__1_n_6),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_5
       (.I0(add_ln289_fu_400_p2_carry__3_n_7),
        .I1(\icmp_ln674_reg_960_reg[0]_i_3_n_4 ),
        .I2(add_ln289_fu_400_p2_carry__2_n_4),
        .I3(\icmp_ln674_reg_960_reg[0]_i_3_n_5 ),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_6
       (.I0(add_ln289_fu_400_p2_carry__2_n_5),
        .I1(\icmp_ln674_reg_960_reg[0]_i_3_n_6 ),
        .I2(add_ln289_fu_400_p2_carry__2_n_6),
        .I3(\icmp_ln674_reg_960_reg[0]_i_3_n_7 ),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_7
       (.I0(add_ln289_fu_400_p2_carry__2_n_7),
        .I1(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_4),
        .I2(add_ln289_fu_400_p2_carry__1_n_4),
        .I3(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_5),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__0_i_8
       (.I0(add_ln289_fu_400_p2_carry__1_n_5),
        .I1(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_6),
        .I2(add_ln289_fu_400_p2_carry__1_n_6),
        .I3(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_7),
        .O(icmp_ln674_1_fu_406_p2_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_406_p2_carry__0_i_9
       (.CI(\icmp_ln674_reg_960_reg[0]_i_5_n_0 ),
        .CO({icmp_ln674_1_fu_406_p2_carry__0_i_9_n_0,icmp_ln674_1_fu_406_p2_carry__0_i_9_n_1,icmp_ln674_1_fu_406_p2_carry__0_i_9_n_2,icmp_ln674_1_fu_406_p2_carry__0_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_406_p2_carry__0_i_9_n_4,icmp_ln674_1_fu_406_p2_carry__0_i_9_n_5,icmp_ln674_1_fu_406_p2_carry__0_i_9_n_6,icmp_ln674_1_fu_406_p2_carry__0_i_9_n_7}),
        .S({icmp_ln674_1_fu_406_p2_carry__0_i_10_n_0,icmp_ln674_1_fu_406_p2_carry__0_i_11_n_0,icmp_ln674_1_fu_406_p2_carry__0_i_12_n_0,icmp_ln674_1_fu_406_p2_carry__0_i_13_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_406_p2_carry__1
       (.CI(icmp_ln674_1_fu_406_p2_carry__0_n_0),
        .CO({icmp_ln674_1_fu_406_p2_carry__1_n_0,icmp_ln674_1_fu_406_p2_carry__1_n_1,icmp_ln674_1_fu_406_p2_carry__1_n_2,icmp_ln674_1_fu_406_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln674_1_fu_406_p2_carry__1_i_1_n_0,icmp_ln674_1_fu_406_p2_carry__1_i_2_n_0,icmp_ln674_1_fu_406_p2_carry__1_i_3_n_0,icmp_ln674_1_fu_406_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln674_1_fu_406_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_1_fu_406_p2_carry__1_i_5_n_0,icmp_ln674_1_fu_406_p2_carry__1_i_6_n_0,icmp_ln674_1_fu_406_p2_carry__1_i_7_n_0,icmp_ln674_1_fu_406_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_1
       (.I0(\icmp_ln674_reg_960_reg[0]_i_4_n_4 ),
        .I1(add_ln289_fu_400_p2_carry__5_n_7),
        .I2(\icmp_ln674_reg_960_reg[0]_i_4_n_5 ),
        .I3(add_ln289_fu_400_p2_carry__4_n_4),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_10
       (.I0(\valid_bits_fu_106_reg_n_0_[23] ),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_11
       (.I0(\valid_bits_fu_106_reg_n_0_[22] ),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_12
       (.I0(\valid_bits_fu_106_reg_n_0_[21] ),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_13
       (.I0(\valid_bits_fu_106_reg_n_0_[20] ),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_13_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_2
       (.I0(\icmp_ln674_reg_960_reg[0]_i_4_n_6 ),
        .I1(add_ln289_fu_400_p2_carry__4_n_5),
        .I2(\icmp_ln674_reg_960_reg[0]_i_4_n_7 ),
        .I3(add_ln289_fu_400_p2_carry__4_n_6),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_3
       (.I0(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_4),
        .I1(add_ln289_fu_400_p2_carry__4_n_7),
        .I2(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_5),
        .I3(add_ln289_fu_400_p2_carry__3_n_4),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_4
       (.I0(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_6),
        .I1(add_ln289_fu_400_p2_carry__3_n_5),
        .I2(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_7),
        .I3(add_ln289_fu_400_p2_carry__3_n_6),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_5
       (.I0(add_ln289_fu_400_p2_carry__5_n_7),
        .I1(\icmp_ln674_reg_960_reg[0]_i_4_n_4 ),
        .I2(add_ln289_fu_400_p2_carry__4_n_4),
        .I3(\icmp_ln674_reg_960_reg[0]_i_4_n_5 ),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_6
       (.I0(add_ln289_fu_400_p2_carry__4_n_5),
        .I1(\icmp_ln674_reg_960_reg[0]_i_4_n_6 ),
        .I2(add_ln289_fu_400_p2_carry__4_n_6),
        .I3(\icmp_ln674_reg_960_reg[0]_i_4_n_7 ),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_7
       (.I0(add_ln289_fu_400_p2_carry__4_n_7),
        .I1(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_4),
        .I2(add_ln289_fu_400_p2_carry__3_n_4),
        .I3(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_5),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__1_i_8
       (.I0(add_ln289_fu_400_p2_carry__3_n_5),
        .I1(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_6),
        .I2(add_ln289_fu_400_p2_carry__3_n_6),
        .I3(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_7),
        .O(icmp_ln674_1_fu_406_p2_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_406_p2_carry__1_i_9
       (.CI(\icmp_ln674_reg_960_reg[0]_i_3_n_0 ),
        .CO({icmp_ln674_1_fu_406_p2_carry__1_i_9_n_0,icmp_ln674_1_fu_406_p2_carry__1_i_9_n_1,icmp_ln674_1_fu_406_p2_carry__1_i_9_n_2,icmp_ln674_1_fu_406_p2_carry__1_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_406_p2_carry__1_i_9_n_4,icmp_ln674_1_fu_406_p2_carry__1_i_9_n_5,icmp_ln674_1_fu_406_p2_carry__1_i_9_n_6,icmp_ln674_1_fu_406_p2_carry__1_i_9_n_7}),
        .S({icmp_ln674_1_fu_406_p2_carry__1_i_10_n_0,icmp_ln674_1_fu_406_p2_carry__1_i_11_n_0,icmp_ln674_1_fu_406_p2_carry__1_i_12_n_0,icmp_ln674_1_fu_406_p2_carry__1_i_13_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_406_p2_carry__2
       (.CI(icmp_ln674_1_fu_406_p2_carry__1_n_0),
        .CO({NLW_icmp_ln674_1_fu_406_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln674_1_fu_406_p2,icmp_ln674_1_fu_406_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln674_1_fu_406_p2_carry__2_i_1_n_0,icmp_ln674_1_fu_406_p2_carry__2_i_2_n_0}),
        .O(NLW_icmp_ln674_1_fu_406_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln674_1_fu_406_p2_carry__2_i_3_n_0,icmp_ln674_1_fu_406_p2_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__2_i_1
       (.I0(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_4),
        .I1(add_ln289_fu_400_p2_carry__6_n_7),
        .I2(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_5),
        .I3(add_ln289_fu_400_p2_carry__5_n_4),
        .O(icmp_ln674_1_fu_406_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry__2_i_2
       (.I0(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_6),
        .I1(add_ln289_fu_400_p2_carry__5_n_5),
        .I2(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_7),
        .I3(add_ln289_fu_400_p2_carry__5_n_6),
        .O(icmp_ln674_1_fu_406_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__2_i_3
       (.I0(add_ln289_fu_400_p2_carry__6_n_7),
        .I1(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_4),
        .I2(add_ln289_fu_400_p2_carry__5_n_4),
        .I3(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_5),
        .O(icmp_ln674_1_fu_406_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry__2_i_4
       (.I0(add_ln289_fu_400_p2_carry__5_n_5),
        .I1(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_6),
        .I2(add_ln289_fu_400_p2_carry__5_n_6),
        .I3(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_7),
        .O(icmp_ln674_1_fu_406_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_1_fu_406_p2_carry__2_i_5
       (.CI(\icmp_ln674_reg_960_reg[0]_i_4_n_0 ),
        .CO({NLW_icmp_ln674_1_fu_406_p2_carry__2_i_5_CO_UNCONNECTED[3],icmp_ln674_1_fu_406_p2_carry__2_i_5_n_1,icmp_ln674_1_fu_406_p2_carry__2_i_5_n_2,icmp_ln674_1_fu_406_p2_carry__2_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_406_p2_carry__2_i_5_n_4,icmp_ln674_1_fu_406_p2_carry__2_i_5_n_5,icmp_ln674_1_fu_406_p2_carry__2_i_5_n_6,icmp_ln674_1_fu_406_p2_carry__2_i_5_n_7}),
        .S({icmp_ln674_1_fu_406_p2_carry__2_i_6_n_0,icmp_ln674_1_fu_406_p2_carry__2_i_7_n_0,icmp_ln674_1_fu_406_p2_carry__2_i_8_n_0,icmp_ln674_1_fu_406_p2_carry__2_i_9_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__2_i_6
       (.I0(\valid_bits_fu_106_reg_n_0_[31] ),
        .O(icmp_ln674_1_fu_406_p2_carry__2_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__2_i_7
       (.I0(\valid_bits_fu_106_reg_n_0_[30] ),
        .O(icmp_ln674_1_fu_406_p2_carry__2_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__2_i_8
       (.I0(\valid_bits_fu_106_reg_n_0_[29] ),
        .O(icmp_ln674_1_fu_406_p2_carry__2_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_406_p2_carry__2_i_9
       (.I0(\valid_bits_fu_106_reg_n_0_[28] ),
        .O(icmp_ln674_1_fu_406_p2_carry__2_i_9_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    icmp_ln674_1_fu_406_p2_carry_i_1
       (.I0(\valid_bits_fu_106_reg_n_0_[3] ),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[0]),
        .I2(icmp_ln260_reg_913),
        .O(icmp_ln674_1_fu_406_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry_i_2
       (.I0(\icmp_ln674_reg_960_reg[0]_i_5_n_4 ),
        .I1(add_ln289_fu_400_p2_carry__1_n_7),
        .I2(\icmp_ln674_reg_960_reg[0]_i_5_n_5 ),
        .I3(add_ln289_fu_400_p2_carry__0_n_4),
        .O(icmp_ln674_1_fu_406_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry_i_3
       (.I0(\icmp_ln674_reg_960_reg[0]_i_5_n_6 ),
        .I1(add_ln289_fu_400_p2_carry__0_n_5),
        .I2(\icmp_ln674_reg_960_reg[0]_i_5_n_7 ),
        .I3(add_ln289_fu_400_p2_carry__0_n_6),
        .O(icmp_ln674_1_fu_406_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry_i_4
       (.I0(\trunc_ln674_reg_967_reg[5]_i_1_n_4 ),
        .I1(add_ln289_fu_400_p2_carry__0_n_7),
        .I2(\trunc_ln674_reg_967_reg[5]_i_1_n_5 ),
        .I3(add_ln289_fu_400_p2_carry_n_4),
        .O(icmp_ln674_1_fu_406_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_406_p2_carry_i_5
       (.I0(\trunc_ln674_reg_967_reg[5]_i_1_n_6 ),
        .I1(add_ln289_fu_400_p2_carry_n_5),
        .I2(\trunc_ln674_reg_967_reg[5]_i_1_n_7 ),
        .I3(add_ln289_fu_400_p2_carry_n_6),
        .O(icmp_ln674_1_fu_406_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry_i_6
       (.I0(add_ln289_fu_400_p2_carry__1_n_7),
        .I1(\icmp_ln674_reg_960_reg[0]_i_5_n_4 ),
        .I2(add_ln289_fu_400_p2_carry__0_n_4),
        .I3(\icmp_ln674_reg_960_reg[0]_i_5_n_5 ),
        .O(icmp_ln674_1_fu_406_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry_i_7
       (.I0(add_ln289_fu_400_p2_carry__0_n_5),
        .I1(\icmp_ln674_reg_960_reg[0]_i_5_n_6 ),
        .I2(add_ln289_fu_400_p2_carry__0_n_6),
        .I3(\icmp_ln674_reg_960_reg[0]_i_5_n_7 ),
        .O(icmp_ln674_1_fu_406_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry_i_8
       (.I0(add_ln289_fu_400_p2_carry__0_n_7),
        .I1(\trunc_ln674_reg_967_reg[5]_i_1_n_4 ),
        .I2(add_ln289_fu_400_p2_carry_n_4),
        .I3(\trunc_ln674_reg_967_reg[5]_i_1_n_5 ),
        .O(icmp_ln674_1_fu_406_p2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_406_p2_carry_i_9
       (.I0(add_ln289_fu_400_p2_carry_n_5),
        .I1(\trunc_ln674_reg_967_reg[5]_i_1_n_6 ),
        .I2(add_ln289_fu_400_p2_carry_n_6),
        .I3(\trunc_ln674_reg_967_reg[5]_i_1_n_7 ),
        .O(icmp_ln674_1_fu_406_p2_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    \icmp_ln674_1_reg_929[0]_i_1 
       (.I0(icmp_ln276_fu_388_p2),
        .I1(icmp_ln251_reg_909),
        .I2(internal_empty_n_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(icmp_ln674_1_reg_9290));
  FDRE \icmp_ln674_1_reg_929_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_9290),
        .D(icmp_ln674_1_fu_406_p2),
        .Q(icmp_ln674_1_reg_929),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln674_reg_960[0]_i_1 
       (.I0(\icmp_ln674_reg_960[0]_i_2_n_0 ),
        .I1(\icmp_ln674_reg_960_reg[0]_i_3_n_5 ),
        .I2(\icmp_ln674_reg_960_reg[0]_i_4_n_4 ),
        .I3(\icmp_ln674_reg_960_reg[0]_i_5_n_4 ),
        .I4(\icmp_ln674_reg_960[0]_i_6_n_0 ),
        .I5(\icmp_ln674_reg_960[0]_i_7_n_0 ),
        .O(icmp_ln674_fu_454_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_10 
       (.I0(\valid_bits_fu_106_reg_n_0_[18] ),
        .O(\icmp_ln674_reg_960[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_11 
       (.I0(\valid_bits_fu_106_reg_n_0_[17] ),
        .O(\icmp_ln674_reg_960[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_12 
       (.I0(\valid_bits_fu_106_reg_n_0_[16] ),
        .O(\icmp_ln674_reg_960[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_13 
       (.I0(\valid_bits_fu_106_reg_n_0_[27] ),
        .O(\icmp_ln674_reg_960[0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_14 
       (.I0(\valid_bits_fu_106_reg_n_0_[26] ),
        .O(\icmp_ln674_reg_960[0]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_15 
       (.I0(\valid_bits_fu_106_reg_n_0_[25] ),
        .O(\icmp_ln674_reg_960[0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_16 
       (.I0(\valid_bits_fu_106_reg_n_0_[24] ),
        .O(\icmp_ln674_reg_960[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_17 
       (.I0(\valid_bits_fu_106_reg_n_0_[11] ),
        .O(\icmp_ln674_reg_960[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_18 
       (.I0(\valid_bits_fu_106_reg_n_0_[10] ),
        .O(\icmp_ln674_reg_960[0]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_19 
       (.I0(\valid_bits_fu_106_reg_n_0_[9] ),
        .O(\icmp_ln674_reg_960[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln674_reg_960[0]_i_2 
       (.I0(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_7),
        .I1(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_6),
        .I2(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_4),
        .I3(\icmp_ln674_reg_960_reg[0]_i_4_n_7 ),
        .I4(\icmp_ln674_reg_960[0]_i_8_n_0 ),
        .O(\icmp_ln674_reg_960[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_20 
       (.I0(\valid_bits_fu_106_reg_n_0_[8] ),
        .O(\icmp_ln674_reg_960[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_960[0]_i_21 
       (.I0(\icmp_ln674_reg_960_reg[0]_i_5_n_5 ),
        .I1(\trunc_ln674_reg_967_reg[5]_i_1_n_4 ),
        .I2(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_6),
        .I3(\icmp_ln674_reg_960_reg[0]_i_3_n_4 ),
        .O(\icmp_ln674_reg_960[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_960[0]_i_22 
       (.I0(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_4),
        .I1(\trunc_ln674_reg_967_reg[5]_i_1_n_6 ),
        .I2(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_4),
        .I3(\icmp_ln674_reg_960_reg[0]_i_5_n_6 ),
        .O(\icmp_ln674_reg_960[0]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln674_reg_960[0]_i_6 
       (.I0(\trunc_ln674_reg_967_reg[5]_i_1_n_5 ),
        .I1(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_5),
        .I2(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_7),
        .I3(\icmp_ln674_reg_960_reg[0]_i_4_n_5 ),
        .I4(\icmp_ln674_reg_960[0]_i_21_n_0 ),
        .O(\icmp_ln674_reg_960[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln674_reg_960[0]_i_7 
       (.I0(\icmp_ln674_reg_960_reg[0]_i_3_n_6 ),
        .I1(\icmp_ln674_reg_960_reg[0]_i_4_n_6 ),
        .I2(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_6),
        .I3(\icmp_ln674_reg_960_reg[0]_i_3_n_7 ),
        .I4(\icmp_ln674_reg_960[0]_i_22_n_0 ),
        .O(\icmp_ln674_reg_960[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_960[0]_i_8 
       (.I0(icmp_ln674_1_fu_406_p2_carry__2_i_5_n_7),
        .I1(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_5),
        .I2(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_5),
        .I3(\icmp_ln674_reg_960_reg[0]_i_5_n_7 ),
        .O(\icmp_ln674_reg_960[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_960[0]_i_9 
       (.I0(\valid_bits_fu_106_reg_n_0_[19] ),
        .O(\icmp_ln674_reg_960[0]_i_9_n_0 ));
  FDRE \icmp_ln674_reg_960_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9500),
        .D(icmp_ln674_fu_454_p2),
        .Q(icmp_ln674_reg_960),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln674_reg_960_reg[0]_i_3 
       (.CI(icmp_ln674_1_fu_406_p2_carry__0_i_9_n_0),
        .CO({\icmp_ln674_reg_960_reg[0]_i_3_n_0 ,\icmp_ln674_reg_960_reg[0]_i_3_n_1 ,\icmp_ln674_reg_960_reg[0]_i_3_n_2 ,\icmp_ln674_reg_960_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\icmp_ln674_reg_960_reg[0]_i_3_n_4 ,\icmp_ln674_reg_960_reg[0]_i_3_n_5 ,\icmp_ln674_reg_960_reg[0]_i_3_n_6 ,\icmp_ln674_reg_960_reg[0]_i_3_n_7 }),
        .S({\icmp_ln674_reg_960[0]_i_9_n_0 ,\icmp_ln674_reg_960[0]_i_10_n_0 ,\icmp_ln674_reg_960[0]_i_11_n_0 ,\icmp_ln674_reg_960[0]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln674_reg_960_reg[0]_i_4 
       (.CI(icmp_ln674_1_fu_406_p2_carry__1_i_9_n_0),
        .CO({\icmp_ln674_reg_960_reg[0]_i_4_n_0 ,\icmp_ln674_reg_960_reg[0]_i_4_n_1 ,\icmp_ln674_reg_960_reg[0]_i_4_n_2 ,\icmp_ln674_reg_960_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\icmp_ln674_reg_960_reg[0]_i_4_n_4 ,\icmp_ln674_reg_960_reg[0]_i_4_n_5 ,\icmp_ln674_reg_960_reg[0]_i_4_n_6 ,\icmp_ln674_reg_960_reg[0]_i_4_n_7 }),
        .S({\icmp_ln674_reg_960[0]_i_13_n_0 ,\icmp_ln674_reg_960[0]_i_14_n_0 ,\icmp_ln674_reg_960[0]_i_15_n_0 ,\icmp_ln674_reg_960[0]_i_16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln674_reg_960_reg[0]_i_5 
       (.CI(\trunc_ln674_reg_967_reg[5]_i_1_n_0 ),
        .CO({\icmp_ln674_reg_960_reg[0]_i_5_n_0 ,\icmp_ln674_reg_960_reg[0]_i_5_n_1 ,\icmp_ln674_reg_960_reg[0]_i_5_n_2 ,\icmp_ln674_reg_960_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\icmp_ln674_reg_960_reg[0]_i_5_n_4 ,\icmp_ln674_reg_960_reg[0]_i_5_n_5 ,\icmp_ln674_reg_960_reg[0]_i_5_n_6 ,\icmp_ln674_reg_960_reg[0]_i_5_n_7 }),
        .S({\icmp_ln674_reg_960[0]_i_17_n_0 ,\icmp_ln674_reg_960[0]_i_18_n_0 ,\icmp_ln674_reg_960[0]_i_19_n_0 ,\icmp_ln674_reg_960[0]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    internal_full_n_i_2
       (.I0(icmp_ln276_reg_925),
        .I1(icmp_ln251_reg_909_pp0_iter1_reg),
        .I2(icmp_ln280_reg_974),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(internal_empty_n_reg),
        .O(\icmp_ln276_reg_925_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \last_N_size_reg_884[5]_i_2 
       (.I0(shl_ln_fu_302_p3[3]),
        .O(\last_N_size_reg_884[5]_i_2_n_0 ));
  FDRE \last_N_size_reg_884_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[7]),
        .Q(\last_N_size_reg_884_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[8]),
        .Q(\last_N_size_reg_884_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[9]),
        .Q(\last_N_size_reg_884_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[10]),
        .Q(\last_N_size_reg_884_reg_n_0_[13] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_884_reg[13]_i_1 
       (.CI(\last_N_size_reg_884_reg[9]_i_1_n_0 ),
        .CO({\last_N_size_reg_884_reg[13]_i_1_n_0 ,\last_N_size_reg_884_reg[13]_i_1_n_1 ,\last_N_size_reg_884_reg[13]_i_1_n_2 ,\last_N_size_reg_884_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[10:7]),
        .S(shl_ln_fu_302_p3[13:10]));
  FDRE \last_N_size_reg_884_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[11]),
        .Q(\last_N_size_reg_884_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[12]),
        .Q(\last_N_size_reg_884_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[13]),
        .Q(\last_N_size_reg_884_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[14]),
        .Q(\last_N_size_reg_884_reg_n_0_[17] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_884_reg[17]_i_1 
       (.CI(\last_N_size_reg_884_reg[13]_i_1_n_0 ),
        .CO({\last_N_size_reg_884_reg[17]_i_1_n_0 ,\last_N_size_reg_884_reg[17]_i_1_n_1 ,\last_N_size_reg_884_reg[17]_i_1_n_2 ,\last_N_size_reg_884_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[14:11]),
        .S(shl_ln_fu_302_p3[17:14]));
  FDRE \last_N_size_reg_884_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[15]),
        .Q(\last_N_size_reg_884_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[16]),
        .Q(\last_N_size_reg_884_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[17]),
        .Q(\last_N_size_reg_884_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[18]),
        .Q(\last_N_size_reg_884_reg_n_0_[21] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_884_reg[21]_i_1 
       (.CI(\last_N_size_reg_884_reg[17]_i_1_n_0 ),
        .CO({\last_N_size_reg_884_reg[21]_i_1_n_0 ,\last_N_size_reg_884_reg[21]_i_1_n_1 ,\last_N_size_reg_884_reg[21]_i_1_n_2 ,\last_N_size_reg_884_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[18:15]),
        .S(shl_ln_fu_302_p3[21:18]));
  FDRE \last_N_size_reg_884_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[19]),
        .Q(\last_N_size_reg_884_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[20]),
        .Q(\last_N_size_reg_884_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[21]),
        .Q(\last_N_size_reg_884_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[22]),
        .Q(\last_N_size_reg_884_reg_n_0_[25] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_884_reg[25]_i_1 
       (.CI(\last_N_size_reg_884_reg[21]_i_1_n_0 ),
        .CO({\last_N_size_reg_884_reg[25]_i_1_n_0 ,\last_N_size_reg_884_reg[25]_i_1_n_1 ,\last_N_size_reg_884_reg[25]_i_1_n_2 ,\last_N_size_reg_884_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[22:19]),
        .S(shl_ln_fu_302_p3[25:22]));
  FDRE \last_N_size_reg_884_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[23]),
        .Q(\last_N_size_reg_884_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[24]),
        .Q(\last_N_size_reg_884_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[25]),
        .Q(\last_N_size_reg_884_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[26]),
        .Q(\last_N_size_reg_884_reg_n_0_[29] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_884_reg[29]_i_1 
       (.CI(\last_N_size_reg_884_reg[25]_i_1_n_0 ),
        .CO({\last_N_size_reg_884_reg[29]_i_1_n_0 ,\last_N_size_reg_884_reg[29]_i_1_n_1 ,\last_N_size_reg_884_reg[29]_i_1_n_2 ,\last_N_size_reg_884_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[26:23]),
        .S(shl_ln_fu_302_p3[29:26]));
  FDRE \last_N_size_reg_884_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[27]),
        .Q(\last_N_size_reg_884_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[28]),
        .Q(\last_N_size_reg_884_reg_n_0_[31] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_884_reg[31]_i_1 
       (.CI(\last_N_size_reg_884_reg[29]_i_1_n_0 ),
        .CO({\NLW_last_N_size_reg_884_reg[31]_i_1_CO_UNCONNECTED [3:1],\last_N_size_reg_884_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_last_N_size_reg_884_reg[31]_i_1_O_UNCONNECTED [3:2],p_0_in[28:27]}),
        .S({1'b0,1'b0,shl_ln_fu_302_p3[31:30]}));
  FDRE \last_N_size_reg_884_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[0]),
        .Q(\last_N_size_reg_884_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[1]),
        .Q(\last_N_size_reg_884_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[2]),
        .Q(\last_N_size_reg_884_reg_n_0_[5] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_884_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\last_N_size_reg_884_reg[5]_i_1_n_0 ,\last_N_size_reg_884_reg[5]_i_1_n_1 ,\last_N_size_reg_884_reg[5]_i_1_n_2 ,\last_N_size_reg_884_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,shl_ln_fu_302_p3[3],1'b0}),
        .O({p_0_in[2:0],\NLW_last_N_size_reg_884_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({shl_ln_fu_302_p3[5:4],\last_N_size_reg_884[5]_i_2_n_0 ,1'b0}));
  FDRE \last_N_size_reg_884_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[3]),
        .Q(\last_N_size_reg_884_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[4]),
        .Q(\last_N_size_reg_884_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[5]),
        .Q(\last_N_size_reg_884_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \last_N_size_reg_884_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[6]),
        .Q(\last_N_size_reg_884_reg_n_0_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_884_reg[9]_i_1 
       (.CI(\last_N_size_reg_884_reg[5]_i_1_n_0 ),
        .CO({\last_N_size_reg_884_reg[9]_i_1_n_0 ,\last_N_size_reg_884_reg[9]_i_1_n_1 ,\last_N_size_reg_884_reg[9]_i_1_n_2 ,\last_N_size_reg_884_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[6:3]),
        .S(shl_ln_fu_302_p3[9:6]));
  FDRE \loop_count_reg_873_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_31),
        .Q(in_size_bits_fu_231_p2[3]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_21),
        .Q(in_size_bits_fu_231_p2[13]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_20),
        .Q(in_size_bits_fu_231_p2[14]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_19),
        .Q(in_size_bits_fu_231_p2[15]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_18),
        .Q(in_size_bits_fu_231_p2[16]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_17),
        .Q(in_size_bits_fu_231_p2[17]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_16),
        .Q(in_size_bits_fu_231_p2[18]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [16]),
        .Q(in_size_bits_fu_231_p2[19]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [17]),
        .Q(in_size_bits_fu_231_p2[20]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [18]),
        .Q(in_size_bits_fu_231_p2[21]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [19]),
        .Q(in_size_bits_fu_231_p2[22]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_30),
        .Q(in_size_bits_fu_231_p2[4]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [20]),
        .Q(in_size_bits_fu_231_p2[23]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [21]),
        .Q(in_size_bits_fu_231_p2[24]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [22]),
        .Q(in_size_bits_fu_231_p2[25]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [23]),
        .Q(in_size_bits_fu_231_p2[26]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [24]),
        .Q(in_size_bits_fu_231_p2[27]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [25]),
        .Q(in_size_bits_fu_231_p2[28]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [26]),
        .Q(in_size_bits_fu_231_p2[29]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [27]),
        .Q(in_size_bits_fu_231_p2[30]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [28]),
        .Q(in_size_bits_fu_231_p2[31]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [29]),
        .Q(\loop_count_reg_873_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_29),
        .Q(in_size_bits_fu_231_p2[5]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [30]),
        .Q(\loop_count_reg_873_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [31]),
        .Q(\loop_count_reg_873_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_28),
        .Q(in_size_bits_fu_231_p2[6]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_27),
        .Q(in_size_bits_fu_231_p2[7]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_26),
        .Q(in_size_bits_fu_231_p2[8]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_25),
        .Q(in_size_bits_fu_231_p2[9]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_24),
        .Q(in_size_bits_fu_231_p2[10]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_23),
        .Q(in_size_bits_fu_231_p2[11]),
        .R(1'b0));
  FDRE \loop_count_reg_873_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U23_n_22),
        .Q(in_size_bits_fu_231_p2[12]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[0]_i_1 
       (.I0(tmp_10_fu_530_p4[7]),
        .I1(tmp_10_fu_530_p4[23]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_10_fu_530_p4[15]),
        .I4(trunc_ln674_2_reg_936[4]),
        .I5(tmp_10_fu_530_p4[31]),
        .O(\lshr_ln674_4_reg_1010[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[1]_i_2 
       (.I0(tmp_10_fu_530_p4[6]),
        .I1(tmp_10_fu_530_p4[22]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_10_fu_530_p4[14]),
        .I4(trunc_ln674_2_reg_936[4]),
        .I5(tmp_10_fu_530_p4[30]),
        .O(\lshr_ln674_4_reg_1010[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[1]_i_3 
       (.I0(tmp_10_fu_530_p4[8]),
        .I1(tmp_10_fu_530_p4[24]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_10_fu_530_p4[16]),
        .I4(trunc_ln674_2_reg_936[4]),
        .O(\lshr_ln674_4_reg_1010[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[2]_i_2 
       (.I0(tmp_10_fu_530_p4[5]),
        .I1(tmp_10_fu_530_p4[21]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_10_fu_530_p4[13]),
        .I4(trunc_ln674_2_reg_936[4]),
        .I5(tmp_10_fu_530_p4[29]),
        .O(\lshr_ln674_4_reg_1010[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[2]_i_3 
       (.I0(tmp_10_fu_530_p4[9]),
        .I1(tmp_10_fu_530_p4[25]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_10_fu_530_p4[17]),
        .I4(trunc_ln674_2_reg_936[4]),
        .O(\lshr_ln674_4_reg_1010[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[3]_i_2 
       (.I0(tmp_10_fu_530_p4[4]),
        .I1(tmp_10_fu_530_p4[20]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_10_fu_530_p4[12]),
        .I4(trunc_ln674_2_reg_936[4]),
        .I5(tmp_10_fu_530_p4[28]),
        .O(\lshr_ln674_4_reg_1010[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[3]_i_3 
       (.I0(tmp_10_fu_530_p4[10]),
        .I1(tmp_10_fu_530_p4[26]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_10_fu_530_p4[18]),
        .I4(trunc_ln674_2_reg_936[4]),
        .O(\lshr_ln674_4_reg_1010[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAF5554540A000)) 
    \lshr_ln674_4_reg_1010[4]_i_1 
       (.I0(icmp_ln674_1_reg_929),
        .I1(tmp_10_fu_530_p4[3]),
        .I2(trunc_ln674_2_reg_936[4]),
        .I3(tmp_10_fu_530_p4[19]),
        .I4(trunc_ln674_2_reg_936[3]),
        .I5(\lshr_ln674_4_reg_1010[4]_i_2_n_0 ),
        .O(\lshr_ln674_4_reg_1010[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_4_reg_1010[4]_i_2 
       (.I0(tmp_10_fu_530_p4[11]),
        .I1(trunc_ln674_2_reg_936[4]),
        .I2(tmp_10_fu_530_p4[27]),
        .O(\lshr_ln674_4_reg_1010[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[5]_i_2 
       (.I0(tmp_10_fu_530_p4[2]),
        .I1(tmp_10_fu_530_p4[18]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_10_fu_530_p4[10]),
        .I4(trunc_ln674_2_reg_936[4]),
        .I5(tmp_10_fu_530_p4[26]),
        .O(\lshr_ln674_4_reg_1010[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[5]_i_3 
       (.I0(tmp_10_fu_530_p4[12]),
        .I1(tmp_10_fu_530_p4[28]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_10_fu_530_p4[20]),
        .I4(trunc_ln674_2_reg_936[4]),
        .O(\lshr_ln674_4_reg_1010[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[6]_i_2 
       (.I0(tmp_10_fu_530_p4[1]),
        .I1(tmp_10_fu_530_p4[17]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_10_fu_530_p4[9]),
        .I4(trunc_ln674_2_reg_936[4]),
        .I5(tmp_10_fu_530_p4[25]),
        .O(\lshr_ln674_4_reg_1010[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[6]_i_3 
       (.I0(tmp_10_fu_530_p4[13]),
        .I1(tmp_10_fu_530_p4[29]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_10_fu_530_p4[21]),
        .I4(trunc_ln674_2_reg_936[4]),
        .O(\lshr_ln674_4_reg_1010[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \lshr_ln674_4_reg_1010[7]_i_1 
       (.I0(internal_empty_n_reg),
        .I1(icmp_ln251_reg_909_pp0_iter1_reg),
        .I2(icmp_ln276_reg_925),
        .I3(trunc_ln674_2_reg_936[5]),
        .O(\lshr_ln674_4_reg_1010[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \lshr_ln674_4_reg_1010[7]_i_2 
       (.I0(internal_empty_n_reg),
        .I1(icmp_ln251_reg_909_pp0_iter1_reg),
        .I2(icmp_ln276_reg_925),
        .O(lshr_ln674_4_reg_10100));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[7]_i_4 
       (.I0(tmp_10_fu_530_p4[0]),
        .I1(tmp_10_fu_530_p4[16]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_10_fu_530_p4[8]),
        .I4(trunc_ln674_2_reg_936[4]),
        .I5(tmp_10_fu_530_p4[24]),
        .O(\lshr_ln674_4_reg_1010[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_4_reg_1010[7]_i_5 
       (.I0(tmp_10_fu_530_p4[14]),
        .I1(tmp_10_fu_530_p4[30]),
        .I2(trunc_ln674_2_reg_936[3]),
        .I3(tmp_10_fu_530_p4[22]),
        .I4(trunc_ln674_2_reg_936[4]),
        .O(\lshr_ln674_4_reg_1010[7]_i_5_n_0 ));
  FDRE \lshr_ln674_4_reg_1010_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(\lshr_ln674_4_reg_1010[0]_i_1_n_0 ),
        .Q(lshr_ln674_4_reg_1010[0]),
        .R(\lshr_ln674_4_reg_1010[7]_i_1_n_0 ));
  FDRE \lshr_ln674_4_reg_1010_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(\lshr_ln674_4_reg_1010_reg[1]_i_1_n_0 ),
        .Q(lshr_ln674_4_reg_1010[1]),
        .R(\lshr_ln674_4_reg_1010[7]_i_1_n_0 ));
  MUXF7 \lshr_ln674_4_reg_1010_reg[1]_i_1 
       (.I0(\lshr_ln674_4_reg_1010[1]_i_2_n_0 ),
        .I1(\lshr_ln674_4_reg_1010[1]_i_3_n_0 ),
        .O(\lshr_ln674_4_reg_1010_reg[1]_i_1_n_0 ),
        .S(icmp_ln674_1_reg_929));
  FDRE \lshr_ln674_4_reg_1010_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(\lshr_ln674_4_reg_1010_reg[2]_i_1_n_0 ),
        .Q(lshr_ln674_4_reg_1010[2]),
        .R(\lshr_ln674_4_reg_1010[7]_i_1_n_0 ));
  MUXF7 \lshr_ln674_4_reg_1010_reg[2]_i_1 
       (.I0(\lshr_ln674_4_reg_1010[2]_i_2_n_0 ),
        .I1(\lshr_ln674_4_reg_1010[2]_i_3_n_0 ),
        .O(\lshr_ln674_4_reg_1010_reg[2]_i_1_n_0 ),
        .S(icmp_ln674_1_reg_929));
  FDRE \lshr_ln674_4_reg_1010_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(\lshr_ln674_4_reg_1010_reg[3]_i_1_n_0 ),
        .Q(lshr_ln674_4_reg_1010[3]),
        .R(\lshr_ln674_4_reg_1010[7]_i_1_n_0 ));
  MUXF7 \lshr_ln674_4_reg_1010_reg[3]_i_1 
       (.I0(\lshr_ln674_4_reg_1010[3]_i_2_n_0 ),
        .I1(\lshr_ln674_4_reg_1010[3]_i_3_n_0 ),
        .O(\lshr_ln674_4_reg_1010_reg[3]_i_1_n_0 ),
        .S(icmp_ln674_1_reg_929));
  FDRE \lshr_ln674_4_reg_1010_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(\lshr_ln674_4_reg_1010[4]_i_1_n_0 ),
        .Q(lshr_ln674_4_reg_1010[4]),
        .R(\lshr_ln674_4_reg_1010[7]_i_1_n_0 ));
  FDRE \lshr_ln674_4_reg_1010_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(\lshr_ln674_4_reg_1010_reg[5]_i_1_n_0 ),
        .Q(lshr_ln674_4_reg_1010[5]),
        .R(\lshr_ln674_4_reg_1010[7]_i_1_n_0 ));
  MUXF7 \lshr_ln674_4_reg_1010_reg[5]_i_1 
       (.I0(\lshr_ln674_4_reg_1010[5]_i_2_n_0 ),
        .I1(\lshr_ln674_4_reg_1010[5]_i_3_n_0 ),
        .O(\lshr_ln674_4_reg_1010_reg[5]_i_1_n_0 ),
        .S(icmp_ln674_1_reg_929));
  FDRE \lshr_ln674_4_reg_1010_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(\lshr_ln674_4_reg_1010_reg[6]_i_1_n_0 ),
        .Q(lshr_ln674_4_reg_1010[6]),
        .R(\lshr_ln674_4_reg_1010[7]_i_1_n_0 ));
  MUXF7 \lshr_ln674_4_reg_1010_reg[6]_i_1 
       (.I0(\lshr_ln674_4_reg_1010[6]_i_2_n_0 ),
        .I1(\lshr_ln674_4_reg_1010[6]_i_3_n_0 ),
        .O(\lshr_ln674_4_reg_1010_reg[6]_i_1_n_0 ),
        .S(icmp_ln674_1_reg_929));
  FDRE \lshr_ln674_4_reg_1010_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(\lshr_ln674_4_reg_1010_reg[7]_i_3_n_0 ),
        .Q(lshr_ln674_4_reg_1010[7]),
        .R(\lshr_ln674_4_reg_1010[7]_i_1_n_0 ));
  MUXF7 \lshr_ln674_4_reg_1010_reg[7]_i_3 
       (.I0(\lshr_ln674_4_reg_1010[7]_i_4_n_0 ),
        .I1(\lshr_ln674_4_reg_1010[7]_i_5_n_0 ),
        .O(\lshr_ln674_4_reg_1010_reg[7]_i_3_n_0 ),
        .S(icmp_ln674_1_reg_929));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1020[0]_i_1 
       (.I0(tmp_10_fu_530_p4[7]),
        .I1(tmp_10_fu_530_p4[23]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_10_fu_530_p4[15]),
        .I4(trunc_ln674_reg_967[4]),
        .I5(tmp_10_fu_530_p4[31]),
        .O(\lshr_ln674_reg_1020[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1020[1]_i_2 
       (.I0(tmp_10_fu_530_p4[6]),
        .I1(tmp_10_fu_530_p4[22]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_10_fu_530_p4[14]),
        .I4(trunc_ln674_reg_967[4]),
        .I5(tmp_10_fu_530_p4[30]),
        .O(\lshr_ln674_reg_1020[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_reg_1020[1]_i_3 
       (.I0(tmp_10_fu_530_p4[8]),
        .I1(tmp_10_fu_530_p4[24]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_10_fu_530_p4[16]),
        .I4(trunc_ln674_reg_967[4]),
        .O(\lshr_ln674_reg_1020[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1020[2]_i_2 
       (.I0(tmp_10_fu_530_p4[5]),
        .I1(tmp_10_fu_530_p4[21]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_10_fu_530_p4[13]),
        .I4(trunc_ln674_reg_967[4]),
        .I5(tmp_10_fu_530_p4[29]),
        .O(\lshr_ln674_reg_1020[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_reg_1020[2]_i_3 
       (.I0(tmp_10_fu_530_p4[9]),
        .I1(tmp_10_fu_530_p4[25]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_10_fu_530_p4[17]),
        .I4(trunc_ln674_reg_967[4]),
        .O(\lshr_ln674_reg_1020[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1020[3]_i_2 
       (.I0(tmp_10_fu_530_p4[4]),
        .I1(tmp_10_fu_530_p4[20]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_10_fu_530_p4[12]),
        .I4(trunc_ln674_reg_967[4]),
        .I5(tmp_10_fu_530_p4[28]),
        .O(\lshr_ln674_reg_1020[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_reg_1020[3]_i_3 
       (.I0(tmp_10_fu_530_p4[10]),
        .I1(tmp_10_fu_530_p4[26]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_10_fu_530_p4[18]),
        .I4(trunc_ln674_reg_967[4]),
        .O(\lshr_ln674_reg_1020[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAF5554540A000)) 
    \lshr_ln674_reg_1020[4]_i_1 
       (.I0(icmp_ln674_reg_960),
        .I1(tmp_10_fu_530_p4[3]),
        .I2(trunc_ln674_reg_967[4]),
        .I3(tmp_10_fu_530_p4[19]),
        .I4(trunc_ln414_reg_991),
        .I5(\lshr_ln674_reg_1020[4]_i_2_n_0 ),
        .O(\lshr_ln674_reg_1020[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_reg_1020[4]_i_2 
       (.I0(tmp_10_fu_530_p4[11]),
        .I1(trunc_ln674_reg_967[4]),
        .I2(tmp_10_fu_530_p4[27]),
        .O(\lshr_ln674_reg_1020[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1020[5]_i_2 
       (.I0(tmp_10_fu_530_p4[2]),
        .I1(tmp_10_fu_530_p4[18]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_10_fu_530_p4[10]),
        .I4(trunc_ln674_reg_967[4]),
        .I5(tmp_10_fu_530_p4[26]),
        .O(\lshr_ln674_reg_1020[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_reg_1020[5]_i_3 
       (.I0(tmp_10_fu_530_p4[12]),
        .I1(tmp_10_fu_530_p4[28]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_10_fu_530_p4[20]),
        .I4(trunc_ln674_reg_967[4]),
        .O(\lshr_ln674_reg_1020[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1020[6]_i_2 
       (.I0(tmp_10_fu_530_p4[1]),
        .I1(tmp_10_fu_530_p4[17]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_10_fu_530_p4[9]),
        .I4(trunc_ln674_reg_967[4]),
        .I5(tmp_10_fu_530_p4[25]),
        .O(\lshr_ln674_reg_1020[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_reg_1020[6]_i_3 
       (.I0(tmp_10_fu_530_p4[13]),
        .I1(tmp_10_fu_530_p4[29]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_10_fu_530_p4[21]),
        .I4(trunc_ln674_reg_967[4]),
        .O(\lshr_ln674_reg_1020[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \lshr_ln674_reg_1020[7]_i_1 
       (.I0(\icmp_ln277_reg_950_reg_n_0_[0] ),
        .I1(internal_empty_n_reg),
        .I2(icmp_ln276_reg_925),
        .I3(icmp_ln251_reg_909_pp0_iter1_reg),
        .I4(trunc_ln674_reg_967[5]),
        .O(\lshr_ln674_reg_1020[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1020[7]_i_3 
       (.I0(tmp_10_fu_530_p4[0]),
        .I1(tmp_10_fu_530_p4[16]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_10_fu_530_p4[8]),
        .I4(trunc_ln674_reg_967[4]),
        .I5(tmp_10_fu_530_p4[24]),
        .O(\lshr_ln674_reg_1020[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \lshr_ln674_reg_1020[7]_i_4 
       (.I0(tmp_10_fu_530_p4[14]),
        .I1(tmp_10_fu_530_p4[30]),
        .I2(trunc_ln414_reg_991),
        .I3(tmp_10_fu_530_p4[22]),
        .I4(trunc_ln674_reg_967[4]),
        .O(\lshr_ln674_reg_1020[7]_i_4_n_0 ));
  FDRE \lshr_ln674_reg_1020_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\lshr_ln674_reg_1020[0]_i_1_n_0 ),
        .Q(lshr_ln674_reg_1020[0]),
        .R(\lshr_ln674_reg_1020[7]_i_1_n_0 ));
  FDRE \lshr_ln674_reg_1020_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\lshr_ln674_reg_1020_reg[1]_i_1_n_0 ),
        .Q(lshr_ln674_reg_1020[1]),
        .R(\lshr_ln674_reg_1020[7]_i_1_n_0 ));
  MUXF7 \lshr_ln674_reg_1020_reg[1]_i_1 
       (.I0(\lshr_ln674_reg_1020[1]_i_2_n_0 ),
        .I1(\lshr_ln674_reg_1020[1]_i_3_n_0 ),
        .O(\lshr_ln674_reg_1020_reg[1]_i_1_n_0 ),
        .S(icmp_ln674_reg_960));
  FDRE \lshr_ln674_reg_1020_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\lshr_ln674_reg_1020_reg[2]_i_1_n_0 ),
        .Q(lshr_ln674_reg_1020[2]),
        .R(\lshr_ln674_reg_1020[7]_i_1_n_0 ));
  MUXF7 \lshr_ln674_reg_1020_reg[2]_i_1 
       (.I0(\lshr_ln674_reg_1020[2]_i_2_n_0 ),
        .I1(\lshr_ln674_reg_1020[2]_i_3_n_0 ),
        .O(\lshr_ln674_reg_1020_reg[2]_i_1_n_0 ),
        .S(icmp_ln674_reg_960));
  FDRE \lshr_ln674_reg_1020_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\lshr_ln674_reg_1020_reg[3]_i_1_n_0 ),
        .Q(lshr_ln674_reg_1020[3]),
        .R(\lshr_ln674_reg_1020[7]_i_1_n_0 ));
  MUXF7 \lshr_ln674_reg_1020_reg[3]_i_1 
       (.I0(\lshr_ln674_reg_1020[3]_i_2_n_0 ),
        .I1(\lshr_ln674_reg_1020[3]_i_3_n_0 ),
        .O(\lshr_ln674_reg_1020_reg[3]_i_1_n_0 ),
        .S(icmp_ln674_reg_960));
  FDRE \lshr_ln674_reg_1020_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\lshr_ln674_reg_1020[4]_i_1_n_0 ),
        .Q(lshr_ln674_reg_1020[4]),
        .R(\lshr_ln674_reg_1020[7]_i_1_n_0 ));
  FDRE \lshr_ln674_reg_1020_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\lshr_ln674_reg_1020_reg[5]_i_1_n_0 ),
        .Q(lshr_ln674_reg_1020[5]),
        .R(\lshr_ln674_reg_1020[7]_i_1_n_0 ));
  MUXF7 \lshr_ln674_reg_1020_reg[5]_i_1 
       (.I0(\lshr_ln674_reg_1020[5]_i_2_n_0 ),
        .I1(\lshr_ln674_reg_1020[5]_i_3_n_0 ),
        .O(\lshr_ln674_reg_1020_reg[5]_i_1_n_0 ),
        .S(icmp_ln674_reg_960));
  FDRE \lshr_ln674_reg_1020_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\lshr_ln674_reg_1020_reg[6]_i_1_n_0 ),
        .Q(lshr_ln674_reg_1020[6]),
        .R(\lshr_ln674_reg_1020[7]_i_1_n_0 ));
  MUXF7 \lshr_ln674_reg_1020_reg[6]_i_1 
       (.I0(\lshr_ln674_reg_1020[6]_i_2_n_0 ),
        .I1(\lshr_ln674_reg_1020[6]_i_3_n_0 ),
        .O(\lshr_ln674_reg_1020_reg[6]_i_1_n_0 ),
        .S(icmp_ln674_reg_960));
  FDRE \lshr_ln674_reg_1020_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\lshr_ln674_reg_1020_reg[7]_i_2_n_0 ),
        .Q(lshr_ln674_reg_1020[7]),
        .R(\lshr_ln674_reg_1020[7]_i_1_n_0 ));
  MUXF7 \lshr_ln674_reg_1020_reg[7]_i_2 
       (.I0(\lshr_ln674_reg_1020[7]_i_3_n_0 ),
        .I1(\lshr_ln674_reg_1020[7]_i_4_n_0 ),
        .O(\lshr_ln674_reg_1020_reg[7]_i_2_n_0 ),
        .S(icmp_ln674_reg_960));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[1]_i_2 
       (.I0(icmp_ln280_reg_974),
        .I1(icmp_ln251_reg_909_pp0_iter1_reg),
        .I2(icmp_ln276_reg_925),
        .O(\icmp_ln280_reg_974_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \mOutPtr[1]_i_2__2 
       (.I0(icmp_ln251_reg_909_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(Q[2]),
        .I3(internal_empty_n_reg),
        .I4(in_mat_data_full_n),
        .O(\icmp_ln251_reg_909_pp0_iter3_reg_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_mul_32s_32s_32_2_1_23 mul_32s_32s_32_2_1_U23
       (.D({\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 ,mul_32s_32s_32_2_1_U23_n_16,mul_32s_32s_32_2_1_U23_n_17,mul_32s_32s_32_2_1_U23_n_18,mul_32s_32s_32_2_1_U23_n_19,mul_32s_32s_32_2_1_U23_n_20,mul_32s_32s_32_2_1_U23_n_21,mul_32s_32s_32_2_1_U23_n_22,mul_32s_32s_32_2_1_U23_n_23,mul_32s_32s_32_2_1_U23_n_24,mul_32s_32s_32_2_1_U23_n_25,mul_32s_32s_32_2_1_U23_n_26,mul_32s_32s_32_2_1_U23_n_27,mul_32s_32s_32_2_1_U23_n_28,mul_32s_32s_32_2_1_U23_n_29,mul_32s_32s_32_2_1_U23_n_30,mul_32s_32s_32_2_1_U23_n_31}),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg(p_reg));
  LUT5 #(
    .INIT(32'h00002000)) 
    \p_Val2_s_fu_114[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(internal_empty_n_reg),
        .I2(icmp_ln276_reg_925),
        .I3(icmp_ln251_reg_909_pp0_iter1_reg),
        .I4(icmp_ln280_reg_974),
        .O(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \p_Val2_s_fu_114[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(internal_empty_n_reg),
        .I2(icmp_ln276_reg_925),
        .I3(icmp_ln251_reg_909_pp0_iter1_reg),
        .O(p_Val2_s_fu_1140));
  FDRE \p_Val2_s_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[0]_0 ),
        .Q(tmp_10_fu_530_p4[31]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[10]_0 ),
        .Q(tmp_10_fu_530_p4[21]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[11]_0 ),
        .Q(tmp_10_fu_530_p4[20]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[12]_0 ),
        .Q(tmp_10_fu_530_p4[19]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[13]_0 ),
        .Q(tmp_10_fu_530_p4[18]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[14]_0 ),
        .Q(tmp_10_fu_530_p4[17]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[15]_0 ),
        .Q(tmp_10_fu_530_p4[16]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[16]_0 ),
        .Q(tmp_10_fu_530_p4[15]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[17]_0 ),
        .Q(tmp_10_fu_530_p4[14]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[18] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[18]_0 ),
        .Q(tmp_10_fu_530_p4[13]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[19] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[19]_0 ),
        .Q(tmp_10_fu_530_p4[12]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[1]_0 ),
        .Q(tmp_10_fu_530_p4[30]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[20] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[20]_0 ),
        .Q(tmp_10_fu_530_p4[11]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[21]_0 ),
        .Q(tmp_10_fu_530_p4[10]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[22] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[22]_0 ),
        .Q(tmp_10_fu_530_p4[9]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[23] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[23]_0 ),
        .Q(tmp_10_fu_530_p4[8]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[24] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[24]_0 ),
        .Q(tmp_10_fu_530_p4[7]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[25] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[25]_0 ),
        .Q(tmp_10_fu_530_p4[6]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[26] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[26]_0 ),
        .Q(tmp_10_fu_530_p4[5]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[27] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[27]_0 ),
        .Q(tmp_10_fu_530_p4[4]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[28] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[28]_0 ),
        .Q(tmp_10_fu_530_p4[3]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[29] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[29]_0 ),
        .Q(tmp_10_fu_530_p4[2]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[2]_0 ),
        .Q(tmp_10_fu_530_p4[29]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[30] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[30]_0 ),
        .Q(tmp_10_fu_530_p4[1]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[31] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[31]_0 ),
        .Q(tmp_10_fu_530_p4[0]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[3]_0 ),
        .Q(tmp_10_fu_530_p4[28]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[4]_0 ),
        .Q(tmp_10_fu_530_p4[27]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[5]_0 ),
        .Q(tmp_10_fu_530_p4[26]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[6]_0 ),
        .Q(tmp_10_fu_530_p4[25]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[7]_0 ),
        .Q(tmp_10_fu_530_p4[24]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[8]_0 ),
        .Q(tmp_10_fu_530_p4[23]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  FDRE \p_Val2_s_fu_114_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\p_Val2_s_fu_114_reg[9]_0 ),
        .Q(tmp_10_fu_530_p4[22]),
        .R(\p_Val2_s_fu_114[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00007F00)) 
    \r_V_reg_171[7]_i_1 
       (.I0(icmp_ln276_reg_925),
        .I1(icmp_ln251_reg_909_pp0_iter1_reg),
        .I2(icmp_ln280_reg_974),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(internal_empty_n_reg),
        .O(\r_V_reg_171[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \r_V_reg_171[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(internal_empty_n_reg),
        .O(p_26_in));
  FDRE \r_V_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\p_Val2_s_fu_114_reg[0]_0 ),
        .Q(r_V_reg_171[0]),
        .R(\r_V_reg_171[7]_i_1_n_0 ));
  FDRE \r_V_reg_171_reg[1] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\p_Val2_s_fu_114_reg[1]_0 ),
        .Q(r_V_reg_171[1]),
        .R(\r_V_reg_171[7]_i_1_n_0 ));
  FDRE \r_V_reg_171_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\p_Val2_s_fu_114_reg[2]_0 ),
        .Q(r_V_reg_171[2]),
        .R(\r_V_reg_171[7]_i_1_n_0 ));
  FDRE \r_V_reg_171_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\p_Val2_s_fu_114_reg[3]_0 ),
        .Q(r_V_reg_171[3]),
        .R(\r_V_reg_171[7]_i_1_n_0 ));
  FDRE \r_V_reg_171_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\p_Val2_s_fu_114_reg[4]_0 ),
        .Q(r_V_reg_171[4]),
        .R(\r_V_reg_171[7]_i_1_n_0 ));
  FDRE \r_V_reg_171_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\p_Val2_s_fu_114_reg[5]_0 ),
        .Q(r_V_reg_171[5]),
        .R(\r_V_reg_171[7]_i_1_n_0 ));
  FDRE \r_V_reg_171_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\p_Val2_s_fu_114_reg[6]_0 ),
        .Q(r_V_reg_171[6]),
        .R(\r_V_reg_171[7]_i_1_n_0 ));
  FDRE \r_V_reg_171_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\p_Val2_s_fu_114_reg[7]_0 ),
        .Q(r_V_reg_171[7]),
        .R(\r_V_reg_171[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[0]_i_1 
       (.I0(sub_ln233_fu_250_p2[5]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[5]),
        .O(sext_ln233_fu_298_p1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_879[0]_i_4 
       (.I0(in_size_bits_fu_231_p2[5]),
        .O(\sext_ln233_reg_879[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_879[0]_i_5 
       (.I0(in_size_bits_fu_231_p2[3]),
        .O(\sext_ln233_reg_879[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_879[0]_i_6 
       (.I0(in_size_bits_fu_231_p2[4]),
        .O(\sext_ln233_reg_879[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_879[0]_i_7 
       (.I0(in_size_bits_fu_231_p2[4]),
        .O(\sext_ln233_reg_879[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_879[0]_i_8 
       (.I0(in_size_bits_fu_231_p2[3]),
        .O(\sext_ln233_reg_879[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[10]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[10]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[15]),
        .O(sext_ln233_fu_298_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[11]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[11]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[16]),
        .O(sext_ln233_fu_298_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[12]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[12]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[17]),
        .O(sext_ln233_fu_298_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[13]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[13]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[18]),
        .O(sext_ln233_fu_298_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[14]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[14]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[19]),
        .O(sext_ln233_fu_298_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[15]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[15]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[20]),
        .O(sext_ln233_fu_298_p1[15]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[16]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[16]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[21]),
        .O(sext_ln233_fu_298_p1[16]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[17]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[17]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[22]),
        .O(sext_ln233_fu_298_p1[17]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[18]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[18]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[23]),
        .O(sext_ln233_fu_298_p1[18]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[19]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[19]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[24]),
        .O(sext_ln233_fu_298_p1[19]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[1]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[1]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[6]),
        .O(sext_ln233_fu_298_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[20]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[20]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[25]),
        .O(sext_ln233_fu_298_p1[20]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[21]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[21]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[26]),
        .O(sext_ln233_fu_298_p1[21]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[22]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[22]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[27]),
        .O(sext_ln233_fu_298_p1[22]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[23]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[23]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[28]),
        .O(sext_ln233_fu_298_p1[23]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[24]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[24]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[29]),
        .O(sext_ln233_fu_298_p1[24]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[25]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[25]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[30]),
        .O(sext_ln233_fu_298_p1[25]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sext_ln233_reg_879[26]_i_1 
       (.I0(add_ln233_fu_236_p2[31]),
        .I1(sub_ln233_1_fu_270_p2[26]),
        .O(sext_ln233_fu_298_p1[26]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sext_ln233_reg_879[27]_i_1 
       (.I0(add_ln233_fu_236_p2[31]),
        .I1(ddr_read_cycles_fu_290_p30_carry__5_n_1),
        .O(sext_ln233_fu_298_p1[27]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[2]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[2]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[7]),
        .O(sext_ln233_fu_298_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[3]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[3]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[8]),
        .O(sext_ln233_fu_298_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[4]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[4]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[9]),
        .O(sext_ln233_fu_298_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[5]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[5]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[10]),
        .O(sext_ln233_fu_298_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[6]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[6]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[11]),
        .O(sext_ln233_fu_298_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[7]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[7]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[12]),
        .O(sext_ln233_fu_298_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[8]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[8]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[13]),
        .O(sext_ln233_fu_298_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln233_reg_879[9]_i_1 
       (.I0(sub_ln233_1_fu_270_p2[9]),
        .I1(add_ln233_fu_236_p2[31]),
        .I2(add_ln233_fu_236_p2[14]),
        .O(sext_ln233_fu_298_p1[9]));
  FDRE \sext_ln233_reg_879_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[0]),
        .Q(sext_ln233_reg_879[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sext_ln233_reg_879_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sext_ln233_reg_879_reg[0]_i_2_n_0 ,\sext_ln233_reg_879_reg[0]_i_2_n_1 ,\sext_ln233_reg_879_reg[0]_i_2_n_2 ,\sext_ln233_reg_879_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sext_ln233_reg_879[0]_i_4_n_0 ,1'b0,\sext_ln233_reg_879[0]_i_5_n_0 ,1'b0}),
        .O({sub_ln233_fu_250_p2[5],\NLW_sext_ln233_reg_879_reg[0]_i_2_O_UNCONNECTED [2:0]}),
        .S({in_size_bits_fu_231_p2[5],\sext_ln233_reg_879[0]_i_6_n_0 ,in_size_bits_fu_231_p2[3],1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sext_ln233_reg_879_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\sext_ln233_reg_879_reg[0]_i_3_n_0 ,\sext_ln233_reg_879_reg[0]_i_3_n_1 ,\sext_ln233_reg_879_reg[0]_i_3_n_2 ,\sext_ln233_reg_879_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,in_size_bits_fu_231_p2[4:3],1'b0}),
        .O({add_ln233_fu_236_p2[5],\NLW_sext_ln233_reg_879_reg[0]_i_3_O_UNCONNECTED [2:0]}),
        .S({in_size_bits_fu_231_p2[5],\sext_ln233_reg_879[0]_i_7_n_0 ,\sext_ln233_reg_879[0]_i_8_n_0 ,1'b1}));
  FDRE \sext_ln233_reg_879_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[10]),
        .Q(sext_ln233_reg_879[10]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[11]),
        .Q(sext_ln233_reg_879[11]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[12]),
        .Q(sext_ln233_reg_879[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sext_ln233_reg_879_reg[12]_i_2 
       (.CI(\sext_ln233_reg_879_reg[8]_i_2_n_0 ),
        .CO({\sext_ln233_reg_879_reg[12]_i_2_n_0 ,\sext_ln233_reg_879_reg[12]_i_2_n_1 ,\sext_ln233_reg_879_reg[12]_i_2_n_2 ,\sext_ln233_reg_879_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln233_fu_236_p2[17:14]),
        .S(in_size_bits_fu_231_p2[17:14]));
  FDRE \sext_ln233_reg_879_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[13]),
        .Q(sext_ln233_reg_879[13]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[14]),
        .Q(sext_ln233_reg_879[14]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[15]),
        .Q(sext_ln233_reg_879[15]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[16]),
        .Q(sext_ln233_reg_879[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sext_ln233_reg_879_reg[16]_i_2 
       (.CI(\sext_ln233_reg_879_reg[12]_i_2_n_0 ),
        .CO({\sext_ln233_reg_879_reg[16]_i_2_n_0 ,\sext_ln233_reg_879_reg[16]_i_2_n_1 ,\sext_ln233_reg_879_reg[16]_i_2_n_2 ,\sext_ln233_reg_879_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln233_fu_236_p2[21:18]),
        .S(in_size_bits_fu_231_p2[21:18]));
  FDRE \sext_ln233_reg_879_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[17]),
        .Q(sext_ln233_reg_879[17]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[18]),
        .Q(sext_ln233_reg_879[18]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[19]),
        .Q(sext_ln233_reg_879[19]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[1]),
        .Q(sext_ln233_reg_879[1]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[20]),
        .Q(sext_ln233_reg_879[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sext_ln233_reg_879_reg[20]_i_2 
       (.CI(\sext_ln233_reg_879_reg[16]_i_2_n_0 ),
        .CO({\sext_ln233_reg_879_reg[20]_i_2_n_0 ,\sext_ln233_reg_879_reg[20]_i_2_n_1 ,\sext_ln233_reg_879_reg[20]_i_2_n_2 ,\sext_ln233_reg_879_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln233_fu_236_p2[25:22]),
        .S(in_size_bits_fu_231_p2[25:22]));
  FDRE \sext_ln233_reg_879_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[21]),
        .Q(sext_ln233_reg_879[21]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[22]),
        .Q(sext_ln233_reg_879[22]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[23]),
        .Q(sext_ln233_reg_879[23]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[24]),
        .Q(sext_ln233_reg_879[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sext_ln233_reg_879_reg[24]_i_2 
       (.CI(\sext_ln233_reg_879_reg[20]_i_2_n_0 ),
        .CO({\sext_ln233_reg_879_reg[24]_i_2_n_0 ,\sext_ln233_reg_879_reg[24]_i_2_n_1 ,\sext_ln233_reg_879_reg[24]_i_2_n_2 ,\sext_ln233_reg_879_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln233_fu_236_p2[29:26]),
        .S(in_size_bits_fu_231_p2[29:26]));
  FDRE \sext_ln233_reg_879_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[25]),
        .Q(sext_ln233_reg_879[25]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[26]),
        .Q(sext_ln233_reg_879[26]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[27]),
        .Q(sext_ln233_reg_879[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sext_ln233_reg_879_reg[27]_i_2 
       (.CI(\sext_ln233_reg_879_reg[24]_i_2_n_0 ),
        .CO({\NLW_sext_ln233_reg_879_reg[27]_i_2_CO_UNCONNECTED [3:1],\sext_ln233_reg_879_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sext_ln233_reg_879_reg[27]_i_2_O_UNCONNECTED [3:2],add_ln233_fu_236_p2[31:30]}),
        .S({1'b0,1'b0,in_size_bits_fu_231_p2[31:30]}));
  FDRE \sext_ln233_reg_879_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[2]),
        .Q(sext_ln233_reg_879[2]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[3]),
        .Q(sext_ln233_reg_879[3]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[4]),
        .Q(sext_ln233_reg_879[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sext_ln233_reg_879_reg[4]_i_2 
       (.CI(\sext_ln233_reg_879_reg[0]_i_3_n_0 ),
        .CO({\sext_ln233_reg_879_reg[4]_i_2_n_0 ,\sext_ln233_reg_879_reg[4]_i_2_n_1 ,\sext_ln233_reg_879_reg[4]_i_2_n_2 ,\sext_ln233_reg_879_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln233_fu_236_p2[9:6]),
        .S(in_size_bits_fu_231_p2[9:6]));
  FDRE \sext_ln233_reg_879_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[5]),
        .Q(sext_ln233_reg_879[5]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[6]),
        .Q(sext_ln233_reg_879[6]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[7]),
        .Q(sext_ln233_reg_879[7]),
        .R(1'b0));
  FDRE \sext_ln233_reg_879_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[8]),
        .Q(sext_ln233_reg_879[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sext_ln233_reg_879_reg[8]_i_2 
       (.CI(\sext_ln233_reg_879_reg[4]_i_2_n_0 ),
        .CO({\sext_ln233_reg_879_reg[8]_i_2_n_0 ,\sext_ln233_reg_879_reg[8]_i_2_n_1 ,\sext_ln233_reg_879_reg[8]_i_2_n_2 ,\sext_ln233_reg_879_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln233_fu_236_p2[13:10]),
        .S(in_size_bits_fu_231_p2[13:10]));
  FDRE \sext_ln233_reg_879_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sext_ln233_fu_298_p1[9]),
        .Q(sext_ln233_reg_879[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[0]_i_1 
       (.I0(cols_loc_read_reg_857[0]),
        .O(sub13_i_i_fu_327_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[12]_i_2 
       (.I0(cols_loc_read_reg_857[12]),
        .O(\sub13_i_i_reg_899[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[12]_i_3 
       (.I0(cols_loc_read_reg_857[11]),
        .O(\sub13_i_i_reg_899[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[12]_i_4 
       (.I0(cols_loc_read_reg_857[10]),
        .O(\sub13_i_i_reg_899[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[12]_i_5 
       (.I0(cols_loc_read_reg_857[9]),
        .O(\sub13_i_i_reg_899[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[16]_i_2 
       (.I0(cols_loc_read_reg_857[16]),
        .O(\sub13_i_i_reg_899[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[16]_i_3 
       (.I0(cols_loc_read_reg_857[15]),
        .O(\sub13_i_i_reg_899[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[16]_i_4 
       (.I0(cols_loc_read_reg_857[14]),
        .O(\sub13_i_i_reg_899[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[16]_i_5 
       (.I0(cols_loc_read_reg_857[13]),
        .O(\sub13_i_i_reg_899[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[20]_i_2 
       (.I0(cols_loc_read_reg_857[20]),
        .O(\sub13_i_i_reg_899[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[20]_i_3 
       (.I0(cols_loc_read_reg_857[19]),
        .O(\sub13_i_i_reg_899[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[20]_i_4 
       (.I0(cols_loc_read_reg_857[18]),
        .O(\sub13_i_i_reg_899[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[20]_i_5 
       (.I0(cols_loc_read_reg_857[17]),
        .O(\sub13_i_i_reg_899[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[24]_i_2 
       (.I0(cols_loc_read_reg_857[24]),
        .O(\sub13_i_i_reg_899[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[24]_i_3 
       (.I0(cols_loc_read_reg_857[23]),
        .O(\sub13_i_i_reg_899[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[24]_i_4 
       (.I0(cols_loc_read_reg_857[22]),
        .O(\sub13_i_i_reg_899[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[24]_i_5 
       (.I0(cols_loc_read_reg_857[21]),
        .O(\sub13_i_i_reg_899[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[28]_i_2 
       (.I0(cols_loc_read_reg_857[28]),
        .O(\sub13_i_i_reg_899[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[28]_i_3 
       (.I0(cols_loc_read_reg_857[27]),
        .O(\sub13_i_i_reg_899[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[28]_i_4 
       (.I0(cols_loc_read_reg_857[26]),
        .O(\sub13_i_i_reg_899[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[28]_i_5 
       (.I0(cols_loc_read_reg_857[25]),
        .O(\sub13_i_i_reg_899[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[31]_i_2 
       (.I0(cols_loc_read_reg_857[31]),
        .O(\sub13_i_i_reg_899[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[31]_i_3 
       (.I0(cols_loc_read_reg_857[30]),
        .O(\sub13_i_i_reg_899[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[31]_i_4 
       (.I0(cols_loc_read_reg_857[29]),
        .O(\sub13_i_i_reg_899[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[4]_i_2 
       (.I0(cols_loc_read_reg_857[4]),
        .O(\sub13_i_i_reg_899[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[4]_i_3 
       (.I0(cols_loc_read_reg_857[3]),
        .O(\sub13_i_i_reg_899[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[4]_i_4 
       (.I0(cols_loc_read_reg_857[2]),
        .O(\sub13_i_i_reg_899[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[4]_i_5 
       (.I0(cols_loc_read_reg_857[1]),
        .O(\sub13_i_i_reg_899[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[8]_i_2 
       (.I0(cols_loc_read_reg_857[8]),
        .O(\sub13_i_i_reg_899[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[8]_i_3 
       (.I0(cols_loc_read_reg_857[7]),
        .O(\sub13_i_i_reg_899[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[8]_i_4 
       (.I0(cols_loc_read_reg_857[6]),
        .O(\sub13_i_i_reg_899[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_899[8]_i_5 
       (.I0(cols_loc_read_reg_857[5]),
        .O(\sub13_i_i_reg_899[8]_i_5_n_0 ));
  FDRE \sub13_i_i_reg_899_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[0]),
        .Q(sub13_i_i_reg_899[0]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[10]),
        .Q(sub13_i_i_reg_899[10]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[11]),
        .Q(sub13_i_i_reg_899[11]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[12]),
        .Q(sub13_i_i_reg_899[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_i_i_reg_899_reg[12]_i_1 
       (.CI(\sub13_i_i_reg_899_reg[8]_i_1_n_0 ),
        .CO({\sub13_i_i_reg_899_reg[12]_i_1_n_0 ,\sub13_i_i_reg_899_reg[12]_i_1_n_1 ,\sub13_i_i_reg_899_reg[12]_i_1_n_2 ,\sub13_i_i_reg_899_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_loc_read_reg_857[12:9]),
        .O(sub13_i_i_fu_327_p2[12:9]),
        .S({\sub13_i_i_reg_899[12]_i_2_n_0 ,\sub13_i_i_reg_899[12]_i_3_n_0 ,\sub13_i_i_reg_899[12]_i_4_n_0 ,\sub13_i_i_reg_899[12]_i_5_n_0 }));
  FDRE \sub13_i_i_reg_899_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[13]),
        .Q(sub13_i_i_reg_899[13]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[14]),
        .Q(sub13_i_i_reg_899[14]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[15]),
        .Q(sub13_i_i_reg_899[15]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[16]),
        .Q(sub13_i_i_reg_899[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_i_i_reg_899_reg[16]_i_1 
       (.CI(\sub13_i_i_reg_899_reg[12]_i_1_n_0 ),
        .CO({\sub13_i_i_reg_899_reg[16]_i_1_n_0 ,\sub13_i_i_reg_899_reg[16]_i_1_n_1 ,\sub13_i_i_reg_899_reg[16]_i_1_n_2 ,\sub13_i_i_reg_899_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_loc_read_reg_857[16:13]),
        .O(sub13_i_i_fu_327_p2[16:13]),
        .S({\sub13_i_i_reg_899[16]_i_2_n_0 ,\sub13_i_i_reg_899[16]_i_3_n_0 ,\sub13_i_i_reg_899[16]_i_4_n_0 ,\sub13_i_i_reg_899[16]_i_5_n_0 }));
  FDRE \sub13_i_i_reg_899_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[17]),
        .Q(sub13_i_i_reg_899[17]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[18]),
        .Q(sub13_i_i_reg_899[18]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[19]),
        .Q(sub13_i_i_reg_899[19]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[1]),
        .Q(sub13_i_i_reg_899[1]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[20]),
        .Q(sub13_i_i_reg_899[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_i_i_reg_899_reg[20]_i_1 
       (.CI(\sub13_i_i_reg_899_reg[16]_i_1_n_0 ),
        .CO({\sub13_i_i_reg_899_reg[20]_i_1_n_0 ,\sub13_i_i_reg_899_reg[20]_i_1_n_1 ,\sub13_i_i_reg_899_reg[20]_i_1_n_2 ,\sub13_i_i_reg_899_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_loc_read_reg_857[20:17]),
        .O(sub13_i_i_fu_327_p2[20:17]),
        .S({\sub13_i_i_reg_899[20]_i_2_n_0 ,\sub13_i_i_reg_899[20]_i_3_n_0 ,\sub13_i_i_reg_899[20]_i_4_n_0 ,\sub13_i_i_reg_899[20]_i_5_n_0 }));
  FDRE \sub13_i_i_reg_899_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[21]),
        .Q(sub13_i_i_reg_899[21]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[22]),
        .Q(sub13_i_i_reg_899[22]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[23]),
        .Q(sub13_i_i_reg_899[23]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[24]),
        .Q(sub13_i_i_reg_899[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_i_i_reg_899_reg[24]_i_1 
       (.CI(\sub13_i_i_reg_899_reg[20]_i_1_n_0 ),
        .CO({\sub13_i_i_reg_899_reg[24]_i_1_n_0 ,\sub13_i_i_reg_899_reg[24]_i_1_n_1 ,\sub13_i_i_reg_899_reg[24]_i_1_n_2 ,\sub13_i_i_reg_899_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_loc_read_reg_857[24:21]),
        .O(sub13_i_i_fu_327_p2[24:21]),
        .S({\sub13_i_i_reg_899[24]_i_2_n_0 ,\sub13_i_i_reg_899[24]_i_3_n_0 ,\sub13_i_i_reg_899[24]_i_4_n_0 ,\sub13_i_i_reg_899[24]_i_5_n_0 }));
  FDRE \sub13_i_i_reg_899_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[25]),
        .Q(sub13_i_i_reg_899[25]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[26]),
        .Q(sub13_i_i_reg_899[26]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[27]),
        .Q(sub13_i_i_reg_899[27]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[28]),
        .Q(sub13_i_i_reg_899[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_i_i_reg_899_reg[28]_i_1 
       (.CI(\sub13_i_i_reg_899_reg[24]_i_1_n_0 ),
        .CO({\sub13_i_i_reg_899_reg[28]_i_1_n_0 ,\sub13_i_i_reg_899_reg[28]_i_1_n_1 ,\sub13_i_i_reg_899_reg[28]_i_1_n_2 ,\sub13_i_i_reg_899_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_loc_read_reg_857[28:25]),
        .O(sub13_i_i_fu_327_p2[28:25]),
        .S({\sub13_i_i_reg_899[28]_i_2_n_0 ,\sub13_i_i_reg_899[28]_i_3_n_0 ,\sub13_i_i_reg_899[28]_i_4_n_0 ,\sub13_i_i_reg_899[28]_i_5_n_0 }));
  FDRE \sub13_i_i_reg_899_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[29]),
        .Q(sub13_i_i_reg_899[29]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[2]),
        .Q(sub13_i_i_reg_899[2]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[30]),
        .Q(sub13_i_i_reg_899[30]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[31]),
        .Q(sub13_i_i_reg_899[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_i_i_reg_899_reg[31]_i_1 
       (.CI(\sub13_i_i_reg_899_reg[28]_i_1_n_0 ),
        .CO({\NLW_sub13_i_i_reg_899_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub13_i_i_reg_899_reg[31]_i_1_n_2 ,\sub13_i_i_reg_899_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cols_loc_read_reg_857[30:29]}),
        .O({\NLW_sub13_i_i_reg_899_reg[31]_i_1_O_UNCONNECTED [3],sub13_i_i_fu_327_p2[31:29]}),
        .S({1'b0,\sub13_i_i_reg_899[31]_i_2_n_0 ,\sub13_i_i_reg_899[31]_i_3_n_0 ,\sub13_i_i_reg_899[31]_i_4_n_0 }));
  FDRE \sub13_i_i_reg_899_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[3]),
        .Q(sub13_i_i_reg_899[3]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[4]),
        .Q(sub13_i_i_reg_899[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_i_i_reg_899_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub13_i_i_reg_899_reg[4]_i_1_n_0 ,\sub13_i_i_reg_899_reg[4]_i_1_n_1 ,\sub13_i_i_reg_899_reg[4]_i_1_n_2 ,\sub13_i_i_reg_899_reg[4]_i_1_n_3 }),
        .CYINIT(cols_loc_read_reg_857[0]),
        .DI(cols_loc_read_reg_857[4:1]),
        .O(sub13_i_i_fu_327_p2[4:1]),
        .S({\sub13_i_i_reg_899[4]_i_2_n_0 ,\sub13_i_i_reg_899[4]_i_3_n_0 ,\sub13_i_i_reg_899[4]_i_4_n_0 ,\sub13_i_i_reg_899[4]_i_5_n_0 }));
  FDRE \sub13_i_i_reg_899_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[5]),
        .Q(sub13_i_i_reg_899[5]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[6]),
        .Q(sub13_i_i_reg_899[6]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[7]),
        .Q(sub13_i_i_reg_899[7]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_899_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[8]),
        .Q(sub13_i_i_reg_899[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_i_i_reg_899_reg[8]_i_1 
       (.CI(\sub13_i_i_reg_899_reg[4]_i_1_n_0 ),
        .CO({\sub13_i_i_reg_899_reg[8]_i_1_n_0 ,\sub13_i_i_reg_899_reg[8]_i_1_n_1 ,\sub13_i_i_reg_899_reg[8]_i_1_n_2 ,\sub13_i_i_reg_899_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_loc_read_reg_857[8:5]),
        .O(sub13_i_i_fu_327_p2[8:5]),
        .S({\sub13_i_i_reg_899[8]_i_2_n_0 ,\sub13_i_i_reg_899[8]_i_3_n_0 ,\sub13_i_i_reg_899[8]_i_4_n_0 ,\sub13_i_i_reg_899[8]_i_5_n_0 }));
  FDRE \sub13_i_i_reg_899_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_327_p2[9]),
        .Q(sub13_i_i_reg_899[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_211_p2_carry
       (.CI(1'b0),
        .CO({sub_ln238_fu_211_p2_carry_n_0,sub_ln238_fu_211_p2_carry_n_1,sub_ln238_fu_211_p2_carry_n_2,sub_ln238_fu_211_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(\sub_ln238_reg_868_reg[27]_0 [3:0]),
        .O(sub_ln238_fu_211_p2[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_211_p2_carry__0
       (.CI(sub_ln238_fu_211_p2_carry_n_0),
        .CO({sub_ln238_fu_211_p2_carry__0_n_0,sub_ln238_fu_211_p2_carry__0_n_1,sub_ln238_fu_211_p2_carry__0_n_2,sub_ln238_fu_211_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\sub_ln238_reg_868_reg[27]_0 [7:4]),
        .O(sub_ln238_fu_211_p2[7:4]),
        .S(\sub_ln238_reg_868_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_211_p2_carry__1
       (.CI(sub_ln238_fu_211_p2_carry__0_n_0),
        .CO({sub_ln238_fu_211_p2_carry__1_n_0,sub_ln238_fu_211_p2_carry__1_n_1,sub_ln238_fu_211_p2_carry__1_n_2,sub_ln238_fu_211_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\sub_ln238_reg_868_reg[27]_0 [11:8]),
        .O(sub_ln238_fu_211_p2[11:8]),
        .S(\sub_ln238_reg_868_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_211_p2_carry__2
       (.CI(sub_ln238_fu_211_p2_carry__1_n_0),
        .CO({sub_ln238_fu_211_p2_carry__2_n_0,sub_ln238_fu_211_p2_carry__2_n_1,sub_ln238_fu_211_p2_carry__2_n_2,sub_ln238_fu_211_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\sub_ln238_reg_868_reg[27]_0 [15:12]),
        .O(sub_ln238_fu_211_p2[15:12]),
        .S(\sub_ln238_reg_868_reg[15]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_211_p2_carry__3
       (.CI(sub_ln238_fu_211_p2_carry__2_n_0),
        .CO({sub_ln238_fu_211_p2_carry__3_n_0,sub_ln238_fu_211_p2_carry__3_n_1,sub_ln238_fu_211_p2_carry__3_n_2,sub_ln238_fu_211_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\sub_ln238_reg_868_reg[27]_0 [19:16]),
        .O(sub_ln238_fu_211_p2[19:16]),
        .S(\sub_ln238_reg_868_reg[19]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_211_p2_carry__4
       (.CI(sub_ln238_fu_211_p2_carry__3_n_0),
        .CO({sub_ln238_fu_211_p2_carry__4_n_0,sub_ln238_fu_211_p2_carry__4_n_1,sub_ln238_fu_211_p2_carry__4_n_2,sub_ln238_fu_211_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(\sub_ln238_reg_868_reg[27]_0 [23:20]),
        .O(sub_ln238_fu_211_p2[23:20]),
        .S(\sub_ln238_reg_868_reg[23]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_211_p2_carry__5
       (.CI(sub_ln238_fu_211_p2_carry__4_n_0),
        .CO({sub_ln238_fu_211_p2_carry__5_n_0,sub_ln238_fu_211_p2_carry__5_n_1,sub_ln238_fu_211_p2_carry__5_n_2,sub_ln238_fu_211_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(\sub_ln238_reg_868_reg[27]_0 [27:24]),
        .O(sub_ln238_fu_211_p2[27:24]),
        .S(\sub_ln238_reg_868_reg[27]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_211_p2_carry__6
       (.CI(sub_ln238_fu_211_p2_carry__5_n_0),
        .CO(NLW_sub_ln238_fu_211_p2_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln238_fu_211_p2_carry__6_O_UNCONNECTED[3:1],sub_ln238_fu_211_p2[28]}),
        .S({1'b0,1'b0,1'b0,\sub_ln238_reg_868_reg[28]_0 }));
  FDRE \sub_ln238_reg_868_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[0]),
        .Q(shl_ln_fu_302_p3[3]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[10]),
        .Q(shl_ln_fu_302_p3[13]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[11]),
        .Q(shl_ln_fu_302_p3[14]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[12]),
        .Q(shl_ln_fu_302_p3[15]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[13]),
        .Q(shl_ln_fu_302_p3[16]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[14]),
        .Q(shl_ln_fu_302_p3[17]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[15]),
        .Q(shl_ln_fu_302_p3[18]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[16]),
        .Q(shl_ln_fu_302_p3[19]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[17]),
        .Q(shl_ln_fu_302_p3[20]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[18]),
        .Q(shl_ln_fu_302_p3[21]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[19]),
        .Q(shl_ln_fu_302_p3[22]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[1]),
        .Q(shl_ln_fu_302_p3[4]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[20]),
        .Q(shl_ln_fu_302_p3[23]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[21]),
        .Q(shl_ln_fu_302_p3[24]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[22]),
        .Q(shl_ln_fu_302_p3[25]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[23]),
        .Q(shl_ln_fu_302_p3[26]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[24]),
        .Q(shl_ln_fu_302_p3[27]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[25]),
        .Q(shl_ln_fu_302_p3[28]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[26]),
        .Q(shl_ln_fu_302_p3[29]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[27]),
        .Q(shl_ln_fu_302_p3[30]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[28]),
        .Q(shl_ln_fu_302_p3[31]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[2]),
        .Q(shl_ln_fu_302_p3[5]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[3]),
        .Q(shl_ln_fu_302_p3[6]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[4]),
        .Q(shl_ln_fu_302_p3[7]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[5]),
        .Q(shl_ln_fu_302_p3[8]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[6]),
        .Q(shl_ln_fu_302_p3[9]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[7]),
        .Q(shl_ln_fu_302_p3[10]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[8]),
        .Q(shl_ln_fu_302_p3[11]),
        .R(1'b0));
  FDRE \sub_ln238_reg_868_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_ln238_fu_211_p2[9]),
        .Q(shl_ln_fu_302_p3[12]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_reg_1025[3]_i_1 
       (.I0(trunc_ln414_reg_991),
        .O(\sub_ln414_reg_1025[3]_i_1_n_0 ));
  FDRE \sub_ln414_reg_1025_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\sub_ln414_reg_1025[3]_i_1_n_0 ),
        .Q(sub_ln414_reg_1025),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln674_10_fu_573_p2_carry
       (.CI(1'b0),
        .CO({NLW_sub_ln674_10_fu_573_p2_carry_CO_UNCONNECTED[3:2],sub_ln674_10_fu_573_p2_carry_n_2,sub_ln674_10_fu_573_p2_carry_n_3}),
        .CYINIT(icmp_ln674_1_reg_929),
        .DI({1'b0,1'b0,sub_ln674_10_fu_573_p2_carry_i_1_n_0,sub_ln674_10_fu_573_p2_carry_i_2_n_0}),
        .O({NLW_sub_ln674_10_fu_573_p2_carry_O_UNCONNECTED[3],sub_ln674_10_fu_573_p2}),
        .S({1'b0,sub_ln674_10_fu_573_p2_carry_i_3_n_0,sub_ln674_10_fu_573_p2_carry_i_4_n_0,sub_ln674_10_fu_573_p2_carry_i_5_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    sub_ln674_10_fu_573_p2_carry_i_1
       (.I0(trunc_ln674_3_reg_944[4]),
        .I1(icmp_ln674_1_reg_929),
        .I2(trunc_ln674_2_reg_936[4]),
        .O(sub_ln674_10_fu_573_p2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    sub_ln674_10_fu_573_p2_carry_i_2
       (.I0(trunc_ln674_3_reg_944[3]),
        .I1(icmp_ln674_1_reg_929),
        .I2(trunc_ln674_2_reg_936[3]),
        .O(sub_ln674_10_fu_573_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sub_ln674_10_fu_573_p2_carry_i_3
       (.I0(trunc_ln674_3_reg_944[5]),
        .I1(trunc_ln674_2_reg_936[5]),
        .O(sub_ln674_10_fu_573_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln674_10_fu_573_p2_carry_i_4
       (.I0(trunc_ln674_3_reg_944[4]),
        .I1(trunc_ln674_2_reg_936[4]),
        .O(sub_ln674_10_fu_573_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln674_10_fu_573_p2_carry_i_5
       (.I0(trunc_ln674_3_reg_944[3]),
        .I1(trunc_ln674_2_reg_936[3]),
        .O(sub_ln674_10_fu_573_p2_carry_i_5_n_0));
  FDRE \sub_ln674_10_reg_1005_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(icmp_ln674_1_reg_929),
        .Q(sub_ln674_10_reg_1005[1]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1005_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(sub_ln674_10_fu_573_p2[3]),
        .Q(sub_ln674_10_reg_1005[3]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1005_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(sub_ln674_10_fu_573_p2[4]),
        .Q(sub_ln674_10_reg_1005[4]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1005_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_10100),
        .D(sub_ln674_10_fu_573_p2[5]),
        .Q(sub_ln674_10_reg_1005[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \sub_ln674_11_reg_1030[5]_i_1 
       (.I0(trunc_ln674_4_reg_978),
        .I1(internal_empty_n_reg),
        .I2(icmp_ln276_reg_925),
        .I3(icmp_ln251_reg_909_pp0_iter1_reg),
        .I4(sub_ln674_11_reg_1030),
        .O(\sub_ln674_11_reg_1030[5]_i_1_n_0 ));
  FDRE \sub_ln674_11_reg_1030_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln674_11_reg_1030[5]_i_1_n_0 ),
        .Q(sub_ln674_11_reg_1030),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln674_6_reg_1015[3]_i_1 
       (.I0(icmp_ln674_reg_960),
        .I1(trunc_ln414_reg_991),
        .O(\sub_ln674_6_reg_1015[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln674_6_reg_1015[4]_i_1 
       (.I0(icmp_ln674_reg_960),
        .I1(trunc_ln674_reg_967[4]),
        .O(\sub_ln674_6_reg_1015[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \sub_ln674_6_reg_1015[5]_i_1 
       (.I0(\icmp_ln277_reg_950_reg_n_0_[0] ),
        .I1(internal_empty_n_reg),
        .I2(icmp_ln276_reg_925),
        .I3(icmp_ln251_reg_909_pp0_iter1_reg),
        .O(lshr_ln674_reg_10200));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln674_6_reg_1015[5]_i_2 
       (.I0(trunc_ln674_reg_967[5]),
        .I1(icmp_ln674_reg_960),
        .O(select_ln674_fu_604_p3));
  FDRE \sub_ln674_6_reg_1015_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(icmp_ln674_reg_960),
        .Q(sub_ln674_6_reg_1015[1]),
        .R(1'b0));
  FDRE \sub_ln674_6_reg_1015_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\sub_ln674_6_reg_1015[3]_i_1_n_0 ),
        .Q(sub_ln674_6_reg_1015[3]),
        .R(1'b0));
  FDRE \sub_ln674_6_reg_1015_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(\sub_ln674_6_reg_1015[4]_i_1_n_0 ),
        .Q(sub_ln674_6_reg_1015[4]),
        .R(1'b0));
  FDRE \sub_ln674_6_reg_1015_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_10200),
        .D(select_ln674_fu_604_p3),
        .Q(sub_ln674_6_reg_1015[5]),
        .R(1'b0));
  FDRE \trunc_ln278_reg_955_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9500),
        .D(\valid_bits_fu_106_reg_n_0_[3] ),
        .Q(trunc_ln414_reg_991),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln414_4_reg_999[3]_i_1 
       (.I0(icmp_ln260_reg_913),
        .I1(\last_N_size_reg_884_reg_n_0_[3] ),
        .O(trunc_ln414_4_fu_515_p1));
  FDRE \trunc_ln414_4_reg_999_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_4_reg_999_reg),
        .Q(trunc_ln414_4_reg_999_pp0_iter2_reg),
        .R(1'b0));
  FDRE \trunc_ln414_4_reg_999_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9500),
        .D(trunc_ln414_4_fu_515_p1),
        .Q(trunc_ln414_4_reg_999_reg),
        .R(1'b0));
  FDRE \trunc_ln414_reg_991_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_991),
        .Q(trunc_ln414_reg_991_pp0_iter2_reg),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_936_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_9290),
        .D(\valid_bits_fu_106_reg_n_0_[3] ),
        .Q(trunc_ln674_2_reg_936[3]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_936_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_9290),
        .D(\trunc_ln674_reg_967_reg[5]_i_1_n_7 ),
        .Q(trunc_ln674_2_reg_936[4]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_936_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_9290),
        .D(\trunc_ln674_reg_967_reg[5]_i_1_n_6 ),
        .Q(trunc_ln674_2_reg_936[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD2)) 
    \trunc_ln674_3_reg_944[3]_i_1 
       (.I0(icmp_ln260_reg_913),
        .I1(PTR_WIDTH_plus_last_N_reg_894_reg[0]),
        .I2(\valid_bits_fu_106_reg_n_0_[3] ),
        .O(\trunc_ln674_3_reg_944[3]_i_1_n_0 ));
  FDRE \trunc_ln674_3_reg_944_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_9290),
        .D(\trunc_ln674_3_reg_944[3]_i_1_n_0 ),
        .Q(trunc_ln674_3_reg_944[3]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_944_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_9290),
        .D(add_ln289_fu_400_p2_carry_n_6),
        .Q(trunc_ln674_3_reg_944[4]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_944_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_9290),
        .D(add_ln289_fu_400_p2_carry_n_5),
        .Q(trunc_ln674_3_reg_944[5]),
        .R(1'b0));
  FDRE \trunc_ln674_4_reg_978_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9500),
        .D(trunc_ln674_4_fu_501_p1),
        .Q(trunc_ln674_4_reg_978),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_967[5]_i_2 
       (.I0(\valid_bits_fu_106_reg_n_0_[3] ),
        .O(\trunc_ln674_reg_967[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_967[5]_i_3 
       (.I0(\valid_bits_fu_106_reg_n_0_[5] ),
        .O(\trunc_ln674_reg_967[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_967[5]_i_4 
       (.I0(\valid_bits_fu_106_reg_n_0_[7] ),
        .O(\trunc_ln674_reg_967[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_967[5]_i_5 
       (.I0(\valid_bits_fu_106_reg_n_0_[6] ),
        .O(\trunc_ln674_reg_967[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_967[5]_i_6 
       (.I0(\valid_bits_fu_106_reg_n_0_[4] ),
        .O(\trunc_ln674_reg_967[5]_i_6_n_0 ));
  FDRE \trunc_ln674_reg_967_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9500),
        .D(\trunc_ln674_reg_967_reg[5]_i_1_n_7 ),
        .Q(trunc_ln674_reg_967[4]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_967_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9500),
        .D(\trunc_ln674_reg_967_reg[5]_i_1_n_6 ),
        .Q(trunc_ln674_reg_967[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \trunc_ln674_reg_967_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln674_reg_967_reg[5]_i_1_n_0 ,\trunc_ln674_reg_967_reg[5]_i_1_n_1 ,\trunc_ln674_reg_967_reg[5]_i_1_n_2 ,\trunc_ln674_reg_967_reg[5]_i_1_n_3 }),
        .CYINIT(\trunc_ln674_reg_967[5]_i_2_n_0 ),
        .DI({1'b0,1'b0,\trunc_ln674_reg_967[5]_i_3_n_0 ,1'b0}),
        .O({\trunc_ln674_reg_967_reg[5]_i_1_n_4 ,\trunc_ln674_reg_967_reg[5]_i_1_n_5 ,\trunc_ln674_reg_967_reg[5]_i_1_n_6 ,\trunc_ln674_reg_967_reg[5]_i_1_n_7 }),
        .S({\trunc_ln674_reg_967[5]_i_4_n_0 ,\trunc_ln674_reg_967[5]_i_5_n_0 ,\valid_bits_fu_106_reg_n_0_[5] ,\trunc_ln674_reg_967[5]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \valid_bits_fu_1060_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\valid_bits_fu_1060_inferred__0/i__carry_n_0 ,\valid_bits_fu_1060_inferred__0/i__carry_n_1 ,\valid_bits_fu_1060_inferred__0/i__carry_n_2 ,\valid_bits_fu_1060_inferred__0/i__carry_n_3 }),
        .CYINIT(i__carry_i_1_n_0),
        .DI({\valid_bits_fu_106_reg_n_0_[6] ,\valid_bits_fu_106_reg_n_0_[5] ,\valid_bits_fu_106_reg_n_0_[4] ,\valid_bits_fu_106_reg_n_0_[3] }),
        .O(valid_bits_fu_106[6:3]),
        .S({i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0,i__carry_i_5__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \valid_bits_fu_1060_inferred__0/i__carry__0 
       (.CI(\valid_bits_fu_1060_inferred__0/i__carry_n_0 ),
        .CO({\valid_bits_fu_1060_inferred__0/i__carry__0_n_0 ,\valid_bits_fu_1060_inferred__0/i__carry__0_n_1 ,\valid_bits_fu_1060_inferred__0/i__carry__0_n_2 ,\valid_bits_fu_1060_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\valid_bits_fu_106_reg_n_0_[10] ,\valid_bits_fu_106_reg_n_0_[9] ,\valid_bits_fu_106_reg_n_0_[8] ,\valid_bits_fu_106_reg_n_0_[7] }),
        .O(valid_bits_fu_106[10:7]),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \valid_bits_fu_1060_inferred__0/i__carry__1 
       (.CI(\valid_bits_fu_1060_inferred__0/i__carry__0_n_0 ),
        .CO({\valid_bits_fu_1060_inferred__0/i__carry__1_n_0 ,\valid_bits_fu_1060_inferred__0/i__carry__1_n_1 ,\valid_bits_fu_1060_inferred__0/i__carry__1_n_2 ,\valid_bits_fu_1060_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\valid_bits_fu_106_reg_n_0_[14] ,\valid_bits_fu_106_reg_n_0_[13] ,\valid_bits_fu_106_reg_n_0_[12] ,\valid_bits_fu_106_reg_n_0_[11] }),
        .O(valid_bits_fu_106[14:11]),
        .S({i__carry__1_i_1__0_n_0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0,i__carry__1_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \valid_bits_fu_1060_inferred__0/i__carry__2 
       (.CI(\valid_bits_fu_1060_inferred__0/i__carry__1_n_0 ),
        .CO({\valid_bits_fu_1060_inferred__0/i__carry__2_n_0 ,\valid_bits_fu_1060_inferred__0/i__carry__2_n_1 ,\valid_bits_fu_1060_inferred__0/i__carry__2_n_2 ,\valid_bits_fu_1060_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\valid_bits_fu_106_reg_n_0_[18] ,\valid_bits_fu_106_reg_n_0_[17] ,\valid_bits_fu_106_reg_n_0_[16] ,\valid_bits_fu_106_reg_n_0_[15] }),
        .O(valid_bits_fu_106[18:15]),
        .S({i__carry__2_i_1__0_n_0,i__carry__2_i_2__0_n_0,i__carry__2_i_3__0_n_0,i__carry__2_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \valid_bits_fu_1060_inferred__0/i__carry__3 
       (.CI(\valid_bits_fu_1060_inferred__0/i__carry__2_n_0 ),
        .CO({\valid_bits_fu_1060_inferred__0/i__carry__3_n_0 ,\valid_bits_fu_1060_inferred__0/i__carry__3_n_1 ,\valid_bits_fu_1060_inferred__0/i__carry__3_n_2 ,\valid_bits_fu_1060_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\valid_bits_fu_106_reg_n_0_[22] ,\valid_bits_fu_106_reg_n_0_[21] ,\valid_bits_fu_106_reg_n_0_[20] ,\valid_bits_fu_106_reg_n_0_[19] }),
        .O(valid_bits_fu_106[22:19]),
        .S({i__carry__3_i_1__0_n_0,i__carry__3_i_2__0_n_0,i__carry__3_i_3__0_n_0,i__carry__3_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \valid_bits_fu_1060_inferred__0/i__carry__4 
       (.CI(\valid_bits_fu_1060_inferred__0/i__carry__3_n_0 ),
        .CO({\valid_bits_fu_1060_inferred__0/i__carry__4_n_0 ,\valid_bits_fu_1060_inferred__0/i__carry__4_n_1 ,\valid_bits_fu_1060_inferred__0/i__carry__4_n_2 ,\valid_bits_fu_1060_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\valid_bits_fu_106_reg_n_0_[26] ,\valid_bits_fu_106_reg_n_0_[25] ,\valid_bits_fu_106_reg_n_0_[24] ,\valid_bits_fu_106_reg_n_0_[23] }),
        .O(valid_bits_fu_106[26:23]),
        .S({i__carry__4_i_1__0_n_0,i__carry__4_i_2__0_n_0,i__carry__4_i_3__0_n_0,i__carry__4_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \valid_bits_fu_1060_inferred__0/i__carry__5 
       (.CI(\valid_bits_fu_1060_inferred__0/i__carry__4_n_0 ),
        .CO({\valid_bits_fu_1060_inferred__0/i__carry__5_n_0 ,\valid_bits_fu_1060_inferred__0/i__carry__5_n_1 ,\valid_bits_fu_1060_inferred__0/i__carry__5_n_2 ,\valid_bits_fu_1060_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\valid_bits_fu_106_reg_n_0_[30] ,\valid_bits_fu_106_reg_n_0_[29] ,\valid_bits_fu_106_reg_n_0_[28] ,\valid_bits_fu_106_reg_n_0_[27] }),
        .O(valid_bits_fu_106[30:27]),
        .S({i__carry__5_i_1__0_n_0,i__carry__5_i_2__0_n_0,i__carry__5_i_3__0_n_0,i__carry__5_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \valid_bits_fu_1060_inferred__0/i__carry__6 
       (.CI(\valid_bits_fu_1060_inferred__0/i__carry__5_n_0 ),
        .CO(\NLW_valid_bits_fu_1060_inferred__0/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_valid_bits_fu_1060_inferred__0/i__carry__6_O_UNCONNECTED [3:1],valid_bits_fu_106[31]}),
        .S({1'b0,1'b0,1'b0,i__carry__6_i_1__0_n_0}));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \valid_bits_fu_106[31]_i_1 
       (.I0(ap_done_reg),
        .I1(ap_CS_fsm_state1),
        .I2(dstMat_2_c_empty_n),
        .I3(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .I4(dstMat_1_c_empty_n),
        .I5(cols_loc_c_empty_n),
        .O(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  LUT4 #(
    .INIT(16'h2000)) 
    \valid_bits_fu_106[31]_i_2 
       (.I0(icmp_ln251_reg_909),
        .I1(internal_empty_n_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\valid_bits_fu_106[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    \valid_bits_fu_106[31]_i_3 
       (.I0(strm_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln280_reg_974_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter4_reg_n_0),
        .I4(icmp_ln251_reg_909_pp0_iter3_reg),
        .I5(in_mat_data_full_n),
        .O(internal_empty_n_reg));
  FDRE \valid_bits_fu_106_reg[10] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[10]),
        .Q(\valid_bits_fu_106_reg_n_0_[10] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[11] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[11]),
        .Q(\valid_bits_fu_106_reg_n_0_[11] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[12] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[12]),
        .Q(\valid_bits_fu_106_reg_n_0_[12] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[13] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[13]),
        .Q(\valid_bits_fu_106_reg_n_0_[13] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[14] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[14]),
        .Q(\valid_bits_fu_106_reg_n_0_[14] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[15] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[15]),
        .Q(\valid_bits_fu_106_reg_n_0_[15] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[16] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[16]),
        .Q(\valid_bits_fu_106_reg_n_0_[16] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[17] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[17]),
        .Q(\valid_bits_fu_106_reg_n_0_[17] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[18] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[18]),
        .Q(\valid_bits_fu_106_reg_n_0_[18] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[19] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[19]),
        .Q(\valid_bits_fu_106_reg_n_0_[19] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[20] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[20]),
        .Q(\valid_bits_fu_106_reg_n_0_[20] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[21] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[21]),
        .Q(\valid_bits_fu_106_reg_n_0_[21] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[22] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[22]),
        .Q(\valid_bits_fu_106_reg_n_0_[22] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[23] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[23]),
        .Q(\valid_bits_fu_106_reg_n_0_[23] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[24] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[24]),
        .Q(\valid_bits_fu_106_reg_n_0_[24] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[25] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[25]),
        .Q(\valid_bits_fu_106_reg_n_0_[25] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[26] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[26]),
        .Q(\valid_bits_fu_106_reg_n_0_[26] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[27] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[27]),
        .Q(\valid_bits_fu_106_reg_n_0_[27] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[28] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[28]),
        .Q(\valid_bits_fu_106_reg_n_0_[28] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[29] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[29]),
        .Q(\valid_bits_fu_106_reg_n_0_[29] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[30] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[30]),
        .Q(\valid_bits_fu_106_reg_n_0_[30] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[31] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[31]),
        .Q(\valid_bits_fu_106_reg_n_0_[31] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[3]),
        .Q(\valid_bits_fu_106_reg_n_0_[3] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[4]),
        .Q(\valid_bits_fu_106_reg_n_0_[4] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[5]),
        .Q(\valid_bits_fu_106_reg_n_0_[5] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[6]),
        .Q(\valid_bits_fu_106_reg_n_0_[6] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[7]),
        .Q(\valid_bits_fu_106_reg_n_0_[7] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[8] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[8]),
        .Q(\valid_bits_fu_106_reg_n_0_[8] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[9] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(valid_bits_fu_106[9]),
        .Q(\valid_bits_fu_106_reg_n_0_[9] ),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_mul_29s_29s_29_2_1
   (D,
    Q,
    ap_clk,
    out,
    p_reg__0);
  output [28:0]D;
  input [0:0]Q;
  input ap_clk;
  input [28:0]out;
  input [28:0]p_reg__0;

  wire [28:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [28:0]out;
  wire [28:0]p_reg__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_mul_29s_29s_29_2_1_Multiplier_0 dilation_accel_mul_29s_29s_29_2_1_Multiplier_0_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg__0_0(p_reg__0));
endmodule

(* ORIG_REF_NAME = "dilation_accel_mul_29s_29s_29_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_mul_29s_29s_29_2_1_27
   (D,
    ap_clk,
    B,
    p_reg,
    A,
    p_reg__0,
    Q,
    cols_cast_loc_channel_empty_n,
    rows_cast_loc_channel_empty_n);
  output [28:0]D;
  input ap_clk;
  input [11:0]B;
  input [16:0]p_reg;
  input [16:0]A;
  input [11:0]p_reg__0;
  input [1:0]Q;
  input cols_cast_loc_channel_empty_n;
  input rows_cast_loc_channel_empty_n;

  wire [16:0]A;
  wire [11:0]B;
  wire [28:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire cols_cast_loc_channel_empty_n;
  wire [16:0]p_reg;
  wire [11:0]p_reg__0;
  wire rows_cast_loc_channel_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_mul_29s_29s_29_2_1_Multiplier_0_28 dilation_accel_mul_29s_29s_29_2_1_Multiplier_0_U
       (.A(A),
        .B(B),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .cols_cast_loc_channel_empty_n(cols_cast_loc_channel_empty_n),
        .p_reg_0(p_reg),
        .p_reg__0_0(p_reg__0),
        .rows_cast_loc_channel_empty_n(rows_cast_loc_channel_empty_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_mul_29s_29s_29_2_1_Multiplier_0
   (D,
    Q,
    ap_clk,
    out,
    p_reg__0_0);
  output [28:0]D;
  input [0:0]Q;
  input ap_clk;
  input [28:0]out;
  input [28:0]p_reg__0_0;

  wire [28:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \mul_ln477_reg_229[19]_i_2_n_0 ;
  wire \mul_ln477_reg_229[19]_i_3_n_0 ;
  wire \mul_ln477_reg_229[19]_i_4_n_0 ;
  wire \mul_ln477_reg_229[23]_i_2_n_0 ;
  wire \mul_ln477_reg_229[23]_i_3_n_0 ;
  wire \mul_ln477_reg_229[23]_i_4_n_0 ;
  wire \mul_ln477_reg_229[23]_i_5_n_0 ;
  wire \mul_ln477_reg_229[27]_i_2_n_0 ;
  wire \mul_ln477_reg_229[27]_i_3_n_0 ;
  wire \mul_ln477_reg_229[27]_i_4_n_0 ;
  wire \mul_ln477_reg_229[27]_i_5_n_0 ;
  wire \mul_ln477_reg_229[28]_i_2_n_0 ;
  wire \mul_ln477_reg_229_reg[19]_i_1_n_0 ;
  wire \mul_ln477_reg_229_reg[19]_i_1_n_1 ;
  wire \mul_ln477_reg_229_reg[19]_i_1_n_2 ;
  wire \mul_ln477_reg_229_reg[19]_i_1_n_3 ;
  wire \mul_ln477_reg_229_reg[23]_i_1_n_0 ;
  wire \mul_ln477_reg_229_reg[23]_i_1_n_1 ;
  wire \mul_ln477_reg_229_reg[23]_i_1_n_2 ;
  wire \mul_ln477_reg_229_reg[23]_i_1_n_3 ;
  wire \mul_ln477_reg_229_reg[27]_i_1_n_0 ;
  wire \mul_ln477_reg_229_reg[27]_i_1_n_1 ;
  wire \mul_ln477_reg_229_reg[27]_i_1_n_2 ;
  wire \mul_ln477_reg_229_reg[27]_i_1_n_3 ;
  wire [28:0]out;
  wire [28:16]p_1_in;
  wire [28:0]p_reg__0_0;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:0]\NLW_mul_ln477_reg_229_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln477_reg_229_reg[28]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg__0_P_UNCONNECTED;
  wire [47:0]NLW_p_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[19]_i_2 
       (.I0(p_1_in[19]),
        .I1(p_reg_n_103),
        .O(\mul_ln477_reg_229[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[19]_i_3 
       (.I0(p_1_in[18]),
        .I1(p_reg_n_104),
        .O(\mul_ln477_reg_229[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[19]_i_4 
       (.I0(p_1_in[17]),
        .I1(p_reg_n_105),
        .O(\mul_ln477_reg_229[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[23]_i_2 
       (.I0(p_1_in[23]),
        .I1(p_reg_n_99),
        .O(\mul_ln477_reg_229[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[23]_i_3 
       (.I0(p_1_in[22]),
        .I1(p_reg_n_100),
        .O(\mul_ln477_reg_229[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[23]_i_4 
       (.I0(p_1_in[21]),
        .I1(p_reg_n_101),
        .O(\mul_ln477_reg_229[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[23]_i_5 
       (.I0(p_1_in[20]),
        .I1(p_reg_n_102),
        .O(\mul_ln477_reg_229[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[27]_i_2 
       (.I0(p_1_in[27]),
        .I1(p_reg_n_95),
        .O(\mul_ln477_reg_229[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[27]_i_3 
       (.I0(p_1_in[26]),
        .I1(p_reg_n_96),
        .O(\mul_ln477_reg_229[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[27]_i_4 
       (.I0(p_1_in[25]),
        .I1(p_reg_n_97),
        .O(\mul_ln477_reg_229[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[27]_i_5 
       (.I0(p_1_in[24]),
        .I1(p_reg_n_98),
        .O(\mul_ln477_reg_229[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln477_reg_229[28]_i_2 
       (.I0(p_1_in[28]),
        .I1(p_reg_n_94),
        .O(\mul_ln477_reg_229[28]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln477_reg_229_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln477_reg_229_reg[19]_i_1_n_0 ,\mul_ln477_reg_229_reg[19]_i_1_n_1 ,\mul_ln477_reg_229_reg[19]_i_1_n_2 ,\mul_ln477_reg_229_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[19:17],1'b0}),
        .O(D[19:16]),
        .S({\mul_ln477_reg_229[19]_i_2_n_0 ,\mul_ln477_reg_229[19]_i_3_n_0 ,\mul_ln477_reg_229[19]_i_4_n_0 ,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln477_reg_229_reg[23]_i_1 
       (.CI(\mul_ln477_reg_229_reg[19]_i_1_n_0 ),
        .CO({\mul_ln477_reg_229_reg[23]_i_1_n_0 ,\mul_ln477_reg_229_reg[23]_i_1_n_1 ,\mul_ln477_reg_229_reg[23]_i_1_n_2 ,\mul_ln477_reg_229_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_1_in[23:20]),
        .O(D[23:20]),
        .S({\mul_ln477_reg_229[23]_i_2_n_0 ,\mul_ln477_reg_229[23]_i_3_n_0 ,\mul_ln477_reg_229[23]_i_4_n_0 ,\mul_ln477_reg_229[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln477_reg_229_reg[27]_i_1 
       (.CI(\mul_ln477_reg_229_reg[23]_i_1_n_0 ),
        .CO({\mul_ln477_reg_229_reg[27]_i_1_n_0 ,\mul_ln477_reg_229_reg[27]_i_1_n_1 ,\mul_ln477_reg_229_reg[27]_i_1_n_2 ,\mul_ln477_reg_229_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_1_in[27:24]),
        .O(D[27:24]),
        .S({\mul_ln477_reg_229[27]_i_2_n_0 ,\mul_ln477_reg_229[27]_i_3_n_0 ,\mul_ln477_reg_229[27]_i_4_n_0 ,\mul_ln477_reg_229[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln477_reg_229_reg[28]_i_1 
       (.CI(\mul_ln477_reg_229_reg[27]_i_1_n_0 ),
        .CO(\NLW_mul_ln477_reg_229_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln477_reg_229_reg[28]_i_1_O_UNCONNECTED [3:1],D[28]}),
        .S({1'b0,1'b0,1'b0,\mul_ln477_reg_229[28]_i_2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg__0_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({out[28],out[28],out[28],out[28],out[28],out[28],out[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_P_UNCONNECTED[47:12],p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_89),
        .Q(p_1_in[16]),
        .R(1'b0));
  FDRE \p_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__0
       (.A({out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11],out[11:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg__0_0[28],p_reg__0_0[28],p_reg__0_0[28],p_reg__0_0[28],p_reg__0_0[28],p_reg__0_0[28],p_reg__0_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__0_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg__0_P_UNCONNECTED[47:12],p_1_in[28:17]}),
        .PATTERNBDETECT(NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_reg__0_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "dilation_accel_mul_29s_29s_29_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_mul_29s_29s_29_2_1_Multiplier_0_28
   (D,
    ap_clk,
    B,
    p_reg_0,
    A,
    p_reg__0_0,
    Q,
    cols_cast_loc_channel_empty_n,
    rows_cast_loc_channel_empty_n);
  output [28:0]D;
  input ap_clk;
  input [11:0]B;
  input [16:0]p_reg_0;
  input [16:0]A;
  input [11:0]p_reg__0_0;
  input [1:0]Q;
  input cols_cast_loc_channel_empty_n;
  input rows_cast_loc_channel_empty_n;

  wire [16:0]A;
  wire [11:0]B;
  wire [28:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire cols_cast_loc_channel_empty_n;
  wire grp_fu_110_ce;
  wire \mul_ln328_reg_214[19]_i_2_n_0 ;
  wire \mul_ln328_reg_214[19]_i_3_n_0 ;
  wire \mul_ln328_reg_214[19]_i_4_n_0 ;
  wire \mul_ln328_reg_214[23]_i_2_n_0 ;
  wire \mul_ln328_reg_214[23]_i_3_n_0 ;
  wire \mul_ln328_reg_214[23]_i_4_n_0 ;
  wire \mul_ln328_reg_214[23]_i_5_n_0 ;
  wire \mul_ln328_reg_214[27]_i_2_n_0 ;
  wire \mul_ln328_reg_214[27]_i_3_n_0 ;
  wire \mul_ln328_reg_214[27]_i_4_n_0 ;
  wire \mul_ln328_reg_214[27]_i_5_n_0 ;
  wire \mul_ln328_reg_214[28]_i_2_n_0 ;
  wire \mul_ln328_reg_214_reg[19]_i_1_n_0 ;
  wire \mul_ln328_reg_214_reg[19]_i_1_n_1 ;
  wire \mul_ln328_reg_214_reg[19]_i_1_n_2 ;
  wire \mul_ln328_reg_214_reg[19]_i_1_n_3 ;
  wire \mul_ln328_reg_214_reg[23]_i_1_n_0 ;
  wire \mul_ln328_reg_214_reg[23]_i_1_n_1 ;
  wire \mul_ln328_reg_214_reg[23]_i_1_n_2 ;
  wire \mul_ln328_reg_214_reg[23]_i_1_n_3 ;
  wire \mul_ln328_reg_214_reg[27]_i_1_n_0 ;
  wire \mul_ln328_reg_214_reg[27]_i_1_n_1 ;
  wire \mul_ln328_reg_214_reg[27]_i_1_n_2 ;
  wire \mul_ln328_reg_214_reg[27]_i_1_n_3 ;
  wire [28:16]p_1_in;
  wire [16:0]p_reg_0;
  wire [11:0]p_reg__0_0;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire rows_cast_loc_channel_empty_n;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:0]\NLW_mul_ln328_reg_214_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln328_reg_214_reg[28]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg__0_P_UNCONNECTED;
  wire [47:0]NLW_p_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[19]_i_2 
       (.I0(p_1_in[19]),
        .I1(p_reg_n_103),
        .O(\mul_ln328_reg_214[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[19]_i_3 
       (.I0(p_1_in[18]),
        .I1(p_reg_n_104),
        .O(\mul_ln328_reg_214[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[19]_i_4 
       (.I0(p_1_in[17]),
        .I1(p_reg_n_105),
        .O(\mul_ln328_reg_214[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[23]_i_2 
       (.I0(p_1_in[23]),
        .I1(p_reg_n_99),
        .O(\mul_ln328_reg_214[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[23]_i_3 
       (.I0(p_1_in[22]),
        .I1(p_reg_n_100),
        .O(\mul_ln328_reg_214[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[23]_i_4 
       (.I0(p_1_in[21]),
        .I1(p_reg_n_101),
        .O(\mul_ln328_reg_214[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[23]_i_5 
       (.I0(p_1_in[20]),
        .I1(p_reg_n_102),
        .O(\mul_ln328_reg_214[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[27]_i_2 
       (.I0(p_1_in[27]),
        .I1(p_reg_n_95),
        .O(\mul_ln328_reg_214[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[27]_i_3 
       (.I0(p_1_in[26]),
        .I1(p_reg_n_96),
        .O(\mul_ln328_reg_214[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[27]_i_4 
       (.I0(p_1_in[25]),
        .I1(p_reg_n_97),
        .O(\mul_ln328_reg_214[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[27]_i_5 
       (.I0(p_1_in[24]),
        .I1(p_reg_n_98),
        .O(\mul_ln328_reg_214[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln328_reg_214[28]_i_2 
       (.I0(p_1_in[28]),
        .I1(p_reg_n_94),
        .O(\mul_ln328_reg_214[28]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln328_reg_214_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln328_reg_214_reg[19]_i_1_n_0 ,\mul_ln328_reg_214_reg[19]_i_1_n_1 ,\mul_ln328_reg_214_reg[19]_i_1_n_2 ,\mul_ln328_reg_214_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[19:17],1'b0}),
        .O(D[19:16]),
        .S({\mul_ln328_reg_214[19]_i_2_n_0 ,\mul_ln328_reg_214[19]_i_3_n_0 ,\mul_ln328_reg_214[19]_i_4_n_0 ,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln328_reg_214_reg[23]_i_1 
       (.CI(\mul_ln328_reg_214_reg[19]_i_1_n_0 ),
        .CO({\mul_ln328_reg_214_reg[23]_i_1_n_0 ,\mul_ln328_reg_214_reg[23]_i_1_n_1 ,\mul_ln328_reg_214_reg[23]_i_1_n_2 ,\mul_ln328_reg_214_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_1_in[23:20]),
        .O(D[23:20]),
        .S({\mul_ln328_reg_214[23]_i_2_n_0 ,\mul_ln328_reg_214[23]_i_3_n_0 ,\mul_ln328_reg_214[23]_i_4_n_0 ,\mul_ln328_reg_214[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln328_reg_214_reg[27]_i_1 
       (.CI(\mul_ln328_reg_214_reg[23]_i_1_n_0 ),
        .CO({\mul_ln328_reg_214_reg[27]_i_1_n_0 ,\mul_ln328_reg_214_reg[27]_i_1_n_1 ,\mul_ln328_reg_214_reg[27]_i_1_n_2 ,\mul_ln328_reg_214_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_1_in[27:24]),
        .O(D[27:24]),
        .S({\mul_ln328_reg_214[27]_i_2_n_0 ,\mul_ln328_reg_214[27]_i_3_n_0 ,\mul_ln328_reg_214[27]_i_4_n_0 ,\mul_ln328_reg_214[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln328_reg_214_reg[28]_i_1 
       (.CI(\mul_ln328_reg_214_reg[27]_i_1_n_0 ),
        .CO(\NLW_mul_ln328_reg_214_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln328_reg_214_reg[28]_i_1_O_UNCONNECTED [3:1],D[28]}),
        .S({1'b0,1'b0,1'b0,\mul_ln328_reg_214[28]_i_2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[11],B[11],B[11],B[11],B[11],B[11],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_110_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_P_UNCONNECTED[47:12],p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_89),
        .Q(p_1_in[16]),
        .R(1'b0));
  FDRE \p_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_110_ce),
        .D(tmp_product_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__0
       (.A({A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg__0_0[11],p_reg__0_0[11],p_reg__0_0[11],p_reg__0_0[11],p_reg__0_0[11],p_reg__0_0[11],p_reg__0_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_110_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__0_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg__0_P_UNCONNECTED[47:12],p_1_in[28:17]}),
        .PATTERNBDETECT(NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__0_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hEAAA)) 
    p_reg_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(cols_cast_loc_channel_empty_n),
        .I3(rows_cast_loc_channel_empty_n),
        .O(grp_fu_110_ce));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_mul_32s_32s_32_2_1
   (D,
    Q,
    ap_clk,
    srcMat_1_c_dout,
    cols_loc_channel_dout);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]srcMat_1_c_dout;
  input [31:0]cols_loc_channel_dout;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]cols_loc_channel_dout;
  wire [31:0]srcMat_1_c_dout;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_mul_32s_32s_32_2_1_Multiplier_1 dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .cols_loc_channel_dout(cols_loc_channel_dout),
        .srcMat_1_c_dout(srcMat_1_c_dout));
endmodule

(* ORIG_REF_NAME = "dilation_accel_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_mul_32s_32s_32_2_1_23
   (D,
    Q,
    ap_clk,
    out,
    p_reg);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]out;
  input [31:0]p_reg;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]out;
  wire [31:0]p_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_24 dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg_0(p_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_mul_32s_32s_32_2_1_Multiplier_1
   (D,
    Q,
    ap_clk,
    srcMat_1_c_dout,
    cols_loc_channel_dout);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]srcMat_1_c_dout;
  input [31:0]cols_loc_channel_dout;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]cols_loc_channel_dout;
  wire \loop_count_reg_789[19]_i_2_n_0 ;
  wire \loop_count_reg_789[19]_i_3_n_0 ;
  wire \loop_count_reg_789[19]_i_4_n_0 ;
  wire \loop_count_reg_789[23]_i_2_n_0 ;
  wire \loop_count_reg_789[23]_i_3_n_0 ;
  wire \loop_count_reg_789[23]_i_4_n_0 ;
  wire \loop_count_reg_789[23]_i_5_n_0 ;
  wire \loop_count_reg_789[27]_i_2_n_0 ;
  wire \loop_count_reg_789[27]_i_3_n_0 ;
  wire \loop_count_reg_789[27]_i_4_n_0 ;
  wire \loop_count_reg_789[27]_i_5_n_0 ;
  wire \loop_count_reg_789[31]_i_2_n_0 ;
  wire \loop_count_reg_789[31]_i_3_n_0 ;
  wire \loop_count_reg_789[31]_i_4_n_0 ;
  wire \loop_count_reg_789[31]_i_5_n_0 ;
  wire \loop_count_reg_789_reg[19]_i_1_n_0 ;
  wire \loop_count_reg_789_reg[19]_i_1_n_1 ;
  wire \loop_count_reg_789_reg[19]_i_1_n_2 ;
  wire \loop_count_reg_789_reg[19]_i_1_n_3 ;
  wire \loop_count_reg_789_reg[23]_i_1_n_0 ;
  wire \loop_count_reg_789_reg[23]_i_1_n_1 ;
  wire \loop_count_reg_789_reg[23]_i_1_n_2 ;
  wire \loop_count_reg_789_reg[23]_i_1_n_3 ;
  wire \loop_count_reg_789_reg[27]_i_1_n_0 ;
  wire \loop_count_reg_789_reg[27]_i_1_n_1 ;
  wire \loop_count_reg_789_reg[27]_i_1_n_2 ;
  wire \loop_count_reg_789_reg[27]_i_1_n_3 ;
  wire \loop_count_reg_789_reg[31]_i_1_n_1 ;
  wire \loop_count_reg_789_reg[31]_i_1_n_2 ;
  wire \loop_count_reg_789_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]srcMat_1_c_dout;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_loop_count_reg_789_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\loop_count_reg_789[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\loop_count_reg_789[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\loop_count_reg_789[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\loop_count_reg_789[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\loop_count_reg_789[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\loop_count_reg_789[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\loop_count_reg_789[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\loop_count_reg_789[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\loop_count_reg_789[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\loop_count_reg_789[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\loop_count_reg_789[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\loop_count_reg_789[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\loop_count_reg_789[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\loop_count_reg_789[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_789[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\loop_count_reg_789[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loop_count_reg_789_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\loop_count_reg_789_reg[19]_i_1_n_0 ,\loop_count_reg_789_reg[19]_i_1_n_1 ,\loop_count_reg_789_reg[19]_i_1_n_2 ,\loop_count_reg_789_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\loop_count_reg_789[19]_i_2_n_0 ,\loop_count_reg_789[19]_i_3_n_0 ,\loop_count_reg_789[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loop_count_reg_789_reg[23]_i_1 
       (.CI(\loop_count_reg_789_reg[19]_i_1_n_0 ),
        .CO({\loop_count_reg_789_reg[23]_i_1_n_0 ,\loop_count_reg_789_reg[23]_i_1_n_1 ,\loop_count_reg_789_reg[23]_i_1_n_2 ,\loop_count_reg_789_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\loop_count_reg_789[23]_i_2_n_0 ,\loop_count_reg_789[23]_i_3_n_0 ,\loop_count_reg_789[23]_i_4_n_0 ,\loop_count_reg_789[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loop_count_reg_789_reg[27]_i_1 
       (.CI(\loop_count_reg_789_reg[23]_i_1_n_0 ),
        .CO({\loop_count_reg_789_reg[27]_i_1_n_0 ,\loop_count_reg_789_reg[27]_i_1_n_1 ,\loop_count_reg_789_reg[27]_i_1_n_2 ,\loop_count_reg_789_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\loop_count_reg_789[27]_i_2_n_0 ,\loop_count_reg_789[27]_i_3_n_0 ,\loop_count_reg_789[27]_i_4_n_0 ,\loop_count_reg_789[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loop_count_reg_789_reg[31]_i_1 
       (.CI(\loop_count_reg_789_reg[27]_i_1_n_0 ),
        .CO({\NLW_loop_count_reg_789_reg[31]_i_1_CO_UNCONNECTED [3],\loop_count_reg_789_reg[31]_i_1_n_1 ,\loop_count_reg_789_reg[31]_i_1_n_2 ,\loop_count_reg_789_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\loop_count_reg_789[31]_i_2_n_0 ,\loop_count_reg_789[31]_i_3_n_0 ,\loop_count_reg_789[31]_i_4_n_0 ,\loop_count_reg_789[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cols_loc_channel_dout[31],cols_loc_channel_dout[31],cols_loc_channel_dout[31],cols_loc_channel_dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cols_loc_channel_dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({srcMat_1_c_dout[31],srcMat_1_c_dout[31],srcMat_1_c_dout[31],srcMat_1_c_dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,srcMat_1_c_dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,cols_loc_channel_dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "dilation_accel_mul_32s_32s_32_2_1_Multiplier_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_24
   (D,
    Q,
    ap_clk,
    out,
    p_reg_0);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]out;
  input [31:0]p_reg_0;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \loop_count_reg_873[19]_i_2_n_0 ;
  wire \loop_count_reg_873[19]_i_3_n_0 ;
  wire \loop_count_reg_873[19]_i_4_n_0 ;
  wire \loop_count_reg_873[23]_i_2_n_0 ;
  wire \loop_count_reg_873[23]_i_3_n_0 ;
  wire \loop_count_reg_873[23]_i_4_n_0 ;
  wire \loop_count_reg_873[23]_i_5_n_0 ;
  wire \loop_count_reg_873[27]_i_2_n_0 ;
  wire \loop_count_reg_873[27]_i_3_n_0 ;
  wire \loop_count_reg_873[27]_i_4_n_0 ;
  wire \loop_count_reg_873[27]_i_5_n_0 ;
  wire \loop_count_reg_873[31]_i_2_n_0 ;
  wire \loop_count_reg_873[31]_i_3_n_0 ;
  wire \loop_count_reg_873[31]_i_4_n_0 ;
  wire \loop_count_reg_873[31]_i_5_n_0 ;
  wire \loop_count_reg_873_reg[19]_i_1_n_0 ;
  wire \loop_count_reg_873_reg[19]_i_1_n_1 ;
  wire \loop_count_reg_873_reg[19]_i_1_n_2 ;
  wire \loop_count_reg_873_reg[19]_i_1_n_3 ;
  wire \loop_count_reg_873_reg[23]_i_1_n_0 ;
  wire \loop_count_reg_873_reg[23]_i_1_n_1 ;
  wire \loop_count_reg_873_reg[23]_i_1_n_2 ;
  wire \loop_count_reg_873_reg[23]_i_1_n_3 ;
  wire \loop_count_reg_873_reg[27]_i_1_n_0 ;
  wire \loop_count_reg_873_reg[27]_i_1_n_1 ;
  wire \loop_count_reg_873_reg[27]_i_1_n_2 ;
  wire \loop_count_reg_873_reg[27]_i_1_n_3 ;
  wire \loop_count_reg_873_reg[31]_i_1_n_1 ;
  wire \loop_count_reg_873_reg[31]_i_1_n_2 ;
  wire \loop_count_reg_873_reg[31]_i_1_n_3 ;
  wire [31:0]out;
  wire \p_reg[16]__0_n_0 ;
  wire [31:0]p_reg_0;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_loop_count_reg_873_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\loop_count_reg_873[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\loop_count_reg_873[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\loop_count_reg_873[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\loop_count_reg_873[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\loop_count_reg_873[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\loop_count_reg_873[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\loop_count_reg_873[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\loop_count_reg_873[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\loop_count_reg_873[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\loop_count_reg_873[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\loop_count_reg_873[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\loop_count_reg_873[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\loop_count_reg_873[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\loop_count_reg_873[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop_count_reg_873[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\loop_count_reg_873[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loop_count_reg_873_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\loop_count_reg_873_reg[19]_i_1_n_0 ,\loop_count_reg_873_reg[19]_i_1_n_1 ,\loop_count_reg_873_reg[19]_i_1_n_2 ,\loop_count_reg_873_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\loop_count_reg_873[19]_i_2_n_0 ,\loop_count_reg_873[19]_i_3_n_0 ,\loop_count_reg_873[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loop_count_reg_873_reg[23]_i_1 
       (.CI(\loop_count_reg_873_reg[19]_i_1_n_0 ),
        .CO({\loop_count_reg_873_reg[23]_i_1_n_0 ,\loop_count_reg_873_reg[23]_i_1_n_1 ,\loop_count_reg_873_reg[23]_i_1_n_2 ,\loop_count_reg_873_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\loop_count_reg_873[23]_i_2_n_0 ,\loop_count_reg_873[23]_i_3_n_0 ,\loop_count_reg_873[23]_i_4_n_0 ,\loop_count_reg_873[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loop_count_reg_873_reg[27]_i_1 
       (.CI(\loop_count_reg_873_reg[23]_i_1_n_0 ),
        .CO({\loop_count_reg_873_reg[27]_i_1_n_0 ,\loop_count_reg_873_reg[27]_i_1_n_1 ,\loop_count_reg_873_reg[27]_i_1_n_2 ,\loop_count_reg_873_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\loop_count_reg_873[27]_i_2_n_0 ,\loop_count_reg_873[27]_i_3_n_0 ,\loop_count_reg_873[27]_i_4_n_0 ,\loop_count_reg_873[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loop_count_reg_873_reg[31]_i_1 
       (.CI(\loop_count_reg_873_reg[27]_i_1_n_0 ),
        .CO({\NLW_loop_count_reg_873_reg[31]_i_1_CO_UNCONNECTED [3],\loop_count_reg_873_reg[31]_i_1_n_1 ,\loop_count_reg_873_reg[31]_i_1_n_2 ,\loop_count_reg_873_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\loop_count_reg_873[31]_i_2_n_0 ,\loop_count_reg_873[31]_i_3_n_0 ,\loop_count_reg_873[31]_i_4_n_0 ,\loop_count_reg_873[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_0[31],p_reg_0[31],p_reg_0[31],p_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({out[31],out[31],out[31],out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_regslice_both
   (img_out_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    \ap_CS_fsm_reg[2] ,
    D,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
    img_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    img_out_TREADY,
    internal_empty_n_i_2__7,
    Q,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    ap_rst_n,
    B_V_data_1_sel_wr01_out,
    out_mat_cols_c_empty_n,
    out_mat_rows_c_empty_n,
    \B_V_data_1_payload_A_reg[31]_0 );
  output img_out_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]D;
  output xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  output [31:0]img_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input img_out_TREADY;
  input internal_empty_n_i_2__7;
  input [2:0]Q;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input ap_rst_n;
  input B_V_data_1_sel_wr01_out;
  input out_mat_cols_c_empty_n;
  input out_mat_rows_c_empty_n;
  input [31:0]\B_V_data_1_payload_A_reg[31]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [31:0]\B_V_data_1_payload_A_reg[31]_0 ;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[10] ;
  wire \B_V_data_1_payload_A_reg_n_0_[11] ;
  wire \B_V_data_1_payload_A_reg_n_0_[12] ;
  wire \B_V_data_1_payload_A_reg_n_0_[13] ;
  wire \B_V_data_1_payload_A_reg_n_0_[14] ;
  wire \B_V_data_1_payload_A_reg_n_0_[15] ;
  wire \B_V_data_1_payload_A_reg_n_0_[16] ;
  wire \B_V_data_1_payload_A_reg_n_0_[17] ;
  wire \B_V_data_1_payload_A_reg_n_0_[18] ;
  wire \B_V_data_1_payload_A_reg_n_0_[19] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[20] ;
  wire \B_V_data_1_payload_A_reg_n_0_[21] ;
  wire \B_V_data_1_payload_A_reg_n_0_[22] ;
  wire \B_V_data_1_payload_A_reg_n_0_[23] ;
  wire \B_V_data_1_payload_A_reg_n_0_[24] ;
  wire \B_V_data_1_payload_A_reg_n_0_[25] ;
  wire \B_V_data_1_payload_A_reg_n_0_[26] ;
  wire \B_V_data_1_payload_A_reg_n_0_[27] ;
  wire \B_V_data_1_payload_A_reg_n_0_[28] ;
  wire \B_V_data_1_payload_A_reg_n_0_[29] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[30] ;
  wire \B_V_data_1_payload_A_reg_n_0_[31] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire \B_V_data_1_payload_A_reg_n_0_[8] ;
  wire \B_V_data_1_payload_A_reg_n_0_[9] ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[10] ;
  wire \B_V_data_1_payload_B_reg_n_0_[11] ;
  wire \B_V_data_1_payload_B_reg_n_0_[12] ;
  wire \B_V_data_1_payload_B_reg_n_0_[13] ;
  wire \B_V_data_1_payload_B_reg_n_0_[14] ;
  wire \B_V_data_1_payload_B_reg_n_0_[15] ;
  wire \B_V_data_1_payload_B_reg_n_0_[16] ;
  wire \B_V_data_1_payload_B_reg_n_0_[17] ;
  wire \B_V_data_1_payload_B_reg_n_0_[18] ;
  wire \B_V_data_1_payload_B_reg_n_0_[19] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[20] ;
  wire \B_V_data_1_payload_B_reg_n_0_[21] ;
  wire \B_V_data_1_payload_B_reg_n_0_[22] ;
  wire \B_V_data_1_payload_B_reg_n_0_[23] ;
  wire \B_V_data_1_payload_B_reg_n_0_[24] ;
  wire \B_V_data_1_payload_B_reg_n_0_[25] ;
  wire \B_V_data_1_payload_B_reg_n_0_[26] ;
  wire \B_V_data_1_payload_B_reg_n_0_[27] ;
  wire \B_V_data_1_payload_B_reg_n_0_[28] ;
  wire \B_V_data_1_payload_B_reg_n_0_[29] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[30] ;
  wire \B_V_data_1_payload_B_reg_n_0_[31] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire \B_V_data_1_payload_B_reg_n_0_[8] ;
  wire \B_V_data_1_payload_B_reg_n_0_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]img_out_TDATA;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire internal_empty_n_i_2__7;
  wire out_mat_cols_c_empty_n;
  wire out_mat_rows_c_empty_n;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[31]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(img_out_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [24]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [25]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [26]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [27]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [28]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [29]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [30]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [31]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[31]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(img_out_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [24]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [25]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [26]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [27]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [28]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [29]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [30]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [31]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAAA2A00)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(img_out_TREADY_int_regslice),
        .I2(img_out_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_sel_wr01_out),
        .O(\B_V_data_1_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(img_out_TREADY_int_regslice),
        .I3(B_V_data_1_sel_wr01_out),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_0 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(img_out_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h007F007F00FF0000)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(out_mat_cols_c_empty_n),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I2(out_mat_rows_c_empty_n),
        .I3(Q[1]),
        .I4(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I5(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[24]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[25]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[26]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[27]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[28]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[29]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[30]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[31]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \int_isr[0]_i_3 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(img_out_TREADY),
        .I3(img_out_TREADY_int_regslice),
        .O(xfMat2axiStrm_32_0_32_32_1_U0_ap_done));
  LUT6 #(
    .INIT(64'h8808080800000000)) 
    internal_empty_n_i_3__2
       (.I0(internal_empty_n_i_2__7),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(img_out_TREADY),
        .I4(img_out_TREADY_int_regslice),
        .I5(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .O(\ap_CS_fsm_reg[2] ));
endmodule

(* ORIG_REF_NAME = "dilation_accel_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_regslice_both_20
   (\B_V_data_1_state_reg[1]_0 ,
    img_inp_TVALID_int_regslice,
    B_V_data_1_sel,
    \B_V_data_1_payload_B_reg[31]_0 ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    ap_rst_n,
    img_inp_TVALID,
    Q,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY,
    img_inp_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output img_inp_TVALID_int_regslice;
  output B_V_data_1_sel;
  output [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input ap_rst_n;
  input img_inp_TVALID;
  input [0:0]Q;
  input grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY;
  input [31:0]img_inp_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[10] ;
  wire \B_V_data_1_payload_A_reg_n_0_[11] ;
  wire \B_V_data_1_payload_A_reg_n_0_[12] ;
  wire \B_V_data_1_payload_A_reg_n_0_[13] ;
  wire \B_V_data_1_payload_A_reg_n_0_[14] ;
  wire \B_V_data_1_payload_A_reg_n_0_[15] ;
  wire \B_V_data_1_payload_A_reg_n_0_[16] ;
  wire \B_V_data_1_payload_A_reg_n_0_[17] ;
  wire \B_V_data_1_payload_A_reg_n_0_[18] ;
  wire \B_V_data_1_payload_A_reg_n_0_[19] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[20] ;
  wire \B_V_data_1_payload_A_reg_n_0_[21] ;
  wire \B_V_data_1_payload_A_reg_n_0_[22] ;
  wire \B_V_data_1_payload_A_reg_n_0_[23] ;
  wire \B_V_data_1_payload_A_reg_n_0_[24] ;
  wire \B_V_data_1_payload_A_reg_n_0_[25] ;
  wire \B_V_data_1_payload_A_reg_n_0_[26] ;
  wire \B_V_data_1_payload_A_reg_n_0_[27] ;
  wire \B_V_data_1_payload_A_reg_n_0_[28] ;
  wire \B_V_data_1_payload_A_reg_n_0_[29] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[30] ;
  wire \B_V_data_1_payload_A_reg_n_0_[31] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire \B_V_data_1_payload_A_reg_n_0_[8] ;
  wire \B_V_data_1_payload_A_reg_n_0_[9] ;
  wire [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[10] ;
  wire \B_V_data_1_payload_B_reg_n_0_[11] ;
  wire \B_V_data_1_payload_B_reg_n_0_[12] ;
  wire \B_V_data_1_payload_B_reg_n_0_[13] ;
  wire \B_V_data_1_payload_B_reg_n_0_[14] ;
  wire \B_V_data_1_payload_B_reg_n_0_[15] ;
  wire \B_V_data_1_payload_B_reg_n_0_[16] ;
  wire \B_V_data_1_payload_B_reg_n_0_[17] ;
  wire \B_V_data_1_payload_B_reg_n_0_[18] ;
  wire \B_V_data_1_payload_B_reg_n_0_[19] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[20] ;
  wire \B_V_data_1_payload_B_reg_n_0_[21] ;
  wire \B_V_data_1_payload_B_reg_n_0_[22] ;
  wire \B_V_data_1_payload_B_reg_n_0_[23] ;
  wire \B_V_data_1_payload_B_reg_n_0_[24] ;
  wire \B_V_data_1_payload_B_reg_n_0_[25] ;
  wire \B_V_data_1_payload_B_reg_n_0_[26] ;
  wire \B_V_data_1_payload_B_reg_n_0_[27] ;
  wire \B_V_data_1_payload_B_reg_n_0_[28] ;
  wire \B_V_data_1_payload_B_reg_n_0_[29] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[30] ;
  wire \B_V_data_1_payload_B_reg_n_0_[31] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire \B_V_data_1_payload_B_reg_n_0_[8] ;
  wire \B_V_data_1_payload_B_reg_n_0_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY;
  wire [31:0]img_inp_TDATA;
  wire img_inp_TVALID;
  wire img_inp_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(img_inp_TVALID_int_regslice),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[24]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[25]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[26]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[27]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[28]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[29]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[30]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[31]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[31]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(img_inp_TVALID_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[24]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[25]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[26]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[27]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[28]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[29]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[30]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[31]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(img_inp_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8A80AA80AA80AA80)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(img_inp_TVALID),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(img_inp_TVALID_int_regslice),
        .I4(Q),
        .I5(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(img_inp_TVALID_int_regslice),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY),
        .I2(Q),
        .I3(img_inp_TVALID),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(img_inp_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[24]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[25]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[26]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[27]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[28]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[29]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[30]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[31]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_233[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_start_for_axiStrm2xfMat_32_0_32_32_1_U0
   (start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n,
    axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
    internal_full_n_reg_0,
    shiftReg_ce,
    internal_full_n_reg_1,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_idle,
    ap_sync_ready,
    ap_sync_reg_Block_split1_proc29_U0_ap_ready_reg,
    internal_full_n_reg_2,
    ap_clk,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n,
    Q,
    in_mat_rows_c_empty_n,
    in_mat_cols_c_empty_n,
    in_mat_cols_c10_full_n,
    in_mat_rows_c9_full_n,
    \mOutPtr_reg[0]_0 ,
    axiStrm2xfMat_32_0_32_32_1_U0_ap_ready,
    ap_rst_n,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    ap_sync_reg_Block_split1_proc29_U0_ap_ready,
    dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready,
    int_ap_ready_reg,
    out_mat_cols_c_full_n,
    kernel_c_full_n,
    out_mat_rows_c_full_n,
    start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n,
    start_once_reg,
    ap_start,
    start_once_reg_reg,
    ap_rst_n_inv);
  output start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n;
  output axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  output internal_full_n_reg_0;
  output shiftReg_ce;
  output internal_full_n_reg_1;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output ap_idle;
  output ap_sync_ready;
  output ap_sync_reg_Block_split1_proc29_U0_ap_ready_reg;
  output internal_full_n_reg_2;
  input ap_clk;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;
  input [0:0]Q;
  input in_mat_rows_c_empty_n;
  input in_mat_cols_c_empty_n;
  input in_mat_cols_c10_full_n;
  input in_mat_rows_c9_full_n;
  input \mOutPtr_reg[0]_0 ;
  input axiStrm2xfMat_32_0_32_32_1_U0_ap_ready;
  input ap_rst_n;
  input int_ap_idle_reg;
  input [0:0]int_ap_idle_reg_0;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input ap_sync_reg_Block_split1_proc29_U0_ap_ready;
  input dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready;
  input int_ap_ready_reg;
  input out_mat_cols_c_full_n;
  input kernel_c_full_n;
  input out_mat_rows_c_full_n;
  input start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  input start_once_reg;
  input ap_start;
  input start_once_reg_reg;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_split1_proc29_U0_ap_ready;
  wire ap_sync_reg_Block_split1_proc29_U0_ap_ready_reg;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_ready;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  wire dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready;
  wire in_mat_cols_c10_full_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_rows_c9_full_n;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire int_ap_idle_i_2_n_0;
  wire int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_ready_reg;
  wire internal_empty_n_i_1__19_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__19_n_0;
  wire internal_full_n_i_2__3_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire kernel_c_full_n;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire out_mat_cols_c_full_n;
  wire out_mat_rows_c_full_n;
  wire shiftReg_ce;
  wire start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n;
  wire start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;

  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(int_ap_idle_i_2_n_0),
        .I1(out_mat_cols_c_full_n),
        .I2(in_mat_rows_c_full_n),
        .I3(in_mat_cols_c_full_n),
        .I4(kernel_c_full_n),
        .I5(out_mat_rows_c_full_n),
        .O(shiftReg_ce));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Block_split1_proc29_U0_ap_ready_i_1
       (.I0(shiftReg_ce),
        .I1(ap_sync_reg_Block_split1_proc29_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(ap_start),
        .I4(ap_sync_ready),
        .O(ap_sync_reg_Block_split1_proc29_U0_ap_ready_reg));
  LUT4 #(
    .INIT(16'h0080)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_0),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .O(ap_idle));
  LUT5 #(
    .INIT(32'hFFFF07FF)) 
    int_ap_idle_i_2
       (.I0(start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n),
        .I1(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_split1_proc29_U0_ap_ready),
        .O(int_ap_idle_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    int_ap_ready_i_1
       (.I0(shiftReg_ce),
        .I1(ap_sync_reg_Block_split1_proc29_U0_ap_ready),
        .I2(dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready),
        .I3(int_ap_ready_reg),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'hEFFF0F0F00000000)) 
    internal_empty_n_i_1__19
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(axiStrm2xfMat_32_0_32_32_1_U0_ap_ready),
        .I4(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__3
       (.I0(shiftReg_ce),
        .I1(in_mat_rows_c_full_n),
        .O(internal_full_n_reg_0));
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__4
       (.I0(shiftReg_ce),
        .I1(in_mat_cols_c_full_n),
        .O(internal_full_n_reg_1));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__5
       (.I0(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .I1(Q),
        .I2(in_mat_rows_c_empty_n),
        .I3(in_mat_cols_c_empty_n),
        .I4(in_mat_cols_c10_full_n),
        .I5(in_mat_rows_c9_full_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__6
       (.I0(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .I1(Q),
        .I2(in_mat_rows_c_empty_n),
        .I3(in_mat_rows_c9_full_n),
        .I4(in_mat_cols_c_empty_n),
        .I5(in_mat_cols_c10_full_n),
        .O(internal_empty_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_0),
        .Q(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFDDDDDDDDDDD5)) 
    internal_full_n_i_1__19
       (.I0(ap_rst_n),
        .I1(start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(internal_full_n_i_2__3_n_0),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__3
       (.I0(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .I1(axiStrm2xfMat_32_0_32_32_1_U0_ap_ready),
        .O(internal_full_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_0),
        .Q(start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1 
       (.I0(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .I1(axiStrm2xfMat_32_0_32_32_1_U0_ap_ready),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(axiStrm2xfMat_32_0_32_32_1_U0_ap_ready),
        .I3(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF0F0F8F0F0F000F0)) 
    start_once_reg_i_1__1
       (.I0(start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n),
        .I1(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_split1_proc29_U0_ap_ready),
        .I5(start_once_reg_reg),
        .O(internal_full_n_reg_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0
   (start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n,
    hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start,
    \ap_CS_fsm_reg[1] ,
    shiftReg_ce,
    ap_rst_n_0,
    E,
    internal_empty_n_reg_0,
    internal_empty_n4_out,
    internal_empty_n_reg_1,
    \srcMat_cols_read_reg_77_reg[31] ,
    ap_clk,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0,
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg,
    ap_rst_n,
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg,
    srcMat_2_c_empty_n,
    Q,
    xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start,
    srcMat_1_c_empty_n,
    \mOutPtr_reg[2]_0 ,
    cols_cast_loc_c_empty_n,
    rows_cast_loc_c_empty_n,
    ap_done_reg,
    \SRL_SIG_reg[0][31] ,
    ap_return_preg,
    rows_cast_loc_c_full_n,
    ap_done_reg_0,
    srcMat_1_c_full_n,
    cols_cast_loc_c_full_n,
    srcMat_2_c_full_n,
    start_once_reg,
    ap_rst_n_inv);
  output start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n;
  output hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start;
  output \ap_CS_fsm_reg[1] ;
  output shiftReg_ce;
  output ap_rst_n_0;
  output [0:0]E;
  output [0:0]internal_empty_n_reg_0;
  output internal_empty_n4_out;
  output internal_empty_n_reg_1;
  output [31:0]\srcMat_cols_read_reg_77_reg[31] ;
  input ap_clk;
  input [0:0]grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg;
  input grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0;
  input xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  input grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  input ap_rst_n;
  input ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg;
  input srcMat_2_c_empty_n;
  input [0:0]Q;
  input xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  input srcMat_1_c_empty_n;
  input [1:0]\mOutPtr_reg[2]_0 ;
  input cols_cast_loc_c_empty_n;
  input rows_cast_loc_c_empty_n;
  input ap_done_reg;
  input [31:0]\SRL_SIG_reg[0][31] ;
  input [31:0]ap_return_preg;
  input rows_cast_loc_c_full_n;
  input ap_done_reg_0;
  input srcMat_1_c_full_n;
  input cols_cast_loc_c_full_n;
  input srcMat_2_c_full_n;
  input start_once_reg;
  input ap_rst_n_inv;

  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire \SRL_SIG_reg[2][0]_srl3_i_4__0_n_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire [31:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg;
  wire cols_cast_loc_c_empty_n;
  wire cols_cast_loc_c_full_n;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  wire [0:0]grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0;
  wire hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__12_n_0;
  wire internal_empty_n_i_2__13_n_0;
  wire internal_empty_n_i_3__1_n_0;
  wire [0:0]internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__11_n_0;
  wire internal_full_n_i_2__13_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_2__0_n_0 ;
  wire [1:0]\mOutPtr_reg[2]_0 ;
  wire rows_cast_loc_c_empty_n;
  wire rows_cast_loc_c_full_n;
  wire shiftReg_ce;
  wire srcMat_1_c_empty_n;
  wire srcMat_1_c_full_n;
  wire srcMat_2_c_empty_n;
  wire srcMat_2_c_full_n;
  wire [31:0]\srcMat_cols_read_reg_77_reg[31] ;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n;
  wire start_once_reg;
  wire xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;

  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\SRL_SIG_reg[0][31] [0]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[0]),
        .O(\srcMat_cols_read_reg_77_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [10]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[10]),
        .O(\srcMat_cols_read_reg_77_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [11]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[11]),
        .O(\srcMat_cols_read_reg_77_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [12]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[12]),
        .O(\srcMat_cols_read_reg_77_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [13]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[13]),
        .O(\srcMat_cols_read_reg_77_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [14]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[14]),
        .O(\srcMat_cols_read_reg_77_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [15]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[15]),
        .O(\srcMat_cols_read_reg_77_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][16]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [16]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[16]),
        .O(\srcMat_cols_read_reg_77_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][17]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [17]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[17]),
        .O(\srcMat_cols_read_reg_77_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][18]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [18]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[18]),
        .O(\srcMat_cols_read_reg_77_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][19]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [19]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[19]),
        .O(\srcMat_cols_read_reg_77_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(\SRL_SIG_reg[0][31] [1]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[1]),
        .O(\srcMat_cols_read_reg_77_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][20]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [20]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[20]),
        .O(\srcMat_cols_read_reg_77_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][21]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [21]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[21]),
        .O(\srcMat_cols_read_reg_77_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][22]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [22]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[22]),
        .O(\srcMat_cols_read_reg_77_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][23]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [23]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[23]),
        .O(\srcMat_cols_read_reg_77_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][24]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [24]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[24]),
        .O(\srcMat_cols_read_reg_77_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][25]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [25]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[25]),
        .O(\srcMat_cols_read_reg_77_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][26]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [26]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[26]),
        .O(\srcMat_cols_read_reg_77_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][27]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [27]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[27]),
        .O(\srcMat_cols_read_reg_77_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][28]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [28]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[28]),
        .O(\srcMat_cols_read_reg_77_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][29]_i_1 
       (.I0(\SRL_SIG_reg[0][31] [29]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[29]),
        .O(\srcMat_cols_read_reg_77_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(\SRL_SIG_reg[0][31] [2]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[2]),
        .O(\srcMat_cols_read_reg_77_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][30]_i_1 
       (.I0(\SRL_SIG_reg[0][31] [30]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[30]),
        .O(\srcMat_cols_read_reg_77_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][31]_i_2 
       (.I0(\SRL_SIG_reg[0][31] [31]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[31]),
        .O(\srcMat_cols_read_reg_77_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\SRL_SIG_reg[0][31] [3]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[3]),
        .O(\srcMat_cols_read_reg_77_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(\SRL_SIG_reg[0][31] [4]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[4]),
        .O(\srcMat_cols_read_reg_77_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\SRL_SIG_reg[0][31] [5]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[5]),
        .O(\srcMat_cols_read_reg_77_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(\SRL_SIG_reg[0][31] [6]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[6]),
        .O(\srcMat_cols_read_reg_77_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [7]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[7]),
        .O(\srcMat_cols_read_reg_77_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [8]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[8]),
        .O(\srcMat_cols_read_reg_77_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [9]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[9]),
        .O(\srcMat_cols_read_reg_77_reg[31] [9]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg[2][0]_srl3_i_4__0_n_0 ),
        .I1(rows_cast_loc_c_full_n),
        .I2(ap_done_reg_0),
        .I3(srcMat_1_c_full_n),
        .I4(cols_cast_loc_c_full_n),
        .I5(srcMat_2_c_full_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__0 
       (.I0(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .I1(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .I2(start_once_reg),
        .O(\SRL_SIG_reg[2][0]_srl3_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hA8A800A8)) 
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(shiftReg_ce),
        .I2(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0),
        .I3(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg),
        .I4(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_i_1
       (.I0(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg),
        .I1(shiftReg_ce),
        .I2(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .I4(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'hDDD00000)) 
    internal_empty_n_i_1__12
       (.I0(internal_empty_n_i_2__13_n_0),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr[2]_i_2__0_n_0 ),
        .I3(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__12_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA2AAAAAAA)) 
    internal_empty_n_i_2__1
       (.I0(shiftReg_ce),
        .I1(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I2(\mOutPtr_reg[2]_0 [0]),
        .I3(cols_cast_loc_c_empty_n),
        .I4(rows_cast_loc_c_empty_n),
        .I5(ap_done_reg),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h04)) 
    internal_empty_n_i_2__13
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_i_3__1_n_0),
        .I2(mOutPtr[1]),
        .O(internal_empty_n_i_2__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_empty_n_i_3__1
       (.I0(\mOutPtr_reg[2]_0 [1]),
        .I1(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I2(start_once_reg),
        .I3(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .I4(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .O(internal_empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_0),
        .Q(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDFFD5DDD5DDD5DD)) 
    internal_full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .I2(internal_full_n_i_2__13_n_0),
        .I3(\mOutPtr[2]_i_2__0_n_0 ),
        .I4(\mOutPtr_reg[2]_0 [1]),
        .I5(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .O(internal_full_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_full_n_i_2__13
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__13_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I1(\mOutPtr_reg[2]_0 [1]),
        .I2(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .I3(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[1]_i_1 
       (.I0(shiftReg_ce),
        .I1(srcMat_2_c_empty_n),
        .I2(Q),
        .I3(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .I4(srcMat_1_c_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg),
        .I2(\SRL_SIG_reg[2][0]_srl3_i_4__0_n_0 ),
        .I3(\mOutPtr_reg[2]_0 [1]),
        .I4(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr[2]_i_2__0_n_0 ),
        .I3(\mOutPtr_reg[2]_0 [1]),
        .I4(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \mOutPtr[2]_i_1__1 
       (.I0(shiftReg_ce),
        .I1(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I2(\mOutPtr_reg[2]_0 [0]),
        .I3(cols_cast_loc_c_empty_n),
        .I4(rows_cast_loc_c_empty_n),
        .I5(ap_done_reg),
        .O(internal_empty_n_reg_0));
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[2]_i_2__0 
       (.I0(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .I1(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .I2(start_once_reg),
        .O(\mOutPtr[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \mOutPtr[2]_i_3 
       (.I0(shiftReg_ce),
        .I1(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I2(\mOutPtr_reg[2]_0 [0]),
        .I3(cols_cast_loc_c_empty_n),
        .I4(rows_cast_loc_c_empty_n),
        .I5(ap_done_reg),
        .O(internal_empty_n_reg_1));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0
   (hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start,
    ap_done_reg_reg,
    shiftReg_ce,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg,
    D,
    \dstMat_rows_read_reg_92_reg[28] ,
    shiftReg_ce_0,
    shiftReg_ce_1,
    internal_empty_n4_out,
    E,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_clk,
    ap_done_reg,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg_0,
    ap_rst_n,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_0,
    \SRL_SIG_reg[0][28] ,
    ap_return_1_preg,
    \SRL_SIG_reg[0][28]_0 ,
    ap_return_0_preg,
    rows_cast_loc_channel_full_n,
    ap_sync_reg_channel_write_rows_cast_loc_channel_reg,
    cols_cast_loc_channel_full_n,
    ap_sync_reg_channel_write_cols_cast_loc_channel,
    hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
    dstMat_2_c_full_n,
    cols_loc_c_full_n,
    dstMat_1_c_full_n,
    \mOutPtr_reg[2]_0 ,
    start_once_reg,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg,
    Q,
    ap_rst_n_inv);
  output hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start;
  output ap_done_reg_reg;
  output shiftReg_ce;
  output ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg;
  output [28:0]D;
  output [28:0]\dstMat_rows_read_reg_92_reg[28] ;
  output shiftReg_ce_0;
  output shiftReg_ce_1;
  output internal_empty_n4_out;
  output [0:0]E;
  output grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg;
  output \ap_CS_fsm_reg[2] ;
  output ap_rst_n_0;
  output ap_rst_n_1;
  input ap_clk;
  input ap_done_reg;
  input grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg_0;
  input ap_rst_n;
  input ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_0;
  input [28:0]\SRL_SIG_reg[0][28] ;
  input [28:0]ap_return_1_preg;
  input [28:0]\SRL_SIG_reg[0][28]_0 ;
  input [28:0]ap_return_0_preg;
  input rows_cast_loc_channel_full_n;
  input ap_sync_reg_channel_write_rows_cast_loc_channel_reg;
  input cols_cast_loc_channel_full_n;
  input ap_sync_reg_channel_write_cols_cast_loc_channel;
  input hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  input dstMat_2_c_full_n;
  input cols_loc_c_full_n;
  input dstMat_1_c_full_n;
  input [0:0]\mOutPtr_reg[2]_0 ;
  input start_once_reg;
  input grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg;
  input [1:0]Q;
  input ap_rst_n_inv;

  wire [28:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [28:0]\SRL_SIG_reg[0][28] ;
  wire [28:0]\SRL_SIG_reg[0][28]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire [28:0]ap_return_0_preg;
  wire [28:0]ap_return_1_preg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_cols_cast_loc_channel;
  wire ap_sync_reg_channel_write_rows_cast_loc_channel_reg;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_0;
  wire cols_cast_loc_channel_full_n;
  wire cols_loc_c_full_n;
  wire dstMat_1_c_full_n;
  wire dstMat_2_c_full_n;
  wire [28:0]\dstMat_rows_read_reg_92_reg[28] ;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg_0;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_empty_n_i_2__12_n_0;
  wire internal_empty_n_i_3_n_0;
  wire internal_full_n_i_1__4_n_0;
  wire internal_full_n_i_2__8_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[2]_i_2_n_0 ;
  wire [0:0]\mOutPtr_reg[2]_0 ;
  wire rows_cast_loc_channel_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n;
  wire start_once_reg;

  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [0]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [0]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[0]),
        .O(\dstMat_rows_read_reg_92_reg[28] [0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [10]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [10]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[10]),
        .O(\dstMat_rows_read_reg_92_reg[28] [10]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [11]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [11]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[11]),
        .O(\dstMat_rows_read_reg_92_reg[28] [11]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [12]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [12]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[12]),
        .O(\dstMat_rows_read_reg_92_reg[28] [12]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [13]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [13]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[13]),
        .O(\dstMat_rows_read_reg_92_reg[28] [13]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [14]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [14]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[14]),
        .O(\dstMat_rows_read_reg_92_reg[28] [14]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [15]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [15]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[15]),
        .O(\dstMat_rows_read_reg_92_reg[28] [15]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [16]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][16]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [16]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[16]),
        .O(\dstMat_rows_read_reg_92_reg[28] [16]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][17]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [17]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][17]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [17]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[17]),
        .O(\dstMat_rows_read_reg_92_reg[28] [17]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][18]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [18]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][18]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [18]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[18]),
        .O(\dstMat_rows_read_reg_92_reg[28] [18]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][19]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [19]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][19]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [19]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[19]),
        .O(\dstMat_rows_read_reg_92_reg[28] [19]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [1]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [1]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[1]),
        .O(\dstMat_rows_read_reg_92_reg[28] [1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][20]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [20]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][20]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [20]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[20]),
        .O(\dstMat_rows_read_reg_92_reg[28] [20]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][21]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [21]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][21]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [21]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[21]),
        .O(\dstMat_rows_read_reg_92_reg[28] [21]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][22]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [22]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][22]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [22]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[22]),
        .O(\dstMat_rows_read_reg_92_reg[28] [22]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [23]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [23]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[23]),
        .O(\dstMat_rows_read_reg_92_reg[28] [23]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][24]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [24]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][24]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [24]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[24]),
        .O(\dstMat_rows_read_reg_92_reg[28] [24]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][25]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [25]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][25]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [25]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[25]),
        .O(\dstMat_rows_read_reg_92_reg[28] [25]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][26]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [26]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][26]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [26]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[26]),
        .O(\dstMat_rows_read_reg_92_reg[28] [26]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][27]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [27]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][27]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [27]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[27]),
        .O(\dstMat_rows_read_reg_92_reg[28] [27]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][28]_i_1 
       (.I0(shiftReg_ce),
        .I1(ap_done_reg),
        .I2(rows_cast_loc_channel_full_n),
        .I3(ap_sync_reg_channel_write_rows_cast_loc_channel_reg),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][28]_i_1__0 
       (.I0(shiftReg_ce),
        .I1(ap_done_reg),
        .I2(cols_cast_loc_channel_full_n),
        .I3(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .O(shiftReg_ce_1));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][28]_i_2 
       (.I0(\SRL_SIG_reg[0][28] [28]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][28]_i_2__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [28]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[28]),
        .O(\dstMat_rows_read_reg_92_reg[28] [28]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [2]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [2]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[2]),
        .O(\dstMat_rows_read_reg_92_reg[28] [2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [3]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [3]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[3]),
        .O(\dstMat_rows_read_reg_92_reg[28] [3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [4]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [4]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[4]),
        .O(\dstMat_rows_read_reg_92_reg[28] [4]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [5]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [5]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[5]),
        .O(\dstMat_rows_read_reg_92_reg[28] [5]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [6]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [6]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[6]),
        .O(\dstMat_rows_read_reg_92_reg[28] [6]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [7]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [7]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[7]),
        .O(\dstMat_rows_read_reg_92_reg[28] [7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [8]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [8]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[8]),
        .O(\dstMat_rows_read_reg_92_reg[28] [8]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[0][28] [9]),
        .I1(shiftReg_ce),
        .I2(ap_return_1_preg[9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28]_0 [9]),
        .I1(shiftReg_ce),
        .I2(ap_return_0_preg[9]),
        .O(\dstMat_rows_read_reg_92_reg[28] [9]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg),
        .I1(ap_done_reg),
        .I2(dstMat_2_c_full_n),
        .I3(cols_loc_c_full_n),
        .I4(dstMat_1_c_full_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG_reg[2][0]_srl3_i_4 
       (.I0(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .I1(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n),
        .I2(start_once_reg),
        .O(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ap_done_reg_i_2
       (.I0(shiftReg_ce),
        .I1(ap_done_reg),
        .O(ap_done_reg_reg));
  LUT6 #(
    .INIT(64'h888A0002888A0000)) 
    ap_sync_reg_channel_write_cols_cast_loc_channel_i_1
       (.I0(ap_rst_n),
        .I1(ap_done_reg_reg),
        .I2(ap_sync_reg_channel_write_rows_cast_loc_channel_reg),
        .I3(rows_cast_loc_channel_full_n),
        .I4(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .I5(cols_cast_loc_channel_full_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h808080808080A2A0)) 
    ap_sync_reg_channel_write_rows_cast_loc_channel_i_1
       (.I0(ap_rst_n),
        .I1(ap_done_reg_reg),
        .I2(ap_sync_reg_channel_write_rows_cast_loc_channel_reg),
        .I3(rows_cast_loc_channel_full_n),
        .I4(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .I5(cols_cast_loc_channel_full_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_i_1
       (.I0(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg_0),
        .I1(shiftReg_ce),
        .I2(ap_rst_n),
        .I3(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_0),
        .O(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg));
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(shiftReg_ce),
        .I2(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg_0),
        .I3(Q[0]),
        .I4(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  LUT5 #(
    .INIT(32'hDDD00000)) 
    internal_empty_n_i_1__5
       (.I0(internal_empty_n_i_2__12_n_0),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr[2]_i_2_n_0 ),
        .I3(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_empty_n_i_2
       (.I0(shiftReg_ce),
        .I1(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h04)) 
    internal_empty_n_i_2__12
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_i_3_n_0),
        .I2(mOutPtr[1]),
        .O(internal_empty_n_i_2__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_empty_n_i_3
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .I2(start_once_reg),
        .I3(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .I4(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n),
        .O(internal_empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDFFD5DDD5DDD5DD)) 
    internal_full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n),
        .I2(internal_full_n_i_2__8_n_0),
        .I3(\mOutPtr[2]_i_2_n_0 ),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .O(internal_full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_full_n_i_2__8
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n),
        .I3(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg),
        .I2(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1 
       (.I0(shiftReg_ce),
        .I1(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .O(E));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr[2]_i_2_n_0 ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[2]_i_2 
       (.I0(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .I2(start_once_reg),
        .O(\mOutPtr[2]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_start_for_xfMat2axiStrm_32_0_32_32_1_U0
   (start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  output xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__21_n_0;
  wire internal_empty_n_i_2__7_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__21_n_0;
  wire internal_full_n_i_2__7_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;

  LUT5 #(
    .INIT(32'hEE0E0000)) 
    internal_empty_n_i_1__21
       (.I0(internal_empty_n_i_2__7_n_0),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2__7
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(internal_empty_n_reg_0),
        .O(internal_empty_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_0),
        .Q(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDDDDDDDDD5D5D5)) 
    internal_full_n_i_1__21
       (.I0(ap_rst_n),
        .I1(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .I2(internal_full_n_i_2__7_n_0),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I4(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    internal_full_n_i_2__7
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .O(internal_full_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_0),
        .Q(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I4(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfMat2axiStrm_32_0_32_32_1_1
   (\icmp_ln414_1_reg_864_reg[0] ,
    \trunc_ln414_2_reg_872_reg[3] ,
    Q,
    \ap_CS_fsm_reg[1] ,
    B_V_data_1_sel_wr_reg,
    B_V_data_1_sel_wr01_out,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    internal_empty_n_reg,
    ap_rst_n_0,
    ap_rst_n_1,
    \ap_CS_fsm_reg[1]_0 ,
    \SRL_SIG_reg[0][31] ,
    ap_clk,
    ap_rst_n_inv,
    shiftReg_addr,
    \shl_ln414_2_reg_938_reg[31] ,
    \shl_ln414_2_reg_938_reg[31]_0 ,
    D,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0,
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
    B_V_data_1_sel_wr,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    out_mat_data_empty_n,
    ap_rst_n,
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done,
    out_mat_cols_c_empty_n,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    out_mat_rows_c_empty_n,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
    \ap_return_preg_reg[31] ,
    img_out_TREADY_int_regslice,
    \lshr_ln674_1_reg_955_reg[0] ,
    \lshr_ln674_1_reg_955_reg[7] ,
    \lshr_ln674_1_reg_955_reg[6] ,
    \lshr_ln674_1_reg_955_reg[5] ,
    \lshr_ln674_1_reg_955_reg[4] ,
    \lshr_ln674_1_reg_955_reg[3] ,
    \lshr_ln674_1_reg_955_reg[2] ,
    \lshr_ln674_1_reg_955_reg[1] ,
    \shl_ln414_2_reg_938_reg[23] ,
    \shl_ln414_2_reg_938_reg[15] ,
    \SRL_SIG_reg[0][31]_0 );
  output \icmp_ln414_1_reg_864_reg[0] ;
  output \trunc_ln414_2_reg_872_reg[3] ;
  output [0:0]Q;
  output \ap_CS_fsm_reg[1] ;
  output B_V_data_1_sel_wr_reg;
  output B_V_data_1_sel_wr01_out;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output internal_empty_n_reg;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output [31:0]\SRL_SIG_reg[0][31] ;
  input ap_clk;
  input ap_rst_n_inv;
  input shiftReg_addr;
  input [1:0]\shl_ln414_2_reg_938_reg[31] ;
  input [1:0]\shl_ln414_2_reg_938_reg[31]_0 ;
  input [7:0]D;
  input grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  input [1:0]grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg;
  input grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0;
  input xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  input B_V_data_1_sel_wr;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input out_mat_data_empty_n;
  input ap_rst_n;
  input ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done;
  input out_mat_cols_c_empty_n;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input out_mat_rows_c_empty_n;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  input [31:0]\ap_return_preg_reg[31] ;
  input img_out_TREADY_int_regslice;
  input [0:0]\lshr_ln674_1_reg_955_reg[0] ;
  input \lshr_ln674_1_reg_955_reg[7] ;
  input \lshr_ln674_1_reg_955_reg[6] ;
  input \lshr_ln674_1_reg_955_reg[5] ;
  input \lshr_ln674_1_reg_955_reg[4] ;
  input \lshr_ln674_1_reg_955_reg[3] ;
  input \lshr_ln674_1_reg_955_reg[2] ;
  input \lshr_ln674_1_reg_955_reg[1] ;
  input \shl_ln414_2_reg_938_reg[23] ;
  input \shl_ln414_2_reg_938_reg[15] ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;

  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire B_V_data_1_sel_wr_reg;
  wire [7:0]D;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_2;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire [31:0]ap_return_preg;
  wire [31:0]\ap_return_preg_reg[31] ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done;
  wire [28:0]cols_cast_loc_c_dout;
  wire cols_cast_loc_c_empty_n;
  wire cols_cast_loc_c_full_n;
  wire cols_loc_channel_U_n_1;
  wire cols_loc_channel_U_n_10;
  wire cols_loc_channel_U_n_100;
  wire cols_loc_channel_U_n_101;
  wire cols_loc_channel_U_n_102;
  wire cols_loc_channel_U_n_103;
  wire cols_loc_channel_U_n_104;
  wire cols_loc_channel_U_n_105;
  wire cols_loc_channel_U_n_106;
  wire cols_loc_channel_U_n_107;
  wire cols_loc_channel_U_n_108;
  wire cols_loc_channel_U_n_109;
  wire cols_loc_channel_U_n_11;
  wire cols_loc_channel_U_n_110;
  wire cols_loc_channel_U_n_111;
  wire cols_loc_channel_U_n_112;
  wire cols_loc_channel_U_n_113;
  wire cols_loc_channel_U_n_114;
  wire cols_loc_channel_U_n_115;
  wire cols_loc_channel_U_n_116;
  wire cols_loc_channel_U_n_117;
  wire cols_loc_channel_U_n_118;
  wire cols_loc_channel_U_n_119;
  wire cols_loc_channel_U_n_12;
  wire cols_loc_channel_U_n_120;
  wire cols_loc_channel_U_n_121;
  wire cols_loc_channel_U_n_122;
  wire cols_loc_channel_U_n_123;
  wire cols_loc_channel_U_n_124;
  wire cols_loc_channel_U_n_13;
  wire cols_loc_channel_U_n_14;
  wire cols_loc_channel_U_n_15;
  wire cols_loc_channel_U_n_16;
  wire cols_loc_channel_U_n_17;
  wire cols_loc_channel_U_n_18;
  wire cols_loc_channel_U_n_19;
  wire cols_loc_channel_U_n_2;
  wire cols_loc_channel_U_n_20;
  wire cols_loc_channel_U_n_21;
  wire cols_loc_channel_U_n_22;
  wire cols_loc_channel_U_n_23;
  wire cols_loc_channel_U_n_24;
  wire cols_loc_channel_U_n_25;
  wire cols_loc_channel_U_n_26;
  wire cols_loc_channel_U_n_27;
  wire cols_loc_channel_U_n_28;
  wire cols_loc_channel_U_n_29;
  wire cols_loc_channel_U_n_3;
  wire cols_loc_channel_U_n_30;
  wire cols_loc_channel_U_n_31;
  wire cols_loc_channel_U_n_4;
  wire cols_loc_channel_U_n_5;
  wire cols_loc_channel_U_n_6;
  wire cols_loc_channel_U_n_64;
  wire cols_loc_channel_U_n_65;
  wire cols_loc_channel_U_n_66;
  wire cols_loc_channel_U_n_67;
  wire cols_loc_channel_U_n_68;
  wire cols_loc_channel_U_n_69;
  wire cols_loc_channel_U_n_7;
  wire cols_loc_channel_U_n_70;
  wire cols_loc_channel_U_n_71;
  wire cols_loc_channel_U_n_72;
  wire cols_loc_channel_U_n_73;
  wire cols_loc_channel_U_n_74;
  wire cols_loc_channel_U_n_75;
  wire cols_loc_channel_U_n_76;
  wire cols_loc_channel_U_n_77;
  wire cols_loc_channel_U_n_78;
  wire cols_loc_channel_U_n_79;
  wire cols_loc_channel_U_n_8;
  wire cols_loc_channel_U_n_80;
  wire cols_loc_channel_U_n_81;
  wire cols_loc_channel_U_n_82;
  wire cols_loc_channel_U_n_83;
  wire cols_loc_channel_U_n_84;
  wire cols_loc_channel_U_n_85;
  wire cols_loc_channel_U_n_86;
  wire cols_loc_channel_U_n_87;
  wire cols_loc_channel_U_n_88;
  wire cols_loc_channel_U_n_89;
  wire cols_loc_channel_U_n_9;
  wire cols_loc_channel_U_n_90;
  wire cols_loc_channel_U_n_91;
  wire cols_loc_channel_U_n_92;
  wire cols_loc_channel_U_n_93;
  wire cols_loc_channel_U_n_94;
  wire cols_loc_channel_U_n_95;
  wire cols_loc_channel_U_n_96;
  wire cols_loc_channel_U_n_97;
  wire cols_loc_channel_U_n_98;
  wire cols_loc_channel_U_n_99;
  wire [31:0]cols_loc_channel_dout;
  wire [28:0]cols_reg_773;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  wire [1:0]grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0;
  wire hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_ready;
  wire hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start;
  wire hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_8;
  wire hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_9;
  wire \icmp_ln414_1_reg_864_reg[0] ;
  wire img_out_TREADY_int_regslice;
  wire internal_empty_n4_out;
  wire internal_empty_n_reg;
  wire [0:0]\lshr_ln674_1_reg_955_reg[0] ;
  wire \lshr_ln674_1_reg_955_reg[1] ;
  wire \lshr_ln674_1_reg_955_reg[2] ;
  wire \lshr_ln674_1_reg_955_reg[3] ;
  wire \lshr_ln674_1_reg_955_reg[4] ;
  wire \lshr_ln674_1_reg_955_reg[5] ;
  wire \lshr_ln674_1_reg_955_reg[6] ;
  wire \lshr_ln674_1_reg_955_reg[7] ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire out_mat_cols_c_empty_n;
  wire out_mat_data_empty_n;
  wire out_mat_rows_c_empty_n;
  wire [28:0]rows_cast_loc_c_dout;
  wire rows_cast_loc_c_empty_n;
  wire rows_cast_loc_c_full_n;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire \shl_ln414_2_reg_938_reg[15] ;
  wire \shl_ln414_2_reg_938_reg[23] ;
  wire [1:0]\shl_ln414_2_reg_938_reg[31] ;
  wire [1:0]\shl_ln414_2_reg_938_reg[31]_0 ;
  wire [31:0]srcMat_1_c_dout;
  wire srcMat_1_c_empty_n;
  wire srcMat_1_c_full_n;
  wire srcMat_2_c_U_n_2;
  wire srcMat_2_c_U_n_3;
  wire [28:0]srcMat_2_c_dout;
  wire srcMat_2_c_empty_n;
  wire srcMat_2_c_full_n;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_10;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_11;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_12;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_13;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_14;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_15;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_16;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_17;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_18;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_19;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_20;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_21;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_22;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_23;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_24;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_25;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_26;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_27;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_28;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_29;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_30;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_31;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_32;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_33;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_34;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_35;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_36;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_37;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_38;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_39;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_40;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_5;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_6;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_8;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_9;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n;
  wire start_once_reg;
  wire strm_U_n_2;
  wire strm_empty_n;
  wire strm_full_n;
  wire \trunc_ln414_2_reg_872_reg[3] ;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  wire xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_n_36;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_n_38;
  wire [31:0]xfMat2hlsStrm_32_0_32_32_1_1024_U0_strm_din;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d3_S_x cols_cast_loc_c_U
       (.E(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_cast_loc_c_empty_n(cols_cast_loc_c_empty_n),
        .cols_cast_loc_c_full_n(cols_cast_loc_c_full_n),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_9),
        .\mOutPtr_reg[1]_0 (start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_8),
        .out(cols_cast_loc_c_dout),
        .p_reg__0(\ap_return_preg_reg[31] [28:0]),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x cols_loc_channel_U
       (.D(cols_loc_channel_U_n_31),
        .DI({cols_loc_channel_U_n_95,cols_loc_channel_U_n_96,cols_loc_channel_U_n_97,cols_loc_channel_U_n_98}),
        .Q(cols_reg_773),
        .S({cols_loc_channel_U_n_1,cols_loc_channel_U_n_2,cols_loc_channel_U_n_3,cols_loc_channel_U_n_4}),
        .\SRL_SIG_reg[0][12] ({cols_loc_channel_U_n_103,cols_loc_channel_U_n_104,cols_loc_channel_U_n_105,cols_loc_channel_U_n_106}),
        .\SRL_SIG_reg[0][16] ({cols_loc_channel_U_n_107,cols_loc_channel_U_n_108,cols_loc_channel_U_n_109,cols_loc_channel_U_n_110}),
        .\SRL_SIG_reg[0][20] ({cols_loc_channel_U_n_111,cols_loc_channel_U_n_112,cols_loc_channel_U_n_113,cols_loc_channel_U_n_114}),
        .\SRL_SIG_reg[0][24] ({cols_loc_channel_U_n_115,cols_loc_channel_U_n_116,cols_loc_channel_U_n_117,cols_loc_channel_U_n_118}),
        .\SRL_SIG_reg[0][28] ({cols_loc_channel_U_n_119,cols_loc_channel_U_n_120,cols_loc_channel_U_n_121,cols_loc_channel_U_n_122}),
        .\SRL_SIG_reg[0][30] ({cols_loc_channel_U_n_123,cols_loc_channel_U_n_124}),
        .\SRL_SIG_reg[0][31] ({start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_9,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_10,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_11,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_12,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_13,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_14,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_15,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_16,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_17,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_18,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_19,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_20,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_21,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_22,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_23,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_24,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_25,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_26,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_27,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_28,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_29,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_30,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_31,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_32,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_33,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_34,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_35,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_36,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_37,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_38,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_39,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_40}),
        .\SRL_SIG_reg[0][8] ({cols_loc_channel_U_n_99,cols_loc_channel_U_n_100,cols_loc_channel_U_n_101,cols_loc_channel_U_n_102}),
        .\SRL_SIG_reg[1][12] ({cols_loc_channel_U_n_72,cols_loc_channel_U_n_73,cols_loc_channel_U_n_74,cols_loc_channel_U_n_75}),
        .\SRL_SIG_reg[1][16] ({cols_loc_channel_U_n_76,cols_loc_channel_U_n_77,cols_loc_channel_U_n_78,cols_loc_channel_U_n_79}),
        .\SRL_SIG_reg[1][20] ({cols_loc_channel_U_n_80,cols_loc_channel_U_n_81,cols_loc_channel_U_n_82,cols_loc_channel_U_n_83}),
        .\SRL_SIG_reg[1][24] ({cols_loc_channel_U_n_84,cols_loc_channel_U_n_85,cols_loc_channel_U_n_86,cols_loc_channel_U_n_87}),
        .\SRL_SIG_reg[1][28] ({cols_loc_channel_U_n_88,cols_loc_channel_U_n_89,cols_loc_channel_U_n_90,cols_loc_channel_U_n_91}),
        .\SRL_SIG_reg[1][31] ({cols_loc_channel_U_n_92,cols_loc_channel_U_n_93,cols_loc_channel_U_n_94}),
        .\SRL_SIG_reg[1][4] ({cols_loc_channel_U_n_64,cols_loc_channel_U_n_65,cols_loc_channel_U_n_66,cols_loc_channel_U_n_67}),
        .\SRL_SIG_reg[1][8] ({cols_loc_channel_U_n_68,cols_loc_channel_U_n_69,cols_loc_channel_U_n_70,cols_loc_channel_U_n_71}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_loc_channel_dout(cols_loc_channel_dout),
        .\cols_reg_773_reg[11] ({cols_loc_channel_U_n_9,cols_loc_channel_U_n_10,cols_loc_channel_U_n_11,cols_loc_channel_U_n_12}),
        .\cols_reg_773_reg[15] ({cols_loc_channel_U_n_13,cols_loc_channel_U_n_14,cols_loc_channel_U_n_15,cols_loc_channel_U_n_16}),
        .\cols_reg_773_reg[19] ({cols_loc_channel_U_n_17,cols_loc_channel_U_n_18,cols_loc_channel_U_n_19,cols_loc_channel_U_n_20}),
        .\cols_reg_773_reg[23] ({cols_loc_channel_U_n_21,cols_loc_channel_U_n_22,cols_loc_channel_U_n_23,cols_loc_channel_U_n_24}),
        .\cols_reg_773_reg[27] ({cols_loc_channel_U_n_25,cols_loc_channel_U_n_26,cols_loc_channel_U_n_27,cols_loc_channel_U_n_28}),
        .\cols_reg_773_reg[28] (cols_loc_channel_U_n_29),
        .\cols_reg_773_reg[7] ({cols_loc_channel_U_n_5,cols_loc_channel_U_n_6,cols_loc_channel_U_n_7,cols_loc_channel_U_n_8}),
        .internal_full_n_reg_0(cols_loc_channel_U_n_30),
        .\mOutPtr_reg[1]_0 (xfMat2hlsStrm_32_0_32_32_1_1024_U0_n_38),
        .shiftReg_ce(shiftReg_ce),
        .xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_hlsStrm2axiStrm_32_32_32_1_1_8_256_s hlsStrm2axiStrm_32_32_32_1_1_8_256_U0
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg(B_V_data_1_sel_wr_reg),
        .Q({hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_ready,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2]_0 (grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done),
        .ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_8),
        .ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg_0(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0),
        .cols_cast_loc_c_empty_n(cols_cast_loc_c_empty_n),
        .hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .\icmp_ln479_reg_244_reg[0]_0 (B_V_data_1_sel_wr01_out),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .out(rows_cast_loc_c_dout),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .p_reg__0(cols_cast_loc_c_dout),
        .rows_cast_loc_c_empty_n(rows_cast_loc_c_empty_n),
        .shiftReg_ce(shiftReg_ce),
        .strm_empty_n(strm_empty_n),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_done(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d3_S_x_5 rows_cast_loc_c_U
       (.E(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_9),
        .\mOutPtr_reg[1]_0 (start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_8),
        .out(rows_cast_loc_c_dout),
        .p_reg(\SRL_SIG_reg[0][31]_0 [28:0]),
        .rows_cast_loc_c_empty_n(rows_cast_loc_c_empty_n),
        .rows_cast_loc_c_full_n(rows_cast_loc_c_full_n),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x_6 srcMat_1_c_U
       (.E(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_5),
        .Q(ap_CS_fsm_state1_2),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0][31]_0 ),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[1]_0 (srcMat_2_c_U_n_3),
        .shiftReg_ce(shiftReg_ce),
        .srcMat_1_c_dout(srcMat_1_c_dout),
        .srcMat_1_c_empty_n(srcMat_1_c_empty_n),
        .srcMat_1_c_full_n(srcMat_1_c_full_n),
        .srcMat_2_c_empty_n(srcMat_2_c_empty_n),
        .xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w29_d2_S_x srcMat_2_c_U
       (.D(ap_NS_fsm),
        .E(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_5),
        .Q(ap_CS_fsm_state1_2),
        .\SRL_SIG_reg[0][28] (srcMat_2_c_dout),
        .\SRL_SIG_reg[0][28]_0 (\ap_return_preg_reg[31] [28:0]),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_cast_loc_c_full_n(cols_cast_loc_c_full_n),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg(srcMat_2_c_U_n_2),
        .internal_empty_n_reg_0(srcMat_2_c_U_n_3),
        .rows_cast_loc_c_full_n(rows_cast_loc_c_full_n),
        .shiftReg_ce(shiftReg_ce),
        .srcMat_1_c_empty_n(srcMat_1_c_empty_n),
        .srcMat_1_c_full_n(srcMat_1_c_full_n),
        .srcMat_2_c_empty_n(srcMat_2_c_empty_n),
        .srcMat_2_c_full_n(srcMat_2_c_full_n),
        .start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0 start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U
       (.E(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_5),
        .Q(ap_CS_fsm_state1_2),
        .\SRL_SIG_reg[0][31] (\ap_return_preg_reg[31] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_0(ap_done_reg_0),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_8),
        .cols_cast_loc_c_empty_n(cols_cast_loc_c_empty_n),
        .cols_cast_loc_c_full_n(cols_cast_loc_c_full_n),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg[1]),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0),
        .hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg_0(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_6),
        .internal_empty_n_reg_1(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_8),
        .\mOutPtr_reg[2]_0 ({hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_ready,ap_CS_fsm_state1}),
        .rows_cast_loc_c_empty_n(rows_cast_loc_c_empty_n),
        .rows_cast_loc_c_full_n(rows_cast_loc_c_full_n),
        .shiftReg_ce(shiftReg_ce),
        .srcMat_1_c_empty_n(srcMat_1_c_empty_n),
        .srcMat_1_c_full_n(srcMat_1_c_full_n),
        .srcMat_2_c_empty_n(srcMat_2_c_empty_n),
        .srcMat_2_c_full_n(srcMat_2_c_full_n),
        .\srcMat_cols_read_reg_77_reg[31] ({start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_9,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_10,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_11,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_12,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_13,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_14,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_15,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_16,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_17,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_18,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_19,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_20,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_21,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_22,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_23,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_24,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_25,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_26,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_27,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_28,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_29,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_30,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_31,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_32,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_33,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_34,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_35,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_36,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_37,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_38,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_39,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_40}),
        .start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_fifo_w32_d2_S_x_7 strm_U
       (.D(xfMat2hlsStrm_32_0_32_32_1_1024_U0_strm_din),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0][31] ),
        .\ap_CS_fsm_reg[5] (xfMat2hlsStrm_32_0_32_32_1_1024_U0_n_36),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(B_V_data_1_sel_wr01_out),
        .internal_full_n_reg_0(strm_U_n_2),
        .shiftReg_ce(shiftReg_ce_1),
        .strm_empty_n(strm_empty_n),
        .strm_full_n(strm_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfMat2axiStrm_32_0_32_32_1_Block_split3_proc xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_done_reg_reg_0(cols_loc_channel_U_n_30),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[31]_0 (\ap_return_preg_reg[31] ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(srcMat_2_c_U_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfMat2hlsStrm_32_0_32_32_1_1024_s xfMat2hlsStrm_32_0_32_32_1_1024_U0
       (.D(D),
        .DI({cols_loc_channel_U_n_95,cols_loc_channel_U_n_96,cols_loc_channel_U_n_97,cols_loc_channel_U_n_98}),
        .Q(ap_CS_fsm_state1_2),
        .S({cols_loc_channel_U_n_1,cols_loc_channel_U_n_2,cols_loc_channel_U_n_3,cols_loc_channel_U_n_4}),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm),
        .\ap_CS_fsm_reg[5]_0 (strm_U_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_loc_channel_dout(cols_loc_channel_dout),
        .\cols_reg_773_reg[28]_0 (cols_reg_773),
        .\cols_reg_773_reg[28]_1 (srcMat_2_c_dout),
        .\icmp_ln390_reg_815_reg[0]_0 (xfMat2hlsStrm_32_0_32_32_1_1024_U0_n_36),
        .\icmp_ln414_1_reg_864_reg[0]_0 (\icmp_ln414_1_reg_864_reg[0] ),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(xfMat2hlsStrm_32_0_32_32_1_1024_U0_n_38),
        .\lshr_ln674_1_reg_955_reg[0]_0 (\lshr_ln674_1_reg_955_reg[0] ),
        .\lshr_ln674_1_reg_955_reg[1]_0 (\lshr_ln674_1_reg_955_reg[1] ),
        .\lshr_ln674_1_reg_955_reg[2]_0 (\lshr_ln674_1_reg_955_reg[2] ),
        .\lshr_ln674_1_reg_955_reg[3]_0 (\lshr_ln674_1_reg_955_reg[3] ),
        .\lshr_ln674_1_reg_955_reg[4]_0 (\lshr_ln674_1_reg_955_reg[4] ),
        .\lshr_ln674_1_reg_955_reg[5]_0 (\lshr_ln674_1_reg_955_reg[5] ),
        .\lshr_ln674_1_reg_955_reg[6]_0 (\lshr_ln674_1_reg_955_reg[6] ),
        .\lshr_ln674_1_reg_955_reg[7]_0 (\lshr_ln674_1_reg_955_reg[7] ),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[1] (grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg[1]),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .shiftReg_addr(shiftReg_addr),
        .shiftReg_ce(shiftReg_ce_1),
        .\shl_ln414_2_reg_938_reg[15]_0 (\shl_ln414_2_reg_938_reg[15] ),
        .\shl_ln414_2_reg_938_reg[23]_0 (\shl_ln414_2_reg_938_reg[23] ),
        .\shl_ln414_2_reg_938_reg[31]_0 (xfMat2hlsStrm_32_0_32_32_1_1024_U0_strm_din),
        .\shl_ln414_2_reg_938_reg[31]_1 (\shl_ln414_2_reg_938_reg[31] ),
        .\shl_ln414_2_reg_938_reg[31]_2 (\shl_ln414_2_reg_938_reg[31]_0 ),
        .srcMat_1_c_dout(srcMat_1_c_dout),
        .srcMat_1_c_empty_n(srcMat_1_c_empty_n),
        .srcMat_2_c_empty_n(srcMat_2_c_empty_n),
        .strm_full_n(strm_full_n),
        .\sub13_i_i_reg_810_reg[0]_0 (cols_loc_channel_U_n_31),
        .\sub13_i_i_reg_810_reg[12]_0 ({cols_loc_channel_U_n_103,cols_loc_channel_U_n_104,cols_loc_channel_U_n_105,cols_loc_channel_U_n_106}),
        .\sub13_i_i_reg_810_reg[12]_1 ({cols_loc_channel_U_n_72,cols_loc_channel_U_n_73,cols_loc_channel_U_n_74,cols_loc_channel_U_n_75}),
        .\sub13_i_i_reg_810_reg[16]_0 ({cols_loc_channel_U_n_107,cols_loc_channel_U_n_108,cols_loc_channel_U_n_109,cols_loc_channel_U_n_110}),
        .\sub13_i_i_reg_810_reg[16]_1 ({cols_loc_channel_U_n_76,cols_loc_channel_U_n_77,cols_loc_channel_U_n_78,cols_loc_channel_U_n_79}),
        .\sub13_i_i_reg_810_reg[20]_0 ({cols_loc_channel_U_n_111,cols_loc_channel_U_n_112,cols_loc_channel_U_n_113,cols_loc_channel_U_n_114}),
        .\sub13_i_i_reg_810_reg[20]_1 ({cols_loc_channel_U_n_80,cols_loc_channel_U_n_81,cols_loc_channel_U_n_82,cols_loc_channel_U_n_83}),
        .\sub13_i_i_reg_810_reg[24]_0 ({cols_loc_channel_U_n_115,cols_loc_channel_U_n_116,cols_loc_channel_U_n_117,cols_loc_channel_U_n_118}),
        .\sub13_i_i_reg_810_reg[24]_1 ({cols_loc_channel_U_n_84,cols_loc_channel_U_n_85,cols_loc_channel_U_n_86,cols_loc_channel_U_n_87}),
        .\sub13_i_i_reg_810_reg[28]_0 ({cols_loc_channel_U_n_119,cols_loc_channel_U_n_120,cols_loc_channel_U_n_121,cols_loc_channel_U_n_122}),
        .\sub13_i_i_reg_810_reg[28]_1 ({cols_loc_channel_U_n_88,cols_loc_channel_U_n_89,cols_loc_channel_U_n_90,cols_loc_channel_U_n_91}),
        .\sub13_i_i_reg_810_reg[31]_0 ({cols_loc_channel_U_n_123,cols_loc_channel_U_n_124}),
        .\sub13_i_i_reg_810_reg[31]_1 ({cols_loc_channel_U_n_92,cols_loc_channel_U_n_93,cols_loc_channel_U_n_94}),
        .\sub13_i_i_reg_810_reg[4]_0 ({cols_loc_channel_U_n_64,cols_loc_channel_U_n_65,cols_loc_channel_U_n_66,cols_loc_channel_U_n_67}),
        .\sub13_i_i_reg_810_reg[8]_0 ({cols_loc_channel_U_n_99,cols_loc_channel_U_n_100,cols_loc_channel_U_n_101,cols_loc_channel_U_n_102}),
        .\sub13_i_i_reg_810_reg[8]_1 ({cols_loc_channel_U_n_68,cols_loc_channel_U_n_69,cols_loc_channel_U_n_70,cols_loc_channel_U_n_71}),
        .\sub_ln378_reg_784_reg[11]_0 ({cols_loc_channel_U_n_9,cols_loc_channel_U_n_10,cols_loc_channel_U_n_11,cols_loc_channel_U_n_12}),
        .\sub_ln378_reg_784_reg[15]_0 ({cols_loc_channel_U_n_13,cols_loc_channel_U_n_14,cols_loc_channel_U_n_15,cols_loc_channel_U_n_16}),
        .\sub_ln378_reg_784_reg[19]_0 ({cols_loc_channel_U_n_17,cols_loc_channel_U_n_18,cols_loc_channel_U_n_19,cols_loc_channel_U_n_20}),
        .\sub_ln378_reg_784_reg[23]_0 ({cols_loc_channel_U_n_21,cols_loc_channel_U_n_22,cols_loc_channel_U_n_23,cols_loc_channel_U_n_24}),
        .\sub_ln378_reg_784_reg[27]_0 ({cols_loc_channel_U_n_25,cols_loc_channel_U_n_26,cols_loc_channel_U_n_27,cols_loc_channel_U_n_28}),
        .\sub_ln378_reg_784_reg[28]_0 (cols_loc_channel_U_n_29),
        .\sub_ln378_reg_784_reg[7]_0 ({cols_loc_channel_U_n_5,cols_loc_channel_U_n_6,cols_loc_channel_U_n_7,cols_loc_channel_U_n_8}),
        .\trunc_ln414_2_reg_872_reg[3]_0 (\trunc_ln414_2_reg_872_reg[3] ),
        .\trunc_ln414_2_reg_872_reg[5]_0 (Q),
        .xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfMat2axiStrm_32_0_32_32_1_Block_split3_proc
   (ap_done_reg,
    start_once_reg,
    ap_return_preg,
    ap_done_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    shiftReg_ce,
    \ap_return_preg_reg[31]_0 );
  output ap_done_reg;
  output start_once_reg;
  output [31:0]ap_return_preg;
  input ap_done_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input shiftReg_ce;
  input [31:0]\ap_return_preg_reg[31]_0 ;

  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [31:0]ap_return_preg;
  wire [31:0]\ap_return_preg_reg[31]_0 ;
  wire ap_rst_n_inv;
  wire shiftReg_ce;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [10]),
        .Q(ap_return_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [11]),
        .Q(ap_return_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [12]),
        .Q(ap_return_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [13]),
        .Q(ap_return_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [14]),
        .Q(ap_return_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [15]),
        .Q(ap_return_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [16]),
        .Q(ap_return_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [17]),
        .Q(ap_return_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [18]),
        .Q(ap_return_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [19]),
        .Q(ap_return_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [20]),
        .Q(ap_return_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [21]),
        .Q(ap_return_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [22]),
        .Q(ap_return_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [23]),
        .Q(ap_return_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [24]),
        .Q(ap_return_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [25]),
        .Q(ap_return_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [26]),
        .Q(ap_return_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [27]),
        .Q(ap_return_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [28]),
        .Q(ap_return_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [29]),
        .Q(ap_return_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [30]),
        .Q(ap_return_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [31]),
        .Q(ap_return_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfMat2axiStrm_32_0_32_32_1_s
   (icmp_ln414_1_reg_864,
    \trunc_ln414_2_reg_872_reg[5] ,
    \B_V_data_1_state_reg[0] ,
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    internal_empty_n_reg,
    img_out_TDATA,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
    ap_clk,
    ap_rst_n_inv,
    shiftReg_addr,
    Q,
    \shl_ln414_2_reg_938_reg[31] ,
    D,
    img_out_TREADY,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    out_mat_data_empty_n,
    internal_empty_n_i_2__7,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    out_mat_cols_c_empty_n,
    out_mat_rows_c_empty_n,
    shiftReg_ce,
    ap_rst_n,
    \lshr_ln674_1_reg_955_reg[0] ,
    \lshr_ln674_1_reg_955_reg[7] ,
    \lshr_ln674_1_reg_955_reg[6] ,
    \lshr_ln674_1_reg_955_reg[5] ,
    \lshr_ln674_1_reg_955_reg[4] ,
    \lshr_ln674_1_reg_955_reg[3] ,
    \lshr_ln674_1_reg_955_reg[2] ,
    \lshr_ln674_1_reg_955_reg[1] ,
    \shl_ln414_2_reg_938_reg[23] ,
    \shl_ln414_2_reg_938_reg[15] ,
    \srcMat_cols_read_reg_77_reg[31]_0 ,
    \srcMat_rows_read_reg_72_reg[31]_0 );
  output icmp_ln414_1_reg_864;
  output [1:0]\trunc_ln414_2_reg_872_reg[5] ;
  output \B_V_data_1_state_reg[0] ;
  output xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[0]_1 ;
  output internal_empty_n_reg;
  output [31:0]img_out_TDATA;
  output xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  input ap_clk;
  input ap_rst_n_inv;
  input shiftReg_addr;
  input [1:0]Q;
  input [1:0]\shl_ln414_2_reg_938_reg[31] ;
  input [7:0]D;
  input img_out_TREADY;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input out_mat_data_empty_n;
  input internal_empty_n_i_2__7;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input out_mat_cols_c_empty_n;
  input out_mat_rows_c_empty_n;
  input shiftReg_ce;
  input ap_rst_n;
  input [0:0]\lshr_ln674_1_reg_955_reg[0] ;
  input \lshr_ln674_1_reg_955_reg[7] ;
  input \lshr_ln674_1_reg_955_reg[6] ;
  input \lshr_ln674_1_reg_955_reg[5] ;
  input \lshr_ln674_1_reg_955_reg[4] ;
  input \lshr_ln674_1_reg_955_reg[3] ;
  input \lshr_ln674_1_reg_955_reg[2] ;
  input \lshr_ln674_1_reg_955_reg[1] ;
  input \shl_ln414_2_reg_938_reg[23] ;
  input \shl_ln414_2_reg_938_reg[15] ;
  input [31:0]\srcMat_cols_read_reg_77_reg[31]_0 ;
  input [31:0]\srcMat_rows_read_reg_72_reg[31]_0 ;

  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire \B_V_data_1_state_reg[0] ;
  wire [7:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg_n_0;
  wire [31:0]data_in;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_10;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_11;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_12;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_3;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_4;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_9;
  wire icmp_ln414_1_reg_864;
  wire [31:0]img_out_TDATA;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire internal_empty_n_i_2__7;
  wire internal_empty_n_reg;
  wire [0:0]\lshr_ln674_1_reg_955_reg[0] ;
  wire \lshr_ln674_1_reg_955_reg[1] ;
  wire \lshr_ln674_1_reg_955_reg[2] ;
  wire \lshr_ln674_1_reg_955_reg[3] ;
  wire \lshr_ln674_1_reg_955_reg[4] ;
  wire \lshr_ln674_1_reg_955_reg[5] ;
  wire \lshr_ln674_1_reg_955_reg[6] ;
  wire \lshr_ln674_1_reg_955_reg[7] ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire out_mat_cols_c_empty_n;
  wire out_mat_data_empty_n;
  wire out_mat_rows_c_empty_n;
  wire regslice_both_dstPtr_V_data_V_U_n_4;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire \shl_ln414_2_reg_938_reg[15] ;
  wire \shl_ln414_2_reg_938_reg[23] ;
  wire [1:0]\shl_ln414_2_reg_938_reg[31] ;
  wire [28:0]srcMat_cols_read_reg_77;
  wire [31:29]srcMat_cols_read_reg_77__0;
  wire [31:0]\srcMat_cols_read_reg_77_reg[31]_0 ;
  wire [28:0]srcMat_rows_read_reg_72;
  wire [31:29]srcMat_rows_read_reg_72__0;
  wire [31:0]\srcMat_rows_read_reg_72_reg[31]_0 ;
  wire [1:0]\trunc_ln414_2_reg_872_reg[5] ;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  wire xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dstPtr_V_data_V_U_n_4),
        .Q(\ap_CS_fsm_reg[0]_1 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_12),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_11),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_9),
        .Q(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_10),
        .Q(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfMat2axiStrm_32_0_32_32_1_1 grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .B_V_data_1_sel_wr_reg(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_4),
        .D(D),
        .Q(\trunc_ln414_2_reg_872_reg[5] [1]),
        .\SRL_SIG_reg[0][31] (data_in),
        .\SRL_SIG_reg[0][31]_0 ({srcMat_rows_read_reg_72__0,srcMat_rows_read_reg_72}),
        .\ap_CS_fsm_reg[1] (grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_3),
        .\ap_CS_fsm_reg[1]_0 ({grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_11,grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_12}),
        .ap_clk(ap_clk),
        .\ap_return_preg_reg[31] ({srcMat_cols_read_reg_77__0,srcMat_cols_read_reg_77}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_9),
        .ap_rst_n_1(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_10),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg({ap_CS_fsm_state2,\ap_CS_fsm_reg[0]_1 }),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg_n_0),
        .\icmp_ln414_1_reg_864_reg[0] (icmp_ln414_1_reg_864),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .internal_empty_n_reg(internal_empty_n_reg),
        .\lshr_ln674_1_reg_955_reg[0] (\lshr_ln674_1_reg_955_reg[0] ),
        .\lshr_ln674_1_reg_955_reg[1] (\lshr_ln674_1_reg_955_reg[1] ),
        .\lshr_ln674_1_reg_955_reg[2] (\lshr_ln674_1_reg_955_reg[2] ),
        .\lshr_ln674_1_reg_955_reg[3] (\lshr_ln674_1_reg_955_reg[3] ),
        .\lshr_ln674_1_reg_955_reg[4] (\lshr_ln674_1_reg_955_reg[4] ),
        .\lshr_ln674_1_reg_955_reg[5] (\lshr_ln674_1_reg_955_reg[5] ),
        .\lshr_ln674_1_reg_955_reg[6] (\lshr_ln674_1_reg_955_reg[6] ),
        .\lshr_ln674_1_reg_955_reg[7] (\lshr_ln674_1_reg_955_reg[7] ),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .shiftReg_addr(shiftReg_addr),
        .\shl_ln414_2_reg_938_reg[15] (\shl_ln414_2_reg_938_reg[15] ),
        .\shl_ln414_2_reg_938_reg[23] (\shl_ln414_2_reg_938_reg[23] ),
        .\shl_ln414_2_reg_938_reg[31] (Q),
        .\shl_ln414_2_reg_938_reg[31]_0 (\shl_ln414_2_reg_938_reg[31] ),
        .\trunc_ln414_2_reg_872_reg[3] (\trunc_ln414_2_reg_872_reg[5] [0]),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_done(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_i_2
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(out_mat_cols_c_empty_n),
        .I2(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I3(out_mat_rows_c_empty_n),
        .O(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_3),
        .Q(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    internal_empty_n_i_3__3
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(out_mat_cols_c_empty_n),
        .I2(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I3(out_mat_rows_c_empty_n),
        .I4(shiftReg_ce),
        .O(\ap_CS_fsm_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_regslice_both regslice_both_dstPtr_V_data_V_U
       (.\B_V_data_1_payload_A_reg[31]_0 (data_in),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .B_V_data_1_sel_wr_reg_0(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_4),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .D(regslice_both_dstPtr_V_data_V_U_n_4),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg[0]_1 }),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .internal_empty_n_i_2__7(internal_empty_n_i_2__7),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_done(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start));
  FDRE \srcMat_cols_read_reg_77_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [0]),
        .Q(srcMat_cols_read_reg_77[0]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [10]),
        .Q(srcMat_cols_read_reg_77[10]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [11]),
        .Q(srcMat_cols_read_reg_77[11]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [12]),
        .Q(srcMat_cols_read_reg_77[12]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [13]),
        .Q(srcMat_cols_read_reg_77[13]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [14]),
        .Q(srcMat_cols_read_reg_77[14]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [15]),
        .Q(srcMat_cols_read_reg_77[15]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [16]),
        .Q(srcMat_cols_read_reg_77[16]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [17]),
        .Q(srcMat_cols_read_reg_77[17]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [18]),
        .Q(srcMat_cols_read_reg_77[18]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [19]),
        .Q(srcMat_cols_read_reg_77[19]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [1]),
        .Q(srcMat_cols_read_reg_77[1]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [20]),
        .Q(srcMat_cols_read_reg_77[20]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [21]),
        .Q(srcMat_cols_read_reg_77[21]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [22]),
        .Q(srcMat_cols_read_reg_77[22]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [23]),
        .Q(srcMat_cols_read_reg_77[23]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [24]),
        .Q(srcMat_cols_read_reg_77[24]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [25]),
        .Q(srcMat_cols_read_reg_77[25]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [26]),
        .Q(srcMat_cols_read_reg_77[26]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [27]),
        .Q(srcMat_cols_read_reg_77[27]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [28]),
        .Q(srcMat_cols_read_reg_77[28]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [29]),
        .Q(srcMat_cols_read_reg_77__0[29]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [2]),
        .Q(srcMat_cols_read_reg_77[2]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [30]),
        .Q(srcMat_cols_read_reg_77__0[30]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [31]),
        .Q(srcMat_cols_read_reg_77__0[31]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [3]),
        .Q(srcMat_cols_read_reg_77[3]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [4]),
        .Q(srcMat_cols_read_reg_77[4]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [5]),
        .Q(srcMat_cols_read_reg_77[5]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [6]),
        .Q(srcMat_cols_read_reg_77[6]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [7]),
        .Q(srcMat_cols_read_reg_77[7]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [8]),
        .Q(srcMat_cols_read_reg_77[8]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_cols_read_reg_77_reg[31]_0 [9]),
        .Q(srcMat_cols_read_reg_77[9]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [0]),
        .Q(srcMat_rows_read_reg_72[0]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [10]),
        .Q(srcMat_rows_read_reg_72[10]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [11]),
        .Q(srcMat_rows_read_reg_72[11]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [12]),
        .Q(srcMat_rows_read_reg_72[12]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [13]),
        .Q(srcMat_rows_read_reg_72[13]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [14]),
        .Q(srcMat_rows_read_reg_72[14]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [15]),
        .Q(srcMat_rows_read_reg_72[15]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [16]),
        .Q(srcMat_rows_read_reg_72[16]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [17]),
        .Q(srcMat_rows_read_reg_72[17]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [18]),
        .Q(srcMat_rows_read_reg_72[18]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [19]),
        .Q(srcMat_rows_read_reg_72[19]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [1]),
        .Q(srcMat_rows_read_reg_72[1]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [20]),
        .Q(srcMat_rows_read_reg_72[20]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [21]),
        .Q(srcMat_rows_read_reg_72[21]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [22]),
        .Q(srcMat_rows_read_reg_72[22]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [23]),
        .Q(srcMat_rows_read_reg_72[23]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [24]),
        .Q(srcMat_rows_read_reg_72[24]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [25]),
        .Q(srcMat_rows_read_reg_72[25]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [26]),
        .Q(srcMat_rows_read_reg_72[26]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [27]),
        .Q(srcMat_rows_read_reg_72[27]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [28]),
        .Q(srcMat_rows_read_reg_72[28]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [29]),
        .Q(srcMat_rows_read_reg_72__0[29]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [2]),
        .Q(srcMat_rows_read_reg_72[2]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [30]),
        .Q(srcMat_rows_read_reg_72__0[30]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [31]),
        .Q(srcMat_rows_read_reg_72__0[31]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [3]),
        .Q(srcMat_rows_read_reg_72[3]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [4]),
        .Q(srcMat_rows_read_reg_72[4]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [5]),
        .Q(srcMat_rows_read_reg_72[5]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [6]),
        .Q(srcMat_rows_read_reg_72[6]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [7]),
        .Q(srcMat_rows_read_reg_72[7]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [8]),
        .Q(srcMat_rows_read_reg_72[8]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(\srcMat_rows_read_reg_72_reg[31]_0 [9]),
        .Q(srcMat_rows_read_reg_72[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfMat2hlsStrm_32_0_32_32_1_1024_s
   (Q,
    \icmp_ln414_1_reg_864_reg[0]_0 ,
    \trunc_ln414_2_reg_872_reg[3]_0 ,
    \cols_reg_773_reg[28]_0 ,
    \trunc_ln414_2_reg_872_reg[5]_0 ,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    internal_empty_n_reg,
    \icmp_ln390_reg_815_reg[0]_0 ,
    shiftReg_ce,
    internal_empty_n_reg_0,
    \shl_ln414_2_reg_938_reg[31]_0 ,
    ap_clk,
    srcMat_1_c_dout,
    cols_loc_channel_dout,
    ap_rst_n_inv,
    DI,
    \sub13_i_i_reg_810_reg[4]_0 ,
    \sub13_i_i_reg_810_reg[8]_0 ,
    \sub13_i_i_reg_810_reg[8]_1 ,
    \sub13_i_i_reg_810_reg[12]_0 ,
    \sub13_i_i_reg_810_reg[12]_1 ,
    \sub13_i_i_reg_810_reg[16]_0 ,
    \sub13_i_i_reg_810_reg[16]_1 ,
    \sub13_i_i_reg_810_reg[20]_0 ,
    \sub13_i_i_reg_810_reg[20]_1 ,
    \sub13_i_i_reg_810_reg[24]_0 ,
    \sub13_i_i_reg_810_reg[24]_1 ,
    \sub13_i_i_reg_810_reg[28]_0 ,
    \sub13_i_i_reg_810_reg[28]_1 ,
    \sub13_i_i_reg_810_reg[31]_0 ,
    \sub13_i_i_reg_810_reg[31]_1 ,
    S,
    \sub_ln378_reg_784_reg[7]_0 ,
    \sub_ln378_reg_784_reg[11]_0 ,
    \sub_ln378_reg_784_reg[15]_0 ,
    \sub_ln378_reg_784_reg[19]_0 ,
    \sub_ln378_reg_784_reg[23]_0 ,
    \sub_ln378_reg_784_reg[27]_0 ,
    \sub_ln378_reg_784_reg[28]_0 ,
    shiftReg_addr,
    \shl_ln414_2_reg_938_reg[31]_1 ,
    \shl_ln414_2_reg_938_reg[31]_2 ,
    D,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[1] ,
    out_mat_data_empty_n,
    strm_full_n,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    srcMat_1_c_empty_n,
    xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start,
    srcMat_2_c_empty_n,
    \sub13_i_i_reg_810_reg[0]_0 ,
    \cols_reg_773_reg[28]_1 ,
    \lshr_ln674_1_reg_955_reg[0]_0 ,
    \lshr_ln674_1_reg_955_reg[7]_0 ,
    \lshr_ln674_1_reg_955_reg[6]_0 ,
    \lshr_ln674_1_reg_955_reg[5]_0 ,
    \lshr_ln674_1_reg_955_reg[4]_0 ,
    \lshr_ln674_1_reg_955_reg[3]_0 ,
    \lshr_ln674_1_reg_955_reg[2]_0 ,
    \lshr_ln674_1_reg_955_reg[1]_0 ,
    \shl_ln414_2_reg_938_reg[23]_0 ,
    \shl_ln414_2_reg_938_reg[15]_0 );
  output [0:0]Q;
  output \icmp_ln414_1_reg_864_reg[0]_0 ;
  output \trunc_ln414_2_reg_872_reg[3]_0 ;
  output [28:0]\cols_reg_773_reg[28]_0 ;
  output [0:0]\trunc_ln414_2_reg_872_reg[5]_0 ;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output internal_empty_n_reg;
  output \icmp_ln390_reg_815_reg[0]_0 ;
  output shiftReg_ce;
  output internal_empty_n_reg_0;
  output [31:0]\shl_ln414_2_reg_938_reg[31]_0 ;
  input ap_clk;
  input [31:0]srcMat_1_c_dout;
  input [31:0]cols_loc_channel_dout;
  input ap_rst_n_inv;
  input [3:0]DI;
  input [3:0]\sub13_i_i_reg_810_reg[4]_0 ;
  input [3:0]\sub13_i_i_reg_810_reg[8]_0 ;
  input [3:0]\sub13_i_i_reg_810_reg[8]_1 ;
  input [3:0]\sub13_i_i_reg_810_reg[12]_0 ;
  input [3:0]\sub13_i_i_reg_810_reg[12]_1 ;
  input [3:0]\sub13_i_i_reg_810_reg[16]_0 ;
  input [3:0]\sub13_i_i_reg_810_reg[16]_1 ;
  input [3:0]\sub13_i_i_reg_810_reg[20]_0 ;
  input [3:0]\sub13_i_i_reg_810_reg[20]_1 ;
  input [3:0]\sub13_i_i_reg_810_reg[24]_0 ;
  input [3:0]\sub13_i_i_reg_810_reg[24]_1 ;
  input [3:0]\sub13_i_i_reg_810_reg[28]_0 ;
  input [3:0]\sub13_i_i_reg_810_reg[28]_1 ;
  input [1:0]\sub13_i_i_reg_810_reg[31]_0 ;
  input [2:0]\sub13_i_i_reg_810_reg[31]_1 ;
  input [3:0]S;
  input [3:0]\sub_ln378_reg_784_reg[7]_0 ;
  input [3:0]\sub_ln378_reg_784_reg[11]_0 ;
  input [3:0]\sub_ln378_reg_784_reg[15]_0 ;
  input [3:0]\sub_ln378_reg_784_reg[19]_0 ;
  input [3:0]\sub_ln378_reg_784_reg[23]_0 ;
  input [3:0]\sub_ln378_reg_784_reg[27]_0 ;
  input [0:0]\sub_ln378_reg_784_reg[28]_0 ;
  input shiftReg_addr;
  input [1:0]\shl_ln414_2_reg_938_reg[31]_1 ;
  input [1:0]\shl_ln414_2_reg_938_reg[31]_2 ;
  input [7:0]D;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]\mOutPtr_reg[1] ;
  input out_mat_data_empty_n;
  input strm_full_n;
  input ap_rst_n;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[5]_0 ;
  input srcMat_1_c_empty_n;
  input xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  input srcMat_2_c_empty_n;
  input [0:0]\sub13_i_i_reg_810_reg[0]_0 ;
  input [28:0]\cols_reg_773_reg[28]_1 ;
  input [0:0]\lshr_ln674_1_reg_955_reg[0]_0 ;
  input \lshr_ln674_1_reg_955_reg[7]_0 ;
  input \lshr_ln674_1_reg_955_reg[6]_0 ;
  input \lshr_ln674_1_reg_955_reg[5]_0 ;
  input \lshr_ln674_1_reg_955_reg[4]_0 ;
  input \lshr_ln674_1_reg_955_reg[3]_0 ;
  input \lshr_ln674_1_reg_955_reg[2]_0 ;
  input \lshr_ln674_1_reg_955_reg[1]_0 ;
  input \shl_ln414_2_reg_938_reg[23]_0 ;
  input \shl_ln414_2_reg_938_reg[15]_0 ;

  wire [7:0]D;
  wire [3:0]DI;
  wire [30:3]K_size_fu_254_p3;
  wire [31:4]PTR_WIDTH_min_last_N_fu_193_p2;
  wire \PTR_WIDTH_min_last_N_reg_800[11]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[11]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[11]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[11]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[15]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[15]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[15]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[15]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[19]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[19]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[19]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[19]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[23]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[23]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[23]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[23]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[27]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[27]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[27]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[27]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[31]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[31]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[31]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[31]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[3]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[7]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[7]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[7]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800[7]_i_5_n_0 ;
  wire [28:0]PTR_WIDTH_min_last_N_reg_800_reg;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[31]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[31]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[31]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1_n_3 ;
  wire [30:5]PTR_WIDTH_plus_Ksize_fu_266_p3;
  wire [31:3]PTR_WIDTH_plus_last_N_fu_199_p2;
  wire \PTR_WIDTH_plus_last_N_reg_805[5]_i_2_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_805[5]_i_3_n_0 ;
  wire [28:0]PTR_WIDTH_plus_last_N_reg_805_reg;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[31]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1_n_3 ;
  wire [0:0]Q;
  wire [3:0]S;
  wire \SRL_SIG[0][31]_i_10_n_0 ;
  wire \SRL_SIG[0][31]_i_11_n_0 ;
  wire \SRL_SIG[0][31]_i_4_n_0 ;
  wire \SRL_SIG[0][31]_i_5_n_0 ;
  wire \SRL_SIG[0][31]_i_6_n_0 ;
  wire \SRL_SIG[0][31]_i_7_n_0 ;
  wire \SRL_SIG[0][31]_i_8_n_0 ;
  wire \SRL_SIG[0][31]_i_9_n_0 ;
  wire add_ln417_1_fu_326_p2_carry_i_1_n_0;
  wire add_ln417_1_fu_326_p2_carry_i_2_n_0;
  wire add_ln417_1_fu_326_p2_carry_i_3_n_0;
  wire add_ln417_1_fu_326_p2_carry_i_4_n_0;
  wire add_ln417_1_fu_326_p2_carry_i_5_n_0;
  wire add_ln417_1_fu_326_p2_carry_n_2;
  wire add_ln417_1_fu_326_p2_carry_n_3;
  wire add_ln421_fu_367_p2_carry__0_i_4_n_0;
  wire add_ln421_fu_367_p2_carry__0_i_5_n_0;
  wire add_ln421_fu_367_p2_carry__0_i_6_n_0;
  wire add_ln421_fu_367_p2_carry__0_i_7_n_0;
  wire add_ln421_fu_367_p2_carry__0_i_8_n_0;
  wire add_ln421_fu_367_p2_carry__0_n_0;
  wire add_ln421_fu_367_p2_carry__0_n_1;
  wire add_ln421_fu_367_p2_carry__0_n_2;
  wire add_ln421_fu_367_p2_carry__0_n_3;
  wire add_ln421_fu_367_p2_carry__0_n_4;
  wire add_ln421_fu_367_p2_carry__0_n_5;
  wire add_ln421_fu_367_p2_carry__0_n_6;
  wire add_ln421_fu_367_p2_carry__0_n_7;
  wire add_ln421_fu_367_p2_carry__1_i_2_n_0;
  wire add_ln421_fu_367_p2_carry__1_i_5_n_0;
  wire add_ln421_fu_367_p2_carry__1_i_6_n_0;
  wire add_ln421_fu_367_p2_carry__1_i_7_n_0;
  wire add_ln421_fu_367_p2_carry__1_i_8_n_0;
  wire add_ln421_fu_367_p2_carry__1_n_0;
  wire add_ln421_fu_367_p2_carry__1_n_1;
  wire add_ln421_fu_367_p2_carry__1_n_2;
  wire add_ln421_fu_367_p2_carry__1_n_3;
  wire add_ln421_fu_367_p2_carry__1_n_4;
  wire add_ln421_fu_367_p2_carry__1_n_5;
  wire add_ln421_fu_367_p2_carry__1_n_6;
  wire add_ln421_fu_367_p2_carry__1_n_7;
  wire add_ln421_fu_367_p2_carry__2_i_5_n_0;
  wire add_ln421_fu_367_p2_carry__2_i_6_n_0;
  wire add_ln421_fu_367_p2_carry__2_i_7_n_0;
  wire add_ln421_fu_367_p2_carry__2_i_8_n_0;
  wire add_ln421_fu_367_p2_carry__2_n_0;
  wire add_ln421_fu_367_p2_carry__2_n_1;
  wire add_ln421_fu_367_p2_carry__2_n_2;
  wire add_ln421_fu_367_p2_carry__2_n_3;
  wire add_ln421_fu_367_p2_carry__2_n_4;
  wire add_ln421_fu_367_p2_carry__2_n_5;
  wire add_ln421_fu_367_p2_carry__2_n_6;
  wire add_ln421_fu_367_p2_carry__2_n_7;
  wire add_ln421_fu_367_p2_carry__3_i_4_n_0;
  wire add_ln421_fu_367_p2_carry__3_i_5_n_0;
  wire add_ln421_fu_367_p2_carry__3_i_6_n_0;
  wire add_ln421_fu_367_p2_carry__3_i_7_n_0;
  wire add_ln421_fu_367_p2_carry__3_i_8_n_0;
  wire add_ln421_fu_367_p2_carry__3_n_0;
  wire add_ln421_fu_367_p2_carry__3_n_1;
  wire add_ln421_fu_367_p2_carry__3_n_2;
  wire add_ln421_fu_367_p2_carry__3_n_3;
  wire add_ln421_fu_367_p2_carry__3_n_4;
  wire add_ln421_fu_367_p2_carry__3_n_5;
  wire add_ln421_fu_367_p2_carry__3_n_6;
  wire add_ln421_fu_367_p2_carry__3_n_7;
  wire add_ln421_fu_367_p2_carry__4_i_2_n_0;
  wire add_ln421_fu_367_p2_carry__4_i_5_n_0;
  wire add_ln421_fu_367_p2_carry__4_i_6_n_0;
  wire add_ln421_fu_367_p2_carry__4_i_7_n_0;
  wire add_ln421_fu_367_p2_carry__4_i_8_n_0;
  wire add_ln421_fu_367_p2_carry__4_n_0;
  wire add_ln421_fu_367_p2_carry__4_n_1;
  wire add_ln421_fu_367_p2_carry__4_n_2;
  wire add_ln421_fu_367_p2_carry__4_n_3;
  wire add_ln421_fu_367_p2_carry__4_n_4;
  wire add_ln421_fu_367_p2_carry__4_n_5;
  wire add_ln421_fu_367_p2_carry__4_n_6;
  wire add_ln421_fu_367_p2_carry__4_n_7;
  wire add_ln421_fu_367_p2_carry__5_i_5_n_0;
  wire add_ln421_fu_367_p2_carry__5_i_6_n_0;
  wire add_ln421_fu_367_p2_carry__5_i_7_n_0;
  wire add_ln421_fu_367_p2_carry__5_i_8_n_0;
  wire add_ln421_fu_367_p2_carry__5_n_0;
  wire add_ln421_fu_367_p2_carry__5_n_1;
  wire add_ln421_fu_367_p2_carry__5_n_2;
  wire add_ln421_fu_367_p2_carry__5_n_3;
  wire add_ln421_fu_367_p2_carry__5_n_4;
  wire add_ln421_fu_367_p2_carry__5_n_5;
  wire add_ln421_fu_367_p2_carry__5_n_6;
  wire add_ln421_fu_367_p2_carry__5_n_7;
  wire add_ln421_fu_367_p2_carry__6_i_1_n_0;
  wire add_ln421_fu_367_p2_carry__6_n_7;
  wire add_ln421_fu_367_p2_carry_i_3_n_0;
  wire add_ln421_fu_367_p2_carry_i_4_n_0;
  wire add_ln421_fu_367_p2_carry_i_5_n_0;
  wire add_ln421_fu_367_p2_carry_i_6_n_0;
  wire add_ln421_fu_367_p2_carry_i_7_n_0;
  wire add_ln421_fu_367_p2_carry_i_8_n_0;
  wire add_ln421_fu_367_p2_carry_n_0;
  wire add_ln421_fu_367_p2_carry_n_1;
  wire add_ln421_fu_367_p2_carry_n_2;
  wire add_ln421_fu_367_p2_carry_n_3;
  wire add_ln421_fu_367_p2_carry_n_4;
  wire add_ln421_fu_367_p2_carry_n_5;
  wire add_ln421_fu_367_p2_carry_n_6;
  wire [23:7]and_ln414_3_fu_482_p2;
  wire [31:6]and_ln414_3_reg_944;
  wire and_ln414_3_reg_9440;
  wire \and_ln414_3_reg_944[15]_i_1_n_0 ;
  wire \and_ln414_3_reg_944[31]_i_2_n_0 ;
  wire \and_ln414_3_reg_944[7]_i_1_n_0 ;
  wire \ap_CS_fsm[0]_i_2__0_n_0 ;
  wire \ap_CS_fsm[5]_i_3_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state9;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state5;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter3_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:3]bits_to_add_fu_102;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__0_n_0 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__0_n_1 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__0_n_2 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__0_n_3 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__1_n_0 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__1_n_1 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__1_n_2 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__1_n_3 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__2_n_0 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__2_n_1 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__2_n_2 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__2_n_3 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__3_n_0 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__3_n_1 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__3_n_2 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__3_n_3 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__4_n_0 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__4_n_1 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__4_n_2 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__4_n_3 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__5_n_0 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__5_n_1 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__5_n_2 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry__5_n_3 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry_n_0 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry_n_1 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry_n_2 ;
  wire \bits_to_add_fu_1020_inferred__0/i__carry_n_3 ;
  wire bits_to_add_fu_102112_out;
  wire \bits_to_add_fu_102[31]_i_2_n_0 ;
  wire \bits_to_add_fu_102[31]_i_3_n_0 ;
  wire \bits_to_add_fu_102_reg_n_0_[10] ;
  wire \bits_to_add_fu_102_reg_n_0_[11] ;
  wire \bits_to_add_fu_102_reg_n_0_[12] ;
  wire \bits_to_add_fu_102_reg_n_0_[13] ;
  wire \bits_to_add_fu_102_reg_n_0_[14] ;
  wire \bits_to_add_fu_102_reg_n_0_[15] ;
  wire \bits_to_add_fu_102_reg_n_0_[16] ;
  wire \bits_to_add_fu_102_reg_n_0_[17] ;
  wire \bits_to_add_fu_102_reg_n_0_[18] ;
  wire \bits_to_add_fu_102_reg_n_0_[19] ;
  wire \bits_to_add_fu_102_reg_n_0_[20] ;
  wire \bits_to_add_fu_102_reg_n_0_[21] ;
  wire \bits_to_add_fu_102_reg_n_0_[22] ;
  wire \bits_to_add_fu_102_reg_n_0_[23] ;
  wire \bits_to_add_fu_102_reg_n_0_[24] ;
  wire \bits_to_add_fu_102_reg_n_0_[25] ;
  wire \bits_to_add_fu_102_reg_n_0_[26] ;
  wire \bits_to_add_fu_102_reg_n_0_[27] ;
  wire \bits_to_add_fu_102_reg_n_0_[28] ;
  wire \bits_to_add_fu_102_reg_n_0_[29] ;
  wire \bits_to_add_fu_102_reg_n_0_[30] ;
  wire \bits_to_add_fu_102_reg_n_0_[31] ;
  wire \bits_to_add_fu_102_reg_n_0_[3] ;
  wire \bits_to_add_fu_102_reg_n_0_[4] ;
  wire \bits_to_add_fu_102_reg_n_0_[5] ;
  wire \bits_to_add_fu_102_reg_n_0_[6] ;
  wire \bits_to_add_fu_102_reg_n_0_[7] ;
  wire \bits_to_add_fu_102_reg_n_0_[8] ;
  wire \bits_to_add_fu_102_reg_n_0_[9] ;
  wire clk_cnt_reg_1480;
  wire \clk_cnt_reg_148[0]_i_1_n_0 ;
  wire [31:0]clk_cnt_reg_148_reg;
  wire [31:0]cols_loc_channel_dout;
  wire [28:0]\cols_reg_773_reg[28]_0 ;
  wire [28:0]\cols_reg_773_reg[28]_1 ;
  wire [31:16]\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 ;
  wire \i_/i_/i___60_carry__0_n_0 ;
  wire \i_/i_/i___60_carry__0_n_1 ;
  wire \i_/i_/i___60_carry__0_n_2 ;
  wire \i_/i_/i___60_carry__0_n_3 ;
  wire \i_/i_/i___60_carry__0_n_4 ;
  wire \i_/i_/i___60_carry__0_n_5 ;
  wire \i_/i_/i___60_carry__0_n_6 ;
  wire \i_/i_/i___60_carry__0_n_7 ;
  wire \i_/i_/i___60_carry__1_n_0 ;
  wire \i_/i_/i___60_carry__1_n_1 ;
  wire \i_/i_/i___60_carry__1_n_2 ;
  wire \i_/i_/i___60_carry__1_n_3 ;
  wire \i_/i_/i___60_carry__1_n_4 ;
  wire \i_/i_/i___60_carry__1_n_5 ;
  wire \i_/i_/i___60_carry__1_n_6 ;
  wire \i_/i_/i___60_carry__1_n_7 ;
  wire \i_/i_/i___60_carry__2_n_0 ;
  wire \i_/i_/i___60_carry__2_n_1 ;
  wire \i_/i_/i___60_carry__2_n_2 ;
  wire \i_/i_/i___60_carry__2_n_3 ;
  wire \i_/i_/i___60_carry__2_n_4 ;
  wire \i_/i_/i___60_carry__2_n_5 ;
  wire \i_/i_/i___60_carry__2_n_6 ;
  wire \i_/i_/i___60_carry__2_n_7 ;
  wire \i_/i_/i___60_carry__3_n_0 ;
  wire \i_/i_/i___60_carry__3_n_1 ;
  wire \i_/i_/i___60_carry__3_n_2 ;
  wire \i_/i_/i___60_carry__3_n_3 ;
  wire \i_/i_/i___60_carry__3_n_4 ;
  wire \i_/i_/i___60_carry__3_n_5 ;
  wire \i_/i_/i___60_carry__3_n_6 ;
  wire \i_/i_/i___60_carry__3_n_7 ;
  wire \i_/i_/i___60_carry__4_n_0 ;
  wire \i_/i_/i___60_carry__4_n_1 ;
  wire \i_/i_/i___60_carry__4_n_2 ;
  wire \i_/i_/i___60_carry__4_n_3 ;
  wire \i_/i_/i___60_carry__4_n_4 ;
  wire \i_/i_/i___60_carry__4_n_5 ;
  wire \i_/i_/i___60_carry__4_n_6 ;
  wire \i_/i_/i___60_carry__4_n_7 ;
  wire \i_/i_/i___60_carry__5_n_0 ;
  wire \i_/i_/i___60_carry__5_n_1 ;
  wire \i_/i_/i___60_carry__5_n_2 ;
  wire \i_/i_/i___60_carry__5_n_3 ;
  wire \i_/i_/i___60_carry__5_n_4 ;
  wire \i_/i_/i___60_carry__5_n_5 ;
  wire \i_/i_/i___60_carry__5_n_6 ;
  wire \i_/i_/i___60_carry__5_n_7 ;
  wire \i_/i_/i___60_carry__6_n_1 ;
  wire \i_/i_/i___60_carry__6_n_2 ;
  wire \i_/i_/i___60_carry__6_n_3 ;
  wire \i_/i_/i___60_carry__6_n_4 ;
  wire \i_/i_/i___60_carry__6_n_5 ;
  wire \i_/i_/i___60_carry__6_n_6 ;
  wire \i_/i_/i___60_carry__6_n_7 ;
  wire \i_/i_/i___60_carry_n_0 ;
  wire \i_/i_/i___60_carry_n_1 ;
  wire \i_/i_/i___60_carry_n_2 ;
  wire \i_/i_/i___60_carry_n_3 ;
  wire \i_/i_/i___60_carry_n_4 ;
  wire \i_/i_/i___60_carry_n_5 ;
  wire \i_/i_/i___60_carry_n_6 ;
  wire \i_/i_/i___60_carry_n_7 ;
  wire \i_/i_/i__carry__0_n_0 ;
  wire \i_/i_/i__carry__0_n_1 ;
  wire \i_/i_/i__carry__0_n_2 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__1_n_0 ;
  wire \i_/i_/i__carry__1_n_1 ;
  wire \i_/i_/i__carry__1_n_2 ;
  wire \i_/i_/i__carry__1_n_3 ;
  wire \i_/i_/i__carry__1_n_4 ;
  wire \i_/i_/i__carry__1_n_5 ;
  wire \i_/i_/i__carry__1_n_6 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry__2_n_0 ;
  wire \i_/i_/i__carry__2_n_1 ;
  wire \i_/i_/i__carry__2_n_2 ;
  wire \i_/i_/i__carry__2_n_3 ;
  wire \i_/i_/i__carry__2_n_4 ;
  wire \i_/i_/i__carry__2_n_5 ;
  wire \i_/i_/i__carry__2_n_6 ;
  wire \i_/i_/i__carry__2_n_7 ;
  wire \i_/i_/i__carry__3_n_0 ;
  wire \i_/i_/i__carry__3_n_1 ;
  wire \i_/i_/i__carry__3_n_2 ;
  wire \i_/i_/i__carry__3_n_3 ;
  wire \i_/i_/i__carry__3_n_4 ;
  wire \i_/i_/i__carry__3_n_5 ;
  wire \i_/i_/i__carry__3_n_6 ;
  wire \i_/i_/i__carry__3_n_7 ;
  wire \i_/i_/i__carry__4_n_0 ;
  wire \i_/i_/i__carry__4_n_1 ;
  wire \i_/i_/i__carry__4_n_2 ;
  wire \i_/i_/i__carry__4_n_3 ;
  wire \i_/i_/i__carry__4_n_4 ;
  wire \i_/i_/i__carry__4_n_5 ;
  wire \i_/i_/i__carry__4_n_6 ;
  wire \i_/i_/i__carry__4_n_7 ;
  wire \i_/i_/i__carry__5_n_0 ;
  wire \i_/i_/i__carry__5_n_1 ;
  wire \i_/i_/i__carry__5_n_2 ;
  wire \i_/i_/i__carry__5_n_3 ;
  wire \i_/i_/i__carry__5_n_4 ;
  wire \i_/i_/i__carry__5_n_5 ;
  wire \i_/i_/i__carry__5_n_6 ;
  wire \i_/i_/i__carry__5_n_7 ;
  wire \i_/i_/i__carry__6_n_2 ;
  wire \i_/i_/i__carry__6_n_3 ;
  wire \i_/i_/i__carry__6_n_5 ;
  wire \i_/i_/i__carry__6_n_6 ;
  wire \i_/i_/i__carry__6_n_7 ;
  wire \i_/i_/i__carry_n_0 ;
  wire \i_/i_/i__carry_n_1 ;
  wire \i_/i_/i__carry_n_2 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire i___60_carry_i_1_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4_n_0;
  wire i__carry__5_i_1_n_0;
  wire i__carry__5_i_2_n_0;
  wire i__carry__5_i_3_n_0;
  wire i__carry__5_i_4_n_0;
  wire i__carry__6_i_1_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5_n_0;
  wire [30:0]i_reg_137_reg;
  wire icmp_ln390_1_fu_230_p2_carry__0_i_1_n_0;
  wire icmp_ln390_1_fu_230_p2_carry__0_i_2_n_0;
  wire icmp_ln390_1_fu_230_p2_carry__0_i_3_n_0;
  wire icmp_ln390_1_fu_230_p2_carry__0_i_4_n_0;
  wire icmp_ln390_1_fu_230_p2_carry__0_n_0;
  wire icmp_ln390_1_fu_230_p2_carry__0_n_1;
  wire icmp_ln390_1_fu_230_p2_carry__0_n_2;
  wire icmp_ln390_1_fu_230_p2_carry__0_n_3;
  wire icmp_ln390_1_fu_230_p2_carry__1_i_1_n_0;
  wire icmp_ln390_1_fu_230_p2_carry__1_i_2_n_0;
  wire icmp_ln390_1_fu_230_p2_carry__1_i_3_n_0;
  wire icmp_ln390_1_fu_230_p2_carry__1_n_2;
  wire icmp_ln390_1_fu_230_p2_carry__1_n_3;
  wire icmp_ln390_1_fu_230_p2_carry_i_1_n_0;
  wire icmp_ln390_1_fu_230_p2_carry_i_2_n_0;
  wire icmp_ln390_1_fu_230_p2_carry_i_3_n_0;
  wire icmp_ln390_1_fu_230_p2_carry_i_4_n_0;
  wire icmp_ln390_1_fu_230_p2_carry_n_0;
  wire icmp_ln390_1_fu_230_p2_carry_n_1;
  wire icmp_ln390_1_fu_230_p2_carry_n_2;
  wire icmp_ln390_1_fu_230_p2_carry_n_3;
  wire icmp_ln390_1_reg_839;
  wire \icmp_ln390_1_reg_839[0]_i_1_n_0 ;
  wire \icmp_ln390_1_reg_839_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_0_[0] ;
  wire icmp_ln390_fu_210_p2;
  wire icmp_ln390_fu_210_p2_carry__0_i_1_n_0;
  wire icmp_ln390_fu_210_p2_carry__0_i_2_n_0;
  wire icmp_ln390_fu_210_p2_carry__0_i_3_n_0;
  wire icmp_ln390_fu_210_p2_carry__0_i_4_n_0;
  wire icmp_ln390_fu_210_p2_carry__0_i_5_n_0;
  wire icmp_ln390_fu_210_p2_carry__0_i_6_n_0;
  wire icmp_ln390_fu_210_p2_carry__0_i_7_n_0;
  wire icmp_ln390_fu_210_p2_carry__0_i_8_n_0;
  wire icmp_ln390_fu_210_p2_carry__0_n_0;
  wire icmp_ln390_fu_210_p2_carry__0_n_1;
  wire icmp_ln390_fu_210_p2_carry__0_n_2;
  wire icmp_ln390_fu_210_p2_carry__0_n_3;
  wire icmp_ln390_fu_210_p2_carry__1_i_1_n_0;
  wire icmp_ln390_fu_210_p2_carry__1_i_2_n_0;
  wire icmp_ln390_fu_210_p2_carry__1_i_3_n_0;
  wire icmp_ln390_fu_210_p2_carry__1_i_4_n_0;
  wire icmp_ln390_fu_210_p2_carry__1_i_5_n_0;
  wire icmp_ln390_fu_210_p2_carry__1_i_6_n_0;
  wire icmp_ln390_fu_210_p2_carry__1_i_7_n_0;
  wire icmp_ln390_fu_210_p2_carry__1_i_8_n_0;
  wire icmp_ln390_fu_210_p2_carry__1_n_0;
  wire icmp_ln390_fu_210_p2_carry__1_n_1;
  wire icmp_ln390_fu_210_p2_carry__1_n_2;
  wire icmp_ln390_fu_210_p2_carry__1_n_3;
  wire icmp_ln390_fu_210_p2_carry__2_i_1_n_0;
  wire icmp_ln390_fu_210_p2_carry__2_i_2_n_0;
  wire icmp_ln390_fu_210_p2_carry__2_i_3_n_0;
  wire icmp_ln390_fu_210_p2_carry__2_i_4_n_0;
  wire icmp_ln390_fu_210_p2_carry__2_i_5_n_0;
  wire icmp_ln390_fu_210_p2_carry__2_i_6_n_0;
  wire icmp_ln390_fu_210_p2_carry__2_i_7_n_0;
  wire icmp_ln390_fu_210_p2_carry__2_i_8_n_0;
  wire icmp_ln390_fu_210_p2_carry__2_n_1;
  wire icmp_ln390_fu_210_p2_carry__2_n_2;
  wire icmp_ln390_fu_210_p2_carry__2_n_3;
  wire icmp_ln390_fu_210_p2_carry_i_1_n_0;
  wire icmp_ln390_fu_210_p2_carry_i_2_n_0;
  wire icmp_ln390_fu_210_p2_carry_i_3_n_0;
  wire icmp_ln390_fu_210_p2_carry_i_4_n_0;
  wire icmp_ln390_fu_210_p2_carry_i_5_n_0;
  wire icmp_ln390_fu_210_p2_carry_i_6_n_0;
  wire icmp_ln390_fu_210_p2_carry_i_7_n_0;
  wire icmp_ln390_fu_210_p2_carry_i_8_n_0;
  wire icmp_ln390_fu_210_p2_carry_n_0;
  wire icmp_ln390_fu_210_p2_carry_n_1;
  wire icmp_ln390_fu_210_p2_carry_n_2;
  wire icmp_ln390_fu_210_p2_carry_n_3;
  wire icmp_ln390_reg_815;
  wire \icmp_ln390_reg_815_reg[0]_0 ;
  wire icmp_ln398_fu_235_p2_carry__0_i_1_n_0;
  wire icmp_ln398_fu_235_p2_carry__0_i_2_n_0;
  wire icmp_ln398_fu_235_p2_carry__0_i_3_n_0;
  wire icmp_ln398_fu_235_p2_carry__0_i_4_n_0;
  wire icmp_ln398_fu_235_p2_carry__0_n_0;
  wire icmp_ln398_fu_235_p2_carry__0_n_1;
  wire icmp_ln398_fu_235_p2_carry__0_n_2;
  wire icmp_ln398_fu_235_p2_carry__0_n_3;
  wire icmp_ln398_fu_235_p2_carry__1_i_1_n_0;
  wire icmp_ln398_fu_235_p2_carry__1_i_2_n_0;
  wire icmp_ln398_fu_235_p2_carry__1_i_3_n_0;
  wire icmp_ln398_fu_235_p2_carry__1_n_2;
  wire icmp_ln398_fu_235_p2_carry__1_n_3;
  wire icmp_ln398_fu_235_p2_carry_i_1_n_0;
  wire icmp_ln398_fu_235_p2_carry_i_2_n_0;
  wire icmp_ln398_fu_235_p2_carry_i_3_n_0;
  wire icmp_ln398_fu_235_p2_carry_i_4_n_0;
  wire icmp_ln398_fu_235_p2_carry_n_0;
  wire icmp_ln398_fu_235_p2_carry_n_1;
  wire icmp_ln398_fu_235_p2_carry_n_2;
  wire icmp_ln398_fu_235_p2_carry_n_3;
  wire icmp_ln398_reg_843;
  wire \icmp_ln398_reg_843[0]_i_1_n_0 ;
  wire \icmp_ln398_reg_843[0]_rep_i_1_n_0 ;
  wire \icmp_ln398_reg_843_reg[0]_rep_n_0 ;
  wire icmp_ln412_fu_272_p2;
  wire icmp_ln412_fu_272_p2__0_carry__0_i_1_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__0_i_2_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__0_i_3_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__0_i_4_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__0_i_5_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__0_i_6_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__0_i_7_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__0_i_8_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__0_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__0_n_1;
  wire icmp_ln412_fu_272_p2__0_carry__0_n_2;
  wire icmp_ln412_fu_272_p2__0_carry__0_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__1_i_1_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__1_i_2_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__1_i_3_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__1_i_4_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__1_i_5_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__1_i_6_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__1_i_7_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__1_i_8_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__1_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__1_n_1;
  wire icmp_ln412_fu_272_p2__0_carry__1_n_2;
  wire icmp_ln412_fu_272_p2__0_carry__1_n_3;
  wire icmp_ln412_fu_272_p2__0_carry__2_i_1_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__2_i_2_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__2_i_3_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__2_i_4_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__2_i_5_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__2_i_6_n_0;
  wire icmp_ln412_fu_272_p2__0_carry__2_n_2;
  wire icmp_ln412_fu_272_p2__0_carry__2_n_3;
  wire icmp_ln412_fu_272_p2__0_carry_i_1_n_0;
  wire icmp_ln412_fu_272_p2__0_carry_i_2_n_0;
  wire icmp_ln412_fu_272_p2__0_carry_i_3_n_0;
  wire icmp_ln412_fu_272_p2__0_carry_i_4_n_0;
  wire icmp_ln412_fu_272_p2__0_carry_i_5_n_0;
  wire icmp_ln412_fu_272_p2__0_carry_i_6_n_0;
  wire icmp_ln412_fu_272_p2__0_carry_i_7_n_0;
  wire icmp_ln412_fu_272_p2__0_carry_i_8_n_0;
  wire icmp_ln412_fu_272_p2__0_carry_n_0;
  wire icmp_ln412_fu_272_p2__0_carry_n_1;
  wire icmp_ln412_fu_272_p2__0_carry_n_2;
  wire icmp_ln412_fu_272_p2__0_carry_n_3;
  wire icmp_ln412_reg_855;
  wire \icmp_ln412_reg_855[0]_i_1_n_0 ;
  wire \icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ;
  wire icmp_ln414_1_fu_298_p2;
  wire icmp_ln414_1_reg_8640;
  wire \icmp_ln414_1_reg_864[0]_i_10_n_0 ;
  wire \icmp_ln414_1_reg_864[0]_i_11_n_0 ;
  wire \icmp_ln414_1_reg_864[0]_i_12_n_0 ;
  wire \icmp_ln414_1_reg_864[0]_i_13_n_0 ;
  wire \icmp_ln414_1_reg_864[0]_i_14_n_0 ;
  wire \icmp_ln414_1_reg_864[0]_i_15_n_0 ;
  wire \icmp_ln414_1_reg_864[0]_i_16_n_0 ;
  wire \icmp_ln414_1_reg_864[0]_i_17_n_0 ;
  wire \icmp_ln414_1_reg_864[0]_i_18_n_0 ;
  wire \icmp_ln414_1_reg_864[0]_i_3_n_0 ;
  wire \icmp_ln414_1_reg_864[0]_i_6_n_0 ;
  wire \icmp_ln414_1_reg_864[0]_i_7_n_0 ;
  wire \icmp_ln414_1_reg_864[0]_i_8_n_0 ;
  wire \icmp_ln414_1_reg_864[0]_i_9_n_0 ;
  wire icmp_ln414_1_reg_864_pp0_iter2_reg;
  wire \icmp_ln414_1_reg_864_reg[0]_0 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_4_n_0 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_4_n_1 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_4_n_2 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_4_n_3 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_4_n_4 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_4_n_5 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_4_n_6 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_4_n_7 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_5_n_0 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_5_n_1 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_5_n_2 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_5_n_3 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_5_n_4 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_5_n_5 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_5_n_6 ;
  wire \icmp_ln414_1_reg_864_reg[0]_i_5_n_7 ;
  wire icmp_ln414_fu_373_p2;
  wire icmp_ln414_fu_373_p2_carry__0_i_10_n_0;
  wire icmp_ln414_fu_373_p2_carry__0_i_11_n_0;
  wire icmp_ln414_fu_373_p2_carry__0_i_12_n_0;
  wire icmp_ln414_fu_373_p2_carry__0_i_13_n_0;
  wire icmp_ln414_fu_373_p2_carry__0_i_1_n_0;
  wire icmp_ln414_fu_373_p2_carry__0_i_2_n_0;
  wire icmp_ln414_fu_373_p2_carry__0_i_3_n_0;
  wire icmp_ln414_fu_373_p2_carry__0_i_4_n_0;
  wire icmp_ln414_fu_373_p2_carry__0_i_5_n_0;
  wire icmp_ln414_fu_373_p2_carry__0_i_6_n_0;
  wire icmp_ln414_fu_373_p2_carry__0_i_7_n_0;
  wire icmp_ln414_fu_373_p2_carry__0_i_8_n_0;
  wire icmp_ln414_fu_373_p2_carry__0_i_9_n_0;
  wire icmp_ln414_fu_373_p2_carry__0_i_9_n_1;
  wire icmp_ln414_fu_373_p2_carry__0_i_9_n_2;
  wire icmp_ln414_fu_373_p2_carry__0_i_9_n_3;
  wire icmp_ln414_fu_373_p2_carry__0_i_9_n_4;
  wire icmp_ln414_fu_373_p2_carry__0_i_9_n_5;
  wire icmp_ln414_fu_373_p2_carry__0_i_9_n_6;
  wire icmp_ln414_fu_373_p2_carry__0_i_9_n_7;
  wire icmp_ln414_fu_373_p2_carry__0_n_0;
  wire icmp_ln414_fu_373_p2_carry__0_n_1;
  wire icmp_ln414_fu_373_p2_carry__0_n_2;
  wire icmp_ln414_fu_373_p2_carry__0_n_3;
  wire icmp_ln414_fu_373_p2_carry__1_i_10_n_0;
  wire icmp_ln414_fu_373_p2_carry__1_i_11_n_0;
  wire icmp_ln414_fu_373_p2_carry__1_i_12_n_0;
  wire icmp_ln414_fu_373_p2_carry__1_i_13_n_0;
  wire icmp_ln414_fu_373_p2_carry__1_i_1_n_0;
  wire icmp_ln414_fu_373_p2_carry__1_i_2_n_0;
  wire icmp_ln414_fu_373_p2_carry__1_i_3_n_0;
  wire icmp_ln414_fu_373_p2_carry__1_i_4_n_0;
  wire icmp_ln414_fu_373_p2_carry__1_i_5_n_0;
  wire icmp_ln414_fu_373_p2_carry__1_i_6_n_0;
  wire icmp_ln414_fu_373_p2_carry__1_i_7_n_0;
  wire icmp_ln414_fu_373_p2_carry__1_i_8_n_0;
  wire icmp_ln414_fu_373_p2_carry__1_i_9_n_0;
  wire icmp_ln414_fu_373_p2_carry__1_i_9_n_1;
  wire icmp_ln414_fu_373_p2_carry__1_i_9_n_2;
  wire icmp_ln414_fu_373_p2_carry__1_i_9_n_3;
  wire icmp_ln414_fu_373_p2_carry__1_i_9_n_4;
  wire icmp_ln414_fu_373_p2_carry__1_i_9_n_5;
  wire icmp_ln414_fu_373_p2_carry__1_i_9_n_6;
  wire icmp_ln414_fu_373_p2_carry__1_i_9_n_7;
  wire icmp_ln414_fu_373_p2_carry__1_n_0;
  wire icmp_ln414_fu_373_p2_carry__1_n_1;
  wire icmp_ln414_fu_373_p2_carry__1_n_2;
  wire icmp_ln414_fu_373_p2_carry__1_n_3;
  wire icmp_ln414_fu_373_p2_carry__2_i_1_n_0;
  wire icmp_ln414_fu_373_p2_carry__2_i_2_n_0;
  wire icmp_ln414_fu_373_p2_carry__2_i_3_n_0;
  wire icmp_ln414_fu_373_p2_carry__2_i_4_n_0;
  wire icmp_ln414_fu_373_p2_carry__2_i_5_n_1;
  wire icmp_ln414_fu_373_p2_carry__2_i_5_n_2;
  wire icmp_ln414_fu_373_p2_carry__2_i_5_n_3;
  wire icmp_ln414_fu_373_p2_carry__2_i_5_n_4;
  wire icmp_ln414_fu_373_p2_carry__2_i_5_n_5;
  wire icmp_ln414_fu_373_p2_carry__2_i_5_n_6;
  wire icmp_ln414_fu_373_p2_carry__2_i_5_n_7;
  wire icmp_ln414_fu_373_p2_carry__2_i_6_n_0;
  wire icmp_ln414_fu_373_p2_carry__2_i_7_n_0;
  wire icmp_ln414_fu_373_p2_carry__2_i_8_n_0;
  wire icmp_ln414_fu_373_p2_carry__2_i_9_n_0;
  wire icmp_ln414_fu_373_p2_carry__2_n_3;
  wire icmp_ln414_fu_373_p2_carry_i_10_n_0;
  wire icmp_ln414_fu_373_p2_carry_i_10_n_1;
  wire icmp_ln414_fu_373_p2_carry_i_10_n_2;
  wire icmp_ln414_fu_373_p2_carry_i_10_n_3;
  wire icmp_ln414_fu_373_p2_carry_i_10_n_4;
  wire icmp_ln414_fu_373_p2_carry_i_10_n_5;
  wire icmp_ln414_fu_373_p2_carry_i_10_n_6;
  wire icmp_ln414_fu_373_p2_carry_i_10_n_7;
  wire icmp_ln414_fu_373_p2_carry_i_11_n_0;
  wire icmp_ln414_fu_373_p2_carry_i_12_n_0;
  wire icmp_ln414_fu_373_p2_carry_i_13_n_0;
  wire icmp_ln414_fu_373_p2_carry_i_14_n_0;
  wire icmp_ln414_fu_373_p2_carry_i_1_n_0;
  wire icmp_ln414_fu_373_p2_carry_i_2_n_0;
  wire icmp_ln414_fu_373_p2_carry_i_3_n_0;
  wire icmp_ln414_fu_373_p2_carry_i_4_n_0;
  wire icmp_ln414_fu_373_p2_carry_i_5_n_0;
  wire icmp_ln414_fu_373_p2_carry_i_6_n_0;
  wire icmp_ln414_fu_373_p2_carry_i_7_n_0;
  wire icmp_ln414_fu_373_p2_carry_i_8_n_0;
  wire icmp_ln414_fu_373_p2_carry_i_9_n_0;
  wire icmp_ln414_fu_373_p2_carry_n_0;
  wire icmp_ln414_fu_373_p2_carry_n_1;
  wire icmp_ln414_fu_373_p2_carry_n_2;
  wire icmp_ln414_fu_373_p2_carry_n_3;
  wire icmp_ln414_reg_911;
  wire icmp_ln414_reg_9110;
  wire icmp_ln414_reg_911_pp0_iter2_reg;
  wire icmp_ln416_fu_308_p2;
  wire icmp_ln416_fu_308_p2_carry__0_i_1_n_0;
  wire icmp_ln416_fu_308_p2_carry__0_i_2_n_0;
  wire icmp_ln416_fu_308_p2_carry__0_i_3_n_0;
  wire icmp_ln416_fu_308_p2_carry__0_i_4_n_0;
  wire icmp_ln416_fu_308_p2_carry__0_i_5_n_0;
  wire icmp_ln416_fu_308_p2_carry__0_i_6_n_0;
  wire icmp_ln416_fu_308_p2_carry__0_i_7_n_0;
  wire icmp_ln416_fu_308_p2_carry__0_i_8_n_0;
  wire icmp_ln416_fu_308_p2_carry__0_n_0;
  wire icmp_ln416_fu_308_p2_carry__0_n_1;
  wire icmp_ln416_fu_308_p2_carry__0_n_2;
  wire icmp_ln416_fu_308_p2_carry__0_n_3;
  wire icmp_ln416_fu_308_p2_carry__1_i_1_n_0;
  wire icmp_ln416_fu_308_p2_carry__1_i_2_n_0;
  wire icmp_ln416_fu_308_p2_carry__1_i_3_n_0;
  wire icmp_ln416_fu_308_p2_carry__1_n_3;
  wire icmp_ln416_fu_308_p2_carry_i_1_n_0;
  wire icmp_ln416_fu_308_p2_carry_i_2_n_0;
  wire icmp_ln416_fu_308_p2_carry_i_3_n_0;
  wire icmp_ln416_fu_308_p2_carry_i_4_n_0;
  wire icmp_ln416_fu_308_p2_carry_i_5_n_0;
  wire icmp_ln416_fu_308_p2_carry_i_6_n_0;
  wire icmp_ln416_fu_308_p2_carry_i_7_n_0;
  wire icmp_ln416_fu_308_p2_carry_n_0;
  wire icmp_ln416_fu_308_p2_carry_n_1;
  wire icmp_ln416_fu_308_p2_carry_n_2;
  wire icmp_ln416_fu_308_p2_carry_n_3;
  wire icmp_ln416_reg_880;
  wire icmp_ln416_reg_880_pp0_iter2_reg;
  wire icmp_ln674_fu_332_p2;
  wire icmp_ln674_fu_332_p2_carry__0_i_10_n_0;
  wire icmp_ln674_fu_332_p2_carry__0_i_10_n_1;
  wire icmp_ln674_fu_332_p2_carry__0_i_10_n_2;
  wire icmp_ln674_fu_332_p2_carry__0_i_10_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_i_15_n_0;
  wire icmp_ln674_fu_332_p2_carry__0_i_16_n_0;
  wire icmp_ln674_fu_332_p2_carry__0_i_17_n_0;
  wire icmp_ln674_fu_332_p2_carry__0_i_18_n_0;
  wire icmp_ln674_fu_332_p2_carry__0_i_1_n_0;
  wire icmp_ln674_fu_332_p2_carry__0_i_23_n_0;
  wire icmp_ln674_fu_332_p2_carry__0_i_24_n_0;
  wire icmp_ln674_fu_332_p2_carry__0_i_25_n_0;
  wire icmp_ln674_fu_332_p2_carry__0_i_26_n_0;
  wire icmp_ln674_fu_332_p2_carry__0_i_2_n_0;
  wire icmp_ln674_fu_332_p2_carry__0_i_3_n_0;
  wire icmp_ln674_fu_332_p2_carry__0_i_4_n_0;
  wire icmp_ln674_fu_332_p2_carry__0_i_5_n_0;
  wire icmp_ln674_fu_332_p2_carry__0_i_6_n_0;
  wire icmp_ln674_fu_332_p2_carry__0_i_7_n_0;
  wire icmp_ln674_fu_332_p2_carry__0_i_8_n_0;
  wire icmp_ln674_fu_332_p2_carry__0_i_9_n_0;
  wire icmp_ln674_fu_332_p2_carry__0_i_9_n_1;
  wire icmp_ln674_fu_332_p2_carry__0_i_9_n_2;
  wire icmp_ln674_fu_332_p2_carry__0_i_9_n_3;
  wire icmp_ln674_fu_332_p2_carry__0_n_0;
  wire icmp_ln674_fu_332_p2_carry__0_n_1;
  wire icmp_ln674_fu_332_p2_carry__0_n_2;
  wire icmp_ln674_fu_332_p2_carry__0_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_10_n_0;
  wire icmp_ln674_fu_332_p2_carry__1_i_10_n_1;
  wire icmp_ln674_fu_332_p2_carry__1_i_10_n_2;
  wire icmp_ln674_fu_332_p2_carry__1_i_10_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_i_15_n_0;
  wire icmp_ln674_fu_332_p2_carry__1_i_16_n_0;
  wire icmp_ln674_fu_332_p2_carry__1_i_17_n_0;
  wire icmp_ln674_fu_332_p2_carry__1_i_18_n_0;
  wire icmp_ln674_fu_332_p2_carry__1_i_1_n_0;
  wire icmp_ln674_fu_332_p2_carry__1_i_23_n_0;
  wire icmp_ln674_fu_332_p2_carry__1_i_24_n_0;
  wire icmp_ln674_fu_332_p2_carry__1_i_25_n_0;
  wire icmp_ln674_fu_332_p2_carry__1_i_26_n_0;
  wire icmp_ln674_fu_332_p2_carry__1_i_2_n_0;
  wire icmp_ln674_fu_332_p2_carry__1_i_3_n_0;
  wire icmp_ln674_fu_332_p2_carry__1_i_4_n_0;
  wire icmp_ln674_fu_332_p2_carry__1_i_5_n_0;
  wire icmp_ln674_fu_332_p2_carry__1_i_6_n_0;
  wire icmp_ln674_fu_332_p2_carry__1_i_7_n_0;
  wire icmp_ln674_fu_332_p2_carry__1_i_8_n_0;
  wire icmp_ln674_fu_332_p2_carry__1_i_9_n_0;
  wire icmp_ln674_fu_332_p2_carry__1_i_9_n_1;
  wire icmp_ln674_fu_332_p2_carry__1_i_9_n_2;
  wire icmp_ln674_fu_332_p2_carry__1_i_9_n_3;
  wire icmp_ln674_fu_332_p2_carry__1_n_0;
  wire icmp_ln674_fu_332_p2_carry__1_n_1;
  wire icmp_ln674_fu_332_p2_carry__1_n_2;
  wire icmp_ln674_fu_332_p2_carry__1_n_3;
  wire icmp_ln674_fu_332_p2_carry__2_i_10_n_0;
  wire icmp_ln674_fu_332_p2_carry__2_i_11_n_0;
  wire icmp_ln674_fu_332_p2_carry__2_i_12_n_0;
  wire icmp_ln674_fu_332_p2_carry__2_i_1_n_0;
  wire icmp_ln674_fu_332_p2_carry__2_i_2_n_0;
  wire icmp_ln674_fu_332_p2_carry__2_i_3_n_0;
  wire icmp_ln674_fu_332_p2_carry__2_i_4_n_0;
  wire icmp_ln674_fu_332_p2_carry__2_i_5_n_1;
  wire icmp_ln674_fu_332_p2_carry__2_i_5_n_2;
  wire icmp_ln674_fu_332_p2_carry__2_i_5_n_3;
  wire icmp_ln674_fu_332_p2_carry__2_i_9_n_0;
  wire icmp_ln674_fu_332_p2_carry__2_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_10_n_0;
  wire icmp_ln674_fu_332_p2_carry_i_10_n_1;
  wire icmp_ln674_fu_332_p2_carry_i_10_n_2;
  wire icmp_ln674_fu_332_p2_carry_i_10_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_11_n_0;
  wire icmp_ln674_fu_332_p2_carry_i_11_n_1;
  wire icmp_ln674_fu_332_p2_carry_i_11_n_2;
  wire icmp_ln674_fu_332_p2_carry_i_11_n_3;
  wire icmp_ln674_fu_332_p2_carry_i_16_n_0;
  wire icmp_ln674_fu_332_p2_carry_i_17_n_0;
  wire icmp_ln674_fu_332_p2_carry_i_18_n_0;
  wire icmp_ln674_fu_332_p2_carry_i_19_n_0;
  wire icmp_ln674_fu_332_p2_carry_i_1_n_0;
  wire icmp_ln674_fu_332_p2_carry_i_25_n_0;
  wire icmp_ln674_fu_332_p2_carry_i_26_n_0;
  wire icmp_ln674_fu_332_p2_carry_i_27_n_0;
  wire icmp_ln674_fu_332_p2_carry_i_28_n_0;
  wire icmp_ln674_fu_332_p2_carry_i_2_n_0;
  wire icmp_ln674_fu_332_p2_carry_i_3_n_0;
  wire icmp_ln674_fu_332_p2_carry_i_4_n_0;
  wire icmp_ln674_fu_332_p2_carry_i_5_n_0;
  wire icmp_ln674_fu_332_p2_carry_i_6_n_0;
  wire icmp_ln674_fu_332_p2_carry_i_7_n_0;
  wire icmp_ln674_fu_332_p2_carry_i_8_n_0;
  wire icmp_ln674_fu_332_p2_carry_i_9_n_0;
  wire icmp_ln674_fu_332_p2_carry_n_0;
  wire icmp_ln674_fu_332_p2_carry_n_1;
  wire icmp_ln674_fu_332_p2_carry_n_2;
  wire icmp_ln674_fu_332_p2_carry_n_3;
  wire icmp_ln674_reg_885;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [31:3]last_N_size_fu_187_p2;
  wire \last_N_size_reg_795[5]_i_2_n_0 ;
  wire \last_N_size_reg_795_reg[13]_i_1_n_0 ;
  wire \last_N_size_reg_795_reg[13]_i_1_n_1 ;
  wire \last_N_size_reg_795_reg[13]_i_1_n_2 ;
  wire \last_N_size_reg_795_reg[13]_i_1_n_3 ;
  wire \last_N_size_reg_795_reg[17]_i_1_n_0 ;
  wire \last_N_size_reg_795_reg[17]_i_1_n_1 ;
  wire \last_N_size_reg_795_reg[17]_i_1_n_2 ;
  wire \last_N_size_reg_795_reg[17]_i_1_n_3 ;
  wire \last_N_size_reg_795_reg[21]_i_1_n_0 ;
  wire \last_N_size_reg_795_reg[21]_i_1_n_1 ;
  wire \last_N_size_reg_795_reg[21]_i_1_n_2 ;
  wire \last_N_size_reg_795_reg[21]_i_1_n_3 ;
  wire \last_N_size_reg_795_reg[25]_i_1_n_0 ;
  wire \last_N_size_reg_795_reg[25]_i_1_n_1 ;
  wire \last_N_size_reg_795_reg[25]_i_1_n_2 ;
  wire \last_N_size_reg_795_reg[25]_i_1_n_3 ;
  wire \last_N_size_reg_795_reg[29]_i_1_n_0 ;
  wire \last_N_size_reg_795_reg[29]_i_1_n_1 ;
  wire \last_N_size_reg_795_reg[29]_i_1_n_2 ;
  wire \last_N_size_reg_795_reg[29]_i_1_n_3 ;
  wire \last_N_size_reg_795_reg[31]_i_1_n_3 ;
  wire \last_N_size_reg_795_reg[5]_i_1_n_0 ;
  wire \last_N_size_reg_795_reg[5]_i_1_n_1 ;
  wire \last_N_size_reg_795_reg[5]_i_1_n_2 ;
  wire \last_N_size_reg_795_reg[5]_i_1_n_3 ;
  wire \last_N_size_reg_795_reg[9]_i_1_n_0 ;
  wire \last_N_size_reg_795_reg[9]_i_1_n_1 ;
  wire \last_N_size_reg_795_reg[9]_i_1_n_2 ;
  wire \last_N_size_reg_795_reg[9]_i_1_n_3 ;
  wire \last_N_size_reg_795_reg_n_0_[10] ;
  wire \last_N_size_reg_795_reg_n_0_[11] ;
  wire \last_N_size_reg_795_reg_n_0_[12] ;
  wire \last_N_size_reg_795_reg_n_0_[13] ;
  wire \last_N_size_reg_795_reg_n_0_[14] ;
  wire \last_N_size_reg_795_reg_n_0_[15] ;
  wire \last_N_size_reg_795_reg_n_0_[16] ;
  wire \last_N_size_reg_795_reg_n_0_[17] ;
  wire \last_N_size_reg_795_reg_n_0_[18] ;
  wire \last_N_size_reg_795_reg_n_0_[19] ;
  wire \last_N_size_reg_795_reg_n_0_[20] ;
  wire \last_N_size_reg_795_reg_n_0_[21] ;
  wire \last_N_size_reg_795_reg_n_0_[22] ;
  wire \last_N_size_reg_795_reg_n_0_[23] ;
  wire \last_N_size_reg_795_reg_n_0_[24] ;
  wire \last_N_size_reg_795_reg_n_0_[25] ;
  wire \last_N_size_reg_795_reg_n_0_[26] ;
  wire \last_N_size_reg_795_reg_n_0_[27] ;
  wire \last_N_size_reg_795_reg_n_0_[28] ;
  wire \last_N_size_reg_795_reg_n_0_[29] ;
  wire \last_N_size_reg_795_reg_n_0_[30] ;
  wire \last_N_size_reg_795_reg_n_0_[31] ;
  wire \last_N_size_reg_795_reg_n_0_[3] ;
  wire \last_N_size_reg_795_reg_n_0_[4] ;
  wire \last_N_size_reg_795_reg_n_0_[5] ;
  wire \last_N_size_reg_795_reg_n_0_[6] ;
  wire \last_N_size_reg_795_reg_n_0_[7] ;
  wire \last_N_size_reg_795_reg_n_0_[8] ;
  wire \last_N_size_reg_795_reg_n_0_[9] ;
  wire [31:0]loop_count_reg_789;
  wire [7:7]lshr_ln414_2_fu_556_p2;
  wire [31:7]lshr_ln414_2_reg_960;
  wire lshr_ln414_2_reg_9600;
  wire \lshr_ln414_2_reg_960[15]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_960[23]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_960[31]_i_2_n_0 ;
  wire [7:0]lshr_ln674_1_reg_955;
  wire \lshr_ln674_1_reg_955[7]_i_1_n_0 ;
  wire [0:0]\lshr_ln674_1_reg_955_reg[0]_0 ;
  wire \lshr_ln674_1_reg_955_reg[1]_0 ;
  wire \lshr_ln674_1_reg_955_reg[2]_0 ;
  wire \lshr_ln674_1_reg_955_reg[3]_0 ;
  wire \lshr_ln674_1_reg_955_reg[4]_0 ;
  wire \lshr_ln674_1_reg_955_reg[5]_0 ;
  wire \lshr_ln674_1_reg_955_reg[6]_0 ;
  wire \lshr_ln674_1_reg_955_reg[7]_0 ;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_2_n_0 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [0:0]\mOutPtr_reg[1] ;
  wire mul_32s_32s_32_2_1_U87_n_16;
  wire mul_32s_32s_32_2_1_U87_n_17;
  wire mul_32s_32s_32_2_1_U87_n_18;
  wire mul_32s_32s_32_2_1_U87_n_19;
  wire mul_32s_32s_32_2_1_U87_n_20;
  wire mul_32s_32s_32_2_1_U87_n_21;
  wire mul_32s_32s_32_2_1_U87_n_22;
  wire mul_32s_32s_32_2_1_U87_n_23;
  wire mul_32s_32s_32_2_1_U87_n_24;
  wire mul_32s_32s_32_2_1_U87_n_25;
  wire mul_32s_32s_32_2_1_U87_n_26;
  wire mul_32s_32s_32_2_1_U87_n_27;
  wire mul_32s_32s_32_2_1_U87_n_28;
  wire mul_32s_32s_32_2_1_U87_n_29;
  wire mul_32s_32s_32_2_1_U87_n_30;
  wire mul_32s_32s_32_2_1_U87_n_31;
  wire out_mat_data_empty_n;
  wire p_15_in;
  wire p_1_in;
  wire p_20_in;
  wire [31:0]p_Val2_s_fu_98;
  wire \p_Val2_s_fu_98[0]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[0]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[0]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[0]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[0]_i_5_n_0 ;
  wire \p_Val2_s_fu_98[10]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[10]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[10]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[10]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[11]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[11]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[11]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[11]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[12]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[12]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[12]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[13]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[13]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[13]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[13]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[14]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[14]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[14]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[14]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[14]_i_5_n_0 ;
  wire \p_Val2_s_fu_98[14]_i_6_n_0 ;
  wire \p_Val2_s_fu_98[14]_i_7_n_0 ;
  wire \p_Val2_s_fu_98[15]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[15]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[15]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[15]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[15]_i_5_n_0 ;
  wire \p_Val2_s_fu_98[15]_i_6_n_0 ;
  wire \p_Val2_s_fu_98[15]_i_7_n_0 ;
  wire \p_Val2_s_fu_98[16]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[16]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[16]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[16]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[17]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[17]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[17]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[18]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[18]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[18]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[19]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[19]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[19]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[1]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[1]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[1]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[20]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[20]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[20]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[20]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[21]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[21]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[21]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[22]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[22]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[22]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[22]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[22]_i_5_n_0 ;
  wire \p_Val2_s_fu_98[23]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[23]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[23]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[23]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[23]_i_5_n_0 ;
  wire \p_Val2_s_fu_98[23]_i_6_n_0 ;
  wire \p_Val2_s_fu_98[23]_i_7_n_0 ;
  wire \p_Val2_s_fu_98[23]_i_8_n_0 ;
  wire \p_Val2_s_fu_98[23]_i_9_n_0 ;
  wire \p_Val2_s_fu_98[24]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[24]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[24]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[24]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[24]_i_5_n_0 ;
  wire \p_Val2_s_fu_98[25]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[25]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[25]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[26]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[26]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[26]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[27]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[27]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[27]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[28]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[28]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[28]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[29]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[29]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[29]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[2]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[2]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[2]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[2]_i_5_n_0 ;
  wire \p_Val2_s_fu_98[2]_i_6_n_0 ;
  wire \p_Val2_s_fu_98[30]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[30]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[30]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[30]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[30]_i_5_n_0 ;
  wire \p_Val2_s_fu_98[30]_i_6_n_0 ;
  wire \p_Val2_s_fu_98[31]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[31]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[31]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[31]_i_5_n_0 ;
  wire \p_Val2_s_fu_98[31]_i_6_n_0 ;
  wire \p_Val2_s_fu_98[31]_i_7_n_0 ;
  wire \p_Val2_s_fu_98[31]_i_8_n_0 ;
  wire \p_Val2_s_fu_98[3]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[3]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[3]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[4]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[4]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[4]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[5]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[5]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[5]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[6]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[6]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[6]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[6]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[6]_i_5_n_0 ;
  wire \p_Val2_s_fu_98[6]_i_6_n_0 ;
  wire \p_Val2_s_fu_98[6]_i_7_n_0 ;
  wire \p_Val2_s_fu_98[7]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[7]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[7]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[7]_i_5_n_0 ;
  wire \p_Val2_s_fu_98[7]_i_6_n_0 ;
  wire \p_Val2_s_fu_98[8]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[8]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[8]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[8]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[9]_i_1_n_0 ;
  wire \p_Val2_s_fu_98[9]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[9]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[9]_i_4_n_0 ;
  wire \p_Val2_s_fu_98[9]_i_5_n_0 ;
  wire \p_Val2_s_fu_98[9]_i_6_n_0 ;
  wire \p_Val2_s_fu_98[9]_i_7_n_0 ;
  wire \p_Val2_s_fu_98_reg[1]_i_1_n_0 ;
  wire \p_Val2_s_fu_98_reg[2]_i_1_n_0 ;
  wire \p_Val2_s_fu_98_reg[3]_i_1_n_0 ;
  wire \p_Val2_s_fu_98_reg[4]_i_1_n_0 ;
  wire \p_Val2_s_fu_98_reg[5]_i_1_n_0 ;
  wire \p_Val2_s_fu_98_reg[7]_i_1_n_0 ;
  wire [5:5]select_ln414_fu_567_p3;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire [31:7]shl_ln414_2_fu_464_p2;
  wire [31:7]shl_ln414_2_reg_938;
  wire \shl_ln414_2_reg_938[31]_i_2_n_0 ;
  wire \shl_ln414_2_reg_938_reg[15]_0 ;
  wire \shl_ln414_2_reg_938_reg[23]_0 ;
  wire [31:0]\shl_ln414_2_reg_938_reg[31]_0 ;
  wire [1:0]\shl_ln414_2_reg_938_reg[31]_1 ;
  wire [1:0]\shl_ln414_2_reg_938_reg[31]_2 ;
  wire [31:3]shl_ln_fu_180_p3;
  wire [31:0]srcMat_1_c_dout;
  wire srcMat_1_c_empty_n;
  wire srcMat_2_c_empty_n;
  wire strm_full_n;
  wire [31:1]sub13_i_i_fu_205_p2;
  wire sub13_i_i_fu_205_p2_carry__0_n_0;
  wire sub13_i_i_fu_205_p2_carry__0_n_1;
  wire sub13_i_i_fu_205_p2_carry__0_n_2;
  wire sub13_i_i_fu_205_p2_carry__0_n_3;
  wire sub13_i_i_fu_205_p2_carry__1_n_0;
  wire sub13_i_i_fu_205_p2_carry__1_n_1;
  wire sub13_i_i_fu_205_p2_carry__1_n_2;
  wire sub13_i_i_fu_205_p2_carry__1_n_3;
  wire sub13_i_i_fu_205_p2_carry__2_n_0;
  wire sub13_i_i_fu_205_p2_carry__2_n_1;
  wire sub13_i_i_fu_205_p2_carry__2_n_2;
  wire sub13_i_i_fu_205_p2_carry__2_n_3;
  wire sub13_i_i_fu_205_p2_carry__3_n_0;
  wire sub13_i_i_fu_205_p2_carry__3_n_1;
  wire sub13_i_i_fu_205_p2_carry__3_n_2;
  wire sub13_i_i_fu_205_p2_carry__3_n_3;
  wire sub13_i_i_fu_205_p2_carry__4_n_0;
  wire sub13_i_i_fu_205_p2_carry__4_n_1;
  wire sub13_i_i_fu_205_p2_carry__4_n_2;
  wire sub13_i_i_fu_205_p2_carry__4_n_3;
  wire sub13_i_i_fu_205_p2_carry__5_n_0;
  wire sub13_i_i_fu_205_p2_carry__5_n_1;
  wire sub13_i_i_fu_205_p2_carry__5_n_2;
  wire sub13_i_i_fu_205_p2_carry__5_n_3;
  wire sub13_i_i_fu_205_p2_carry__6_n_2;
  wire sub13_i_i_fu_205_p2_carry__6_n_3;
  wire sub13_i_i_fu_205_p2_carry_n_0;
  wire sub13_i_i_fu_205_p2_carry_n_1;
  wire sub13_i_i_fu_205_p2_carry_n_2;
  wire sub13_i_i_fu_205_p2_carry_n_3;
  wire [31:0]sub13_i_i_reg_810;
  wire [0:0]\sub13_i_i_reg_810_reg[0]_0 ;
  wire [3:0]\sub13_i_i_reg_810_reg[12]_0 ;
  wire [3:0]\sub13_i_i_reg_810_reg[12]_1 ;
  wire [3:0]\sub13_i_i_reg_810_reg[16]_0 ;
  wire [3:0]\sub13_i_i_reg_810_reg[16]_1 ;
  wire [3:0]\sub13_i_i_reg_810_reg[20]_0 ;
  wire [3:0]\sub13_i_i_reg_810_reg[20]_1 ;
  wire [3:0]\sub13_i_i_reg_810_reg[24]_0 ;
  wire [3:0]\sub13_i_i_reg_810_reg[24]_1 ;
  wire [3:0]\sub13_i_i_reg_810_reg[28]_0 ;
  wire [3:0]\sub13_i_i_reg_810_reg[28]_1 ;
  wire [1:0]\sub13_i_i_reg_810_reg[31]_0 ;
  wire [2:0]\sub13_i_i_reg_810_reg[31]_1 ;
  wire [3:0]\sub13_i_i_reg_810_reg[4]_0 ;
  wire [3:0]\sub13_i_i_reg_810_reg[8]_0 ;
  wire [3:0]\sub13_i_i_reg_810_reg[8]_1 ;
  wire [28:0]sub_ln378_fu_175_p2;
  wire sub_ln378_fu_175_p2_carry__0_n_0;
  wire sub_ln378_fu_175_p2_carry__0_n_1;
  wire sub_ln378_fu_175_p2_carry__0_n_2;
  wire sub_ln378_fu_175_p2_carry__0_n_3;
  wire sub_ln378_fu_175_p2_carry__1_n_0;
  wire sub_ln378_fu_175_p2_carry__1_n_1;
  wire sub_ln378_fu_175_p2_carry__1_n_2;
  wire sub_ln378_fu_175_p2_carry__1_n_3;
  wire sub_ln378_fu_175_p2_carry__2_n_0;
  wire sub_ln378_fu_175_p2_carry__2_n_1;
  wire sub_ln378_fu_175_p2_carry__2_n_2;
  wire sub_ln378_fu_175_p2_carry__2_n_3;
  wire sub_ln378_fu_175_p2_carry__3_n_0;
  wire sub_ln378_fu_175_p2_carry__3_n_1;
  wire sub_ln378_fu_175_p2_carry__3_n_2;
  wire sub_ln378_fu_175_p2_carry__3_n_3;
  wire sub_ln378_fu_175_p2_carry__4_n_0;
  wire sub_ln378_fu_175_p2_carry__4_n_1;
  wire sub_ln378_fu_175_p2_carry__4_n_2;
  wire sub_ln378_fu_175_p2_carry__4_n_3;
  wire sub_ln378_fu_175_p2_carry__5_n_0;
  wire sub_ln378_fu_175_p2_carry__5_n_1;
  wire sub_ln378_fu_175_p2_carry__5_n_2;
  wire sub_ln378_fu_175_p2_carry__5_n_3;
  wire sub_ln378_fu_175_p2_carry_n_0;
  wire sub_ln378_fu_175_p2_carry_n_1;
  wire sub_ln378_fu_175_p2_carry_n_2;
  wire sub_ln378_fu_175_p2_carry_n_3;
  wire [3:0]\sub_ln378_reg_784_reg[11]_0 ;
  wire [3:0]\sub_ln378_reg_784_reg[15]_0 ;
  wire [3:0]\sub_ln378_reg_784_reg[19]_0 ;
  wire [3:0]\sub_ln378_reg_784_reg[23]_0 ;
  wire [3:0]\sub_ln378_reg_784_reg[27]_0 ;
  wire [0:0]\sub_ln378_reg_784_reg[28]_0 ;
  wire [3:0]\sub_ln378_reg_784_reg[7]_0 ;
  wire [5:0]sub_ln414_1_reg_971;
  wire sub_ln414_1_reg_9710;
  wire \sub_ln414_1_reg_971[3]_i_1_n_0 ;
  wire \sub_ln414_1_reg_971[4]_i_1_n_0 ;
  wire [5:3]sub_ln414_reg_966;
  wire \sub_ln414_reg_966[3]_i_1_n_0 ;
  wire \sub_ln414_reg_966[4]_i_1_n_0 ;
  wire \sub_ln414_reg_966[5]_i_1_n_0 ;
  wire [3:3]sub_ln674_4_fu_531_p2;
  wire [3:1]sub_ln674_4_reg_950;
  wire [7:0]tmp_V_reg_933;
  wire [5:3]trunc_ln414_1_reg_927;
  wire \trunc_ln414_1_reg_927[3]_i_1_n_0 ;
  wire [5:3]trunc_ln414_1_reg_927_pp0_iter2_reg;
  wire [4:4]trunc_ln414_2_reg_872;
  wire \trunc_ln414_2_reg_872[5]_i_2_n_0 ;
  wire \trunc_ln414_2_reg_872[5]_i_3_n_0 ;
  wire \trunc_ln414_2_reg_872[5]_i_4_n_0 ;
  wire \trunc_ln414_2_reg_872[5]_i_5_n_0 ;
  wire \trunc_ln414_2_reg_872[5]_i_6_n_0 ;
  wire \trunc_ln414_2_reg_872_reg[3]_0 ;
  wire [0:0]\trunc_ln414_2_reg_872_reg[5]_0 ;
  wire \trunc_ln414_2_reg_872_reg[5]_i_1_n_0 ;
  wire \trunc_ln414_2_reg_872_reg[5]_i_1_n_1 ;
  wire \trunc_ln414_2_reg_872_reg[5]_i_1_n_2 ;
  wire \trunc_ln414_2_reg_872_reg[5]_i_1_n_3 ;
  wire \trunc_ln414_2_reg_872_reg[5]_i_1_n_4 ;
  wire \trunc_ln414_2_reg_872_reg[5]_i_1_n_5 ;
  wire \trunc_ln414_2_reg_872_reg[5]_i_1_n_6 ;
  wire \trunc_ln414_2_reg_872_reg[5]_i_1_n_7 ;
  wire [5:4]trunc_ln414_3_fu_346_p1;
  wire [5:3]trunc_ln414_3_reg_906;
  wire \trunc_ln414_3_reg_906[3]_i_1_n_0 ;
  wire [5:3]trunc_ln414_reg_919;
  wire [5:3]trunc_ln414_reg_919_pp0_iter2_reg;
  wire [3:3]trunc_ln674_1_fu_342_p1;
  wire [31:4]trunc_ln674_1_fu_342_p1__0;
  wire [3:3]trunc_ln674_1_reg_900;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  wire [3:3]\NLW_PTR_WIDTH_min_last_N_reg_800_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_PTR_WIDTH_plus_last_N_reg_805_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_PTR_WIDTH_plus_last_N_reg_805_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_add_ln417_1_fu_326_p2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_add_ln417_1_fu_326_p2_carry_O_UNCONNECTED;
  wire [0:0]NLW_add_ln421_fu_367_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln421_fu_367_p2_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln421_fu_367_p2_carry__6_O_UNCONNECTED;
  wire [3:0]\NLW_bits_to_add_fu_1020_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_bits_to_add_fu_1020_inferred__0/i__carry__6_O_UNCONNECTED ;
  wire [3:3]\NLW_i_/i_/i___60_carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_/i_/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_/i_/i__carry__6_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln390_1_fu_230_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln390_1_fu_230_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln390_1_fu_230_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln390_1_fu_230_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln390_fu_210_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln390_fu_210_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln390_fu_210_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln390_fu_210_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln398_fu_235_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln398_fu_235_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln398_fu_235_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln398_fu_235_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln412_fu_272_p2__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln412_fu_272_p2__0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln412_fu_272_p2__0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln412_fu_272_p2__0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln412_fu_272_p2__0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_373_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_373_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_373_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln414_fu_373_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_373_p2_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln414_fu_373_p2_carry__2_i_5_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln416_fu_308_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln416_fu_308_p2_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln416_fu_308_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln416_fu_308_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_fu_332_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_fu_332_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_fu_332_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln674_fu_332_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_fu_332_p2_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln674_fu_332_p2_carry__2_i_5_CO_UNCONNECTED;
  wire [3:1]\NLW_last_N_size_reg_795_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_last_N_size_reg_795_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_last_N_size_reg_795_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_sub13_i_i_fu_205_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_sub13_i_i_fu_205_p2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_sub_ln378_fu_175_p2_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_sub_ln378_fu_175_p2_carry__6_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[11]_i_2 
       (.I0(shl_ln_fu_180_p3[11]),
        .O(\PTR_WIDTH_min_last_N_reg_800[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[11]_i_3 
       (.I0(shl_ln_fu_180_p3[10]),
        .O(\PTR_WIDTH_min_last_N_reg_800[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[11]_i_4 
       (.I0(shl_ln_fu_180_p3[9]),
        .O(\PTR_WIDTH_min_last_N_reg_800[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[11]_i_5 
       (.I0(shl_ln_fu_180_p3[8]),
        .O(\PTR_WIDTH_min_last_N_reg_800[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[15]_i_2 
       (.I0(shl_ln_fu_180_p3[15]),
        .O(\PTR_WIDTH_min_last_N_reg_800[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[15]_i_3 
       (.I0(shl_ln_fu_180_p3[14]),
        .O(\PTR_WIDTH_min_last_N_reg_800[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[15]_i_4 
       (.I0(shl_ln_fu_180_p3[13]),
        .O(\PTR_WIDTH_min_last_N_reg_800[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[15]_i_5 
       (.I0(shl_ln_fu_180_p3[12]),
        .O(\PTR_WIDTH_min_last_N_reg_800[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[19]_i_2 
       (.I0(shl_ln_fu_180_p3[19]),
        .O(\PTR_WIDTH_min_last_N_reg_800[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[19]_i_3 
       (.I0(shl_ln_fu_180_p3[18]),
        .O(\PTR_WIDTH_min_last_N_reg_800[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[19]_i_4 
       (.I0(shl_ln_fu_180_p3[17]),
        .O(\PTR_WIDTH_min_last_N_reg_800[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[19]_i_5 
       (.I0(shl_ln_fu_180_p3[16]),
        .O(\PTR_WIDTH_min_last_N_reg_800[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[23]_i_2 
       (.I0(shl_ln_fu_180_p3[23]),
        .O(\PTR_WIDTH_min_last_N_reg_800[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[23]_i_3 
       (.I0(shl_ln_fu_180_p3[22]),
        .O(\PTR_WIDTH_min_last_N_reg_800[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[23]_i_4 
       (.I0(shl_ln_fu_180_p3[21]),
        .O(\PTR_WIDTH_min_last_N_reg_800[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[23]_i_5 
       (.I0(shl_ln_fu_180_p3[20]),
        .O(\PTR_WIDTH_min_last_N_reg_800[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[27]_i_2 
       (.I0(shl_ln_fu_180_p3[27]),
        .O(\PTR_WIDTH_min_last_N_reg_800[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[27]_i_3 
       (.I0(shl_ln_fu_180_p3[26]),
        .O(\PTR_WIDTH_min_last_N_reg_800[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[27]_i_4 
       (.I0(shl_ln_fu_180_p3[25]),
        .O(\PTR_WIDTH_min_last_N_reg_800[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[27]_i_5 
       (.I0(shl_ln_fu_180_p3[24]),
        .O(\PTR_WIDTH_min_last_N_reg_800[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[31]_i_2 
       (.I0(shl_ln_fu_180_p3[31]),
        .O(\PTR_WIDTH_min_last_N_reg_800[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[31]_i_3 
       (.I0(shl_ln_fu_180_p3[30]),
        .O(\PTR_WIDTH_min_last_N_reg_800[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[31]_i_4 
       (.I0(shl_ln_fu_180_p3[29]),
        .O(\PTR_WIDTH_min_last_N_reg_800[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[31]_i_5 
       (.I0(shl_ln_fu_180_p3[28]),
        .O(\PTR_WIDTH_min_last_N_reg_800[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[3]_i_1 
       (.I0(shl_ln_fu_180_p3[3]),
        .O(\PTR_WIDTH_min_last_N_reg_800[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[7]_i_2 
       (.I0(shl_ln_fu_180_p3[5]),
        .O(\PTR_WIDTH_min_last_N_reg_800[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[7]_i_3 
       (.I0(shl_ln_fu_180_p3[7]),
        .O(\PTR_WIDTH_min_last_N_reg_800[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[7]_i_4 
       (.I0(shl_ln_fu_180_p3[6]),
        .O(\PTR_WIDTH_min_last_N_reg_800[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_800[7]_i_5 
       (.I0(shl_ln_fu_180_p3[4]),
        .O(\PTR_WIDTH_min_last_N_reg_800[7]_i_5_n_0 ));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[10]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[7]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[11]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_193_p2[11:8]),
        .S({\PTR_WIDTH_min_last_N_reg_800[11]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_800[11]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_800[11]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_800[11]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[12]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[9]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[13]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[10]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[14]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[11]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[15]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_800_reg[11]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_193_p2[15:12]),
        .S({\PTR_WIDTH_min_last_N_reg_800[15]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_800[15]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_800[15]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_800[15]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[16]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[13]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[17]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[14]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[18]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[15]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[19]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_800_reg[15]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_193_p2[19:16]),
        .S({\PTR_WIDTH_min_last_N_reg_800[19]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_800[19]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_800[19]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_800[19]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[20]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[17]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[21]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[18]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[22]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[19]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[23]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_800_reg[19]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_193_p2[23:20]),
        .S({\PTR_WIDTH_min_last_N_reg_800[23]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_800[23]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_800[23]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_800[23]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[24]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[21]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[25]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[22]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[26]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[23]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[27]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_800_reg[23]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_193_p2[27:24]),
        .S({\PTR_WIDTH_min_last_N_reg_800[27]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_800[27]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_800[27]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_800[27]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[28]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[25]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[29]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[26]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[30]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[27]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[31]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_800_reg[31]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_800_reg[27]_i_1_n_0 ),
        .CO({\NLW_PTR_WIDTH_min_last_N_reg_800_reg[31]_i_1_CO_UNCONNECTED [3],\PTR_WIDTH_min_last_N_reg_800_reg[31]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_800_reg[31]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_800_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_193_p2[31:28]),
        .S({\PTR_WIDTH_min_last_N_reg_800[31]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_800[31]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_800[31]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_800[31]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\PTR_WIDTH_min_last_N_reg_800[3]_i_1_n_0 ),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[0]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[4]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[1]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[5]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[2]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[6]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[3]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[7]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_800_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PTR_WIDTH_min_last_N_reg_800[7]_i_2_n_0 ,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_193_p2[7:4]),
        .S({\PTR_WIDTH_min_last_N_reg_800[7]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_800[7]_i_4_n_0 ,shl_ln_fu_180_p3[5],\PTR_WIDTH_min_last_N_reg_800[7]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[8]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[5]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_800_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_min_last_N_fu_193_p2[9]),
        .Q(PTR_WIDTH_min_last_N_reg_800_reg[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_plus_last_N_reg_805[5]_i_2 
       (.I0(shl_ln_fu_180_p3[5]),
        .O(\PTR_WIDTH_plus_last_N_reg_805[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_plus_last_N_reg_805[5]_i_3 
       (.I0(shl_ln_fu_180_p3[3]),
        .O(\PTR_WIDTH_plus_last_N_reg_805[5]_i_3_n_0 ));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[10]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[7]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[11]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[8]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[12]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[9]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[13]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_199_p2[13:10]),
        .S(shl_ln_fu_180_p3[13:10]));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[14]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[11]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[15]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[12]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[16]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[13]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[17]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_805_reg[13]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_199_p2[17:14]),
        .S(shl_ln_fu_180_p3[17:14]));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[18]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[15]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[19]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[16]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[20]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[17]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[21]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_805_reg[17]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_199_p2[21:18]),
        .S(shl_ln_fu_180_p3[21:18]));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[22]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[19]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[23]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[20]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[24]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[21]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[25]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_805_reg[21]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_199_p2[25:22]),
        .S(shl_ln_fu_180_p3[25:22]));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[26]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[23]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[27]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[24]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[28]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[25]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[29]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_805_reg[25]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_199_p2[29:26]),
        .S(shl_ln_fu_180_p3[29:26]));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[30]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[27]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[31]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_805_reg[31]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_805_reg[29]_i_1_n_0 ),
        .CO({\NLW_PTR_WIDTH_plus_last_N_reg_805_reg[31]_i_1_CO_UNCONNECTED [3:1],\PTR_WIDTH_plus_last_N_reg_805_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_PTR_WIDTH_plus_last_N_reg_805_reg[31]_i_1_O_UNCONNECTED [3:2],PTR_WIDTH_plus_last_N_fu_199_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_180_p3[31:30]}));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[3]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[0]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[4]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[1]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[5]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({shl_ln_fu_180_p3[5],1'b0,shl_ln_fu_180_p3[3],1'b0}),
        .O({PTR_WIDTH_plus_last_N_fu_199_p2[5:3],\NLW_PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\PTR_WIDTH_plus_last_N_reg_805[5]_i_2_n_0 ,shl_ln_fu_180_p3[4],\PTR_WIDTH_plus_last_N_reg_805[5]_i_3_n_0 ,1'b0}));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[6]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[3]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[7]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[4]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[8]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[5]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_805_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(PTR_WIDTH_plus_last_N_fu_199_p2[9]),
        .Q(PTR_WIDTH_plus_last_N_reg_805_reg[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_805_reg[5]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_805_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_199_p2[9:6]),
        .S(shl_ln_fu_180_p3[9:6]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[31]),
        .I3(and_ln414_3_reg_944[6]),
        .I4(p_Val2_s_fu_98[0]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][10]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(shl_ln414_2_reg_938[10]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[14]),
        .I4(p_Val2_s_fu_98[10]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][11]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(shl_ln414_2_reg_938[11]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[14]),
        .I4(p_Val2_s_fu_98[11]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][12]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(shl_ln414_2_reg_938[12]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[14]),
        .I4(p_Val2_s_fu_98[12]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][13]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(shl_ln414_2_reg_938[13]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[14]),
        .I4(p_Val2_s_fu_98[13]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][14]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(shl_ln414_2_reg_938[14]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[14]),
        .I4(p_Val2_s_fu_98[14]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(shl_ln414_2_reg_938[15]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[15]),
        .I4(p_Val2_s_fu_98[15]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [15]));
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][16]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[15]),
        .I3(and_ln414_3_reg_944[23]),
        .I4(p_Val2_s_fu_98[16]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][17]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[14]),
        .I3(and_ln414_3_reg_944[23]),
        .I4(p_Val2_s_fu_98[17]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][18]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[13]),
        .I3(and_ln414_3_reg_944[23]),
        .I4(p_Val2_s_fu_98[18]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][19]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[12]),
        .I3(and_ln414_3_reg_944[23]),
        .I4(p_Val2_s_fu_98[19]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[30]),
        .I3(and_ln414_3_reg_944[6]),
        .I4(p_Val2_s_fu_98[1]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][20]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[11]),
        .I3(and_ln414_3_reg_944[23]),
        .I4(p_Val2_s_fu_98[20]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][21]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[10]),
        .I3(and_ln414_3_reg_944[23]),
        .I4(p_Val2_s_fu_98[21]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][22]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[9]),
        .I3(and_ln414_3_reg_944[23]),
        .I4(p_Val2_s_fu_98[22]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [22]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][23]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(shl_ln414_2_reg_938[8]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[23]),
        .I4(and_ln414_3_reg_944[23]),
        .I5(p_Val2_s_fu_98[23]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [23]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][24]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(shl_ln414_2_reg_938[7]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[24]),
        .I4(and_ln414_3_reg_944[31]),
        .I5(p_Val2_s_fu_98[24]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [24]));
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][25]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(shl_ln414_2_reg_938[25]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[31]),
        .I4(p_Val2_s_fu_98[25]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [25]));
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][26]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(shl_ln414_2_reg_938[26]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[31]),
        .I4(p_Val2_s_fu_98[26]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [26]));
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][27]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(shl_ln414_2_reg_938[27]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[31]),
        .I4(p_Val2_s_fu_98[27]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [27]));
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][28]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(shl_ln414_2_reg_938[28]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[31]),
        .I4(p_Val2_s_fu_98[28]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [28]));
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][29]_i_1__0 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(shl_ln414_2_reg_938[29]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[31]),
        .I4(p_Val2_s_fu_98[29]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[29]),
        .I3(and_ln414_3_reg_944[6]),
        .I4(p_Val2_s_fu_98[2]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [2]));
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][30]_i_1__0 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(shl_ln414_2_reg_938[30]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[31]),
        .I4(p_Val2_s_fu_98[30]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \SRL_SIG[0][31]_i_10 
       (.I0(\bits_to_add_fu_102_reg_n_0_[15] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[12] ),
        .I2(\bits_to_add_fu_102_reg_n_0_[26] ),
        .I3(\bits_to_add_fu_102_reg_n_0_[5] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[25] ),
        .I5(\bits_to_add_fu_102_reg_n_0_[28] ),
        .O(\SRL_SIG[0][31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG[0][31]_i_11 
       (.I0(\bits_to_add_fu_102_reg_n_0_[24] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[18] ),
        .I2(\bits_to_add_fu_102_reg_n_0_[23] ),
        .I3(\bits_to_add_fu_102_reg_n_0_[11] ),
        .O(\SRL_SIG[0][31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h404040FF40404040)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(\icmp_ln390_reg_815_reg[0]_0 ),
        .I1(strm_full_n),
        .I2(ap_CS_fsm_state9),
        .I3(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I4(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter3_reg_n_0),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][31]_i_2__0 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(shl_ln414_2_reg_938[31]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[31]),
        .I4(p_Val2_s_fu_98[31]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [31]));
  LUT3 #(
    .INIT(8'h5D)) 
    \SRL_SIG[0][31]_i_3 
       (.I0(icmp_ln390_reg_815),
        .I1(\SRL_SIG[0][31]_i_5_n_0 ),
        .I2(\SRL_SIG[0][31]_i_6_n_0 ),
        .O(\icmp_ln390_reg_815_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][31]_i_4 
       (.I0(ap_CS_fsm_state9),
        .I1(strm_full_n),
        .I2(\icmp_ln390_reg_815_reg[0]_0 ),
        .O(\SRL_SIG[0][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \SRL_SIG[0][31]_i_5 
       (.I0(\SRL_SIG[0][31]_i_7_n_0 ),
        .I1(\SRL_SIG[0][31]_i_8_n_0 ),
        .I2(\SRL_SIG[0][31]_i_9_n_0 ),
        .I3(\bits_to_add_fu_102_reg_n_0_[8] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[19] ),
        .I5(\bits_to_add_fu_102_reg_n_0_[3] ),
        .O(\SRL_SIG[0][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \SRL_SIG[0][31]_i_6 
       (.I0(\SRL_SIG[0][31]_i_10_n_0 ),
        .I1(\SRL_SIG[0][31]_i_11_n_0 ),
        .I2(\bits_to_add_fu_102_reg_n_0_[30] ),
        .I3(\bits_to_add_fu_102_reg_n_0_[20] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[27] ),
        .I5(\bits_to_add_fu_102_reg_n_0_[21] ),
        .O(\SRL_SIG[0][31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG[0][31]_i_7 
       (.I0(\bits_to_add_fu_102_reg_n_0_[29] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[14] ),
        .I2(\bits_to_add_fu_102_reg_n_0_[17] ),
        .I3(\bits_to_add_fu_102_reg_n_0_[4] ),
        .O(\SRL_SIG[0][31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \SRL_SIG[0][31]_i_8 
       (.I0(\bits_to_add_fu_102_reg_n_0_[16] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[6] ),
        .I2(\bits_to_add_fu_102_reg_n_0_[13] ),
        .I3(\bits_to_add_fu_102_reg_n_0_[9] ),
        .O(\SRL_SIG[0][31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG[0][31]_i_9 
       (.I0(\bits_to_add_fu_102_reg_n_0_[22] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[31] ),
        .I2(\bits_to_add_fu_102_reg_n_0_[10] ),
        .I3(\bits_to_add_fu_102_reg_n_0_[7] ),
        .O(\SRL_SIG[0][31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[28]),
        .I3(and_ln414_3_reg_944[6]),
        .I4(p_Val2_s_fu_98[3]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[27]),
        .I3(and_ln414_3_reg_944[6]),
        .I4(p_Val2_s_fu_98[4]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[26]),
        .I3(and_ln414_3_reg_944[6]),
        .I4(p_Val2_s_fu_98[5]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'hEAFF4000)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[25]),
        .I3(and_ln414_3_reg_944[6]),
        .I4(p_Val2_s_fu_98[6]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(shl_ln414_2_reg_938[24]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[7]),
        .I4(and_ln414_3_reg_944[7]),
        .I5(p_Val2_s_fu_98[7]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [7]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(shl_ln414_2_reg_938[23]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[8]),
        .I4(and_ln414_3_reg_944[14]),
        .I5(p_Val2_s_fu_98[8]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'hAEFF0400)) 
    \SRL_SIG[0][9]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_4_n_0 ),
        .I1(shl_ln414_2_reg_938[9]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(and_ln414_3_reg_944[14]),
        .I4(p_Val2_s_fu_98[9]),
        .O(\shl_ln414_2_reg_938_reg[31]_0 [9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln417_1_fu_326_p2_carry
       (.CI(1'b0),
        .CO({NLW_add_ln417_1_fu_326_p2_carry_CO_UNCONNECTED[3:2],add_ln417_1_fu_326_p2_carry_n_2,add_ln417_1_fu_326_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln417_1_fu_326_p2_carry_i_1_n_0,add_ln417_1_fu_326_p2_carry_i_2_n_0}),
        .O({NLW_add_ln417_1_fu_326_p2_carry_O_UNCONNECTED[3],trunc_ln414_3_fu_346_p1,NLW_add_ln417_1_fu_326_p2_carry_O_UNCONNECTED[0]}),
        .S({1'b0,add_ln417_1_fu_326_p2_carry_i_3_n_0,add_ln417_1_fu_326_p2_carry_i_4_n_0,add_ln417_1_fu_326_p2_carry_i_5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln417_1_fu_326_p2_carry_i_1
       (.I0(\last_N_size_reg_795_reg_n_0_[4] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(add_ln417_1_fu_326_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln417_1_fu_326_p2_carry_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[3] ),
        .O(add_ln417_1_fu_326_p2_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln417_1_fu_326_p2_carry_i_3
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[5] ),
        .I2(\bits_to_add_fu_102_reg_n_0_[5] ),
        .O(add_ln417_1_fu_326_p2_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln417_1_fu_326_p2_carry_i_4
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[4] ),
        .I2(\bits_to_add_fu_102_reg_n_0_[4] ),
        .O(add_ln417_1_fu_326_p2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln417_1_fu_326_p2_carry_i_5
       (.I0(\last_N_size_reg_795_reg_n_0_[3] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I2(\bits_to_add_fu_102_reg_n_0_[3] ),
        .O(add_ln417_1_fu_326_p2_carry_i_5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln421_fu_367_p2_carry
       (.CI(1'b0),
        .CO({add_ln421_fu_367_p2_carry_n_0,add_ln421_fu_367_p2_carry_n_1,add_ln421_fu_367_p2_carry_n_2,add_ln421_fu_367_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_266_p3[6:5],add_ln421_fu_367_p2_carry_i_3_n_0,add_ln421_fu_367_p2_carry_i_4_n_0}),
        .O({add_ln421_fu_367_p2_carry_n_4,add_ln421_fu_367_p2_carry_n_5,add_ln421_fu_367_p2_carry_n_6,NLW_add_ln421_fu_367_p2_carry_O_UNCONNECTED[0]}),
        .S({add_ln421_fu_367_p2_carry_i_5_n_0,add_ln421_fu_367_p2_carry_i_6_n_0,add_ln421_fu_367_p2_carry_i_7_n_0,add_ln421_fu_367_p2_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln421_fu_367_p2_carry__0
       (.CI(add_ln421_fu_367_p2_carry_n_0),
        .CO({add_ln421_fu_367_p2_carry__0_n_0,add_ln421_fu_367_p2_carry__0_n_1,add_ln421_fu_367_p2_carry__0_n_2,add_ln421_fu_367_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_266_p3[10:8],add_ln421_fu_367_p2_carry__0_i_4_n_0}),
        .O({add_ln421_fu_367_p2_carry__0_n_4,add_ln421_fu_367_p2_carry__0_n_5,add_ln421_fu_367_p2_carry__0_n_6,add_ln421_fu_367_p2_carry__0_n_7}),
        .S({add_ln421_fu_367_p2_carry__0_i_5_n_0,add_ln421_fu_367_p2_carry__0_i_6_n_0,add_ln421_fu_367_p2_carry__0_i_7_n_0,add_ln421_fu_367_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__0_i_1
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[7]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[10]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__0_i_2
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[6]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[9]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__0_i_3
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[5]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln421_fu_367_p2_carry__0_i_4
       (.I0(\bits_to_add_fu_102_reg_n_0_[7] ),
        .O(add_ln421_fu_367_p2_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__0_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[7]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[10] ),
        .O(add_ln421_fu_367_p2_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__0_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[6]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[9] ),
        .O(add_ln421_fu_367_p2_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__0_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[5]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[8] ),
        .O(add_ln421_fu_367_p2_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__0_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[4]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[7] ),
        .O(add_ln421_fu_367_p2_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln421_fu_367_p2_carry__1
       (.CI(add_ln421_fu_367_p2_carry__0_n_0),
        .CO({add_ln421_fu_367_p2_carry__1_n_0,add_ln421_fu_367_p2_carry__1_n_1,add_ln421_fu_367_p2_carry__1_n_2,add_ln421_fu_367_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_266_p3[14],add_ln421_fu_367_p2_carry__1_i_2_n_0,PTR_WIDTH_plus_Ksize_fu_266_p3[12:11]}),
        .O({add_ln421_fu_367_p2_carry__1_n_4,add_ln421_fu_367_p2_carry__1_n_5,add_ln421_fu_367_p2_carry__1_n_6,add_ln421_fu_367_p2_carry__1_n_7}),
        .S({add_ln421_fu_367_p2_carry__1_i_5_n_0,add_ln421_fu_367_p2_carry__1_i_6_n_0,add_ln421_fu_367_p2_carry__1_i_7_n_0,add_ln421_fu_367_p2_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__1_i_1
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[11]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[14]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln421_fu_367_p2_carry__1_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[13] ),
        .O(add_ln421_fu_367_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__1_i_3
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[9]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[12]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__1_i_4
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[8]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[11]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__1_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[11]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[14] ),
        .O(add_ln421_fu_367_p2_carry__1_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__1_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[10]),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I2(\bits_to_add_fu_102_reg_n_0_[13] ),
        .O(add_ln421_fu_367_p2_carry__1_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__1_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[9]),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I2(\bits_to_add_fu_102_reg_n_0_[12] ),
        .O(add_ln421_fu_367_p2_carry__1_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__1_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[8]),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I2(\bits_to_add_fu_102_reg_n_0_[11] ),
        .O(add_ln421_fu_367_p2_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln421_fu_367_p2_carry__2
       (.CI(add_ln421_fu_367_p2_carry__1_n_0),
        .CO({add_ln421_fu_367_p2_carry__2_n_0,add_ln421_fu_367_p2_carry__2_n_1,add_ln421_fu_367_p2_carry__2_n_2,add_ln421_fu_367_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(PTR_WIDTH_plus_Ksize_fu_266_p3[18:15]),
        .O({add_ln421_fu_367_p2_carry__2_n_4,add_ln421_fu_367_p2_carry__2_n_5,add_ln421_fu_367_p2_carry__2_n_6,add_ln421_fu_367_p2_carry__2_n_7}),
        .S({add_ln421_fu_367_p2_carry__2_i_5_n_0,add_ln421_fu_367_p2_carry__2_i_6_n_0,add_ln421_fu_367_p2_carry__2_i_7_n_0,add_ln421_fu_367_p2_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__2_i_1
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[15]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[18]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__2_i_2
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[14]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[17]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__2_i_3
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[13]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[16]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__2_i_4
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[12]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[15]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__2_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[15]),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I2(\bits_to_add_fu_102_reg_n_0_[18] ),
        .O(add_ln421_fu_367_p2_carry__2_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__2_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[14]),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I2(\bits_to_add_fu_102_reg_n_0_[17] ),
        .O(add_ln421_fu_367_p2_carry__2_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__2_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[13]),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I2(\bits_to_add_fu_102_reg_n_0_[16] ),
        .O(add_ln421_fu_367_p2_carry__2_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__2_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[12]),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I2(\bits_to_add_fu_102_reg_n_0_[15] ),
        .O(add_ln421_fu_367_p2_carry__2_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln421_fu_367_p2_carry__3
       (.CI(add_ln421_fu_367_p2_carry__2_n_0),
        .CO({add_ln421_fu_367_p2_carry__3_n_0,add_ln421_fu_367_p2_carry__3_n_1,add_ln421_fu_367_p2_carry__3_n_2,add_ln421_fu_367_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_266_p3[22:20],add_ln421_fu_367_p2_carry__3_i_4_n_0}),
        .O({add_ln421_fu_367_p2_carry__3_n_4,add_ln421_fu_367_p2_carry__3_n_5,add_ln421_fu_367_p2_carry__3_n_6,add_ln421_fu_367_p2_carry__3_n_7}),
        .S({add_ln421_fu_367_p2_carry__3_i_5_n_0,add_ln421_fu_367_p2_carry__3_i_6_n_0,add_ln421_fu_367_p2_carry__3_i_7_n_0,add_ln421_fu_367_p2_carry__3_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__3_i_1
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[19]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[22]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__3_i_2
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[18]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[21]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__3_i_3
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[17]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[20]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln421_fu_367_p2_carry__3_i_4
       (.I0(\bits_to_add_fu_102_reg_n_0_[19] ),
        .O(add_ln421_fu_367_p2_carry__3_i_4_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__3_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[19]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[22] ),
        .O(add_ln421_fu_367_p2_carry__3_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__3_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[18]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[21] ),
        .O(add_ln421_fu_367_p2_carry__3_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__3_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[17]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[20] ),
        .O(add_ln421_fu_367_p2_carry__3_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__3_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[16]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[19] ),
        .O(add_ln421_fu_367_p2_carry__3_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln421_fu_367_p2_carry__4
       (.CI(add_ln421_fu_367_p2_carry__3_n_0),
        .CO({add_ln421_fu_367_p2_carry__4_n_0,add_ln421_fu_367_p2_carry__4_n_1,add_ln421_fu_367_p2_carry__4_n_2,add_ln421_fu_367_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({PTR_WIDTH_plus_Ksize_fu_266_p3[26],add_ln421_fu_367_p2_carry__4_i_2_n_0,PTR_WIDTH_plus_Ksize_fu_266_p3[24:23]}),
        .O({add_ln421_fu_367_p2_carry__4_n_4,add_ln421_fu_367_p2_carry__4_n_5,add_ln421_fu_367_p2_carry__4_n_6,add_ln421_fu_367_p2_carry__4_n_7}),
        .S({add_ln421_fu_367_p2_carry__4_i_5_n_0,add_ln421_fu_367_p2_carry__4_i_6_n_0,add_ln421_fu_367_p2_carry__4_i_7_n_0,add_ln421_fu_367_p2_carry__4_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__4_i_1
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[23]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[26]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln421_fu_367_p2_carry__4_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[25] ),
        .O(add_ln421_fu_367_p2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__4_i_3
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[21]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[24]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__4_i_4
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[20]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[23]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__4_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[23]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[26] ),
        .O(add_ln421_fu_367_p2_carry__4_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__4_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[22]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[25] ),
        .O(add_ln421_fu_367_p2_carry__4_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__4_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[21]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[24] ),
        .O(add_ln421_fu_367_p2_carry__4_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__4_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[20]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[23] ),
        .O(add_ln421_fu_367_p2_carry__4_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln421_fu_367_p2_carry__5
       (.CI(add_ln421_fu_367_p2_carry__4_n_0),
        .CO({add_ln421_fu_367_p2_carry__5_n_0,add_ln421_fu_367_p2_carry__5_n_1,add_ln421_fu_367_p2_carry__5_n_2,add_ln421_fu_367_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(PTR_WIDTH_plus_Ksize_fu_266_p3[30:27]),
        .O({add_ln421_fu_367_p2_carry__5_n_4,add_ln421_fu_367_p2_carry__5_n_5,add_ln421_fu_367_p2_carry__5_n_6,add_ln421_fu_367_p2_carry__5_n_7}),
        .S({add_ln421_fu_367_p2_carry__5_i_5_n_0,add_ln421_fu_367_p2_carry__5_i_6_n_0,add_ln421_fu_367_p2_carry__5_i_7_n_0,add_ln421_fu_367_p2_carry__5_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__5_i_1
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[27]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[30]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__5_i_2
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[26]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[29]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__5_i_3
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[25]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[28]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry__5_i_4
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[24]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[27]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__5_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[27]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[30] ),
        .O(add_ln421_fu_367_p2_carry__5_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__5_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[26]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[29] ),
        .O(add_ln421_fu_367_p2_carry__5_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__5_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[25]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[28] ),
        .O(add_ln421_fu_367_p2_carry__5_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry__5_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[24]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[27] ),
        .O(add_ln421_fu_367_p2_carry__5_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln421_fu_367_p2_carry__6
       (.CI(add_ln421_fu_367_p2_carry__5_n_0),
        .CO(NLW_add_ln421_fu_367_p2_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln421_fu_367_p2_carry__6_O_UNCONNECTED[3:1],add_ln421_fu_367_p2_carry__6_n_7}),
        .S({1'b0,1'b0,1'b0,add_ln421_fu_367_p2_carry__6_i_1_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    add_ln421_fu_367_p2_carry__6_i_1
       (.I0(\bits_to_add_fu_102_reg_n_0_[31] ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[28]),
        .I2(icmp_ln398_reg_843),
        .O(add_ln421_fu_367_p2_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_367_p2_carry_i_1
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[3]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[6]));
  LUT2 #(
    .INIT(4'hB)) 
    add_ln421_fu_367_p2_carry_i_2
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[2]),
        .I1(icmp_ln398_reg_843),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[5]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln421_fu_367_p2_carry_i_3
       (.I0(\bits_to_add_fu_102_reg_n_0_[4] ),
        .O(add_ln421_fu_367_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln421_fu_367_p2_carry_i_4
       (.I0(\bits_to_add_fu_102_reg_n_0_[3] ),
        .O(add_ln421_fu_367_p2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[3]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[6] ),
        .O(add_ln421_fu_367_p2_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    add_ln421_fu_367_p2_carry_i_6
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[2]),
        .I2(\bits_to_add_fu_102_reg_n_0_[5] ),
        .O(add_ln421_fu_367_p2_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_367_p2_carry_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_805_reg[1]),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[4] ),
        .O(add_ln421_fu_367_p2_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    add_ln421_fu_367_p2_carry_i_8
       (.I0(icmp_ln398_reg_843),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[0]),
        .I2(\bits_to_add_fu_102_reg_n_0_[3] ),
        .O(add_ln421_fu_367_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln414_3_reg_944[14]_i_1 
       (.I0(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .I1(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I2(trunc_ln414_2_reg_872),
        .O(and_ln414_3_fu_482_p2[15]));
  LUT3 #(
    .INIT(8'h10)) 
    \and_ln414_3_reg_944[15]_i_1 
       (.I0(icmp_ln412_reg_855),
        .I1(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I2(trunc_ln414_2_reg_872),
        .O(\and_ln414_3_reg_944[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h0007)) 
    \and_ln414_3_reg_944[23]_i_1 
       (.I0(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I1(trunc_ln414_2_reg_872),
        .I2(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I3(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(and_ln414_3_fu_482_p2[23]));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln414_3_reg_944[31]_i_1 
       (.I0(icmp_ln412_reg_855),
        .I1(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .O(and_ln414_3_reg_9440));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln414_3_reg_944[31]_i_2 
       (.I0(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I1(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(\and_ln414_3_reg_944[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \and_ln414_3_reg_944[6]_i_1 
       (.I0(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .I1(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I2(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I3(trunc_ln414_2_reg_872),
        .O(and_ln414_3_fu_482_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln414_3_reg_944[7]_i_1 
       (.I0(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I1(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I2(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(\and_ln414_3_reg_944[7]_i_1_n_0 ));
  FDRE \and_ln414_3_reg_944_reg[14] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(and_ln414_3_fu_482_p2[15]),
        .Q(and_ln414_3_reg_944[14]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_944_reg[15] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(\and_ln414_3_reg_944[31]_i_2_n_0 ),
        .Q(and_ln414_3_reg_944[15]),
        .R(\and_ln414_3_reg_944[15]_i_1_n_0 ));
  FDRE \and_ln414_3_reg_944_reg[23] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(and_ln414_3_fu_482_p2[23]),
        .Q(and_ln414_3_reg_944[23]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_944_reg[31] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(\and_ln414_3_reg_944[31]_i_2_n_0 ),
        .Q(and_ln414_3_reg_944[31]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_944_reg[6] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(and_ln414_3_fu_482_p2[7]),
        .Q(and_ln414_3_reg_944[6]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_944_reg[7] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(\and_ln414_3_reg_944[7]_i_1_n_0 ),
        .Q(and_ln414_3_reg_944[7]),
        .R(\and_ln414_3_reg_944[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h70F0FFFF)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(srcMat_1_c_empty_n),
        .I1(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .I2(Q),
        .I3(srcMat_2_c_empty_n),
        .I4(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\icmp_ln390_reg_815_reg[0]_0 ),
        .I1(strm_full_n),
        .I2(ap_CS_fsm_state9),
        .O(\ap_CS_fsm[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(icmp_ln390_fu_210_p2),
        .I1(ap_CS_fsm_state4),
        .I2(\ap_CS_fsm[5]_i_3_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(ap_CS_fsm_state9),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[5]_i_3_n_0 ),
        .I4(ap_CS_fsm_state4),
        .I5(icmp_ln390_fu_210_p2),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0DDDDDD)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(ap_enable_reg_pp0_iter3_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_condition_pp0_exit_iter0_state5),
        .I5(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .O(\ap_CS_fsm[5]_i_3_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1]_0 ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_condition_pp0_exit_iter0_state5),
        .I1(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_NS_fsm1),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h880088A0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I4(ap_condition_pp0_exit_iter0_state5),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h70FF700000000000)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln390_fu_210_p2),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter3_reg_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bits_to_add_fu_1020_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\bits_to_add_fu_1020_inferred__0/i__carry_n_0 ,\bits_to_add_fu_1020_inferred__0/i__carry_n_1 ,\bits_to_add_fu_1020_inferred__0/i__carry_n_2 ,\bits_to_add_fu_1020_inferred__0/i__carry_n_3 }),
        .CYINIT(bits_to_add_fu_102112_out),
        .DI({\bits_to_add_fu_102_reg_n_0_[6] ,\bits_to_add_fu_102_reg_n_0_[5] ,\bits_to_add_fu_102_reg_n_0_[4] ,\bits_to_add_fu_102_reg_n_0_[3] }),
        .O(bits_to_add_fu_102[6:3]),
        .S({i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0,i__carry_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bits_to_add_fu_1020_inferred__0/i__carry__0 
       (.CI(\bits_to_add_fu_1020_inferred__0/i__carry_n_0 ),
        .CO({\bits_to_add_fu_1020_inferred__0/i__carry__0_n_0 ,\bits_to_add_fu_1020_inferred__0/i__carry__0_n_1 ,\bits_to_add_fu_1020_inferred__0/i__carry__0_n_2 ,\bits_to_add_fu_1020_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\bits_to_add_fu_102_reg_n_0_[10] ,\bits_to_add_fu_102_reg_n_0_[9] ,\bits_to_add_fu_102_reg_n_0_[8] ,\bits_to_add_fu_102_reg_n_0_[7] }),
        .O(bits_to_add_fu_102[10:7]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bits_to_add_fu_1020_inferred__0/i__carry__1 
       (.CI(\bits_to_add_fu_1020_inferred__0/i__carry__0_n_0 ),
        .CO({\bits_to_add_fu_1020_inferred__0/i__carry__1_n_0 ,\bits_to_add_fu_1020_inferred__0/i__carry__1_n_1 ,\bits_to_add_fu_1020_inferred__0/i__carry__1_n_2 ,\bits_to_add_fu_1020_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\bits_to_add_fu_102_reg_n_0_[14] ,\bits_to_add_fu_102_reg_n_0_[13] ,\bits_to_add_fu_102_reg_n_0_[12] ,\bits_to_add_fu_102_reg_n_0_[11] }),
        .O(bits_to_add_fu_102[14:11]),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bits_to_add_fu_1020_inferred__0/i__carry__2 
       (.CI(\bits_to_add_fu_1020_inferred__0/i__carry__1_n_0 ),
        .CO({\bits_to_add_fu_1020_inferred__0/i__carry__2_n_0 ,\bits_to_add_fu_1020_inferred__0/i__carry__2_n_1 ,\bits_to_add_fu_1020_inferred__0/i__carry__2_n_2 ,\bits_to_add_fu_1020_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\bits_to_add_fu_102_reg_n_0_[18] ,\bits_to_add_fu_102_reg_n_0_[17] ,\bits_to_add_fu_102_reg_n_0_[16] ,\bits_to_add_fu_102_reg_n_0_[15] }),
        .O(bits_to_add_fu_102[18:15]),
        .S({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bits_to_add_fu_1020_inferred__0/i__carry__3 
       (.CI(\bits_to_add_fu_1020_inferred__0/i__carry__2_n_0 ),
        .CO({\bits_to_add_fu_1020_inferred__0/i__carry__3_n_0 ,\bits_to_add_fu_1020_inferred__0/i__carry__3_n_1 ,\bits_to_add_fu_1020_inferred__0/i__carry__3_n_2 ,\bits_to_add_fu_1020_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\bits_to_add_fu_102_reg_n_0_[22] ,\bits_to_add_fu_102_reg_n_0_[21] ,\bits_to_add_fu_102_reg_n_0_[20] ,\bits_to_add_fu_102_reg_n_0_[19] }),
        .O(bits_to_add_fu_102[22:19]),
        .S({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bits_to_add_fu_1020_inferred__0/i__carry__4 
       (.CI(\bits_to_add_fu_1020_inferred__0/i__carry__3_n_0 ),
        .CO({\bits_to_add_fu_1020_inferred__0/i__carry__4_n_0 ,\bits_to_add_fu_1020_inferred__0/i__carry__4_n_1 ,\bits_to_add_fu_1020_inferred__0/i__carry__4_n_2 ,\bits_to_add_fu_1020_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\bits_to_add_fu_102_reg_n_0_[26] ,\bits_to_add_fu_102_reg_n_0_[25] ,\bits_to_add_fu_102_reg_n_0_[24] ,\bits_to_add_fu_102_reg_n_0_[23] }),
        .O(bits_to_add_fu_102[26:23]),
        .S({i__carry__4_i_1_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bits_to_add_fu_1020_inferred__0/i__carry__5 
       (.CI(\bits_to_add_fu_1020_inferred__0/i__carry__4_n_0 ),
        .CO({\bits_to_add_fu_1020_inferred__0/i__carry__5_n_0 ,\bits_to_add_fu_1020_inferred__0/i__carry__5_n_1 ,\bits_to_add_fu_1020_inferred__0/i__carry__5_n_2 ,\bits_to_add_fu_1020_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\bits_to_add_fu_102_reg_n_0_[30] ,\bits_to_add_fu_102_reg_n_0_[29] ,\bits_to_add_fu_102_reg_n_0_[28] ,\bits_to_add_fu_102_reg_n_0_[27] }),
        .O(bits_to_add_fu_102[30:27]),
        .S({i__carry__5_i_1_n_0,i__carry__5_i_2_n_0,i__carry__5_i_3_n_0,i__carry__5_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bits_to_add_fu_1020_inferred__0/i__carry__6 
       (.CI(\bits_to_add_fu_1020_inferred__0/i__carry__5_n_0 ),
        .CO(\NLW_bits_to_add_fu_1020_inferred__0/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bits_to_add_fu_1020_inferred__0/i__carry__6_O_UNCONNECTED [3:1],bits_to_add_fu_102[31]}),
        .S({1'b0,1'b0,1'b0,i__carry__6_i_1_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    \bits_to_add_fu_102[31]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln390_fu_210_p2),
        .O(ap_NS_fsm1));
  LUT3 #(
    .INIT(8'h20)) 
    \bits_to_add_fu_102[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\bits_to_add_fu_102[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \bits_to_add_fu_102[31]_i_3 
       (.I0(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(strm_full_n),
        .I3(\icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(out_mat_data_empty_n),
        .O(\bits_to_add_fu_102[31]_i_3_n_0 ));
  FDRE \bits_to_add_fu_102_reg[10] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[10]),
        .Q(\bits_to_add_fu_102_reg_n_0_[10] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[11] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[11]),
        .Q(\bits_to_add_fu_102_reg_n_0_[11] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[12] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[12]),
        .Q(\bits_to_add_fu_102_reg_n_0_[12] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[13] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[13]),
        .Q(\bits_to_add_fu_102_reg_n_0_[13] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[14] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[14]),
        .Q(\bits_to_add_fu_102_reg_n_0_[14] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[15] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[15]),
        .Q(\bits_to_add_fu_102_reg_n_0_[15] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[16] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[16]),
        .Q(\bits_to_add_fu_102_reg_n_0_[16] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[17] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[17]),
        .Q(\bits_to_add_fu_102_reg_n_0_[17] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[18] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[18]),
        .Q(\bits_to_add_fu_102_reg_n_0_[18] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[19] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[19]),
        .Q(\bits_to_add_fu_102_reg_n_0_[19] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[20] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[20]),
        .Q(\bits_to_add_fu_102_reg_n_0_[20] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[21] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[21]),
        .Q(\bits_to_add_fu_102_reg_n_0_[21] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[22] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[22]),
        .Q(\bits_to_add_fu_102_reg_n_0_[22] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[23] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[23]),
        .Q(\bits_to_add_fu_102_reg_n_0_[23] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[24] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[24]),
        .Q(\bits_to_add_fu_102_reg_n_0_[24] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[25] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[25]),
        .Q(\bits_to_add_fu_102_reg_n_0_[25] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[26] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[26]),
        .Q(\bits_to_add_fu_102_reg_n_0_[26] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[27] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[27]),
        .Q(\bits_to_add_fu_102_reg_n_0_[27] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[28] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[28]),
        .Q(\bits_to_add_fu_102_reg_n_0_[28] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[29] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[29]),
        .Q(\bits_to_add_fu_102_reg_n_0_[29] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[30] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[30]),
        .Q(\bits_to_add_fu_102_reg_n_0_[30] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[31] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[31]),
        .Q(\bits_to_add_fu_102_reg_n_0_[31] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[3]),
        .Q(\bits_to_add_fu_102_reg_n_0_[3] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[4]),
        .Q(\bits_to_add_fu_102_reg_n_0_[4] ),
        .R(ap_NS_fsm1));
  FDSE \bits_to_add_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[5]),
        .Q(\bits_to_add_fu_102_reg_n_0_[5] ),
        .S(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[6]),
        .Q(\bits_to_add_fu_102_reg_n_0_[6] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[7]),
        .Q(\bits_to_add_fu_102_reg_n_0_[7] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[8] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[8]),
        .Q(\bits_to_add_fu_102_reg_n_0_[8] ),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[9] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(bits_to_add_fu_102[9]),
        .Q(\bits_to_add_fu_102_reg_n_0_[9] ),
        .R(ap_NS_fsm1));
  LUT4 #(
    .INIT(16'hF888)) 
    \clk_cnt_reg_148[0]_i_1 
       (.I0(icmp_ln390_fu_210_p2),
        .I1(ap_CS_fsm_state4),
        .I2(clk_cnt_reg_1480),
        .I3(p_1_in),
        .O(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[0] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry_n_7 ),
        .Q(clk_cnt_reg_148_reg[0]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[10] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__1_n_5 ),
        .Q(clk_cnt_reg_148_reg[10]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[11] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__1_n_4 ),
        .Q(clk_cnt_reg_148_reg[11]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[12] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__2_n_7 ),
        .Q(clk_cnt_reg_148_reg[12]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[13] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__2_n_6 ),
        .Q(clk_cnt_reg_148_reg[13]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[14] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__2_n_5 ),
        .Q(clk_cnt_reg_148_reg[14]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[15] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__2_n_4 ),
        .Q(clk_cnt_reg_148_reg[15]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[16] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__3_n_7 ),
        .Q(clk_cnt_reg_148_reg[16]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[17] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__3_n_6 ),
        .Q(clk_cnt_reg_148_reg[17]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[18] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__3_n_5 ),
        .Q(clk_cnt_reg_148_reg[18]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[19] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__3_n_4 ),
        .Q(clk_cnt_reg_148_reg[19]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[1] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry_n_6 ),
        .Q(clk_cnt_reg_148_reg[1]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[20] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__4_n_7 ),
        .Q(clk_cnt_reg_148_reg[20]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[21] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__4_n_6 ),
        .Q(clk_cnt_reg_148_reg[21]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[22] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__4_n_5 ),
        .Q(clk_cnt_reg_148_reg[22]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[23] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__4_n_4 ),
        .Q(clk_cnt_reg_148_reg[23]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[24] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__5_n_7 ),
        .Q(clk_cnt_reg_148_reg[24]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[25] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__5_n_6 ),
        .Q(clk_cnt_reg_148_reg[25]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[26] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__5_n_5 ),
        .Q(clk_cnt_reg_148_reg[26]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[27] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__5_n_4 ),
        .Q(clk_cnt_reg_148_reg[27]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[28] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__6_n_7 ),
        .Q(clk_cnt_reg_148_reg[28]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[29] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__6_n_6 ),
        .Q(clk_cnt_reg_148_reg[29]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[2] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry_n_5 ),
        .Q(clk_cnt_reg_148_reg[2]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[30] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__6_n_5 ),
        .Q(clk_cnt_reg_148_reg[30]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[31] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__6_n_4 ),
        .Q(clk_cnt_reg_148_reg[31]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[3] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry_n_4 ),
        .Q(clk_cnt_reg_148_reg[3]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[4] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__0_n_7 ),
        .Q(clk_cnt_reg_148_reg[4]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[5] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__0_n_6 ),
        .Q(clk_cnt_reg_148_reg[5]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[6] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__0_n_5 ),
        .Q(clk_cnt_reg_148_reg[6]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[7] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__0_n_4 ),
        .Q(clk_cnt_reg_148_reg[7]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[8] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__1_n_7 ),
        .Q(clk_cnt_reg_148_reg[8]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[9] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__1_n_6 ),
        .Q(clk_cnt_reg_148_reg[9]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \cols_reg_773_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [0]),
        .Q(\cols_reg_773_reg[28]_0 [0]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [10]),
        .Q(\cols_reg_773_reg[28]_0 [10]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [11]),
        .Q(\cols_reg_773_reg[28]_0 [11]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [12]),
        .Q(\cols_reg_773_reg[28]_0 [12]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [13]),
        .Q(\cols_reg_773_reg[28]_0 [13]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [14]),
        .Q(\cols_reg_773_reg[28]_0 [14]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [15]),
        .Q(\cols_reg_773_reg[28]_0 [15]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [16]),
        .Q(\cols_reg_773_reg[28]_0 [16]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [17]),
        .Q(\cols_reg_773_reg[28]_0 [17]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [18]),
        .Q(\cols_reg_773_reg[28]_0 [18]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [19]),
        .Q(\cols_reg_773_reg[28]_0 [19]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [1]),
        .Q(\cols_reg_773_reg[28]_0 [1]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [20]),
        .Q(\cols_reg_773_reg[28]_0 [20]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [21]),
        .Q(\cols_reg_773_reg[28]_0 [21]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [22]),
        .Q(\cols_reg_773_reg[28]_0 [22]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [23]),
        .Q(\cols_reg_773_reg[28]_0 [23]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [24]),
        .Q(\cols_reg_773_reg[28]_0 [24]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [25]),
        .Q(\cols_reg_773_reg[28]_0 [25]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [26]),
        .Q(\cols_reg_773_reg[28]_0 [26]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [27]),
        .Q(\cols_reg_773_reg[28]_0 [27]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [28]),
        .Q(\cols_reg_773_reg[28]_0 [28]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [2]),
        .Q(\cols_reg_773_reg[28]_0 [2]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [3]),
        .Q(\cols_reg_773_reg[28]_0 [3]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [4]),
        .Q(\cols_reg_773_reg[28]_0 [4]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [5]),
        .Q(\cols_reg_773_reg[28]_0 [5]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [6]),
        .Q(\cols_reg_773_reg[28]_0 [6]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [7]),
        .Q(\cols_reg_773_reg[28]_0 [7]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [8]),
        .Q(\cols_reg_773_reg[28]_0 [8]),
        .R(1'b0));
  FDRE \cols_reg_773_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_773_reg[28]_1 [9]),
        .Q(\cols_reg_773_reg[28]_0 [9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry 
       (.CI(1'b0),
        .CO({\i_/i_/i___60_carry_n_0 ,\i_/i_/i___60_carry_n_1 ,\i_/i_/i___60_carry_n_2 ,\i_/i_/i___60_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i___60_carry_n_4 ,\i_/i_/i___60_carry_n_5 ,\i_/i_/i___60_carry_n_6 ,\i_/i_/i___60_carry_n_7 }),
        .S({clk_cnt_reg_148_reg[3:1],i___60_carry_i_1_n_0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__0 
       (.CI(\i_/i_/i___60_carry_n_0 ),
        .CO({\i_/i_/i___60_carry__0_n_0 ,\i_/i_/i___60_carry__0_n_1 ,\i_/i_/i___60_carry__0_n_2 ,\i_/i_/i___60_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__0_n_4 ,\i_/i_/i___60_carry__0_n_5 ,\i_/i_/i___60_carry__0_n_6 ,\i_/i_/i___60_carry__0_n_7 }),
        .S(clk_cnt_reg_148_reg[7:4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__1 
       (.CI(\i_/i_/i___60_carry__0_n_0 ),
        .CO({\i_/i_/i___60_carry__1_n_0 ,\i_/i_/i___60_carry__1_n_1 ,\i_/i_/i___60_carry__1_n_2 ,\i_/i_/i___60_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__1_n_4 ,\i_/i_/i___60_carry__1_n_5 ,\i_/i_/i___60_carry__1_n_6 ,\i_/i_/i___60_carry__1_n_7 }),
        .S(clk_cnt_reg_148_reg[11:8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__2 
       (.CI(\i_/i_/i___60_carry__1_n_0 ),
        .CO({\i_/i_/i___60_carry__2_n_0 ,\i_/i_/i___60_carry__2_n_1 ,\i_/i_/i___60_carry__2_n_2 ,\i_/i_/i___60_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__2_n_4 ,\i_/i_/i___60_carry__2_n_5 ,\i_/i_/i___60_carry__2_n_6 ,\i_/i_/i___60_carry__2_n_7 }),
        .S(clk_cnt_reg_148_reg[15:12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__3 
       (.CI(\i_/i_/i___60_carry__2_n_0 ),
        .CO({\i_/i_/i___60_carry__3_n_0 ,\i_/i_/i___60_carry__3_n_1 ,\i_/i_/i___60_carry__3_n_2 ,\i_/i_/i___60_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__3_n_4 ,\i_/i_/i___60_carry__3_n_5 ,\i_/i_/i___60_carry__3_n_6 ,\i_/i_/i___60_carry__3_n_7 }),
        .S(clk_cnt_reg_148_reg[19:16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__4 
       (.CI(\i_/i_/i___60_carry__3_n_0 ),
        .CO({\i_/i_/i___60_carry__4_n_0 ,\i_/i_/i___60_carry__4_n_1 ,\i_/i_/i___60_carry__4_n_2 ,\i_/i_/i___60_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__4_n_4 ,\i_/i_/i___60_carry__4_n_5 ,\i_/i_/i___60_carry__4_n_6 ,\i_/i_/i___60_carry__4_n_7 }),
        .S(clk_cnt_reg_148_reg[23:20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__5 
       (.CI(\i_/i_/i___60_carry__4_n_0 ),
        .CO({\i_/i_/i___60_carry__5_n_0 ,\i_/i_/i___60_carry__5_n_1 ,\i_/i_/i___60_carry__5_n_2 ,\i_/i_/i___60_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__5_n_4 ,\i_/i_/i___60_carry__5_n_5 ,\i_/i_/i___60_carry__5_n_6 ,\i_/i_/i___60_carry__5_n_7 }),
        .S(clk_cnt_reg_148_reg[27:24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__6 
       (.CI(\i_/i_/i___60_carry__5_n_0 ),
        .CO({\NLW_i_/i_/i___60_carry__6_CO_UNCONNECTED [3],\i_/i_/i___60_carry__6_n_1 ,\i_/i_/i___60_carry__6_n_2 ,\i_/i_/i___60_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__6_n_4 ,\i_/i_/i___60_carry__6_n_5 ,\i_/i_/i___60_carry__6_n_6 ,\i_/i_/i___60_carry__6_n_7 }),
        .S(clk_cnt_reg_148_reg[31:28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry 
       (.CI(1'b0),
        .CO({\i_/i_/i__carry_n_0 ,\i_/i_/i__carry_n_1 ,\i_/i_/i__carry_n_2 ,\i_/i_/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .S({i_reg_137_reg[3:1],i__carry_i_1__2_n_0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_0 ),
        .CO({\i_/i_/i__carry__0_n_0 ,\i_/i_/i__carry__0_n_1 ,\i_/i_/i__carry__0_n_2 ,\i_/i_/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .S(i_reg_137_reg[7:4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_0 ),
        .CO({\i_/i_/i__carry__1_n_0 ,\i_/i_/i__carry__1_n_1 ,\i_/i_/i__carry__1_n_2 ,\i_/i_/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .S(i_reg_137_reg[11:8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__2 
       (.CI(\i_/i_/i__carry__1_n_0 ),
        .CO({\i_/i_/i__carry__2_n_0 ,\i_/i_/i__carry__2_n_1 ,\i_/i_/i__carry__2_n_2 ,\i_/i_/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__2_n_4 ,\i_/i_/i__carry__2_n_5 ,\i_/i_/i__carry__2_n_6 ,\i_/i_/i__carry__2_n_7 }),
        .S(i_reg_137_reg[15:12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__3 
       (.CI(\i_/i_/i__carry__2_n_0 ),
        .CO({\i_/i_/i__carry__3_n_0 ,\i_/i_/i__carry__3_n_1 ,\i_/i_/i__carry__3_n_2 ,\i_/i_/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__3_n_4 ,\i_/i_/i__carry__3_n_5 ,\i_/i_/i__carry__3_n_6 ,\i_/i_/i__carry__3_n_7 }),
        .S(i_reg_137_reg[19:16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__4 
       (.CI(\i_/i_/i__carry__3_n_0 ),
        .CO({\i_/i_/i__carry__4_n_0 ,\i_/i_/i__carry__4_n_1 ,\i_/i_/i__carry__4_n_2 ,\i_/i_/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__4_n_4 ,\i_/i_/i__carry__4_n_5 ,\i_/i_/i__carry__4_n_6 ,\i_/i_/i__carry__4_n_7 }),
        .S(i_reg_137_reg[23:20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__5 
       (.CI(\i_/i_/i__carry__4_n_0 ),
        .CO({\i_/i_/i__carry__5_n_0 ,\i_/i_/i__carry__5_n_1 ,\i_/i_/i__carry__5_n_2 ,\i_/i_/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__5_n_4 ,\i_/i_/i__carry__5_n_5 ,\i_/i_/i__carry__5_n_6 ,\i_/i_/i__carry__5_n_7 }),
        .S(i_reg_137_reg[27:24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__6 
       (.CI(\i_/i_/i__carry__5_n_0 ),
        .CO({\NLW_i_/i_/i__carry__6_CO_UNCONNECTED [3:2],\i_/i_/i__carry__6_n_2 ,\i_/i_/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_/i_/i__carry__6_O_UNCONNECTED [3],\i_/i_/i__carry__6_n_5 ,\i_/i_/i__carry__6_n_6 ,\i_/i_/i__carry__6_n_7 }),
        .S({1'b0,i_reg_137_reg[30:28]}));
  LUT1 #(
    .INIT(2'h1)) 
    i___60_carry_i_1
       (.I0(clk_cnt_reg_148_reg[0]),
        .O(i___60_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__0_i_1
       (.I0(\bits_to_add_fu_102_reg_n_0_[10] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[7]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[10] ),
        .O(i__carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__0_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[9] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[6]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[9] ),
        .O(i__carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__0_i_3
       (.I0(\bits_to_add_fu_102_reg_n_0_[8] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[5]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[8] ),
        .O(i__carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__0_i_4
       (.I0(\bits_to_add_fu_102_reg_n_0_[7] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[4]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[7] ),
        .O(i__carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__1_i_1
       (.I0(\bits_to_add_fu_102_reg_n_0_[14] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[11]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[14] ),
        .O(i__carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__1_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[13] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[10]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[13] ),
        .O(i__carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__1_i_3
       (.I0(\bits_to_add_fu_102_reg_n_0_[12] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[9]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[12] ),
        .O(i__carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__1_i_4
       (.I0(\bits_to_add_fu_102_reg_n_0_[11] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[8]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[11] ),
        .O(i__carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__2_i_1
       (.I0(\bits_to_add_fu_102_reg_n_0_[18] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[15]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[18] ),
        .O(i__carry__2_i_1_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__2_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[17] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[14]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[17] ),
        .O(i__carry__2_i_2_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__2_i_3
       (.I0(\bits_to_add_fu_102_reg_n_0_[16] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[13]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[16] ),
        .O(i__carry__2_i_3_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__2_i_4
       (.I0(\bits_to_add_fu_102_reg_n_0_[15] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[12]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[15] ),
        .O(i__carry__2_i_4_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__3_i_1
       (.I0(\bits_to_add_fu_102_reg_n_0_[22] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[19]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[22] ),
        .O(i__carry__3_i_1_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__3_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[21] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[18]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[21] ),
        .O(i__carry__3_i_2_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__3_i_3
       (.I0(\bits_to_add_fu_102_reg_n_0_[20] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[17]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[20] ),
        .O(i__carry__3_i_3_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__3_i_4
       (.I0(\bits_to_add_fu_102_reg_n_0_[19] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[16]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[19] ),
        .O(i__carry__3_i_4_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__4_i_1
       (.I0(\bits_to_add_fu_102_reg_n_0_[26] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[23]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[26] ),
        .O(i__carry__4_i_1_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__4_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[25] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[22]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[25] ),
        .O(i__carry__4_i_2_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__4_i_3
       (.I0(\bits_to_add_fu_102_reg_n_0_[24] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[21]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[24] ),
        .O(i__carry__4_i_3_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__4_i_4
       (.I0(\bits_to_add_fu_102_reg_n_0_[23] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[20]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[23] ),
        .O(i__carry__4_i_4_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__5_i_1
       (.I0(\bits_to_add_fu_102_reg_n_0_[30] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[27]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[30] ),
        .O(i__carry__5_i_1_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__5_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[29] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[26]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[29] ),
        .O(i__carry__5_i_2_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__5_i_3
       (.I0(\bits_to_add_fu_102_reg_n_0_[28] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[25]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[28] ),
        .O(i__carry__5_i_3_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__5_i_4
       (.I0(\bits_to_add_fu_102_reg_n_0_[27] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[24]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[27] ),
        .O(i__carry__5_i_4_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry__6_i_1
       (.I0(\bits_to_add_fu_102_reg_n_0_[31] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[28]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[31] ),
        .O(i__carry__6_i_1_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    i__carry_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I3(icmp_ln412_fu_272_p2),
        .O(bits_to_add_fu_102112_out));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__2
       (.I0(i_reg_137_reg[0]),
        .O(i__carry_i_1__2_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[6] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[3]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[6] ),
        .O(i__carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hA56A556A)) 
    i__carry_i_3
       (.I0(\bits_to_add_fu_102_reg_n_0_[5] ),
        .I1(PTR_WIDTH_min_last_N_reg_800_reg[2]),
        .I2(icmp_ln398_reg_843),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[5] ),
        .O(i__carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h99595559)) 
    i__carry_i_4
       (.I0(\bits_to_add_fu_102_reg_n_0_[4] ),
        .I1(icmp_ln398_reg_843),
        .I2(PTR_WIDTH_min_last_N_reg_800_reg[1]),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[4] ),
        .O(i__carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hAA596659)) 
    i__carry_i_5
       (.I0(\bits_to_add_fu_102_reg_n_0_[3] ),
        .I1(icmp_ln398_reg_843),
        .I2(PTR_WIDTH_min_last_N_reg_800_reg[0]),
        .I3(bits_to_add_fu_102112_out),
        .I4(\last_N_size_reg_795_reg_n_0_[3] ),
        .O(i__carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    \i_reg_137[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state5),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .O(clk_cnt_reg_1480));
  FDRE \i_reg_137_reg[0] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry_n_7 ),
        .Q(i_reg_137_reg[0]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__1_n_5 ),
        .Q(i_reg_137_reg[10]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__1_n_4 ),
        .Q(i_reg_137_reg[11]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__2_n_7 ),
        .Q(i_reg_137_reg[12]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__2_n_6 ),
        .Q(i_reg_137_reg[13]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__2_n_5 ),
        .Q(i_reg_137_reg[14]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__2_n_4 ),
        .Q(i_reg_137_reg[15]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__3_n_7 ),
        .Q(i_reg_137_reg[16]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__3_n_6 ),
        .Q(i_reg_137_reg[17]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__3_n_5 ),
        .Q(i_reg_137_reg[18]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__3_n_4 ),
        .Q(i_reg_137_reg[19]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[1] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry_n_6 ),
        .Q(i_reg_137_reg[1]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__4_n_7 ),
        .Q(i_reg_137_reg[20]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__4_n_6 ),
        .Q(i_reg_137_reg[21]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[22] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__4_n_5 ),
        .Q(i_reg_137_reg[22]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[23] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__4_n_4 ),
        .Q(i_reg_137_reg[23]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[24] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__5_n_7 ),
        .Q(i_reg_137_reg[24]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[25] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__5_n_6 ),
        .Q(i_reg_137_reg[25]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[26] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__5_n_5 ),
        .Q(i_reg_137_reg[26]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[27] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__5_n_4 ),
        .Q(i_reg_137_reg[27]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[28] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__6_n_7 ),
        .Q(i_reg_137_reg[28]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[29] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__6_n_6 ),
        .Q(i_reg_137_reg[29]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[2] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry_n_5 ),
        .Q(i_reg_137_reg[2]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[30] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__6_n_5 ),
        .Q(i_reg_137_reg[30]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[3] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry_n_4 ),
        .Q(i_reg_137_reg[3]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[4] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__0_n_7 ),
        .Q(i_reg_137_reg[4]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[5] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__0_n_6 ),
        .Q(i_reg_137_reg[5]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[6] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__0_n_5 ),
        .Q(i_reg_137_reg[6]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__0_n_4 ),
        .Q(i_reg_137_reg[7]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__1_n_7 ),
        .Q(i_reg_137_reg[8]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__1_n_6 ),
        .Q(i_reg_137_reg[9]),
        .R(ap_NS_fsm1));
  CARRY4 icmp_ln390_1_fu_230_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln390_1_fu_230_p2_carry_n_0,icmp_ln390_1_fu_230_p2_carry_n_1,icmp_ln390_1_fu_230_p2_carry_n_2,icmp_ln390_1_fu_230_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln390_1_fu_230_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln390_1_fu_230_p2_carry_i_1_n_0,icmp_ln390_1_fu_230_p2_carry_i_2_n_0,icmp_ln390_1_fu_230_p2_carry_i_3_n_0,icmp_ln390_1_fu_230_p2_carry_i_4_n_0}));
  CARRY4 icmp_ln390_1_fu_230_p2_carry__0
       (.CI(icmp_ln390_1_fu_230_p2_carry_n_0),
        .CO({icmp_ln390_1_fu_230_p2_carry__0_n_0,icmp_ln390_1_fu_230_p2_carry__0_n_1,icmp_ln390_1_fu_230_p2_carry__0_n_2,icmp_ln390_1_fu_230_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln390_1_fu_230_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln390_1_fu_230_p2_carry__0_i_1_n_0,icmp_ln390_1_fu_230_p2_carry__0_i_2_n_0,icmp_ln390_1_fu_230_p2_carry__0_i_3_n_0,icmp_ln390_1_fu_230_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry__0_i_1
       (.I0(i_reg_137_reg[21]),
        .I1(loop_count_reg_789[21]),
        .I2(i_reg_137_reg[22]),
        .I3(loop_count_reg_789[22]),
        .I4(loop_count_reg_789[23]),
        .I5(i_reg_137_reg[23]),
        .O(icmp_ln390_1_fu_230_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry__0_i_2
       (.I0(i_reg_137_reg[18]),
        .I1(loop_count_reg_789[18]),
        .I2(i_reg_137_reg[19]),
        .I3(loop_count_reg_789[19]),
        .I4(loop_count_reg_789[20]),
        .I5(i_reg_137_reg[20]),
        .O(icmp_ln390_1_fu_230_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry__0_i_3
       (.I0(i_reg_137_reg[16]),
        .I1(loop_count_reg_789[16]),
        .I2(i_reg_137_reg[15]),
        .I3(loop_count_reg_789[15]),
        .I4(loop_count_reg_789[17]),
        .I5(i_reg_137_reg[17]),
        .O(icmp_ln390_1_fu_230_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry__0_i_4
       (.I0(i_reg_137_reg[14]),
        .I1(loop_count_reg_789[14]),
        .I2(i_reg_137_reg[12]),
        .I3(loop_count_reg_789[12]),
        .I4(loop_count_reg_789[13]),
        .I5(i_reg_137_reg[13]),
        .O(icmp_ln390_1_fu_230_p2_carry__0_i_4_n_0));
  CARRY4 icmp_ln390_1_fu_230_p2_carry__1
       (.CI(icmp_ln390_1_fu_230_p2_carry__0_n_0),
        .CO({NLW_icmp_ln390_1_fu_230_p2_carry__1_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state5,icmp_ln390_1_fu_230_p2_carry__1_n_2,icmp_ln390_1_fu_230_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln390_1_fu_230_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln390_1_fu_230_p2_carry__1_i_1_n_0,icmp_ln390_1_fu_230_p2_carry__1_i_2_n_0,icmp_ln390_1_fu_230_p2_carry__1_i_3_n_0}));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln390_1_fu_230_p2_carry__1_i_1
       (.I0(loop_count_reg_789[31]),
        .I1(loop_count_reg_789[30]),
        .I2(i_reg_137_reg[30]),
        .O(icmp_ln390_1_fu_230_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry__1_i_2
       (.I0(i_reg_137_reg[27]),
        .I1(loop_count_reg_789[27]),
        .I2(i_reg_137_reg[28]),
        .I3(loop_count_reg_789[28]),
        .I4(loop_count_reg_789[29]),
        .I5(i_reg_137_reg[29]),
        .O(icmp_ln390_1_fu_230_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry__1_i_3
       (.I0(i_reg_137_reg[26]),
        .I1(loop_count_reg_789[26]),
        .I2(i_reg_137_reg[24]),
        .I3(loop_count_reg_789[24]),
        .I4(loop_count_reg_789[25]),
        .I5(i_reg_137_reg[25]),
        .O(icmp_ln390_1_fu_230_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry_i_1
       (.I0(i_reg_137_reg[10]),
        .I1(loop_count_reg_789[10]),
        .I2(i_reg_137_reg[9]),
        .I3(loop_count_reg_789[9]),
        .I4(loop_count_reg_789[11]),
        .I5(i_reg_137_reg[11]),
        .O(icmp_ln390_1_fu_230_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry_i_2
       (.I0(i_reg_137_reg[6]),
        .I1(loop_count_reg_789[6]),
        .I2(i_reg_137_reg[7]),
        .I3(loop_count_reg_789[7]),
        .I4(loop_count_reg_789[8]),
        .I5(i_reg_137_reg[8]),
        .O(icmp_ln390_1_fu_230_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry_i_3
       (.I0(i_reg_137_reg[5]),
        .I1(loop_count_reg_789[5]),
        .I2(i_reg_137_reg[3]),
        .I3(loop_count_reg_789[3]),
        .I4(loop_count_reg_789[4]),
        .I5(i_reg_137_reg[4]),
        .O(icmp_ln390_1_fu_230_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry_i_4
       (.I0(i_reg_137_reg[0]),
        .I1(loop_count_reg_789[0]),
        .I2(i_reg_137_reg[1]),
        .I3(loop_count_reg_789[1]),
        .I4(loop_count_reg_789[2]),
        .I5(i_reg_137_reg[2]),
        .O(icmp_ln390_1_fu_230_p2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln390_1_reg_839[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I3(icmp_ln390_1_reg_839),
        .O(\icmp_ln390_1_reg_839[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln390_1_reg_839_pp0_iter1_reg[0]_i_1 
       (.I0(icmp_ln390_1_reg_839),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I3(\icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_0_[0] ),
        .O(\icmp_ln390_1_reg_839_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln390_1_reg_839_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln390_1_reg_839_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(\icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln390_1_reg_839_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln390_1_reg_839[0]_i_1_n_0 ),
        .Q(icmp_ln390_1_reg_839),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln390_fu_210_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln390_fu_210_p2_carry_n_0,icmp_ln390_fu_210_p2_carry_n_1,icmp_ln390_fu_210_p2_carry_n_2,icmp_ln390_fu_210_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln390_fu_210_p2_carry_i_1_n_0,icmp_ln390_fu_210_p2_carry_i_2_n_0,icmp_ln390_fu_210_p2_carry_i_3_n_0,icmp_ln390_fu_210_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln390_fu_210_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln390_fu_210_p2_carry_i_5_n_0,icmp_ln390_fu_210_p2_carry_i_6_n_0,icmp_ln390_fu_210_p2_carry_i_7_n_0,icmp_ln390_fu_210_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln390_fu_210_p2_carry__0
       (.CI(icmp_ln390_fu_210_p2_carry_n_0),
        .CO({icmp_ln390_fu_210_p2_carry__0_n_0,icmp_ln390_fu_210_p2_carry__0_n_1,icmp_ln390_fu_210_p2_carry__0_n_2,icmp_ln390_fu_210_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln390_fu_210_p2_carry__0_i_1_n_0,icmp_ln390_fu_210_p2_carry__0_i_2_n_0,icmp_ln390_fu_210_p2_carry__0_i_3_n_0,icmp_ln390_fu_210_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln390_fu_210_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln390_fu_210_p2_carry__0_i_5_n_0,icmp_ln390_fu_210_p2_carry__0_i_6_n_0,icmp_ln390_fu_210_p2_carry__0_i_7_n_0,icmp_ln390_fu_210_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__0_i_1
       (.I0(loop_count_reg_789[15]),
        .I1(loop_count_reg_789[14]),
        .O(icmp_ln390_fu_210_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__0_i_2
       (.I0(loop_count_reg_789[13]),
        .I1(loop_count_reg_789[12]),
        .O(icmp_ln390_fu_210_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__0_i_3
       (.I0(loop_count_reg_789[11]),
        .I1(loop_count_reg_789[10]),
        .O(icmp_ln390_fu_210_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__0_i_4
       (.I0(loop_count_reg_789[9]),
        .I1(loop_count_reg_789[8]),
        .O(icmp_ln390_fu_210_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__0_i_5
       (.I0(loop_count_reg_789[14]),
        .I1(loop_count_reg_789[15]),
        .O(icmp_ln390_fu_210_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__0_i_6
       (.I0(loop_count_reg_789[12]),
        .I1(loop_count_reg_789[13]),
        .O(icmp_ln390_fu_210_p2_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__0_i_7
       (.I0(loop_count_reg_789[10]),
        .I1(loop_count_reg_789[11]),
        .O(icmp_ln390_fu_210_p2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__0_i_8
       (.I0(loop_count_reg_789[8]),
        .I1(loop_count_reg_789[9]),
        .O(icmp_ln390_fu_210_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln390_fu_210_p2_carry__1
       (.CI(icmp_ln390_fu_210_p2_carry__0_n_0),
        .CO({icmp_ln390_fu_210_p2_carry__1_n_0,icmp_ln390_fu_210_p2_carry__1_n_1,icmp_ln390_fu_210_p2_carry__1_n_2,icmp_ln390_fu_210_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln390_fu_210_p2_carry__1_i_1_n_0,icmp_ln390_fu_210_p2_carry__1_i_2_n_0,icmp_ln390_fu_210_p2_carry__1_i_3_n_0,icmp_ln390_fu_210_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln390_fu_210_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln390_fu_210_p2_carry__1_i_5_n_0,icmp_ln390_fu_210_p2_carry__1_i_6_n_0,icmp_ln390_fu_210_p2_carry__1_i_7_n_0,icmp_ln390_fu_210_p2_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__1_i_1
       (.I0(loop_count_reg_789[23]),
        .I1(loop_count_reg_789[22]),
        .O(icmp_ln390_fu_210_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__1_i_2
       (.I0(loop_count_reg_789[21]),
        .I1(loop_count_reg_789[20]),
        .O(icmp_ln390_fu_210_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__1_i_3
       (.I0(loop_count_reg_789[19]),
        .I1(loop_count_reg_789[18]),
        .O(icmp_ln390_fu_210_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__1_i_4
       (.I0(loop_count_reg_789[17]),
        .I1(loop_count_reg_789[16]),
        .O(icmp_ln390_fu_210_p2_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__1_i_5
       (.I0(loop_count_reg_789[22]),
        .I1(loop_count_reg_789[23]),
        .O(icmp_ln390_fu_210_p2_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__1_i_6
       (.I0(loop_count_reg_789[20]),
        .I1(loop_count_reg_789[21]),
        .O(icmp_ln390_fu_210_p2_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__1_i_7
       (.I0(loop_count_reg_789[18]),
        .I1(loop_count_reg_789[19]),
        .O(icmp_ln390_fu_210_p2_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__1_i_8
       (.I0(loop_count_reg_789[16]),
        .I1(loop_count_reg_789[17]),
        .O(icmp_ln390_fu_210_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln390_fu_210_p2_carry__2
       (.CI(icmp_ln390_fu_210_p2_carry__1_n_0),
        .CO({icmp_ln390_fu_210_p2,icmp_ln390_fu_210_p2_carry__2_n_1,icmp_ln390_fu_210_p2_carry__2_n_2,icmp_ln390_fu_210_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln390_fu_210_p2_carry__2_i_1_n_0,icmp_ln390_fu_210_p2_carry__2_i_2_n_0,icmp_ln390_fu_210_p2_carry__2_i_3_n_0,icmp_ln390_fu_210_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln390_fu_210_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln390_fu_210_p2_carry__2_i_5_n_0,icmp_ln390_fu_210_p2_carry__2_i_6_n_0,icmp_ln390_fu_210_p2_carry__2_i_7_n_0,icmp_ln390_fu_210_p2_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln390_fu_210_p2_carry__2_i_1
       (.I0(loop_count_reg_789[30]),
        .I1(loop_count_reg_789[31]),
        .O(icmp_ln390_fu_210_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__2_i_2
       (.I0(loop_count_reg_789[29]),
        .I1(loop_count_reg_789[28]),
        .O(icmp_ln390_fu_210_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__2_i_3
       (.I0(loop_count_reg_789[27]),
        .I1(loop_count_reg_789[26]),
        .O(icmp_ln390_fu_210_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry__2_i_4
       (.I0(loop_count_reg_789[25]),
        .I1(loop_count_reg_789[24]),
        .O(icmp_ln390_fu_210_p2_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__2_i_5
       (.I0(loop_count_reg_789[30]),
        .I1(loop_count_reg_789[31]),
        .O(icmp_ln390_fu_210_p2_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__2_i_6
       (.I0(loop_count_reg_789[28]),
        .I1(loop_count_reg_789[29]),
        .O(icmp_ln390_fu_210_p2_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__2_i_7
       (.I0(loop_count_reg_789[26]),
        .I1(loop_count_reg_789[27]),
        .O(icmp_ln390_fu_210_p2_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry__2_i_8
       (.I0(loop_count_reg_789[24]),
        .I1(loop_count_reg_789[25]),
        .O(icmp_ln390_fu_210_p2_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry_i_1
       (.I0(loop_count_reg_789[7]),
        .I1(loop_count_reg_789[6]),
        .O(icmp_ln390_fu_210_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry_i_2
       (.I0(loop_count_reg_789[5]),
        .I1(loop_count_reg_789[4]),
        .O(icmp_ln390_fu_210_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry_i_3
       (.I0(loop_count_reg_789[3]),
        .I1(loop_count_reg_789[2]),
        .O(icmp_ln390_fu_210_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_210_p2_carry_i_4
       (.I0(loop_count_reg_789[1]),
        .I1(loop_count_reg_789[0]),
        .O(icmp_ln390_fu_210_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry_i_5
       (.I0(loop_count_reg_789[6]),
        .I1(loop_count_reg_789[7]),
        .O(icmp_ln390_fu_210_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry_i_6
       (.I0(loop_count_reg_789[4]),
        .I1(loop_count_reg_789[5]),
        .O(icmp_ln390_fu_210_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry_i_7
       (.I0(loop_count_reg_789[2]),
        .I1(loop_count_reg_789[3]),
        .O(icmp_ln390_fu_210_p2_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_210_p2_carry_i_8
       (.I0(loop_count_reg_789[0]),
        .I1(loop_count_reg_789[1]),
        .O(icmp_ln390_fu_210_p2_carry_i_8_n_0));
  FDRE \icmp_ln390_reg_815_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(icmp_ln390_fu_210_p2),
        .Q(icmp_ln390_reg_815),
        .R(1'b0));
  CARRY4 icmp_ln398_fu_235_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln398_fu_235_p2_carry_n_0,icmp_ln398_fu_235_p2_carry_n_1,icmp_ln398_fu_235_p2_carry_n_2,icmp_ln398_fu_235_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln398_fu_235_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln398_fu_235_p2_carry_i_1_n_0,icmp_ln398_fu_235_p2_carry_i_2_n_0,icmp_ln398_fu_235_p2_carry_i_3_n_0,icmp_ln398_fu_235_p2_carry_i_4_n_0}));
  CARRY4 icmp_ln398_fu_235_p2_carry__0
       (.CI(icmp_ln398_fu_235_p2_carry_n_0),
        .CO({icmp_ln398_fu_235_p2_carry__0_n_0,icmp_ln398_fu_235_p2_carry__0_n_1,icmp_ln398_fu_235_p2_carry__0_n_2,icmp_ln398_fu_235_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln398_fu_235_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln398_fu_235_p2_carry__0_i_1_n_0,icmp_ln398_fu_235_p2_carry__0_i_2_n_0,icmp_ln398_fu_235_p2_carry__0_i_3_n_0,icmp_ln398_fu_235_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry__0_i_1
       (.I0(clk_cnt_reg_148_reg[23]),
        .I1(sub13_i_i_reg_810[23]),
        .I2(clk_cnt_reg_148_reg[21]),
        .I3(sub13_i_i_reg_810[21]),
        .I4(sub13_i_i_reg_810[22]),
        .I5(clk_cnt_reg_148_reg[22]),
        .O(icmp_ln398_fu_235_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry__0_i_2
       (.I0(clk_cnt_reg_148_reg[20]),
        .I1(sub13_i_i_reg_810[20]),
        .I2(clk_cnt_reg_148_reg[18]),
        .I3(sub13_i_i_reg_810[18]),
        .I4(sub13_i_i_reg_810[19]),
        .I5(clk_cnt_reg_148_reg[19]),
        .O(icmp_ln398_fu_235_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry__0_i_3
       (.I0(clk_cnt_reg_148_reg[15]),
        .I1(sub13_i_i_reg_810[15]),
        .I2(clk_cnt_reg_148_reg[16]),
        .I3(sub13_i_i_reg_810[16]),
        .I4(sub13_i_i_reg_810[17]),
        .I5(clk_cnt_reg_148_reg[17]),
        .O(icmp_ln398_fu_235_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry__0_i_4
       (.I0(clk_cnt_reg_148_reg[12]),
        .I1(sub13_i_i_reg_810[12]),
        .I2(clk_cnt_reg_148_reg[13]),
        .I3(sub13_i_i_reg_810[13]),
        .I4(sub13_i_i_reg_810[14]),
        .I5(clk_cnt_reg_148_reg[14]),
        .O(icmp_ln398_fu_235_p2_carry__0_i_4_n_0));
  CARRY4 icmp_ln398_fu_235_p2_carry__1
       (.CI(icmp_ln398_fu_235_p2_carry__0_n_0),
        .CO({NLW_icmp_ln398_fu_235_p2_carry__1_CO_UNCONNECTED[3],p_1_in,icmp_ln398_fu_235_p2_carry__1_n_2,icmp_ln398_fu_235_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln398_fu_235_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln398_fu_235_p2_carry__1_i_1_n_0,icmp_ln398_fu_235_p2_carry__1_i_2_n_0,icmp_ln398_fu_235_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln398_fu_235_p2_carry__1_i_1
       (.I0(sub13_i_i_reg_810[31]),
        .I1(clk_cnt_reg_148_reg[31]),
        .I2(sub13_i_i_reg_810[30]),
        .I3(clk_cnt_reg_148_reg[30]),
        .O(icmp_ln398_fu_235_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry__1_i_2
       (.I0(clk_cnt_reg_148_reg[27]),
        .I1(sub13_i_i_reg_810[27]),
        .I2(clk_cnt_reg_148_reg[28]),
        .I3(sub13_i_i_reg_810[28]),
        .I4(sub13_i_i_reg_810[29]),
        .I5(clk_cnt_reg_148_reg[29]),
        .O(icmp_ln398_fu_235_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry__1_i_3
       (.I0(clk_cnt_reg_148_reg[24]),
        .I1(sub13_i_i_reg_810[24]),
        .I2(clk_cnt_reg_148_reg[25]),
        .I3(sub13_i_i_reg_810[25]),
        .I4(sub13_i_i_reg_810[26]),
        .I5(clk_cnt_reg_148_reg[26]),
        .O(icmp_ln398_fu_235_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry_i_1
       (.I0(clk_cnt_reg_148_reg[9]),
        .I1(sub13_i_i_reg_810[9]),
        .I2(clk_cnt_reg_148_reg[10]),
        .I3(sub13_i_i_reg_810[10]),
        .I4(sub13_i_i_reg_810[11]),
        .I5(clk_cnt_reg_148_reg[11]),
        .O(icmp_ln398_fu_235_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry_i_2
       (.I0(clk_cnt_reg_148_reg[6]),
        .I1(sub13_i_i_reg_810[6]),
        .I2(clk_cnt_reg_148_reg[7]),
        .I3(sub13_i_i_reg_810[7]),
        .I4(sub13_i_i_reg_810[8]),
        .I5(clk_cnt_reg_148_reg[8]),
        .O(icmp_ln398_fu_235_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry_i_3
       (.I0(clk_cnt_reg_148_reg[3]),
        .I1(sub13_i_i_reg_810[3]),
        .I2(clk_cnt_reg_148_reg[4]),
        .I3(sub13_i_i_reg_810[4]),
        .I4(sub13_i_i_reg_810[5]),
        .I5(clk_cnt_reg_148_reg[5]),
        .O(icmp_ln398_fu_235_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry_i_4
       (.I0(clk_cnt_reg_148_reg[0]),
        .I1(sub13_i_i_reg_810[0]),
        .I2(clk_cnt_reg_148_reg[1]),
        .I3(sub13_i_i_reg_810[1]),
        .I4(sub13_i_i_reg_810[2]),
        .I5(clk_cnt_reg_148_reg[2]),
        .O(icmp_ln398_fu_235_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \icmp_ln398_reg_843[0]_i_1 
       (.I0(p_1_in),
        .I1(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state5),
        .I4(icmp_ln398_reg_843),
        .O(\icmp_ln398_reg_843[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \icmp_ln398_reg_843[0]_rep_i_1 
       (.I0(p_1_in),
        .I1(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state5),
        .I4(icmp_ln398_reg_843),
        .O(\icmp_ln398_reg_843[0]_rep_i_1_n_0 ));
  (* ORIG_CELL_NAME = "icmp_ln398_reg_843_reg[0]" *) 
  FDRE \icmp_ln398_reg_843_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln398_reg_843[0]_i_1_n_0 ),
        .Q(icmp_ln398_reg_843),
        .R(1'b0));
  (* ORIG_CELL_NAME = "icmp_ln398_reg_843_reg[0]" *) 
  FDRE \icmp_ln398_reg_843_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln398_reg_843[0]_rep_i_1_n_0 ),
        .Q(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln412_fu_272_p2__0_carry
       (.CI(1'b0),
        .CO({icmp_ln412_fu_272_p2__0_carry_n_0,icmp_ln412_fu_272_p2__0_carry_n_1,icmp_ln412_fu_272_p2__0_carry_n_2,icmp_ln412_fu_272_p2__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln412_fu_272_p2__0_carry_i_1_n_0,icmp_ln412_fu_272_p2__0_carry_i_2_n_0,icmp_ln412_fu_272_p2__0_carry_i_3_n_0,icmp_ln412_fu_272_p2__0_carry_i_4_n_0}),
        .O(NLW_icmp_ln412_fu_272_p2__0_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln412_fu_272_p2__0_carry_i_5_n_0,icmp_ln412_fu_272_p2__0_carry_i_6_n_0,icmp_ln412_fu_272_p2__0_carry_i_7_n_0,icmp_ln412_fu_272_p2__0_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln412_fu_272_p2__0_carry__0
       (.CI(icmp_ln412_fu_272_p2__0_carry_n_0),
        .CO({icmp_ln412_fu_272_p2__0_carry__0_n_0,icmp_ln412_fu_272_p2__0_carry__0_n_1,icmp_ln412_fu_272_p2__0_carry__0_n_2,icmp_ln412_fu_272_p2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln412_fu_272_p2__0_carry__0_i_1_n_0,icmp_ln412_fu_272_p2__0_carry__0_i_2_n_0,icmp_ln412_fu_272_p2__0_carry__0_i_3_n_0,icmp_ln412_fu_272_p2__0_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln412_fu_272_p2__0_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln412_fu_272_p2__0_carry__0_i_5_n_0,icmp_ln412_fu_272_p2__0_carry__0_i_6_n_0,icmp_ln412_fu_272_p2__0_carry__0_i_7_n_0,icmp_ln412_fu_272_p2__0_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__0_i_1
       (.I0(\bits_to_add_fu_102_reg_n_0_[17] ),
        .I1(\last_N_size_reg_795_reg_n_0_[17] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_0_[16] ),
        .I4(\last_N_size_reg_795_reg_n_0_[16] ),
        .O(icmp_ln412_fu_272_p2__0_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__0_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[15] ),
        .I1(\last_N_size_reg_795_reg_n_0_[15] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_0_[14] ),
        .I4(\last_N_size_reg_795_reg_n_0_[14] ),
        .O(icmp_ln412_fu_272_p2__0_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__0_i_3
       (.I0(\bits_to_add_fu_102_reg_n_0_[13] ),
        .I1(\last_N_size_reg_795_reg_n_0_[13] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_0_[12] ),
        .I4(\last_N_size_reg_795_reg_n_0_[12] ),
        .O(icmp_ln412_fu_272_p2__0_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__0_i_4
       (.I0(\bits_to_add_fu_102_reg_n_0_[11] ),
        .I1(\last_N_size_reg_795_reg_n_0_[11] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_0_[10] ),
        .I4(\last_N_size_reg_795_reg_n_0_[10] ),
        .O(icmp_ln412_fu_272_p2__0_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__0_i_5
       (.I0(\last_N_size_reg_795_reg_n_0_[17] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[17] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_0_[16] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[16] ),
        .O(icmp_ln412_fu_272_p2__0_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__0_i_6
       (.I0(\last_N_size_reg_795_reg_n_0_[15] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[15] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_0_[14] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[14] ),
        .O(icmp_ln412_fu_272_p2__0_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__0_i_7
       (.I0(\last_N_size_reg_795_reg_n_0_[13] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[13] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_0_[12] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[12] ),
        .O(icmp_ln412_fu_272_p2__0_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__0_i_8
       (.I0(\last_N_size_reg_795_reg_n_0_[11] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[11] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_0_[10] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[10] ),
        .O(icmp_ln412_fu_272_p2__0_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln412_fu_272_p2__0_carry__1
       (.CI(icmp_ln412_fu_272_p2__0_carry__0_n_0),
        .CO({icmp_ln412_fu_272_p2__0_carry__1_n_0,icmp_ln412_fu_272_p2__0_carry__1_n_1,icmp_ln412_fu_272_p2__0_carry__1_n_2,icmp_ln412_fu_272_p2__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln412_fu_272_p2__0_carry__1_i_1_n_0,icmp_ln412_fu_272_p2__0_carry__1_i_2_n_0,icmp_ln412_fu_272_p2__0_carry__1_i_3_n_0,icmp_ln412_fu_272_p2__0_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln412_fu_272_p2__0_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln412_fu_272_p2__0_carry__1_i_5_n_0,icmp_ln412_fu_272_p2__0_carry__1_i_6_n_0,icmp_ln412_fu_272_p2__0_carry__1_i_7_n_0,icmp_ln412_fu_272_p2__0_carry__1_i_8_n_0}));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__1_i_1
       (.I0(\bits_to_add_fu_102_reg_n_0_[25] ),
        .I1(\last_N_size_reg_795_reg_n_0_[25] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_0_[24] ),
        .I4(\last_N_size_reg_795_reg_n_0_[24] ),
        .O(icmp_ln412_fu_272_p2__0_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__1_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[23] ),
        .I1(\last_N_size_reg_795_reg_n_0_[23] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_0_[22] ),
        .I4(\last_N_size_reg_795_reg_n_0_[22] ),
        .O(icmp_ln412_fu_272_p2__0_carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__1_i_3
       (.I0(\bits_to_add_fu_102_reg_n_0_[21] ),
        .I1(\last_N_size_reg_795_reg_n_0_[21] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_0_[20] ),
        .I4(\last_N_size_reg_795_reg_n_0_[20] ),
        .O(icmp_ln412_fu_272_p2__0_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__1_i_4
       (.I0(\bits_to_add_fu_102_reg_n_0_[19] ),
        .I1(\last_N_size_reg_795_reg_n_0_[19] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_0_[18] ),
        .I4(\last_N_size_reg_795_reg_n_0_[18] ),
        .O(icmp_ln412_fu_272_p2__0_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__1_i_5
       (.I0(\last_N_size_reg_795_reg_n_0_[25] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[25] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_0_[24] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[24] ),
        .O(icmp_ln412_fu_272_p2__0_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__1_i_6
       (.I0(\last_N_size_reg_795_reg_n_0_[23] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[23] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_0_[22] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[22] ),
        .O(icmp_ln412_fu_272_p2__0_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__1_i_7
       (.I0(\last_N_size_reg_795_reg_n_0_[21] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[21] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_0_[20] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[20] ),
        .O(icmp_ln412_fu_272_p2__0_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__1_i_8
       (.I0(\last_N_size_reg_795_reg_n_0_[19] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[19] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_0_[18] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[18] ),
        .O(icmp_ln412_fu_272_p2__0_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln412_fu_272_p2__0_carry__2
       (.CI(icmp_ln412_fu_272_p2__0_carry__1_n_0),
        .CO({NLW_icmp_ln412_fu_272_p2__0_carry__2_CO_UNCONNECTED[3],icmp_ln412_fu_272_p2,icmp_ln412_fu_272_p2__0_carry__2_n_2,icmp_ln412_fu_272_p2__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln412_fu_272_p2__0_carry__2_i_1_n_0,icmp_ln412_fu_272_p2__0_carry__2_i_2_n_0,icmp_ln412_fu_272_p2__0_carry__2_i_3_n_0}),
        .O(NLW_icmp_ln412_fu_272_p2__0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln412_fu_272_p2__0_carry__2_i_4_n_0,icmp_ln412_fu_272_p2__0_carry__2_i_5_n_0,icmp_ln412_fu_272_p2__0_carry__2_i_6_n_0}));
  LUT5 #(
    .INIT(32'h4540D540)) 
    icmp_ln412_fu_272_p2__0_carry__2_i_1
       (.I0(\bits_to_add_fu_102_reg_n_0_[31] ),
        .I1(\last_N_size_reg_795_reg_n_0_[31] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_0_[30] ),
        .I4(\last_N_size_reg_795_reg_n_0_[30] ),
        .O(icmp_ln412_fu_272_p2__0_carry__2_i_1_n_0));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__2_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[29] ),
        .I1(\last_N_size_reg_795_reg_n_0_[29] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_0_[28] ),
        .I4(\last_N_size_reg_795_reg_n_0_[28] ),
        .O(icmp_ln412_fu_272_p2__0_carry__2_i_2_n_0));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry__2_i_3
       (.I0(\bits_to_add_fu_102_reg_n_0_[27] ),
        .I1(\last_N_size_reg_795_reg_n_0_[27] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_0_[26] ),
        .I4(\last_N_size_reg_795_reg_n_0_[26] ),
        .O(icmp_ln412_fu_272_p2__0_carry__2_i_3_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__2_i_4
       (.I0(\last_N_size_reg_795_reg_n_0_[31] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[31] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_0_[30] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[30] ),
        .O(icmp_ln412_fu_272_p2__0_carry__2_i_4_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__2_i_5
       (.I0(\last_N_size_reg_795_reg_n_0_[29] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[29] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_0_[28] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[28] ),
        .O(icmp_ln412_fu_272_p2__0_carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry__2_i_6
       (.I0(\last_N_size_reg_795_reg_n_0_[27] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[27] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_0_[26] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[26] ),
        .O(icmp_ln412_fu_272_p2__0_carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry_i_1
       (.I0(\bits_to_add_fu_102_reg_n_0_[9] ),
        .I1(\last_N_size_reg_795_reg_n_0_[9] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_0_[8] ),
        .I4(\last_N_size_reg_795_reg_n_0_[8] ),
        .O(icmp_ln412_fu_272_p2__0_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[7] ),
        .I1(\last_N_size_reg_795_reg_n_0_[7] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_0_[6] ),
        .I4(\last_N_size_reg_795_reg_n_0_[6] ),
        .O(icmp_ln412_fu_272_p2__0_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2__0_carry_i_3
       (.I0(\bits_to_add_fu_102_reg_n_0_[5] ),
        .I1(\last_N_size_reg_795_reg_n_0_[5] ),
        .I2(icmp_ln398_reg_843),
        .I3(\bits_to_add_fu_102_reg_n_0_[4] ),
        .I4(\last_N_size_reg_795_reg_n_0_[4] ),
        .O(icmp_ln412_fu_272_p2__0_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    icmp_ln412_fu_272_p2__0_carry_i_4
       (.I0(\last_N_size_reg_795_reg_n_0_[3] ),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[3] ),
        .O(icmp_ln412_fu_272_p2__0_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry_i_5
       (.I0(\last_N_size_reg_795_reg_n_0_[9] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[9] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_0_[8] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[8] ),
        .O(icmp_ln412_fu_272_p2__0_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry_i_6
       (.I0(\last_N_size_reg_795_reg_n_0_[7] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[7] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_0_[6] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[6] ),
        .O(icmp_ln412_fu_272_p2__0_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2__0_carry_i_7
       (.I0(\last_N_size_reg_795_reg_n_0_[4] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[4] ),
        .I2(icmp_ln398_reg_843),
        .I3(\last_N_size_reg_795_reg_n_0_[5] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[5] ),
        .O(icmp_ln412_fu_272_p2__0_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'hB4)) 
    icmp_ln412_fu_272_p2__0_carry_i_8
       (.I0(\last_N_size_reg_795_reg_n_0_[3] ),
        .I1(icmp_ln398_reg_843),
        .I2(\bits_to_add_fu_102_reg_n_0_[3] ),
        .O(icmp_ln412_fu_272_p2__0_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \icmp_ln412_reg_855[0]_i_1 
       (.I0(icmp_ln412_fu_272_p2),
        .I1(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln390_1_reg_839),
        .I4(icmp_ln412_reg_855),
        .O(\icmp_ln412_reg_855[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFB00FBFB)) 
    \icmp_ln412_reg_855_pp0_iter2_reg[0]_i_1 
       (.I0(out_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(strm_full_n),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln412_reg_855_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln412_reg_855),
        .Q(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln412_reg_855_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln412_reg_855[0]_i_1_n_0 ),
        .Q(icmp_ln412_reg_855),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln414_1_reg_864[0]_i_1 
       (.I0(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln412_fu_272_p2),
        .O(icmp_ln414_1_reg_8640));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln414_1_reg_864[0]_i_10 
       (.I0(\bits_to_add_fu_102_reg_n_0_[26] ),
        .O(\icmp_ln414_1_reg_864[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln414_1_reg_864[0]_i_11 
       (.I0(\bits_to_add_fu_102_reg_n_0_[25] ),
        .O(\icmp_ln414_1_reg_864[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln414_1_reg_864[0]_i_12 
       (.I0(\bits_to_add_fu_102_reg_n_0_[24] ),
        .O(\icmp_ln414_1_reg_864[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln414_1_reg_864[0]_i_13 
       (.I0(\bits_to_add_fu_102_reg_n_0_[19] ),
        .O(\icmp_ln414_1_reg_864[0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln414_1_reg_864[0]_i_14 
       (.I0(\bits_to_add_fu_102_reg_n_0_[18] ),
        .O(\icmp_ln414_1_reg_864[0]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln414_1_reg_864[0]_i_15 
       (.I0(\bits_to_add_fu_102_reg_n_0_[17] ),
        .O(\icmp_ln414_1_reg_864[0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln414_1_reg_864[0]_i_16 
       (.I0(\bits_to_add_fu_102_reg_n_0_[16] ),
        .O(\icmp_ln414_1_reg_864[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln414_1_reg_864[0]_i_17 
       (.I0(icmp_ln414_fu_373_p2_carry__1_i_9_n_7),
        .I1(\icmp_ln414_1_reg_864_reg[0]_i_5_n_4 ),
        .I2(\icmp_ln414_1_reg_864_reg[0]_i_4_n_5 ),
        .I3(\trunc_ln414_2_reg_872_reg[5]_i_1_n_5 ),
        .O(\icmp_ln414_1_reg_864[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln414_1_reg_864[0]_i_18 
       (.I0(icmp_ln414_fu_373_p2_carry__2_i_5_n_6),
        .I1(icmp_ln414_fu_373_p2_carry__0_i_9_n_7),
        .I2(\icmp_ln414_1_reg_864_reg[0]_i_4_n_4 ),
        .I3(icmp_ln414_fu_373_p2_carry__1_i_9_n_4),
        .O(\icmp_ln414_1_reg_864[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln414_1_reg_864[0]_i_2 
       (.I0(\icmp_ln414_1_reg_864[0]_i_3_n_0 ),
        .I1(\icmp_ln414_1_reg_864_reg[0]_i_4_n_7 ),
        .I2(\icmp_ln414_1_reg_864_reg[0]_i_5_n_6 ),
        .I3(\trunc_ln414_2_reg_872_reg[5]_i_1_n_4 ),
        .I4(\icmp_ln414_1_reg_864[0]_i_6_n_0 ),
        .I5(\icmp_ln414_1_reg_864[0]_i_7_n_0 ),
        .O(icmp_ln414_1_fu_298_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln414_1_reg_864[0]_i_3 
       (.I0(icmp_ln414_fu_373_p2_carry__0_i_9_n_6),
        .I1(\icmp_ln414_1_reg_864_reg[0]_i_5_n_5 ),
        .I2(icmp_ln414_fu_373_p2_carry_i_10_n_6),
        .I3(\icmp_ln414_1_reg_864_reg[0]_i_5_n_7 ),
        .I4(\icmp_ln414_1_reg_864[0]_i_8_n_0 ),
        .O(\icmp_ln414_1_reg_864[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln414_1_reg_864[0]_i_6 
       (.I0(icmp_ln414_fu_373_p2_carry__0_i_9_n_5),
        .I1(icmp_ln414_fu_373_p2_carry__1_i_9_n_5),
        .I2(icmp_ln414_fu_373_p2_carry__2_i_5_n_7),
        .I3(icmp_ln414_fu_373_p2_carry__2_i_5_n_5),
        .I4(\icmp_ln414_1_reg_864[0]_i_17_n_0 ),
        .O(\icmp_ln414_1_reg_864[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln414_1_reg_864[0]_i_7 
       (.I0(icmp_ln414_fu_373_p2_carry_i_10_n_5),
        .I1(icmp_ln414_fu_373_p2_carry__1_i_9_n_6),
        .I2(icmp_ln414_fu_373_p2_carry_i_10_n_4),
        .I3(\icmp_ln414_1_reg_864_reg[0]_i_4_n_6 ),
        .I4(\icmp_ln414_1_reg_864[0]_i_18_n_0 ),
        .O(\icmp_ln414_1_reg_864[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln414_1_reg_864[0]_i_8 
       (.I0(icmp_ln414_fu_373_p2_carry__2_i_5_n_4),
        .I1(icmp_ln414_fu_373_p2_carry_i_10_n_7),
        .I2(icmp_ln414_fu_373_p2_carry__0_i_9_n_4),
        .I3(\trunc_ln414_2_reg_872_reg[5]_i_1_n_6 ),
        .O(\icmp_ln414_1_reg_864[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln414_1_reg_864[0]_i_9 
       (.I0(\bits_to_add_fu_102_reg_n_0_[27] ),
        .O(\icmp_ln414_1_reg_864[0]_i_9_n_0 ));
  FDRE \icmp_ln414_1_reg_864_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .Q(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln414_1_reg_864_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(icmp_ln414_1_fu_298_p2),
        .Q(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln414_1_reg_864_reg[0]_i_4 
       (.CI(icmp_ln414_fu_373_p2_carry__1_i_9_n_0),
        .CO({\icmp_ln414_1_reg_864_reg[0]_i_4_n_0 ,\icmp_ln414_1_reg_864_reg[0]_i_4_n_1 ,\icmp_ln414_1_reg_864_reg[0]_i_4_n_2 ,\icmp_ln414_1_reg_864_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\icmp_ln414_1_reg_864_reg[0]_i_4_n_4 ,\icmp_ln414_1_reg_864_reg[0]_i_4_n_5 ,\icmp_ln414_1_reg_864_reg[0]_i_4_n_6 ,\icmp_ln414_1_reg_864_reg[0]_i_4_n_7 }),
        .S({\icmp_ln414_1_reg_864[0]_i_9_n_0 ,\icmp_ln414_1_reg_864[0]_i_10_n_0 ,\icmp_ln414_1_reg_864[0]_i_11_n_0 ,\icmp_ln414_1_reg_864[0]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln414_1_reg_864_reg[0]_i_5 
       (.CI(icmp_ln414_fu_373_p2_carry__0_i_9_n_0),
        .CO({\icmp_ln414_1_reg_864_reg[0]_i_5_n_0 ,\icmp_ln414_1_reg_864_reg[0]_i_5_n_1 ,\icmp_ln414_1_reg_864_reg[0]_i_5_n_2 ,\icmp_ln414_1_reg_864_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\icmp_ln414_1_reg_864_reg[0]_i_5_n_4 ,\icmp_ln414_1_reg_864_reg[0]_i_5_n_5 ,\icmp_ln414_1_reg_864_reg[0]_i_5_n_6 ,\icmp_ln414_1_reg_864_reg[0]_i_5_n_7 }),
        .S({\icmp_ln414_1_reg_864[0]_i_13_n_0 ,\icmp_ln414_1_reg_864[0]_i_14_n_0 ,\icmp_ln414_1_reg_864[0]_i_15_n_0 ,\icmp_ln414_1_reg_864[0]_i_16_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_373_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln414_fu_373_p2_carry_n_0,icmp_ln414_fu_373_p2_carry_n_1,icmp_ln414_fu_373_p2_carry_n_2,icmp_ln414_fu_373_p2_carry_n_3}),
        .CYINIT(icmp_ln414_fu_373_p2_carry_i_1_n_0),
        .DI({icmp_ln414_fu_373_p2_carry_i_2_n_0,icmp_ln414_fu_373_p2_carry_i_3_n_0,icmp_ln414_fu_373_p2_carry_i_4_n_0,icmp_ln414_fu_373_p2_carry_i_5_n_0}),
        .O(NLW_icmp_ln414_fu_373_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_373_p2_carry_i_6_n_0,icmp_ln414_fu_373_p2_carry_i_7_n_0,icmp_ln414_fu_373_p2_carry_i_8_n_0,icmp_ln414_fu_373_p2_carry_i_9_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_373_p2_carry__0
       (.CI(icmp_ln414_fu_373_p2_carry_n_0),
        .CO({icmp_ln414_fu_373_p2_carry__0_n_0,icmp_ln414_fu_373_p2_carry__0_n_1,icmp_ln414_fu_373_p2_carry__0_n_2,icmp_ln414_fu_373_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_373_p2_carry__0_i_1_n_0,icmp_ln414_fu_373_p2_carry__0_i_2_n_0,icmp_ln414_fu_373_p2_carry__0_i_3_n_0,icmp_ln414_fu_373_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln414_fu_373_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_373_p2_carry__0_i_5_n_0,icmp_ln414_fu_373_p2_carry__0_i_6_n_0,icmp_ln414_fu_373_p2_carry__0_i_7_n_0,icmp_ln414_fu_373_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__0_i_1
       (.I0(\icmp_ln414_1_reg_864_reg[0]_i_5_n_4 ),
        .I1(add_ln421_fu_367_p2_carry__3_n_7),
        .I2(\icmp_ln414_1_reg_864_reg[0]_i_5_n_5 ),
        .I3(add_ln421_fu_367_p2_carry__2_n_4),
        .O(icmp_ln414_fu_373_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__0_i_10
       (.I0(\bits_to_add_fu_102_reg_n_0_[15] ),
        .O(icmp_ln414_fu_373_p2_carry__0_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__0_i_11
       (.I0(\bits_to_add_fu_102_reg_n_0_[14] ),
        .O(icmp_ln414_fu_373_p2_carry__0_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__0_i_12
       (.I0(\bits_to_add_fu_102_reg_n_0_[13] ),
        .O(icmp_ln414_fu_373_p2_carry__0_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__0_i_13
       (.I0(\bits_to_add_fu_102_reg_n_0_[12] ),
        .O(icmp_ln414_fu_373_p2_carry__0_i_13_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__0_i_2
       (.I0(\icmp_ln414_1_reg_864_reg[0]_i_5_n_6 ),
        .I1(add_ln421_fu_367_p2_carry__2_n_5),
        .I2(\icmp_ln414_1_reg_864_reg[0]_i_5_n_7 ),
        .I3(add_ln421_fu_367_p2_carry__2_n_6),
        .O(icmp_ln414_fu_373_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__0_i_3
       (.I0(icmp_ln414_fu_373_p2_carry__0_i_9_n_4),
        .I1(add_ln421_fu_367_p2_carry__2_n_7),
        .I2(icmp_ln414_fu_373_p2_carry__0_i_9_n_5),
        .I3(add_ln421_fu_367_p2_carry__1_n_4),
        .O(icmp_ln414_fu_373_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__0_i_4
       (.I0(icmp_ln414_fu_373_p2_carry__0_i_9_n_6),
        .I1(add_ln421_fu_367_p2_carry__1_n_5),
        .I2(icmp_ln414_fu_373_p2_carry__0_i_9_n_7),
        .I3(add_ln421_fu_367_p2_carry__1_n_6),
        .O(icmp_ln414_fu_373_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__0_i_5
       (.I0(add_ln421_fu_367_p2_carry__3_n_7),
        .I1(\icmp_ln414_1_reg_864_reg[0]_i_5_n_4 ),
        .I2(add_ln421_fu_367_p2_carry__2_n_4),
        .I3(\icmp_ln414_1_reg_864_reg[0]_i_5_n_5 ),
        .O(icmp_ln414_fu_373_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__0_i_6
       (.I0(add_ln421_fu_367_p2_carry__2_n_5),
        .I1(\icmp_ln414_1_reg_864_reg[0]_i_5_n_6 ),
        .I2(add_ln421_fu_367_p2_carry__2_n_6),
        .I3(\icmp_ln414_1_reg_864_reg[0]_i_5_n_7 ),
        .O(icmp_ln414_fu_373_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__0_i_7
       (.I0(add_ln421_fu_367_p2_carry__2_n_7),
        .I1(icmp_ln414_fu_373_p2_carry__0_i_9_n_4),
        .I2(add_ln421_fu_367_p2_carry__1_n_4),
        .I3(icmp_ln414_fu_373_p2_carry__0_i_9_n_5),
        .O(icmp_ln414_fu_373_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__0_i_8
       (.I0(add_ln421_fu_367_p2_carry__1_n_5),
        .I1(icmp_ln414_fu_373_p2_carry__0_i_9_n_6),
        .I2(add_ln421_fu_367_p2_carry__1_n_6),
        .I3(icmp_ln414_fu_373_p2_carry__0_i_9_n_7),
        .O(icmp_ln414_fu_373_p2_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_373_p2_carry__0_i_9
       (.CI(icmp_ln414_fu_373_p2_carry_i_10_n_0),
        .CO({icmp_ln414_fu_373_p2_carry__0_i_9_n_0,icmp_ln414_fu_373_p2_carry__0_i_9_n_1,icmp_ln414_fu_373_p2_carry__0_i_9_n_2,icmp_ln414_fu_373_p2_carry__0_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln414_fu_373_p2_carry__0_i_9_n_4,icmp_ln414_fu_373_p2_carry__0_i_9_n_5,icmp_ln414_fu_373_p2_carry__0_i_9_n_6,icmp_ln414_fu_373_p2_carry__0_i_9_n_7}),
        .S({icmp_ln414_fu_373_p2_carry__0_i_10_n_0,icmp_ln414_fu_373_p2_carry__0_i_11_n_0,icmp_ln414_fu_373_p2_carry__0_i_12_n_0,icmp_ln414_fu_373_p2_carry__0_i_13_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_373_p2_carry__1
       (.CI(icmp_ln414_fu_373_p2_carry__0_n_0),
        .CO({icmp_ln414_fu_373_p2_carry__1_n_0,icmp_ln414_fu_373_p2_carry__1_n_1,icmp_ln414_fu_373_p2_carry__1_n_2,icmp_ln414_fu_373_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_373_p2_carry__1_i_1_n_0,icmp_ln414_fu_373_p2_carry__1_i_2_n_0,icmp_ln414_fu_373_p2_carry__1_i_3_n_0,icmp_ln414_fu_373_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln414_fu_373_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_373_p2_carry__1_i_5_n_0,icmp_ln414_fu_373_p2_carry__1_i_6_n_0,icmp_ln414_fu_373_p2_carry__1_i_7_n_0,icmp_ln414_fu_373_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__1_i_1
       (.I0(\icmp_ln414_1_reg_864_reg[0]_i_4_n_4 ),
        .I1(add_ln421_fu_367_p2_carry__5_n_7),
        .I2(\icmp_ln414_1_reg_864_reg[0]_i_4_n_5 ),
        .I3(add_ln421_fu_367_p2_carry__4_n_4),
        .O(icmp_ln414_fu_373_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__1_i_10
       (.I0(\bits_to_add_fu_102_reg_n_0_[23] ),
        .O(icmp_ln414_fu_373_p2_carry__1_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__1_i_11
       (.I0(\bits_to_add_fu_102_reg_n_0_[22] ),
        .O(icmp_ln414_fu_373_p2_carry__1_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__1_i_12
       (.I0(\bits_to_add_fu_102_reg_n_0_[21] ),
        .O(icmp_ln414_fu_373_p2_carry__1_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__1_i_13
       (.I0(\bits_to_add_fu_102_reg_n_0_[20] ),
        .O(icmp_ln414_fu_373_p2_carry__1_i_13_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__1_i_2
       (.I0(\icmp_ln414_1_reg_864_reg[0]_i_4_n_6 ),
        .I1(add_ln421_fu_367_p2_carry__4_n_5),
        .I2(\icmp_ln414_1_reg_864_reg[0]_i_4_n_7 ),
        .I3(add_ln421_fu_367_p2_carry__4_n_6),
        .O(icmp_ln414_fu_373_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__1_i_3
       (.I0(icmp_ln414_fu_373_p2_carry__1_i_9_n_4),
        .I1(add_ln421_fu_367_p2_carry__4_n_7),
        .I2(icmp_ln414_fu_373_p2_carry__1_i_9_n_5),
        .I3(add_ln421_fu_367_p2_carry__3_n_4),
        .O(icmp_ln414_fu_373_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__1_i_4
       (.I0(icmp_ln414_fu_373_p2_carry__1_i_9_n_6),
        .I1(add_ln421_fu_367_p2_carry__3_n_5),
        .I2(icmp_ln414_fu_373_p2_carry__1_i_9_n_7),
        .I3(add_ln421_fu_367_p2_carry__3_n_6),
        .O(icmp_ln414_fu_373_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__1_i_5
       (.I0(add_ln421_fu_367_p2_carry__5_n_7),
        .I1(\icmp_ln414_1_reg_864_reg[0]_i_4_n_4 ),
        .I2(add_ln421_fu_367_p2_carry__4_n_4),
        .I3(\icmp_ln414_1_reg_864_reg[0]_i_4_n_5 ),
        .O(icmp_ln414_fu_373_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__1_i_6
       (.I0(add_ln421_fu_367_p2_carry__4_n_5),
        .I1(\icmp_ln414_1_reg_864_reg[0]_i_4_n_6 ),
        .I2(add_ln421_fu_367_p2_carry__4_n_6),
        .I3(\icmp_ln414_1_reg_864_reg[0]_i_4_n_7 ),
        .O(icmp_ln414_fu_373_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__1_i_7
       (.I0(add_ln421_fu_367_p2_carry__4_n_7),
        .I1(icmp_ln414_fu_373_p2_carry__1_i_9_n_4),
        .I2(add_ln421_fu_367_p2_carry__3_n_4),
        .I3(icmp_ln414_fu_373_p2_carry__1_i_9_n_5),
        .O(icmp_ln414_fu_373_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__1_i_8
       (.I0(add_ln421_fu_367_p2_carry__3_n_5),
        .I1(icmp_ln414_fu_373_p2_carry__1_i_9_n_6),
        .I2(add_ln421_fu_367_p2_carry__3_n_6),
        .I3(icmp_ln414_fu_373_p2_carry__1_i_9_n_7),
        .O(icmp_ln414_fu_373_p2_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_373_p2_carry__1_i_9
       (.CI(\icmp_ln414_1_reg_864_reg[0]_i_5_n_0 ),
        .CO({icmp_ln414_fu_373_p2_carry__1_i_9_n_0,icmp_ln414_fu_373_p2_carry__1_i_9_n_1,icmp_ln414_fu_373_p2_carry__1_i_9_n_2,icmp_ln414_fu_373_p2_carry__1_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln414_fu_373_p2_carry__1_i_9_n_4,icmp_ln414_fu_373_p2_carry__1_i_9_n_5,icmp_ln414_fu_373_p2_carry__1_i_9_n_6,icmp_ln414_fu_373_p2_carry__1_i_9_n_7}),
        .S({icmp_ln414_fu_373_p2_carry__1_i_10_n_0,icmp_ln414_fu_373_p2_carry__1_i_11_n_0,icmp_ln414_fu_373_p2_carry__1_i_12_n_0,icmp_ln414_fu_373_p2_carry__1_i_13_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_373_p2_carry__2
       (.CI(icmp_ln414_fu_373_p2_carry__1_n_0),
        .CO({NLW_icmp_ln414_fu_373_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln414_fu_373_p2,icmp_ln414_fu_373_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln414_fu_373_p2_carry__2_i_1_n_0,icmp_ln414_fu_373_p2_carry__2_i_2_n_0}),
        .O(NLW_icmp_ln414_fu_373_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln414_fu_373_p2_carry__2_i_3_n_0,icmp_ln414_fu_373_p2_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__2_i_1
       (.I0(icmp_ln414_fu_373_p2_carry__2_i_5_n_4),
        .I1(add_ln421_fu_367_p2_carry__6_n_7),
        .I2(icmp_ln414_fu_373_p2_carry__2_i_5_n_5),
        .I3(add_ln421_fu_367_p2_carry__5_n_4),
        .O(icmp_ln414_fu_373_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry__2_i_2
       (.I0(icmp_ln414_fu_373_p2_carry__2_i_5_n_6),
        .I1(add_ln421_fu_367_p2_carry__5_n_5),
        .I2(icmp_ln414_fu_373_p2_carry__2_i_5_n_7),
        .I3(add_ln421_fu_367_p2_carry__5_n_6),
        .O(icmp_ln414_fu_373_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__2_i_3
       (.I0(add_ln421_fu_367_p2_carry__6_n_7),
        .I1(icmp_ln414_fu_373_p2_carry__2_i_5_n_4),
        .I2(add_ln421_fu_367_p2_carry__5_n_4),
        .I3(icmp_ln414_fu_373_p2_carry__2_i_5_n_5),
        .O(icmp_ln414_fu_373_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry__2_i_4
       (.I0(add_ln421_fu_367_p2_carry__5_n_5),
        .I1(icmp_ln414_fu_373_p2_carry__2_i_5_n_6),
        .I2(add_ln421_fu_367_p2_carry__5_n_6),
        .I3(icmp_ln414_fu_373_p2_carry__2_i_5_n_7),
        .O(icmp_ln414_fu_373_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_373_p2_carry__2_i_5
       (.CI(\icmp_ln414_1_reg_864_reg[0]_i_4_n_0 ),
        .CO({NLW_icmp_ln414_fu_373_p2_carry__2_i_5_CO_UNCONNECTED[3],icmp_ln414_fu_373_p2_carry__2_i_5_n_1,icmp_ln414_fu_373_p2_carry__2_i_5_n_2,icmp_ln414_fu_373_p2_carry__2_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln414_fu_373_p2_carry__2_i_5_n_4,icmp_ln414_fu_373_p2_carry__2_i_5_n_5,icmp_ln414_fu_373_p2_carry__2_i_5_n_6,icmp_ln414_fu_373_p2_carry__2_i_5_n_7}),
        .S({icmp_ln414_fu_373_p2_carry__2_i_6_n_0,icmp_ln414_fu_373_p2_carry__2_i_7_n_0,icmp_ln414_fu_373_p2_carry__2_i_8_n_0,icmp_ln414_fu_373_p2_carry__2_i_9_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__2_i_6
       (.I0(\bits_to_add_fu_102_reg_n_0_[31] ),
        .O(icmp_ln414_fu_373_p2_carry__2_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__2_i_7
       (.I0(\bits_to_add_fu_102_reg_n_0_[30] ),
        .O(icmp_ln414_fu_373_p2_carry__2_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__2_i_8
       (.I0(\bits_to_add_fu_102_reg_n_0_[29] ),
        .O(icmp_ln414_fu_373_p2_carry__2_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry__2_i_9
       (.I0(\bits_to_add_fu_102_reg_n_0_[28] ),
        .O(icmp_ln414_fu_373_p2_carry__2_i_9_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    icmp_ln414_fu_373_p2_carry_i_1
       (.I0(\bits_to_add_fu_102_reg_n_0_[3] ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[0]),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln414_fu_373_p2_carry_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln414_fu_373_p2_carry_i_10
       (.CI(\trunc_ln414_2_reg_872_reg[5]_i_1_n_0 ),
        .CO({icmp_ln414_fu_373_p2_carry_i_10_n_0,icmp_ln414_fu_373_p2_carry_i_10_n_1,icmp_ln414_fu_373_p2_carry_i_10_n_2,icmp_ln414_fu_373_p2_carry_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln414_fu_373_p2_carry_i_10_n_4,icmp_ln414_fu_373_p2_carry_i_10_n_5,icmp_ln414_fu_373_p2_carry_i_10_n_6,icmp_ln414_fu_373_p2_carry_i_10_n_7}),
        .S({icmp_ln414_fu_373_p2_carry_i_11_n_0,icmp_ln414_fu_373_p2_carry_i_12_n_0,icmp_ln414_fu_373_p2_carry_i_13_n_0,icmp_ln414_fu_373_p2_carry_i_14_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry_i_11
       (.I0(\bits_to_add_fu_102_reg_n_0_[11] ),
        .O(icmp_ln414_fu_373_p2_carry_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry_i_12
       (.I0(\bits_to_add_fu_102_reg_n_0_[10] ),
        .O(icmp_ln414_fu_373_p2_carry_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry_i_13
       (.I0(\bits_to_add_fu_102_reg_n_0_[9] ),
        .O(icmp_ln414_fu_373_p2_carry_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln414_fu_373_p2_carry_i_14
       (.I0(\bits_to_add_fu_102_reg_n_0_[8] ),
        .O(icmp_ln414_fu_373_p2_carry_i_14_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry_i_2
       (.I0(icmp_ln414_fu_373_p2_carry_i_10_n_4),
        .I1(add_ln421_fu_367_p2_carry__1_n_7),
        .I2(icmp_ln414_fu_373_p2_carry_i_10_n_5),
        .I3(add_ln421_fu_367_p2_carry__0_n_4),
        .O(icmp_ln414_fu_373_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry_i_3
       (.I0(icmp_ln414_fu_373_p2_carry_i_10_n_6),
        .I1(add_ln421_fu_367_p2_carry__0_n_5),
        .I2(icmp_ln414_fu_373_p2_carry_i_10_n_7),
        .I3(add_ln421_fu_367_p2_carry__0_n_6),
        .O(icmp_ln414_fu_373_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry_i_4
       (.I0(\trunc_ln414_2_reg_872_reg[5]_i_1_n_4 ),
        .I1(add_ln421_fu_367_p2_carry__0_n_7),
        .I2(\trunc_ln414_2_reg_872_reg[5]_i_1_n_5 ),
        .I3(add_ln421_fu_367_p2_carry_n_4),
        .O(icmp_ln414_fu_373_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_373_p2_carry_i_5
       (.I0(\trunc_ln414_2_reg_872_reg[5]_i_1_n_6 ),
        .I1(add_ln421_fu_367_p2_carry_n_5),
        .I2(\trunc_ln414_2_reg_872_reg[5]_i_1_n_7 ),
        .I3(add_ln421_fu_367_p2_carry_n_6),
        .O(icmp_ln414_fu_373_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry_i_6
       (.I0(add_ln421_fu_367_p2_carry__1_n_7),
        .I1(icmp_ln414_fu_373_p2_carry_i_10_n_4),
        .I2(add_ln421_fu_367_p2_carry__0_n_4),
        .I3(icmp_ln414_fu_373_p2_carry_i_10_n_5),
        .O(icmp_ln414_fu_373_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry_i_7
       (.I0(add_ln421_fu_367_p2_carry__0_n_5),
        .I1(icmp_ln414_fu_373_p2_carry_i_10_n_6),
        .I2(add_ln421_fu_367_p2_carry__0_n_6),
        .I3(icmp_ln414_fu_373_p2_carry_i_10_n_7),
        .O(icmp_ln414_fu_373_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry_i_8
       (.I0(add_ln421_fu_367_p2_carry__0_n_7),
        .I1(\trunc_ln414_2_reg_872_reg[5]_i_1_n_4 ),
        .I2(add_ln421_fu_367_p2_carry_n_4),
        .I3(\trunc_ln414_2_reg_872_reg[5]_i_1_n_5 ),
        .O(icmp_ln414_fu_373_p2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_373_p2_carry_i_9
       (.I0(add_ln421_fu_367_p2_carry_n_5),
        .I1(\trunc_ln414_2_reg_872_reg[5]_i_1_n_6 ),
        .I2(add_ln421_fu_367_p2_carry_n_6),
        .I3(\trunc_ln414_2_reg_872_reg[5]_i_1_n_7 ),
        .O(icmp_ln414_fu_373_p2_carry_i_9_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    \icmp_ln414_reg_911[0]_i_1 
       (.I0(icmp_ln412_fu_272_p2),
        .I1(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(icmp_ln414_reg_9110));
  FDRE \icmp_ln414_reg_911_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln414_reg_911),
        .Q(icmp_ln414_reg_911_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln414_reg_911_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln414_reg_9110),
        .D(icmp_ln414_fu_373_p2),
        .Q(icmp_ln414_reg_911),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln416_fu_308_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln416_fu_308_p2_carry_n_0,icmp_ln416_fu_308_p2_carry_n_1,icmp_ln416_fu_308_p2_carry_n_2,icmp_ln416_fu_308_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln416_fu_308_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln416_fu_308_p2_carry_i_1_n_0,icmp_ln416_fu_308_p2_carry_i_2_n_0,icmp_ln416_fu_308_p2_carry_i_3_n_0,icmp_ln416_fu_308_p2_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln416_fu_308_p2_carry__0
       (.CI(icmp_ln416_fu_308_p2_carry_n_0),
        .CO({icmp_ln416_fu_308_p2_carry__0_n_0,icmp_ln416_fu_308_p2_carry__0_n_1,icmp_ln416_fu_308_p2_carry__0_n_2,icmp_ln416_fu_308_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln416_fu_308_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln416_fu_308_p2_carry__0_i_1_n_0,icmp_ln416_fu_308_p2_carry__0_i_2_n_0,icmp_ln416_fu_308_p2_carry__0_i_3_n_0,icmp_ln416_fu_308_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h802A)) 
    icmp_ln416_fu_308_p2_carry__0_i_1
       (.I0(icmp_ln416_fu_308_p2_carry__0_i_5_n_0),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I2(\last_N_size_reg_795_reg_n_0_[26] ),
        .I3(\bits_to_add_fu_102_reg_n_0_[26] ),
        .O(icmp_ln416_fu_308_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000090050095)) 
    icmp_ln416_fu_308_p2_carry__0_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[22] ),
        .I1(\last_N_size_reg_795_reg_n_0_[22] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I3(\bits_to_add_fu_102_reg_n_0_[23] ),
        .I4(\last_N_size_reg_795_reg_n_0_[23] ),
        .I5(icmp_ln416_fu_308_p2_carry__0_i_6_n_0),
        .O(icmp_ln416_fu_308_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h802A)) 
    icmp_ln416_fu_308_p2_carry__0_i_3
       (.I0(icmp_ln416_fu_308_p2_carry__0_i_7_n_0),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I2(\last_N_size_reg_795_reg_n_0_[20] ),
        .I3(\bits_to_add_fu_102_reg_n_0_[20] ),
        .O(icmp_ln416_fu_308_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000090050095)) 
    icmp_ln416_fu_308_p2_carry__0_i_4
       (.I0(\bits_to_add_fu_102_reg_n_0_[16] ),
        .I1(\last_N_size_reg_795_reg_n_0_[16] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I3(\bits_to_add_fu_102_reg_n_0_[17] ),
        .I4(\last_N_size_reg_795_reg_n_0_[17] ),
        .I5(icmp_ln416_fu_308_p2_carry__0_i_8_n_0),
        .O(icmp_ln416_fu_308_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln416_fu_308_p2_carry__0_i_5
       (.I0(\last_N_size_reg_795_reg_n_0_[25] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[25] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I3(\last_N_size_reg_795_reg_n_0_[24] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[24] ),
        .O(icmp_ln416_fu_308_p2_carry__0_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    icmp_ln416_fu_308_p2_carry__0_i_6
       (.I0(\bits_to_add_fu_102_reg_n_0_[21] ),
        .I1(\last_N_size_reg_795_reg_n_0_[21] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln416_fu_308_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln416_fu_308_p2_carry__0_i_7
       (.I0(\last_N_size_reg_795_reg_n_0_[19] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[19] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I3(\last_N_size_reg_795_reg_n_0_[18] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[18] ),
        .O(icmp_ln416_fu_308_p2_carry__0_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    icmp_ln416_fu_308_p2_carry__0_i_8
       (.I0(\bits_to_add_fu_102_reg_n_0_[15] ),
        .I1(\last_N_size_reg_795_reg_n_0_[15] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln416_fu_308_p2_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln416_fu_308_p2_carry__1
       (.CI(icmp_ln416_fu_308_p2_carry__0_n_0),
        .CO({NLW_icmp_ln416_fu_308_p2_carry__1_CO_UNCONNECTED[3:2],icmp_ln416_fu_308_p2,icmp_ln416_fu_308_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln416_fu_308_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln416_fu_308_p2_carry__1_i_1_n_0,icmp_ln416_fu_308_p2_carry__1_i_2_n_0}));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln416_fu_308_p2_carry__1_i_1
       (.I0(\last_N_size_reg_795_reg_n_0_[31] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[31] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I3(\last_N_size_reg_795_reg_n_0_[30] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[30] ),
        .O(icmp_ln416_fu_308_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000090050095)) 
    icmp_ln416_fu_308_p2_carry__1_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[28] ),
        .I1(\last_N_size_reg_795_reg_n_0_[28] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I3(\bits_to_add_fu_102_reg_n_0_[29] ),
        .I4(\last_N_size_reg_795_reg_n_0_[29] ),
        .I5(icmp_ln416_fu_308_p2_carry__1_i_3_n_0),
        .O(icmp_ln416_fu_308_p2_carry__1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    icmp_ln416_fu_308_p2_carry__1_i_3
       (.I0(\bits_to_add_fu_102_reg_n_0_[27] ),
        .I1(\last_N_size_reg_795_reg_n_0_[27] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln416_fu_308_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h802A)) 
    icmp_ln416_fu_308_p2_carry_i_1
       (.I0(icmp_ln416_fu_308_p2_carry_i_5_n_0),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I2(\last_N_size_reg_795_reg_n_0_[14] ),
        .I3(\bits_to_add_fu_102_reg_n_0_[14] ),
        .O(icmp_ln416_fu_308_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000090050095)) 
    icmp_ln416_fu_308_p2_carry_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[10] ),
        .I1(\last_N_size_reg_795_reg_n_0_[10] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I3(\bits_to_add_fu_102_reg_n_0_[11] ),
        .I4(\last_N_size_reg_795_reg_n_0_[11] ),
        .I5(icmp_ln416_fu_308_p2_carry_i_6_n_0),
        .O(icmp_ln416_fu_308_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h802A)) 
    icmp_ln416_fu_308_p2_carry_i_3
       (.I0(icmp_ln416_fu_308_p2_carry_i_7_n_0),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I2(\last_N_size_reg_795_reg_n_0_[8] ),
        .I3(\bits_to_add_fu_102_reg_n_0_[8] ),
        .O(icmp_ln416_fu_308_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9005009500000000)) 
    icmp_ln416_fu_308_p2_carry_i_4
       (.I0(\bits_to_add_fu_102_reg_n_0_[5] ),
        .I1(\last_N_size_reg_795_reg_n_0_[5] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I3(\bits_to_add_fu_102_reg_n_0_[4] ),
        .I4(\last_N_size_reg_795_reg_n_0_[4] ),
        .I5(\trunc_ln414_3_reg_906[3]_i_1_n_0 ),
        .O(icmp_ln416_fu_308_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln416_fu_308_p2_carry_i_5
       (.I0(\last_N_size_reg_795_reg_n_0_[13] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[13] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I3(\last_N_size_reg_795_reg_n_0_[12] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[12] ),
        .O(icmp_ln416_fu_308_p2_carry_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    icmp_ln416_fu_308_p2_carry_i_6
       (.I0(\bits_to_add_fu_102_reg_n_0_[9] ),
        .I1(\last_N_size_reg_795_reg_n_0_[9] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln416_fu_308_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln416_fu_308_p2_carry_i_7
       (.I0(\last_N_size_reg_795_reg_n_0_[7] ),
        .I1(\bits_to_add_fu_102_reg_n_0_[7] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I3(\last_N_size_reg_795_reg_n_0_[6] ),
        .I4(\bits_to_add_fu_102_reg_n_0_[6] ),
        .O(icmp_ln416_fu_308_p2_carry_i_7_n_0));
  FDRE \icmp_ln416_reg_880_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln416_reg_880),
        .Q(icmp_ln416_reg_880_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln416_reg_880_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(icmp_ln416_fu_308_p2),
        .Q(icmp_ln416_reg_880),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln674_fu_332_p2_carry_n_0,icmp_ln674_fu_332_p2_carry_n_1,icmp_ln674_fu_332_p2_carry_n_2,icmp_ln674_fu_332_p2_carry_n_3}),
        .CYINIT(icmp_ln674_fu_332_p2_carry_i_1_n_0),
        .DI({icmp_ln674_fu_332_p2_carry_i_2_n_0,icmp_ln674_fu_332_p2_carry_i_3_n_0,icmp_ln674_fu_332_p2_carry_i_4_n_0,icmp_ln674_fu_332_p2_carry_i_5_n_0}),
        .O(NLW_icmp_ln674_fu_332_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_fu_332_p2_carry_i_6_n_0,icmp_ln674_fu_332_p2_carry_i_7_n_0,icmp_ln674_fu_332_p2_carry_i_8_n_0,icmp_ln674_fu_332_p2_carry_i_9_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry__0
       (.CI(icmp_ln674_fu_332_p2_carry_n_0),
        .CO({icmp_ln674_fu_332_p2_carry__0_n_0,icmp_ln674_fu_332_p2_carry__0_n_1,icmp_ln674_fu_332_p2_carry__0_n_2,icmp_ln674_fu_332_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln674_fu_332_p2_carry__0_i_1_n_0,icmp_ln674_fu_332_p2_carry__0_i_2_n_0,icmp_ln674_fu_332_p2_carry__0_i_3_n_0,icmp_ln674_fu_332_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln674_fu_332_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_fu_332_p2_carry__0_i_5_n_0,icmp_ln674_fu_332_p2_carry__0_i_6_n_0,icmp_ln674_fu_332_p2_carry__0_i_7_n_0,icmp_ln674_fu_332_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__0_i_1
       (.I0(\bits_to_add_fu_102_reg_n_0_[19] ),
        .I1(trunc_ln674_1_fu_342_p1__0[19]),
        .I2(\bits_to_add_fu_102_reg_n_0_[18] ),
        .I3(trunc_ln674_1_fu_342_p1__0[18]),
        .O(icmp_ln674_fu_332_p2_carry__0_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry__0_i_10
       (.CI(icmp_ln674_fu_332_p2_carry_i_10_n_0),
        .CO({icmp_ln674_fu_332_p2_carry__0_i_10_n_0,icmp_ln674_fu_332_p2_carry__0_i_10_n_1,icmp_ln674_fu_332_p2_carry__0_i_10_n_2,icmp_ln674_fu_332_p2_carry__0_i_10_n_3}),
        .CYINIT(1'b0),
        .DI(K_size_fu_254_p3[15:12]),
        .O(trunc_ln674_1_fu_342_p1__0[15:12]),
        .S({icmp_ln674_fu_332_p2_carry__0_i_23_n_0,icmp_ln674_fu_332_p2_carry__0_i_24_n_0,icmp_ln674_fu_332_p2_carry__0_i_25_n_0,icmp_ln674_fu_332_p2_carry__0_i_26_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__0_i_11
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[19] ),
        .O(K_size_fu_254_p3[19]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__0_i_12
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[18] ),
        .O(K_size_fu_254_p3[18]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__0_i_13
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[17] ),
        .O(K_size_fu_254_p3[17]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__0_i_14
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[16] ),
        .O(K_size_fu_254_p3[16]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__0_i_15
       (.I0(\last_N_size_reg_795_reg_n_0_[19] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_15_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__0_i_16
       (.I0(\last_N_size_reg_795_reg_n_0_[18] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_16_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__0_i_17
       (.I0(\last_N_size_reg_795_reg_n_0_[17] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_17_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__0_i_18
       (.I0(\last_N_size_reg_795_reg_n_0_[16] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_18_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__0_i_19
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[15] ),
        .O(K_size_fu_254_p3[15]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__0_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[17] ),
        .I1(trunc_ln674_1_fu_342_p1__0[17]),
        .I2(\bits_to_add_fu_102_reg_n_0_[16] ),
        .I3(trunc_ln674_1_fu_342_p1__0[16]),
        .O(icmp_ln674_fu_332_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__0_i_20
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[14] ),
        .O(K_size_fu_254_p3[14]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__0_i_21
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[13] ),
        .O(K_size_fu_254_p3[13]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__0_i_22
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[12] ),
        .O(K_size_fu_254_p3[12]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__0_i_23
       (.I0(\last_N_size_reg_795_reg_n_0_[15] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_23_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__0_i_24
       (.I0(\last_N_size_reg_795_reg_n_0_[14] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_24_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__0_i_25
       (.I0(\last_N_size_reg_795_reg_n_0_[13] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_25_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__0_i_26
       (.I0(\last_N_size_reg_795_reg_n_0_[12] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_26_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__0_i_3
       (.I0(\bits_to_add_fu_102_reg_n_0_[15] ),
        .I1(trunc_ln674_1_fu_342_p1__0[15]),
        .I2(\bits_to_add_fu_102_reg_n_0_[14] ),
        .I3(trunc_ln674_1_fu_342_p1__0[14]),
        .O(icmp_ln674_fu_332_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__0_i_4
       (.I0(\bits_to_add_fu_102_reg_n_0_[13] ),
        .I1(trunc_ln674_1_fu_342_p1__0[13]),
        .I2(\bits_to_add_fu_102_reg_n_0_[12] ),
        .I3(trunc_ln674_1_fu_342_p1__0[12]),
        .O(icmp_ln674_fu_332_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__0_i_5
       (.I0(trunc_ln674_1_fu_342_p1__0[19]),
        .I1(\bits_to_add_fu_102_reg_n_0_[19] ),
        .I2(trunc_ln674_1_fu_342_p1__0[18]),
        .I3(\bits_to_add_fu_102_reg_n_0_[18] ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__0_i_6
       (.I0(trunc_ln674_1_fu_342_p1__0[17]),
        .I1(\bits_to_add_fu_102_reg_n_0_[17] ),
        .I2(trunc_ln674_1_fu_342_p1__0[16]),
        .I3(\bits_to_add_fu_102_reg_n_0_[16] ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__0_i_7
       (.I0(trunc_ln674_1_fu_342_p1__0[15]),
        .I1(\bits_to_add_fu_102_reg_n_0_[15] ),
        .I2(trunc_ln674_1_fu_342_p1__0[14]),
        .I3(\bits_to_add_fu_102_reg_n_0_[14] ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__0_i_8
       (.I0(trunc_ln674_1_fu_342_p1__0[13]),
        .I1(\bits_to_add_fu_102_reg_n_0_[13] ),
        .I2(trunc_ln674_1_fu_342_p1__0[12]),
        .I3(\bits_to_add_fu_102_reg_n_0_[12] ),
        .O(icmp_ln674_fu_332_p2_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry__0_i_9
       (.CI(icmp_ln674_fu_332_p2_carry__0_i_10_n_0),
        .CO({icmp_ln674_fu_332_p2_carry__0_i_9_n_0,icmp_ln674_fu_332_p2_carry__0_i_9_n_1,icmp_ln674_fu_332_p2_carry__0_i_9_n_2,icmp_ln674_fu_332_p2_carry__0_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(K_size_fu_254_p3[19:16]),
        .O(trunc_ln674_1_fu_342_p1__0[19:16]),
        .S({icmp_ln674_fu_332_p2_carry__0_i_15_n_0,icmp_ln674_fu_332_p2_carry__0_i_16_n_0,icmp_ln674_fu_332_p2_carry__0_i_17_n_0,icmp_ln674_fu_332_p2_carry__0_i_18_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry__1
       (.CI(icmp_ln674_fu_332_p2_carry__0_n_0),
        .CO({icmp_ln674_fu_332_p2_carry__1_n_0,icmp_ln674_fu_332_p2_carry__1_n_1,icmp_ln674_fu_332_p2_carry__1_n_2,icmp_ln674_fu_332_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln674_fu_332_p2_carry__1_i_1_n_0,icmp_ln674_fu_332_p2_carry__1_i_2_n_0,icmp_ln674_fu_332_p2_carry__1_i_3_n_0,icmp_ln674_fu_332_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln674_fu_332_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_fu_332_p2_carry__1_i_5_n_0,icmp_ln674_fu_332_p2_carry__1_i_6_n_0,icmp_ln674_fu_332_p2_carry__1_i_7_n_0,icmp_ln674_fu_332_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__1_i_1
       (.I0(\bits_to_add_fu_102_reg_n_0_[27] ),
        .I1(trunc_ln674_1_fu_342_p1__0[27]),
        .I2(\bits_to_add_fu_102_reg_n_0_[26] ),
        .I3(trunc_ln674_1_fu_342_p1__0[26]),
        .O(icmp_ln674_fu_332_p2_carry__1_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry__1_i_10
       (.CI(icmp_ln674_fu_332_p2_carry__0_i_9_n_0),
        .CO({icmp_ln674_fu_332_p2_carry__1_i_10_n_0,icmp_ln674_fu_332_p2_carry__1_i_10_n_1,icmp_ln674_fu_332_p2_carry__1_i_10_n_2,icmp_ln674_fu_332_p2_carry__1_i_10_n_3}),
        .CYINIT(1'b0),
        .DI(K_size_fu_254_p3[23:20]),
        .O(trunc_ln674_1_fu_342_p1__0[23:20]),
        .S({icmp_ln674_fu_332_p2_carry__1_i_23_n_0,icmp_ln674_fu_332_p2_carry__1_i_24_n_0,icmp_ln674_fu_332_p2_carry__1_i_25_n_0,icmp_ln674_fu_332_p2_carry__1_i_26_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__1_i_11
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[27] ),
        .O(K_size_fu_254_p3[27]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__1_i_12
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[26] ),
        .O(K_size_fu_254_p3[26]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__1_i_13
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[25] ),
        .O(K_size_fu_254_p3[25]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__1_i_14
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[24] ),
        .O(K_size_fu_254_p3[24]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__1_i_15
       (.I0(\last_N_size_reg_795_reg_n_0_[27] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_15_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__1_i_16
       (.I0(\last_N_size_reg_795_reg_n_0_[26] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_16_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__1_i_17
       (.I0(\last_N_size_reg_795_reg_n_0_[25] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_17_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__1_i_18
       (.I0(\last_N_size_reg_795_reg_n_0_[24] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_18_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__1_i_19
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[23] ),
        .O(K_size_fu_254_p3[23]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__1_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[25] ),
        .I1(trunc_ln674_1_fu_342_p1__0[25]),
        .I2(\bits_to_add_fu_102_reg_n_0_[24] ),
        .I3(trunc_ln674_1_fu_342_p1__0[24]),
        .O(icmp_ln674_fu_332_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__1_i_20
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[22] ),
        .O(K_size_fu_254_p3[22]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__1_i_21
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[21] ),
        .O(K_size_fu_254_p3[21]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__1_i_22
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[20] ),
        .O(K_size_fu_254_p3[20]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__1_i_23
       (.I0(\last_N_size_reg_795_reg_n_0_[23] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_23_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__1_i_24
       (.I0(\last_N_size_reg_795_reg_n_0_[22] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_24_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__1_i_25
       (.I0(\last_N_size_reg_795_reg_n_0_[21] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_25_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__1_i_26
       (.I0(\last_N_size_reg_795_reg_n_0_[20] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_26_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__1_i_3
       (.I0(\bits_to_add_fu_102_reg_n_0_[23] ),
        .I1(trunc_ln674_1_fu_342_p1__0[23]),
        .I2(\bits_to_add_fu_102_reg_n_0_[22] ),
        .I3(trunc_ln674_1_fu_342_p1__0[22]),
        .O(icmp_ln674_fu_332_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__1_i_4
       (.I0(\bits_to_add_fu_102_reg_n_0_[21] ),
        .I1(trunc_ln674_1_fu_342_p1__0[21]),
        .I2(\bits_to_add_fu_102_reg_n_0_[20] ),
        .I3(trunc_ln674_1_fu_342_p1__0[20]),
        .O(icmp_ln674_fu_332_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__1_i_5
       (.I0(trunc_ln674_1_fu_342_p1__0[27]),
        .I1(\bits_to_add_fu_102_reg_n_0_[27] ),
        .I2(trunc_ln674_1_fu_342_p1__0[26]),
        .I3(\bits_to_add_fu_102_reg_n_0_[26] ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__1_i_6
       (.I0(trunc_ln674_1_fu_342_p1__0[25]),
        .I1(\bits_to_add_fu_102_reg_n_0_[25] ),
        .I2(trunc_ln674_1_fu_342_p1__0[24]),
        .I3(\bits_to_add_fu_102_reg_n_0_[24] ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__1_i_7
       (.I0(trunc_ln674_1_fu_342_p1__0[23]),
        .I1(\bits_to_add_fu_102_reg_n_0_[23] ),
        .I2(trunc_ln674_1_fu_342_p1__0[22]),
        .I3(\bits_to_add_fu_102_reg_n_0_[22] ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__1_i_8
       (.I0(trunc_ln674_1_fu_342_p1__0[21]),
        .I1(\bits_to_add_fu_102_reg_n_0_[21] ),
        .I2(trunc_ln674_1_fu_342_p1__0[20]),
        .I3(\bits_to_add_fu_102_reg_n_0_[20] ),
        .O(icmp_ln674_fu_332_p2_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry__1_i_9
       (.CI(icmp_ln674_fu_332_p2_carry__1_i_10_n_0),
        .CO({icmp_ln674_fu_332_p2_carry__1_i_9_n_0,icmp_ln674_fu_332_p2_carry__1_i_9_n_1,icmp_ln674_fu_332_p2_carry__1_i_9_n_2,icmp_ln674_fu_332_p2_carry__1_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(K_size_fu_254_p3[27:24]),
        .O(trunc_ln674_1_fu_342_p1__0[27:24]),
        .S({icmp_ln674_fu_332_p2_carry__1_i_15_n_0,icmp_ln674_fu_332_p2_carry__1_i_16_n_0,icmp_ln674_fu_332_p2_carry__1_i_17_n_0,icmp_ln674_fu_332_p2_carry__1_i_18_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry__2
       (.CI(icmp_ln674_fu_332_p2_carry__1_n_0),
        .CO({NLW_icmp_ln674_fu_332_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln674_fu_332_p2,icmp_ln674_fu_332_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln674_fu_332_p2_carry__2_i_1_n_0,icmp_ln674_fu_332_p2_carry__2_i_2_n_0}),
        .O(NLW_icmp_ln674_fu_332_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln674_fu_332_p2_carry__2_i_3_n_0,icmp_ln674_fu_332_p2_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__2_i_1
       (.I0(\bits_to_add_fu_102_reg_n_0_[31] ),
        .I1(trunc_ln674_1_fu_342_p1__0[31]),
        .I2(\bits_to_add_fu_102_reg_n_0_[30] ),
        .I3(trunc_ln674_1_fu_342_p1__0[30]),
        .O(icmp_ln674_fu_332_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__2_i_10
       (.I0(\last_N_size_reg_795_reg_n_0_[30] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__2_i_10_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__2_i_11
       (.I0(\last_N_size_reg_795_reg_n_0_[29] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__2_i_11_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__2_i_12
       (.I0(\last_N_size_reg_795_reg_n_0_[28] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__2_i_12_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry__2_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[29] ),
        .I1(trunc_ln674_1_fu_342_p1__0[29]),
        .I2(\bits_to_add_fu_102_reg_n_0_[28] ),
        .I3(trunc_ln674_1_fu_342_p1__0[28]),
        .O(icmp_ln674_fu_332_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__2_i_3
       (.I0(trunc_ln674_1_fu_342_p1__0[31]),
        .I1(\bits_to_add_fu_102_reg_n_0_[31] ),
        .I2(trunc_ln674_1_fu_342_p1__0[30]),
        .I3(\bits_to_add_fu_102_reg_n_0_[30] ),
        .O(icmp_ln674_fu_332_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry__2_i_4
       (.I0(trunc_ln674_1_fu_342_p1__0[29]),
        .I1(\bits_to_add_fu_102_reg_n_0_[29] ),
        .I2(trunc_ln674_1_fu_342_p1__0[28]),
        .I3(\bits_to_add_fu_102_reg_n_0_[28] ),
        .O(icmp_ln674_fu_332_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry__2_i_5
       (.CI(icmp_ln674_fu_332_p2_carry__1_i_9_n_0),
        .CO({NLW_icmp_ln674_fu_332_p2_carry__2_i_5_CO_UNCONNECTED[3],icmp_ln674_fu_332_p2_carry__2_i_5_n_1,icmp_ln674_fu_332_p2_carry__2_i_5_n_2,icmp_ln674_fu_332_p2_carry__2_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,K_size_fu_254_p3[30:28]}),
        .O(trunc_ln674_1_fu_342_p1__0[31:28]),
        .S({icmp_ln674_fu_332_p2_carry__2_i_9_n_0,icmp_ln674_fu_332_p2_carry__2_i_10_n_0,icmp_ln674_fu_332_p2_carry__2_i_11_n_0,icmp_ln674_fu_332_p2_carry__2_i_12_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__2_i_6
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[30] ),
        .O(K_size_fu_254_p3[30]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__2_i_7
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[29] ),
        .O(K_size_fu_254_p3[29]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry__2_i_8
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[28] ),
        .O(K_size_fu_254_p3[28]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry__2_i_9
       (.I0(\last_N_size_reg_795_reg_n_0_[31] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry__2_i_9_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    icmp_ln674_fu_332_p2_carry_i_1
       (.I0(\bits_to_add_fu_102_reg_n_0_[3] ),
        .I1(\last_N_size_reg_795_reg_n_0_[3] ),
        .I2(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry_i_10
       (.CI(icmp_ln674_fu_332_p2_carry_i_11_n_0),
        .CO({icmp_ln674_fu_332_p2_carry_i_10_n_0,icmp_ln674_fu_332_p2_carry_i_10_n_1,icmp_ln674_fu_332_p2_carry_i_10_n_2,icmp_ln674_fu_332_p2_carry_i_10_n_3}),
        .CYINIT(1'b0),
        .DI(K_size_fu_254_p3[11:8]),
        .O(trunc_ln674_1_fu_342_p1__0[11:8]),
        .S({icmp_ln674_fu_332_p2_carry_i_16_n_0,icmp_ln674_fu_332_p2_carry_i_17_n_0,icmp_ln674_fu_332_p2_carry_i_18_n_0,icmp_ln674_fu_332_p2_carry_i_19_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln674_fu_332_p2_carry_i_11
       (.CI(1'b0),
        .CO({icmp_ln674_fu_332_p2_carry_i_11_n_0,icmp_ln674_fu_332_p2_carry_i_11_n_1,icmp_ln674_fu_332_p2_carry_i_11_n_2,icmp_ln674_fu_332_p2_carry_i_11_n_3}),
        .CYINIT(K_size_fu_254_p3[3]),
        .DI(K_size_fu_254_p3[7:4]),
        .O(trunc_ln674_1_fu_342_p1__0[7:4]),
        .S({icmp_ln674_fu_332_p2_carry_i_25_n_0,icmp_ln674_fu_332_p2_carry_i_26_n_0,icmp_ln674_fu_332_p2_carry_i_27_n_0,icmp_ln674_fu_332_p2_carry_i_28_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry_i_12
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[11] ),
        .O(K_size_fu_254_p3[11]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry_i_13
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[10] ),
        .O(K_size_fu_254_p3[10]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry_i_14
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[9] ),
        .O(K_size_fu_254_p3[9]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry_i_15
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[8] ),
        .O(K_size_fu_254_p3[8]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry_i_16
       (.I0(\last_N_size_reg_795_reg_n_0_[11] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry_i_16_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry_i_17
       (.I0(\last_N_size_reg_795_reg_n_0_[10] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry_i_17_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry_i_18
       (.I0(\last_N_size_reg_795_reg_n_0_[9] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry_i_18_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry_i_19
       (.I0(\last_N_size_reg_795_reg_n_0_[8] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry_i_19_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry_i_2
       (.I0(\bits_to_add_fu_102_reg_n_0_[11] ),
        .I1(trunc_ln674_1_fu_342_p1__0[11]),
        .I2(\bits_to_add_fu_102_reg_n_0_[10] ),
        .I3(trunc_ln674_1_fu_342_p1__0[10]),
        .O(icmp_ln674_fu_332_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln674_fu_332_p2_carry_i_20
       (.I0(\last_N_size_reg_795_reg_n_0_[3] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(K_size_fu_254_p3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry_i_21
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[7] ),
        .O(K_size_fu_254_p3[7]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry_i_22
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[6] ),
        .O(K_size_fu_254_p3[6]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry_i_23
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[5] ),
        .O(K_size_fu_254_p3[5]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln674_fu_332_p2_carry_i_24
       (.I0(\last_N_size_reg_795_reg_n_0_[4] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(K_size_fu_254_p3[4]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry_i_25
       (.I0(\last_N_size_reg_795_reg_n_0_[7] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry_i_25_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry_i_26
       (.I0(\last_N_size_reg_795_reg_n_0_[6] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry_i_26_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry_i_27
       (.I0(\last_N_size_reg_795_reg_n_0_[5] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .O(icmp_ln674_fu_332_p2_carry_i_27_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln674_fu_332_p2_carry_i_28
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_795_reg_n_0_[4] ),
        .O(icmp_ln674_fu_332_p2_carry_i_28_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry_i_3
       (.I0(\bits_to_add_fu_102_reg_n_0_[9] ),
        .I1(trunc_ln674_1_fu_342_p1__0[9]),
        .I2(\bits_to_add_fu_102_reg_n_0_[8] ),
        .I3(trunc_ln674_1_fu_342_p1__0[8]),
        .O(icmp_ln674_fu_332_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry_i_4
       (.I0(\bits_to_add_fu_102_reg_n_0_[7] ),
        .I1(trunc_ln674_1_fu_342_p1__0[7]),
        .I2(\bits_to_add_fu_102_reg_n_0_[6] ),
        .I3(trunc_ln674_1_fu_342_p1__0[6]),
        .O(icmp_ln674_fu_332_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_fu_332_p2_carry_i_5
       (.I0(\bits_to_add_fu_102_reg_n_0_[5] ),
        .I1(trunc_ln674_1_fu_342_p1__0[5]),
        .I2(\bits_to_add_fu_102_reg_n_0_[4] ),
        .I3(trunc_ln674_1_fu_342_p1__0[4]),
        .O(icmp_ln674_fu_332_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry_i_6
       (.I0(trunc_ln674_1_fu_342_p1__0[11]),
        .I1(\bits_to_add_fu_102_reg_n_0_[11] ),
        .I2(trunc_ln674_1_fu_342_p1__0[10]),
        .I3(\bits_to_add_fu_102_reg_n_0_[10] ),
        .O(icmp_ln674_fu_332_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry_i_7
       (.I0(trunc_ln674_1_fu_342_p1__0[9]),
        .I1(\bits_to_add_fu_102_reg_n_0_[9] ),
        .I2(trunc_ln674_1_fu_342_p1__0[8]),
        .I3(\bits_to_add_fu_102_reg_n_0_[8] ),
        .O(icmp_ln674_fu_332_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry_i_8
       (.I0(trunc_ln674_1_fu_342_p1__0[7]),
        .I1(\bits_to_add_fu_102_reg_n_0_[7] ),
        .I2(trunc_ln674_1_fu_342_p1__0[6]),
        .I3(\bits_to_add_fu_102_reg_n_0_[6] ),
        .O(icmp_ln674_fu_332_p2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_332_p2_carry_i_9
       (.I0(trunc_ln674_1_fu_342_p1__0[5]),
        .I1(\bits_to_add_fu_102_reg_n_0_[5] ),
        .I2(trunc_ln674_1_fu_342_p1__0[4]),
        .I3(\bits_to_add_fu_102_reg_n_0_[4] ),
        .O(icmp_ln674_fu_332_p2_carry_i_9_n_0));
  FDRE \icmp_ln674_reg_885_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(icmp_ln674_fu_332_p2),
        .Q(icmp_ln674_reg_885),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \last_N_size_reg_795[5]_i_2 
       (.I0(shl_ln_fu_180_p3[3]),
        .O(\last_N_size_reg_795[5]_i_2_n_0 ));
  FDRE \last_N_size_reg_795_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[10]),
        .Q(\last_N_size_reg_795_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[11]),
        .Q(\last_N_size_reg_795_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[12]),
        .Q(\last_N_size_reg_795_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[13]),
        .Q(\last_N_size_reg_795_reg_n_0_[13] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_795_reg[13]_i_1 
       (.CI(\last_N_size_reg_795_reg[9]_i_1_n_0 ),
        .CO({\last_N_size_reg_795_reg[13]_i_1_n_0 ,\last_N_size_reg_795_reg[13]_i_1_n_1 ,\last_N_size_reg_795_reg[13]_i_1_n_2 ,\last_N_size_reg_795_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(last_N_size_fu_187_p2[13:10]),
        .S(shl_ln_fu_180_p3[13:10]));
  FDRE \last_N_size_reg_795_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[14]),
        .Q(\last_N_size_reg_795_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[15]),
        .Q(\last_N_size_reg_795_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[16]),
        .Q(\last_N_size_reg_795_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[17]),
        .Q(\last_N_size_reg_795_reg_n_0_[17] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_795_reg[17]_i_1 
       (.CI(\last_N_size_reg_795_reg[13]_i_1_n_0 ),
        .CO({\last_N_size_reg_795_reg[17]_i_1_n_0 ,\last_N_size_reg_795_reg[17]_i_1_n_1 ,\last_N_size_reg_795_reg[17]_i_1_n_2 ,\last_N_size_reg_795_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(last_N_size_fu_187_p2[17:14]),
        .S(shl_ln_fu_180_p3[17:14]));
  FDRE \last_N_size_reg_795_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[18]),
        .Q(\last_N_size_reg_795_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[19]),
        .Q(\last_N_size_reg_795_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[20]),
        .Q(\last_N_size_reg_795_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[21]),
        .Q(\last_N_size_reg_795_reg_n_0_[21] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_795_reg[21]_i_1 
       (.CI(\last_N_size_reg_795_reg[17]_i_1_n_0 ),
        .CO({\last_N_size_reg_795_reg[21]_i_1_n_0 ,\last_N_size_reg_795_reg[21]_i_1_n_1 ,\last_N_size_reg_795_reg[21]_i_1_n_2 ,\last_N_size_reg_795_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(last_N_size_fu_187_p2[21:18]),
        .S(shl_ln_fu_180_p3[21:18]));
  FDRE \last_N_size_reg_795_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[22]),
        .Q(\last_N_size_reg_795_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[23]),
        .Q(\last_N_size_reg_795_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[24]),
        .Q(\last_N_size_reg_795_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[25]),
        .Q(\last_N_size_reg_795_reg_n_0_[25] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_795_reg[25]_i_1 
       (.CI(\last_N_size_reg_795_reg[21]_i_1_n_0 ),
        .CO({\last_N_size_reg_795_reg[25]_i_1_n_0 ,\last_N_size_reg_795_reg[25]_i_1_n_1 ,\last_N_size_reg_795_reg[25]_i_1_n_2 ,\last_N_size_reg_795_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(last_N_size_fu_187_p2[25:22]),
        .S(shl_ln_fu_180_p3[25:22]));
  FDRE \last_N_size_reg_795_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[26]),
        .Q(\last_N_size_reg_795_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[27]),
        .Q(\last_N_size_reg_795_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[28]),
        .Q(\last_N_size_reg_795_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[29]),
        .Q(\last_N_size_reg_795_reg_n_0_[29] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_795_reg[29]_i_1 
       (.CI(\last_N_size_reg_795_reg[25]_i_1_n_0 ),
        .CO({\last_N_size_reg_795_reg[29]_i_1_n_0 ,\last_N_size_reg_795_reg[29]_i_1_n_1 ,\last_N_size_reg_795_reg[29]_i_1_n_2 ,\last_N_size_reg_795_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(last_N_size_fu_187_p2[29:26]),
        .S(shl_ln_fu_180_p3[29:26]));
  FDRE \last_N_size_reg_795_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[30]),
        .Q(\last_N_size_reg_795_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[31]),
        .Q(\last_N_size_reg_795_reg_n_0_[31] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_795_reg[31]_i_1 
       (.CI(\last_N_size_reg_795_reg[29]_i_1_n_0 ),
        .CO({\NLW_last_N_size_reg_795_reg[31]_i_1_CO_UNCONNECTED [3:1],\last_N_size_reg_795_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_last_N_size_reg_795_reg[31]_i_1_O_UNCONNECTED [3:2],last_N_size_fu_187_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_180_p3[31:30]}));
  FDRE \last_N_size_reg_795_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[3]),
        .Q(\last_N_size_reg_795_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[4]),
        .Q(\last_N_size_reg_795_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[5]),
        .Q(\last_N_size_reg_795_reg_n_0_[5] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_795_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\last_N_size_reg_795_reg[5]_i_1_n_0 ,\last_N_size_reg_795_reg[5]_i_1_n_1 ,\last_N_size_reg_795_reg[5]_i_1_n_2 ,\last_N_size_reg_795_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,shl_ln_fu_180_p3[3],1'b0}),
        .O({last_N_size_fu_187_p2[5:3],\NLW_last_N_size_reg_795_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({shl_ln_fu_180_p3[5:4],\last_N_size_reg_795[5]_i_2_n_0 ,1'b0}));
  FDRE \last_N_size_reg_795_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[6]),
        .Q(\last_N_size_reg_795_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[7]),
        .Q(\last_N_size_reg_795_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[8]),
        .Q(\last_N_size_reg_795_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \last_N_size_reg_795_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(last_N_size_fu_187_p2[9]),
        .Q(\last_N_size_reg_795_reg_n_0_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_795_reg[9]_i_1 
       (.CI(\last_N_size_reg_795_reg[5]_i_1_n_0 ),
        .CO({\last_N_size_reg_795_reg[9]_i_1_n_0 ,\last_N_size_reg_795_reg[9]_i_1_n_1 ,\last_N_size_reg_795_reg[9]_i_1_n_2 ,\last_N_size_reg_795_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(last_N_size_fu_187_p2[9:6]),
        .S(shl_ln_fu_180_p3[9:6]));
  FDRE \loop_count_reg_789_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U87_n_31),
        .Q(loop_count_reg_789[0]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U87_n_21),
        .Q(loop_count_reg_789[10]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U87_n_20),
        .Q(loop_count_reg_789[11]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U87_n_19),
        .Q(loop_count_reg_789[12]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U87_n_18),
        .Q(loop_count_reg_789[13]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U87_n_17),
        .Q(loop_count_reg_789[14]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U87_n_16),
        .Q(loop_count_reg_789[15]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [16]),
        .Q(loop_count_reg_789[16]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [17]),
        .Q(loop_count_reg_789[17]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [18]),
        .Q(loop_count_reg_789[18]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [19]),
        .Q(loop_count_reg_789[19]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U87_n_30),
        .Q(loop_count_reg_789[1]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [20]),
        .Q(loop_count_reg_789[20]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [21]),
        .Q(loop_count_reg_789[21]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [22]),
        .Q(loop_count_reg_789[22]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [23]),
        .Q(loop_count_reg_789[23]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [24]),
        .Q(loop_count_reg_789[24]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [25]),
        .Q(loop_count_reg_789[25]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [26]),
        .Q(loop_count_reg_789[26]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [27]),
        .Q(loop_count_reg_789[27]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [28]),
        .Q(loop_count_reg_789[28]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [29]),
        .Q(loop_count_reg_789[29]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U87_n_29),
        .Q(loop_count_reg_789[2]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [30]),
        .Q(loop_count_reg_789[30]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 [31]),
        .Q(loop_count_reg_789[31]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U87_n_28),
        .Q(loop_count_reg_789[3]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U87_n_27),
        .Q(loop_count_reg_789[4]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U87_n_26),
        .Q(loop_count_reg_789[5]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U87_n_25),
        .Q(loop_count_reg_789[6]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U87_n_24),
        .Q(loop_count_reg_789[7]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U87_n_23),
        .Q(loop_count_reg_789[8]),
        .R(1'b0));
  FDRE \loop_count_reg_789_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U87_n_22),
        .Q(loop_count_reg_789[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \lshr_ln414_2_reg_960[15]_i_1 
       (.I0(trunc_ln414_3_reg_906[3]),
        .I1(trunc_ln414_3_reg_906[4]),
        .I2(trunc_ln414_3_reg_906[5]),
        .O(\lshr_ln414_2_reg_960[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \lshr_ln414_2_reg_960[23]_i_1 
       (.I0(trunc_ln414_3_reg_906[4]),
        .I1(trunc_ln414_3_reg_906[5]),
        .O(\lshr_ln414_2_reg_960[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \lshr_ln414_2_reg_960[31]_i_1 
       (.I0(icmp_ln412_reg_855),
        .I1(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I2(icmp_ln416_reg_880),
        .O(lshr_ln414_2_reg_9600));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \lshr_ln414_2_reg_960[31]_i_2 
       (.I0(trunc_ln414_3_reg_906[3]),
        .I1(trunc_ln414_3_reg_906[4]),
        .I2(trunc_ln414_3_reg_906[5]),
        .O(\lshr_ln414_2_reg_960[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \lshr_ln414_2_reg_960[7]_i_1 
       (.I0(trunc_ln414_3_reg_906[5]),
        .O(lshr_ln414_2_fu_556_p2));
  FDRE \lshr_ln414_2_reg_960_reg[15] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln414_2_reg_960[15]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_960[15]),
        .R(1'b0));
  FDRE \lshr_ln414_2_reg_960_reg[23] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln414_2_reg_960[23]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_960[23]),
        .R(1'b0));
  FDRE \lshr_ln414_2_reg_960_reg[31] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln414_2_reg_960[31]_i_2_n_0 ),
        .Q(lshr_ln414_2_reg_960[31]),
        .R(1'b0));
  FDRE \lshr_ln414_2_reg_960_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(lshr_ln414_2_fu_556_p2),
        .Q(lshr_ln414_2_reg_960[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0010)) 
    \lshr_ln674_1_reg_955[7]_i_1 
       (.I0(icmp_ln412_reg_855),
        .I1(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I2(icmp_ln674_reg_885),
        .I3(icmp_ln416_reg_880),
        .O(\lshr_ln674_1_reg_955[7]_i_1_n_0 ));
  FDRE \lshr_ln674_1_reg_955_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln674_1_reg_955_reg[0]_0 ),
        .Q(lshr_ln674_1_reg_955[0]),
        .R(1'b0));
  FDRE \lshr_ln674_1_reg_955_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln674_1_reg_955_reg[1]_0 ),
        .Q(lshr_ln674_1_reg_955[1]),
        .R(\lshr_ln674_1_reg_955[7]_i_1_n_0 ));
  FDRE \lshr_ln674_1_reg_955_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln674_1_reg_955_reg[2]_0 ),
        .Q(lshr_ln674_1_reg_955[2]),
        .R(\lshr_ln674_1_reg_955[7]_i_1_n_0 ));
  FDRE \lshr_ln674_1_reg_955_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln674_1_reg_955_reg[3]_0 ),
        .Q(lshr_ln674_1_reg_955[3]),
        .R(\lshr_ln674_1_reg_955[7]_i_1_n_0 ));
  FDRE \lshr_ln674_1_reg_955_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln674_1_reg_955_reg[4]_0 ),
        .Q(lshr_ln674_1_reg_955[4]),
        .R(\lshr_ln674_1_reg_955[7]_i_1_n_0 ));
  FDRE \lshr_ln674_1_reg_955_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln674_1_reg_955_reg[5]_0 ),
        .Q(lshr_ln674_1_reg_955[5]),
        .R(\lshr_ln674_1_reg_955[7]_i_1_n_0 ));
  FDRE \lshr_ln674_1_reg_955_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln674_1_reg_955_reg[6]_0 ),
        .Q(lshr_ln674_1_reg_955[6]),
        .R(\lshr_ln674_1_reg_955[7]_i_1_n_0 ));
  FDRE \lshr_ln674_1_reg_955_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(\lshr_ln674_1_reg_955_reg[7]_0 ),
        .Q(lshr_ln674_1_reg_955[7]),
        .R(\lshr_ln674_1_reg_955[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr[0]_i_2_n_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h5555595555555555)) 
    \mOutPtr[0]_i_2 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I5(out_mat_data_empty_n),
        .O(\mOutPtr[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \mOutPtr[1]_i_2__1 
       (.I0(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .I1(ap_CS_fsm_state9),
        .I2(strm_full_n),
        .I3(\icmp_ln390_reg_815_reg[0]_0 ),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \mOutPtr[1]_i_2__3 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_0_[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I4(out_mat_data_empty_n),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h00000000FFDFFFFF)) 
    \mOutPtr[1]_i_3__1 
       (.I0(out_mat_data_empty_n),
        .I1(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(internal_empty_n_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_mul_32s_32s_32_2_1 mul_32s_32s_32_2_1_U87
       (.D({\dilation_accel_mul_32s_32s_32_2_1_Multiplier_1_U/p_reg__1 ,mul_32s_32s_32_2_1_U87_n_16,mul_32s_32s_32_2_1_U87_n_17,mul_32s_32s_32_2_1_U87_n_18,mul_32s_32s_32_2_1_U87_n_19,mul_32s_32s_32_2_1_U87_n_20,mul_32s_32s_32_2_1_U87_n_21,mul_32s_32s_32_2_1_U87_n_22,mul_32s_32s_32_2_1_U87_n_23,mul_32s_32s_32_2_1_U87_n_24,mul_32s_32s_32_2_1_U87_n_25,mul_32s_32s_32_2_1_U87_n_26,mul_32s_32s_32_2_1_U87_n_27,mul_32s_32s_32_2_1_U87_n_28,mul_32s_32s_32_2_1_U87_n_29,mul_32s_32s_32_2_1_U87_n_30,mul_32s_32s_32_2_1_U87_n_31}),
        .Q(Q),
        .ap_clk(ap_clk),
        .cols_loc_channel_dout(cols_loc_channel_dout),
        .srcMat_1_c_dout(srcMat_1_c_dout));
  LUT6 #(
    .INIT(64'hAABABBBBAABAAAAA)) 
    \p_Val2_s_fu_98[0]_i_1 
       (.I0(\p_Val2_s_fu_98[0]_i_2_n_0 ),
        .I1(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(lshr_ln674_1_reg_955[0]),
        .I3(sub_ln674_4_reg_950[3]),
        .I4(\p_Val2_s_fu_98[0]_i_3_n_0 ),
        .I5(\p_Val2_s_fu_98[0]_i_4_n_0 ),
        .O(\p_Val2_s_fu_98[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000F0008080)) 
    \p_Val2_s_fu_98[0]_i_2 
       (.I0(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I1(\p_Val2_s_fu_98[0]_i_5_n_0 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(p_Val2_s_fu_98[0]),
        .I4(\p_Val2_s_fu_98[6]_i_6_n_0 ),
        .I5(sub_ln414_1_reg_971[5]),
        .O(\p_Val2_s_fu_98[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_s_fu_98[0]_i_3 
       (.I0(lshr_ln414_2_reg_960[7]),
        .I1(icmp_ln416_reg_880_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[0]_i_4 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[31]),
        .I2(and_ln414_3_reg_944[6]),
        .I3(p_Val2_s_fu_98[0]),
        .O(\p_Val2_s_fu_98[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \p_Val2_s_fu_98[0]_i_5 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I1(tmp_V_reg_933[0]),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I3(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[10]_i_1 
       (.I0(\p_Val2_s_fu_98[14]_i_2_n_0 ),
        .I1(\p_Val2_s_fu_98[10]_i_2_n_0 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(p_Val2_s_fu_98[10]),
        .I4(\p_Val2_s_fu_98[14]_i_4_n_0 ),
        .I5(\p_Val2_s_fu_98[10]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \p_Val2_s_fu_98[10]_i_2 
       (.I0(shl_ln414_2_reg_938[10]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(and_ln414_3_reg_944[14]),
        .I3(p_Val2_s_fu_98[10]),
        .O(\p_Val2_s_fu_98[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h2020F000)) 
    \p_Val2_s_fu_98[10]_i_3 
       (.I0(sub_ln414_reg_966[3]),
        .I1(\p_Val2_s_fu_98[10]_i_4_n_0 ),
        .I2(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I3(\p_Val2_s_fu_98[26]_i_3_n_0 ),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \p_Val2_s_fu_98[10]_i_4 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(sub_ln414_reg_966[5]),
        .I3(tmp_V_reg_933[6]),
        .O(\p_Val2_s_fu_98[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[11]_i_1 
       (.I0(\p_Val2_s_fu_98[14]_i_2_n_0 ),
        .I1(\p_Val2_s_fu_98[11]_i_2_n_0 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(p_Val2_s_fu_98[11]),
        .I4(\p_Val2_s_fu_98[14]_i_4_n_0 ),
        .I5(\p_Val2_s_fu_98[11]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \p_Val2_s_fu_98[11]_i_2 
       (.I0(shl_ln414_2_reg_938[11]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(and_ln414_3_reg_944[14]),
        .I3(p_Val2_s_fu_98[11]),
        .O(\p_Val2_s_fu_98[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h2020F000)) 
    \p_Val2_s_fu_98[11]_i_3 
       (.I0(sub_ln414_reg_966[3]),
        .I1(\p_Val2_s_fu_98[11]_i_4_n_0 ),
        .I2(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I3(\p_Val2_s_fu_98[27]_i_3_n_0 ),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \p_Val2_s_fu_98[11]_i_4 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(sub_ln414_reg_966[5]),
        .I3(tmp_V_reg_933[5]),
        .O(\p_Val2_s_fu_98[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[12]_i_1 
       (.I0(\p_Val2_s_fu_98[14]_i_2_n_0 ),
        .I1(\p_Val2_s_fu_98[12]_i_2_n_0 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(p_Val2_s_fu_98[12]),
        .I4(\p_Val2_s_fu_98[14]_i_4_n_0 ),
        .I5(\p_Val2_s_fu_98[12]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \p_Val2_s_fu_98[12]_i_2 
       (.I0(shl_ln414_2_reg_938[12]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(and_ln414_3_reg_944[14]),
        .I3(p_Val2_s_fu_98[12]),
        .O(\p_Val2_s_fu_98[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    \p_Val2_s_fu_98[12]_i_3 
       (.I0(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I1(sub_ln414_reg_966[3]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I4(\p_Val2_s_fu_98[20]_i_4_n_0 ),
        .O(\p_Val2_s_fu_98[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[13]_i_1 
       (.I0(\p_Val2_s_fu_98[14]_i_2_n_0 ),
        .I1(\p_Val2_s_fu_98[13]_i_2_n_0 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(p_Val2_s_fu_98[13]),
        .I4(\p_Val2_s_fu_98[14]_i_4_n_0 ),
        .I5(\p_Val2_s_fu_98[13]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \p_Val2_s_fu_98[13]_i_2 
       (.I0(shl_ln414_2_reg_938[13]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(and_ln414_3_reg_944[14]),
        .I3(p_Val2_s_fu_98[13]),
        .O(\p_Val2_s_fu_98[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h2020F000)) 
    \p_Val2_s_fu_98[13]_i_3 
       (.I0(sub_ln414_reg_966[3]),
        .I1(\p_Val2_s_fu_98[13]_i_4_n_0 ),
        .I2(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I3(\p_Val2_s_fu_98[29]_i_3_n_0 ),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \p_Val2_s_fu_98[13]_i_4 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(sub_ln414_reg_966[5]),
        .I3(tmp_V_reg_933[3]),
        .O(\p_Val2_s_fu_98[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[14]_i_1 
       (.I0(\p_Val2_s_fu_98[14]_i_2_n_0 ),
        .I1(\p_Val2_s_fu_98[14]_i_3_n_0 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(p_Val2_s_fu_98[14]),
        .I4(\p_Val2_s_fu_98[14]_i_4_n_0 ),
        .I5(\p_Val2_s_fu_98[14]_i_5_n_0 ),
        .O(\p_Val2_s_fu_98[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \p_Val2_s_fu_98[14]_i_2 
       (.I0(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I1(icmp_ln416_reg_880_pp0_iter2_reg),
        .I2(lshr_ln414_2_reg_960[15]),
        .O(\p_Val2_s_fu_98[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \p_Val2_s_fu_98[14]_i_3 
       (.I0(shl_ln414_2_reg_938[14]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(and_ln414_3_reg_944[14]),
        .I3(p_Val2_s_fu_98[14]),
        .O(\p_Val2_s_fu_98[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFECCFFFF)) 
    \p_Val2_s_fu_98[14]_i_4 
       (.I0(sub_ln414_1_reg_971[0]),
        .I1(sub_ln414_1_reg_971[5]),
        .I2(sub_ln414_1_reg_971[3]),
        .I3(sub_ln414_1_reg_971[4]),
        .I4(\p_Val2_s_fu_98[14]_i_6_n_0 ),
        .O(\p_Val2_s_fu_98[14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h2020F000)) 
    \p_Val2_s_fu_98[14]_i_5 
       (.I0(sub_ln414_reg_966[3]),
        .I1(\p_Val2_s_fu_98[14]_i_7_n_0 ),
        .I2(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I3(\p_Val2_s_fu_98[30]_i_4_n_0 ),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00001010000F101F)) 
    \p_Val2_s_fu_98[14]_i_6 
       (.I0(trunc_ln414_1_reg_927_pp0_iter2_reg[3]),
        .I1(trunc_ln414_1_reg_927_pp0_iter2_reg[4]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .I4(trunc_ln414_1_reg_927_pp0_iter2_reg[5]),
        .I5(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .O(\p_Val2_s_fu_98[14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \p_Val2_s_fu_98[14]_i_7 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(sub_ln414_reg_966[5]),
        .I3(tmp_V_reg_933[2]),
        .O(\p_Val2_s_fu_98[14]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFB000B0)) 
    \p_Val2_s_fu_98[15]_i_1 
       (.I0(icmp_ln416_reg_880_pp0_iter2_reg),
        .I1(lshr_ln414_2_reg_960[15]),
        .I2(\p_Val2_s_fu_98[15]_i_2_n_0 ),
        .I3(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(\p_Val2_s_fu_98[15]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \p_Val2_s_fu_98[15]_i_2 
       (.I0(shl_ln414_2_reg_938[15]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(and_ln414_3_reg_944[15]),
        .I3(p_Val2_s_fu_98[15]),
        .O(\p_Val2_s_fu_98[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0702FFFF07020000)) 
    \p_Val2_s_fu_98[15]_i_3 
       (.I0(icmp_ln414_reg_911_pp0_iter2_reg),
        .I1(\p_Val2_s_fu_98[15]_i_4_n_0 ),
        .I2(\p_Val2_s_fu_98[15]_i_5_n_0 ),
        .I3(\p_Val2_s_fu_98[31]_i_7_n_0 ),
        .I4(\p_Val2_s_fu_98[15]_i_6_n_0 ),
        .I5(p_Val2_s_fu_98[15]),
        .O(\p_Val2_s_fu_98[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \p_Val2_s_fu_98[15]_i_4 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(sub_ln414_reg_966[5]),
        .I3(tmp_V_reg_933[1]),
        .O(\p_Val2_s_fu_98[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'hFF3FF535)) 
    \p_Val2_s_fu_98[15]_i_5 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I1(sub_ln414_reg_966[3]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(sub_ln414_reg_966[4]),
        .I4(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .O(\p_Val2_s_fu_98[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h00010505)) 
    \p_Val2_s_fu_98[15]_i_6 
       (.I0(\p_Val2_s_fu_98[15]_i_7_n_0 ),
        .I1(sub_ln414_1_reg_971[0]),
        .I2(sub_ln414_1_reg_971[5]),
        .I3(sub_ln414_1_reg_971[3]),
        .I4(sub_ln414_1_reg_971[4]),
        .O(\p_Val2_s_fu_98[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \p_Val2_s_fu_98[15]_i_7 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I1(trunc_ln414_1_reg_927_pp0_iter2_reg[5]),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .I3(icmp_ln414_reg_911_pp0_iter2_reg),
        .I4(trunc_ln414_1_reg_927_pp0_iter2_reg[4]),
        .O(\p_Val2_s_fu_98[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40554000)) 
    \p_Val2_s_fu_98[16]_i_1 
       (.I0(\p_Val2_s_fu_98[23]_i_2_n_0 ),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[15]),
        .I3(and_ln414_3_reg_944[23]),
        .I4(p_Val2_s_fu_98[16]),
        .I5(\p_Val2_s_fu_98[16]_i_2_n_0 ),
        .O(\p_Val2_s_fu_98[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000200000000)) 
    \p_Val2_s_fu_98[16]_i_2 
       (.I0(\p_Val2_s_fu_98[16]_i_3_n_0 ),
        .I1(\p_Val2_s_fu_98[22]_i_5_n_0 ),
        .I2(sub_ln414_1_reg_971[4]),
        .I3(sub_ln414_1_reg_971[5]),
        .I4(p_Val2_s_fu_98[16]),
        .I5(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .O(\p_Val2_s_fu_98[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80808080000F0000)) 
    \p_Val2_s_fu_98[16]_i_3 
       (.I0(\p_Val2_s_fu_98[31]_i_7_n_0 ),
        .I1(sub_ln414_reg_966[3]),
        .I2(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I3(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I4(\p_Val2_s_fu_98[16]_i_4_n_0 ),
        .I5(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \p_Val2_s_fu_98[16]_i_4 
       (.I0(tmp_V_reg_933[0]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(sub_ln414_reg_966[5]),
        .O(\p_Val2_s_fu_98[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[17]_i_1 
       (.I0(\p_Val2_s_fu_98[23]_i_2_n_0 ),
        .I1(\p_Val2_s_fu_98[17]_i_2_n_0 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(\p_Val2_s_fu_98[17]_i_3_n_0 ),
        .I4(\p_Val2_s_fu_98[22]_i_4_n_0 ),
        .I5(p_Val2_s_fu_98[17]),
        .O(\p_Val2_s_fu_98[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[17]_i_2 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[14]),
        .I2(and_ln414_3_reg_944[23]),
        .I3(p_Val2_s_fu_98[17]),
        .O(\p_Val2_s_fu_98[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00000000100010)) 
    \p_Val2_s_fu_98[17]_i_3 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I1(\p_Val2_s_fu_98[30]_i_6_n_0 ),
        .I2(tmp_V_reg_933[1]),
        .I3(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I4(\p_Val2_s_fu_98[30]_i_4_n_0 ),
        .I5(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[18]_i_1 
       (.I0(\p_Val2_s_fu_98[23]_i_2_n_0 ),
        .I1(\p_Val2_s_fu_98[18]_i_2_n_0 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(\p_Val2_s_fu_98[18]_i_3_n_0 ),
        .I4(\p_Val2_s_fu_98[22]_i_4_n_0 ),
        .I5(p_Val2_s_fu_98[18]),
        .O(\p_Val2_s_fu_98[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[18]_i_2 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[13]),
        .I2(and_ln414_3_reg_944[23]),
        .I3(p_Val2_s_fu_98[18]),
        .O(\p_Val2_s_fu_98[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00000000100010)) 
    \p_Val2_s_fu_98[18]_i_3 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I1(\p_Val2_s_fu_98[30]_i_6_n_0 ),
        .I2(tmp_V_reg_933[2]),
        .I3(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I4(\p_Val2_s_fu_98[29]_i_3_n_0 ),
        .I5(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[19]_i_1 
       (.I0(\p_Val2_s_fu_98[23]_i_2_n_0 ),
        .I1(\p_Val2_s_fu_98[19]_i_2_n_0 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(\p_Val2_s_fu_98[19]_i_3_n_0 ),
        .I4(\p_Val2_s_fu_98[22]_i_4_n_0 ),
        .I5(p_Val2_s_fu_98[19]),
        .O(\p_Val2_s_fu_98[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[19]_i_2 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[12]),
        .I2(and_ln414_3_reg_944[23]),
        .I3(p_Val2_s_fu_98[19]),
        .O(\p_Val2_s_fu_98[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00000000100010)) 
    \p_Val2_s_fu_98[19]_i_3 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I1(\p_Val2_s_fu_98[30]_i_6_n_0 ),
        .I2(tmp_V_reg_933[3]),
        .I3(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I4(\p_Val2_s_fu_98[28]_i_3_n_0 ),
        .I5(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \p_Val2_s_fu_98[1]_i_2 
       (.I0(lshr_ln674_1_reg_955[1]),
        .I1(sub_ln674_4_reg_950[3]),
        .I2(lshr_ln414_2_reg_960[7]),
        .I3(icmp_ln416_reg_880_pp0_iter2_reg),
        .I4(\p_Val2_s_fu_98[1]_i_4_n_0 ),
        .O(\p_Val2_s_fu_98[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \p_Val2_s_fu_98[1]_i_3 
       (.I0(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(\p_Val2_s_fu_98[15]_i_4_n_0 ),
        .I3(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I4(\p_Val2_s_fu_98[6]_i_2_n_0 ),
        .I5(p_Val2_s_fu_98[1]),
        .O(\p_Val2_s_fu_98[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[1]_i_4 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[30]),
        .I2(and_ln414_3_reg_944[6]),
        .I3(p_Val2_s_fu_98[1]),
        .O(\p_Val2_s_fu_98[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[20]_i_1 
       (.I0(\p_Val2_s_fu_98[23]_i_2_n_0 ),
        .I1(\p_Val2_s_fu_98[20]_i_2_n_0 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(\p_Val2_s_fu_98[20]_i_3_n_0 ),
        .I4(\p_Val2_s_fu_98[22]_i_4_n_0 ),
        .I5(p_Val2_s_fu_98[20]),
        .O(\p_Val2_s_fu_98[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[20]_i_2 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[11]),
        .I2(and_ln414_3_reg_944[23]),
        .I3(p_Val2_s_fu_98[20]),
        .O(\p_Val2_s_fu_98[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h00200025)) 
    \p_Val2_s_fu_98[20]_i_3 
       (.I0(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I1(sub_ln414_reg_966[3]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(\p_Val2_s_fu_98[20]_i_4_n_0 ),
        .I4(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .O(\p_Val2_s_fu_98[20]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \p_Val2_s_fu_98[20]_i_4 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(sub_ln414_reg_966[5]),
        .I3(tmp_V_reg_933[4]),
        .O(\p_Val2_s_fu_98[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[21]_i_1 
       (.I0(\p_Val2_s_fu_98[23]_i_2_n_0 ),
        .I1(\p_Val2_s_fu_98[21]_i_2_n_0 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(\p_Val2_s_fu_98[21]_i_3_n_0 ),
        .I4(\p_Val2_s_fu_98[22]_i_4_n_0 ),
        .I5(p_Val2_s_fu_98[21]),
        .O(\p_Val2_s_fu_98[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[21]_i_2 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[10]),
        .I2(and_ln414_3_reg_944[23]),
        .I3(p_Val2_s_fu_98[21]),
        .O(\p_Val2_s_fu_98[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800030000)) 
    \p_Val2_s_fu_98[21]_i_3 
       (.I0(\p_Val2_s_fu_98[26]_i_3_n_0 ),
        .I1(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I3(\p_Val2_s_fu_98[30]_i_6_n_0 ),
        .I4(tmp_V_reg_933[5]),
        .I5(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[22]_i_1 
       (.I0(\p_Val2_s_fu_98[23]_i_2_n_0 ),
        .I1(\p_Val2_s_fu_98[22]_i_2_n_0 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(\p_Val2_s_fu_98[22]_i_3_n_0 ),
        .I4(\p_Val2_s_fu_98[22]_i_4_n_0 ),
        .I5(p_Val2_s_fu_98[22]),
        .O(\p_Val2_s_fu_98[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[22]_i_2 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[9]),
        .I2(and_ln414_3_reg_944[23]),
        .I3(p_Val2_s_fu_98[22]),
        .O(\p_Val2_s_fu_98[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800030000)) 
    \p_Val2_s_fu_98[22]_i_3 
       (.I0(\p_Val2_s_fu_98[25]_i_3_n_0 ),
        .I1(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I3(\p_Val2_s_fu_98[30]_i_6_n_0 ),
        .I4(tmp_V_reg_933[6]),
        .I5(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000103)) 
    \p_Val2_s_fu_98[22]_i_4 
       (.I0(sub_ln414_1_reg_971[0]),
        .I1(sub_ln414_1_reg_971[5]),
        .I2(sub_ln414_1_reg_971[4]),
        .I3(sub_ln414_1_reg_971[3]),
        .I4(\p_Val2_s_fu_98[22]_i_5_n_0 ),
        .O(\p_Val2_s_fu_98[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFAFFFACCFA00)) 
    \p_Val2_s_fu_98[22]_i_5 
       (.I0(trunc_ln414_1_reg_927_pp0_iter2_reg[4]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .I2(trunc_ln414_1_reg_927_pp0_iter2_reg[5]),
        .I3(icmp_ln414_reg_911_pp0_iter2_reg),
        .I4(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I5(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .O(\p_Val2_s_fu_98[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[23]_i_1 
       (.I0(\p_Val2_s_fu_98[23]_i_2_n_0 ),
        .I1(\p_Val2_s_fu_98[23]_i_3_n_0 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(p_Val2_s_fu_98[23]),
        .I4(\p_Val2_s_fu_98[23]_i_4_n_0 ),
        .I5(\p_Val2_s_fu_98[23]_i_5_n_0 ),
        .O(\p_Val2_s_fu_98[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \p_Val2_s_fu_98[23]_i_2 
       (.I0(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I1(icmp_ln416_reg_880_pp0_iter2_reg),
        .I2(lshr_ln414_2_reg_960[23]),
        .O(\p_Val2_s_fu_98[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[23]_i_3 
       (.I0(shl_ln414_2_reg_938[8]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[23]),
        .I3(and_ln414_3_reg_944[23]),
        .I4(p_Val2_s_fu_98[23]),
        .O(\p_Val2_s_fu_98[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFC)) 
    \p_Val2_s_fu_98[23]_i_4 
       (.I0(sub_ln414_1_reg_971[0]),
        .I1(sub_ln414_1_reg_971[5]),
        .I2(sub_ln414_1_reg_971[4]),
        .I3(sub_ln414_1_reg_971[3]),
        .I4(\p_Val2_s_fu_98[23]_i_6_n_0 ),
        .I5(\p_Val2_s_fu_98[23]_i_7_n_0 ),
        .O(\p_Val2_s_fu_98[23]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h110F1100)) 
    \p_Val2_s_fu_98[23]_i_5 
       (.I0(\p_Val2_s_fu_98[23]_i_8_n_0 ),
        .I1(sub_ln414_reg_966[4]),
        .I2(\p_Val2_s_fu_98[23]_i_9_n_0 ),
        .I3(icmp_ln414_reg_911_pp0_iter2_reg),
        .I4(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .O(\p_Val2_s_fu_98[23]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'hAAC000C0)) 
    \p_Val2_s_fu_98[23]_i_6 
       (.I0(trunc_ln414_1_reg_927_pp0_iter2_reg[3]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .I3(icmp_ln414_reg_911_pp0_iter2_reg),
        .I4(trunc_ln414_1_reg_927_pp0_iter2_reg[4]),
        .O(\p_Val2_s_fu_98[23]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_fu_98[23]_i_7 
       (.I0(trunc_ln414_1_reg_927_pp0_iter2_reg[5]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .O(\p_Val2_s_fu_98[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDD0FDDFF)) 
    \p_Val2_s_fu_98[23]_i_8 
       (.I0(tmp_V_reg_933[1]),
        .I1(sub_ln414_reg_966[3]),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I3(icmp_ln414_reg_911_pp0_iter2_reg),
        .I4(tmp_V_reg_933[0]),
        .I5(\p_Val2_s_fu_98[30]_i_6_n_0 ),
        .O(\p_Val2_s_fu_98[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBBAFFFAFBB)) 
    \p_Val2_s_fu_98[23]_i_9 
       (.I0(\p_Val2_s_fu_98[30]_i_6_n_0 ),
        .I1(tmp_V_reg_933[7]),
        .I2(tmp_V_reg_933[0]),
        .I3(icmp_ln414_reg_911_pp0_iter2_reg),
        .I4(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I5(sub_ln414_reg_966[3]),
        .O(\p_Val2_s_fu_98[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'hFFB000B0)) 
    \p_Val2_s_fu_98[24]_i_1 
       (.I0(icmp_ln416_reg_880_pp0_iter2_reg),
        .I1(lshr_ln414_2_reg_960[31]),
        .I2(\p_Val2_s_fu_98[24]_i_2_n_0 ),
        .I3(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(\p_Val2_s_fu_98[24]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[24]_i_2 
       (.I0(shl_ln414_2_reg_938[7]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[24]),
        .I3(and_ln414_3_reg_944[31]),
        .I4(p_Val2_s_fu_98[24]),
        .O(\p_Val2_s_fu_98[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEEEEE02222222)) 
    \p_Val2_s_fu_98[24]_i_3 
       (.I0(\p_Val2_s_fu_98[24]_i_4_n_0 ),
        .I1(\p_Val2_s_fu_98[24]_i_5_n_0 ),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(trunc_ln414_1_reg_927_pp0_iter2_reg[3]),
        .I4(trunc_ln414_1_reg_927_pp0_iter2_reg[4]),
        .I5(p_Val2_s_fu_98[24]),
        .O(\p_Val2_s_fu_98[24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h110F1100)) 
    \p_Val2_s_fu_98[24]_i_4 
       (.I0(\p_Val2_s_fu_98[23]_i_9_n_0 ),
        .I1(sub_ln414_reg_966[4]),
        .I2(\p_Val2_s_fu_98[23]_i_8_n_0 ),
        .I3(icmp_ln414_reg_911_pp0_iter2_reg),
        .I4(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .O(\p_Val2_s_fu_98[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE2)) 
    \p_Val2_s_fu_98[24]_i_5 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(trunc_ln414_1_reg_927_pp0_iter2_reg[5]),
        .I3(sub_ln414_1_reg_971[4]),
        .I4(sub_ln414_1_reg_971[5]),
        .I5(sub_ln414_1_reg_971[3]),
        .O(\p_Val2_s_fu_98[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAAAAAAAA)) 
    \p_Val2_s_fu_98[25]_i_1 
       (.I0(\p_Val2_s_fu_98[25]_i_2_n_0 ),
        .I1(p_Val2_s_fu_98[25]),
        .I2(\p_Val2_s_fu_98[30]_i_3_n_0 ),
        .I3(\p_Val2_s_fu_98[25]_i_3_n_0 ),
        .I4(\p_Val2_s_fu_98[30]_i_5_n_0 ),
        .I5(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .O(\p_Val2_s_fu_98[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \p_Val2_s_fu_98[25]_i_2 
       (.I0(p_Val2_s_fu_98[25]),
        .I1(and_ln414_3_reg_944[31]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[25]),
        .I4(\p_Val2_s_fu_98[31]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h020202020F000000)) 
    \p_Val2_s_fu_98[25]_i_3 
       (.I0(tmp_V_reg_933[2]),
        .I1(sub_ln414_reg_966[3]),
        .I2(\p_Val2_s_fu_98[30]_i_6_n_0 ),
        .I3(tmp_V_reg_933[1]),
        .I4(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I5(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEAEAAAEAAAEAA)) 
    \p_Val2_s_fu_98[26]_i_1 
       (.I0(\p_Val2_s_fu_98[26]_i_2_n_0 ),
        .I1(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(\p_Val2_s_fu_98[30]_i_3_n_0 ),
        .I3(p_Val2_s_fu_98[26]),
        .I4(\p_Val2_s_fu_98[26]_i_3_n_0 ),
        .I5(\p_Val2_s_fu_98[30]_i_5_n_0 ),
        .O(\p_Val2_s_fu_98[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \p_Val2_s_fu_98[26]_i_2 
       (.I0(p_Val2_s_fu_98[26]),
        .I1(and_ln414_3_reg_944[31]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[26]),
        .I4(\p_Val2_s_fu_98[31]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000008080F000808)) 
    \p_Val2_s_fu_98[26]_i_3 
       (.I0(tmp_V_reg_933[2]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I2(\p_Val2_s_fu_98[30]_i_6_n_0 ),
        .I3(tmp_V_reg_933[3]),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .I5(sub_ln414_reg_966[3]),
        .O(\p_Val2_s_fu_98[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAAAAAAAA)) 
    \p_Val2_s_fu_98[27]_i_1 
       (.I0(\p_Val2_s_fu_98[27]_i_2_n_0 ),
        .I1(p_Val2_s_fu_98[27]),
        .I2(\p_Val2_s_fu_98[30]_i_3_n_0 ),
        .I3(\p_Val2_s_fu_98[27]_i_3_n_0 ),
        .I4(\p_Val2_s_fu_98[30]_i_5_n_0 ),
        .I5(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .O(\p_Val2_s_fu_98[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \p_Val2_s_fu_98[27]_i_2 
       (.I0(p_Val2_s_fu_98[27]),
        .I1(and_ln414_3_reg_944[31]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[27]),
        .I4(\p_Val2_s_fu_98[31]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000008080F000808)) 
    \p_Val2_s_fu_98[27]_i_3 
       (.I0(tmp_V_reg_933[3]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I2(\p_Val2_s_fu_98[30]_i_6_n_0 ),
        .I3(tmp_V_reg_933[4]),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .I5(sub_ln414_reg_966[3]),
        .O(\p_Val2_s_fu_98[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAAAAAAAA)) 
    \p_Val2_s_fu_98[28]_i_1 
       (.I0(\p_Val2_s_fu_98[28]_i_2_n_0 ),
        .I1(p_Val2_s_fu_98[28]),
        .I2(\p_Val2_s_fu_98[30]_i_3_n_0 ),
        .I3(\p_Val2_s_fu_98[28]_i_3_n_0 ),
        .I4(\p_Val2_s_fu_98[30]_i_5_n_0 ),
        .I5(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .O(\p_Val2_s_fu_98[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \p_Val2_s_fu_98[28]_i_2 
       (.I0(p_Val2_s_fu_98[28]),
        .I1(and_ln414_3_reg_944[31]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[28]),
        .I4(\p_Val2_s_fu_98[31]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000008080F000808)) 
    \p_Val2_s_fu_98[28]_i_3 
       (.I0(tmp_V_reg_933[4]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I2(\p_Val2_s_fu_98[30]_i_6_n_0 ),
        .I3(tmp_V_reg_933[5]),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .I5(sub_ln414_reg_966[3]),
        .O(\p_Val2_s_fu_98[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEAEAAAEAAAEAA)) 
    \p_Val2_s_fu_98[29]_i_1 
       (.I0(\p_Val2_s_fu_98[29]_i_2_n_0 ),
        .I1(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(\p_Val2_s_fu_98[30]_i_3_n_0 ),
        .I3(p_Val2_s_fu_98[29]),
        .I4(\p_Val2_s_fu_98[29]_i_3_n_0 ),
        .I5(\p_Val2_s_fu_98[30]_i_5_n_0 ),
        .O(\p_Val2_s_fu_98[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \p_Val2_s_fu_98[29]_i_2 
       (.I0(p_Val2_s_fu_98[29]),
        .I1(and_ln414_3_reg_944[31]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[29]),
        .I4(\p_Val2_s_fu_98[31]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000008080F000808)) 
    \p_Val2_s_fu_98[29]_i_3 
       (.I0(tmp_V_reg_933[5]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I2(\p_Val2_s_fu_98[30]_i_6_n_0 ),
        .I3(tmp_V_reg_933[6]),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .I5(sub_ln414_reg_966[3]),
        .O(\p_Val2_s_fu_98[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF02FF00000200)) 
    \p_Val2_s_fu_98[2]_i_2 
       (.I0(lshr_ln674_1_reg_955[2]),
        .I1(sub_ln674_4_reg_950[1]),
        .I2(sub_ln674_4_reg_950[3]),
        .I3(lshr_ln414_2_reg_960[7]),
        .I4(icmp_ln416_reg_880_pp0_iter2_reg),
        .I5(\p_Val2_s_fu_98[2]_i_4_n_0 ),
        .O(\p_Val2_s_fu_98[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \p_Val2_s_fu_98[2]_i_3 
       (.I0(\p_Val2_s_fu_98[2]_i_5_n_0 ),
        .I1(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I2(\p_Val2_s_fu_98[29]_i_3_n_0 ),
        .I3(\p_Val2_s_fu_98[2]_i_6_n_0 ),
        .I4(\p_Val2_s_fu_98[6]_i_2_n_0 ),
        .I5(p_Val2_s_fu_98[2]),
        .O(\p_Val2_s_fu_98[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[2]_i_4 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[29]),
        .I2(and_ln414_3_reg_944[6]),
        .I3(p_Val2_s_fu_98[2]),
        .O(\p_Val2_s_fu_98[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \p_Val2_s_fu_98[2]_i_5 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(tmp_V_reg_933[2]),
        .O(\p_Val2_s_fu_98[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_s_fu_98[2]_i_6 
       (.I0(icmp_ln414_reg_911_pp0_iter2_reg),
        .I1(sub_ln414_reg_966[4]),
        .O(\p_Val2_s_fu_98[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAAAAAAAA)) 
    \p_Val2_s_fu_98[30]_i_1 
       (.I0(\p_Val2_s_fu_98[30]_i_2_n_0 ),
        .I1(p_Val2_s_fu_98[30]),
        .I2(\p_Val2_s_fu_98[30]_i_3_n_0 ),
        .I3(\p_Val2_s_fu_98[30]_i_4_n_0 ),
        .I4(\p_Val2_s_fu_98[30]_i_5_n_0 ),
        .I5(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .O(\p_Val2_s_fu_98[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \p_Val2_s_fu_98[30]_i_2 
       (.I0(p_Val2_s_fu_98[30]),
        .I1(and_ln414_3_reg_944[31]),
        .I2(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I3(shl_ln414_2_reg_938[30]),
        .I4(\p_Val2_s_fu_98[31]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \p_Val2_s_fu_98[30]_i_3 
       (.I0(\p_Val2_s_fu_98[31]_i_6_n_0 ),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(trunc_ln414_1_reg_927_pp0_iter2_reg[3]),
        .I3(trunc_ln414_1_reg_927_pp0_iter2_reg[4]),
        .O(\p_Val2_s_fu_98[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008F80808)) 
    \p_Val2_s_fu_98[30]_i_4 
       (.I0(tmp_V_reg_933[6]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(sub_ln414_reg_966[3]),
        .I4(tmp_V_reg_933[7]),
        .I5(\p_Val2_s_fu_98[30]_i_6_n_0 ),
        .O(\p_Val2_s_fu_98[30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_Val2_s_fu_98[30]_i_5 
       (.I0(\p_Val2_s_fu_98[31]_i_6_n_0 ),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_fu_98[30]_i_6 
       (.I0(sub_ln414_reg_966[5]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .O(\p_Val2_s_fu_98[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A800A8A8)) 
    \p_Val2_s_fu_98[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter3_reg_n_0),
        .I1(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(strm_full_n),
        .I3(\icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(out_mat_data_empty_n),
        .O(p_15_in));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[31]_i_2 
       (.I0(\p_Val2_s_fu_98[31]_i_3_n_0 ),
        .I1(\p_Val2_s_fu_98[31]_i_4_n_0 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(\p_Val2_s_fu_98[31]_i_5_n_0 ),
        .I4(\p_Val2_s_fu_98[31]_i_6_n_0 ),
        .I5(p_Val2_s_fu_98[31]),
        .O(\p_Val2_s_fu_98[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \p_Val2_s_fu_98[31]_i_3 
       (.I0(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I1(icmp_ln416_reg_880_pp0_iter2_reg),
        .I2(lshr_ln414_2_reg_960[31]),
        .O(\p_Val2_s_fu_98[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \p_Val2_s_fu_98[31]_i_4 
       (.I0(shl_ln414_2_reg_938[31]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(and_ln414_3_reg_944[31]),
        .I3(p_Val2_s_fu_98[31]),
        .O(\p_Val2_s_fu_98[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \p_Val2_s_fu_98[31]_i_5 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I3(\p_Val2_s_fu_98[31]_i_7_n_0 ),
        .O(\p_Val2_s_fu_98[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000010101)) 
    \p_Val2_s_fu_98[31]_i_6 
       (.I0(sub_ln414_1_reg_971[0]),
        .I1(sub_ln414_1_reg_971[3]),
        .I2(\p_Val2_s_fu_98[31]_i_8_n_0 ),
        .I3(trunc_ln414_1_reg_927_pp0_iter2_reg[5]),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .I5(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .O(\p_Val2_s_fu_98[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h003088B8)) 
    \p_Val2_s_fu_98[31]_i_7 
       (.I0(tmp_V_reg_933[0]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(tmp_V_reg_933[7]),
        .I3(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I4(sub_ln414_reg_966[5]),
        .O(\p_Val2_s_fu_98[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_s_fu_98[31]_i_8 
       (.I0(sub_ln414_1_reg_971[4]),
        .I1(sub_ln414_1_reg_971[5]),
        .O(\p_Val2_s_fu_98[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF02FF00000200)) 
    \p_Val2_s_fu_98[3]_i_2 
       (.I0(lshr_ln674_1_reg_955[3]),
        .I1(sub_ln674_4_reg_950[1]),
        .I2(sub_ln674_4_reg_950[3]),
        .I3(lshr_ln414_2_reg_960[7]),
        .I4(icmp_ln416_reg_880_pp0_iter2_reg),
        .I5(\p_Val2_s_fu_98[3]_i_4_n_0 ),
        .O(\p_Val2_s_fu_98[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \p_Val2_s_fu_98[3]_i_3 
       (.I0(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(\p_Val2_s_fu_98[13]_i_4_n_0 ),
        .I3(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I4(\p_Val2_s_fu_98[6]_i_2_n_0 ),
        .I5(p_Val2_s_fu_98[3]),
        .O(\p_Val2_s_fu_98[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[3]_i_4 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[28]),
        .I2(and_ln414_3_reg_944[6]),
        .I3(p_Val2_s_fu_98[3]),
        .O(\p_Val2_s_fu_98[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF02FF00000200)) 
    \p_Val2_s_fu_98[4]_i_2 
       (.I0(lshr_ln674_1_reg_955[4]),
        .I1(sub_ln674_4_reg_950[1]),
        .I2(sub_ln674_4_reg_950[3]),
        .I3(lshr_ln414_2_reg_960[7]),
        .I4(icmp_ln416_reg_880_pp0_iter2_reg),
        .I5(\p_Val2_s_fu_98[4]_i_4_n_0 ),
        .O(\p_Val2_s_fu_98[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \p_Val2_s_fu_98[4]_i_3 
       (.I0(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(\p_Val2_s_fu_98[20]_i_4_n_0 ),
        .I3(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I4(\p_Val2_s_fu_98[6]_i_2_n_0 ),
        .I5(p_Val2_s_fu_98[4]),
        .O(\p_Val2_s_fu_98[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[4]_i_4 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[27]),
        .I2(and_ln414_3_reg_944[6]),
        .I3(p_Val2_s_fu_98[4]),
        .O(\p_Val2_s_fu_98[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF02FF00000200)) 
    \p_Val2_s_fu_98[5]_i_2 
       (.I0(lshr_ln674_1_reg_955[5]),
        .I1(sub_ln674_4_reg_950[1]),
        .I2(sub_ln674_4_reg_950[3]),
        .I3(lshr_ln414_2_reg_960[7]),
        .I4(icmp_ln416_reg_880_pp0_iter2_reg),
        .I5(\p_Val2_s_fu_98[5]_i_4_n_0 ),
        .O(\p_Val2_s_fu_98[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \p_Val2_s_fu_98[5]_i_3 
       (.I0(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(\p_Val2_s_fu_98[11]_i_4_n_0 ),
        .I3(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I4(\p_Val2_s_fu_98[6]_i_2_n_0 ),
        .I5(p_Val2_s_fu_98[5]),
        .O(\p_Val2_s_fu_98[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[5]_i_4 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[26]),
        .I2(and_ln414_3_reg_944[6]),
        .I3(p_Val2_s_fu_98[5]),
        .O(\p_Val2_s_fu_98[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE444FFFFE4440000)) 
    \p_Val2_s_fu_98[6]_i_1 
       (.I0(\p_Val2_s_fu_98[6]_i_2_n_0 ),
        .I1(p_Val2_s_fu_98[6]),
        .I2(\p_Val2_s_fu_98[6]_i_3_n_0 ),
        .I3(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I4(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I5(\p_Val2_s_fu_98[6]_i_5_n_0 ),
        .O(\p_Val2_s_fu_98[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00001333)) 
    \p_Val2_s_fu_98[6]_i_2 
       (.I0(sub_ln414_1_reg_971[0]),
        .I1(sub_ln414_1_reg_971[5]),
        .I2(sub_ln414_1_reg_971[4]),
        .I3(sub_ln414_1_reg_971[3]),
        .I4(\p_Val2_s_fu_98[6]_i_6_n_0 ),
        .O(\p_Val2_s_fu_98[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \p_Val2_s_fu_98[6]_i_3 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(tmp_V_reg_933[6]),
        .O(\p_Val2_s_fu_98[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \p_Val2_s_fu_98[6]_i_4 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .I1(sub_ln414_reg_966[4]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF02FF00000200)) 
    \p_Val2_s_fu_98[6]_i_5 
       (.I0(lshr_ln674_1_reg_955[6]),
        .I1(sub_ln674_4_reg_950[1]),
        .I2(sub_ln674_4_reg_950[3]),
        .I3(lshr_ln414_2_reg_960[7]),
        .I4(icmp_ln416_reg_880_pp0_iter2_reg),
        .I5(\p_Val2_s_fu_98[6]_i_7_n_0 ),
        .O(\p_Val2_s_fu_98[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \p_Val2_s_fu_98[6]_i_6 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .I3(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .O(\p_Val2_s_fu_98[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \p_Val2_s_fu_98[6]_i_7 
       (.I0(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I1(shl_ln414_2_reg_938[25]),
        .I2(and_ln414_3_reg_944[6]),
        .I3(p_Val2_s_fu_98[6]),
        .O(\p_Val2_s_fu_98[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF02FF00000200)) 
    \p_Val2_s_fu_98[7]_i_2 
       (.I0(lshr_ln674_1_reg_955[7]),
        .I1(sub_ln674_4_reg_950[1]),
        .I2(sub_ln674_4_reg_950[3]),
        .I3(lshr_ln414_2_reg_960[7]),
        .I4(icmp_ln416_reg_880_pp0_iter2_reg),
        .I5(\p_Val2_s_fu_98[7]_i_4_n_0 ),
        .O(\p_Val2_s_fu_98[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88BB8B8B88888B8B)) 
    \p_Val2_s_fu_98[7]_i_3 
       (.I0(p_Val2_s_fu_98[7]),
        .I1(\p_Val2_s_fu_98[7]_i_5_n_0 ),
        .I2(\p_Val2_s_fu_98[7]_i_6_n_0 ),
        .I3(\p_Val2_s_fu_98[23]_i_8_n_0 ),
        .I4(icmp_ln414_reg_911_pp0_iter2_reg),
        .I5(sub_ln414_reg_966[4]),
        .O(\p_Val2_s_fu_98[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[7]_i_4 
       (.I0(shl_ln414_2_reg_938[24]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[7]),
        .I3(and_ln414_3_reg_944[7]),
        .I4(p_Val2_s_fu_98[7]),
        .O(\p_Val2_s_fu_98[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD5FF55)) 
    \p_Val2_s_fu_98[7]_i_5 
       (.I0(\p_Val2_s_fu_98[14]_i_6_n_0 ),
        .I1(sub_ln414_1_reg_971[3]),
        .I2(sub_ln414_1_reg_971[4]),
        .I3(sub_ln414_1_reg_971[5]),
        .I4(sub_ln414_1_reg_971[0]),
        .I5(\p_Val2_s_fu_98[9]_i_6_n_0 ),
        .O(\p_Val2_s_fu_98[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAFFFFFCFAFCF)) 
    \p_Val2_s_fu_98[7]_i_6 
       (.I0(sub_ln414_reg_966[3]),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I2(\p_Val2_s_fu_98[31]_i_7_n_0 ),
        .I3(icmp_ln414_reg_911_pp0_iter2_reg),
        .I4(sub_ln414_reg_966[4]),
        .I5(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .O(\p_Val2_s_fu_98[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'hFFB000B0)) 
    \p_Val2_s_fu_98[8]_i_1 
       (.I0(icmp_ln416_reg_880_pp0_iter2_reg),
        .I1(lshr_ln414_2_reg_960[15]),
        .I2(\p_Val2_s_fu_98[8]_i_2_n_0 ),
        .I3(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(\p_Val2_s_fu_98[8]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[8]_i_2 
       (.I0(shl_ln414_2_reg_938[23]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(shl_ln414_2_reg_938[8]),
        .I3(and_ln414_3_reg_944[14]),
        .I4(p_Val2_s_fu_98[8]),
        .O(\p_Val2_s_fu_98[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFBB00080088)) 
    \p_Val2_s_fu_98[8]_i_3 
       (.I0(\p_Val2_s_fu_98[8]_i_4_n_0 ),
        .I1(\p_Val2_s_fu_98[14]_i_6_n_0 ),
        .I2(sub_ln414_1_reg_971[3]),
        .I3(sub_ln414_1_reg_971[5]),
        .I4(sub_ln414_1_reg_971[4]),
        .I5(p_Val2_s_fu_98[8]),
        .O(\p_Val2_s_fu_98[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h0101F101)) 
    \p_Val2_s_fu_98[8]_i_4 
       (.I0(\p_Val2_s_fu_98[23]_i_8_n_0 ),
        .I1(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .I3(sub_ln414_reg_966[4]),
        .I4(\p_Val2_s_fu_98[23]_i_9_n_0 ),
        .O(\p_Val2_s_fu_98[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \p_Val2_s_fu_98[9]_i_1 
       (.I0(\p_Val2_s_fu_98[14]_i_2_n_0 ),
        .I1(\p_Val2_s_fu_98[9]_i_2_n_0 ),
        .I2(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(p_Val2_s_fu_98[9]),
        .I4(\p_Val2_s_fu_98[14]_i_4_n_0 ),
        .I5(\p_Val2_s_fu_98[9]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \p_Val2_s_fu_98[9]_i_2 
       (.I0(shl_ln414_2_reg_938[9]),
        .I1(icmp_ln414_1_reg_864_pp0_iter2_reg),
        .I2(and_ln414_3_reg_944[14]),
        .I3(p_Val2_s_fu_98[9]),
        .O(\p_Val2_s_fu_98[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h004400440404FFFF)) 
    \p_Val2_s_fu_98[9]_i_3 
       (.I0(\p_Val2_s_fu_98[9]_i_4_n_0 ),
        .I1(tmp_V_reg_933[7]),
        .I2(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .I3(sub_ln414_reg_966[5]),
        .I4(\p_Val2_s_fu_98[9]_i_5_n_0 ),
        .I5(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \p_Val2_s_fu_98[9]_i_4 
       (.I0(sub_ln414_reg_966[4]),
        .I1(sub_ln414_reg_966[3]),
        .I2(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF55FF7FFF7FFF7F)) 
    \p_Val2_s_fu_98[9]_i_5 
       (.I0(\p_Val2_s_fu_98[6]_i_4_n_0 ),
        .I1(\p_Val2_s_fu_98[9]_i_6_n_0 ),
        .I2(tmp_V_reg_933[1]),
        .I3(\p_Val2_s_fu_98[30]_i_6_n_0 ),
        .I4(\p_Val2_s_fu_98[9]_i_7_n_0 ),
        .I5(tmp_V_reg_933[2]),
        .O(\p_Val2_s_fu_98[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_s_fu_98[9]_i_6 
       (.I0(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .I1(icmp_ln414_reg_911_pp0_iter2_reg),
        .O(\p_Val2_s_fu_98[9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_s_fu_98[9]_i_7 
       (.I0(icmp_ln414_reg_911_pp0_iter2_reg),
        .I1(sub_ln414_reg_966[3]),
        .O(\p_Val2_s_fu_98[9]_i_7_n_0 ));
  FDRE \p_Val2_s_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[0]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[0]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[10]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[10]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[11]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[11]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[12]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[12]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[13]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[13]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[14]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[14]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[15]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[15]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[16]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[16]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[17]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[17]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[18]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[18]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[19]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[19]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98_reg[1]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[1]),
        .R(1'b0));
  MUXF7 \p_Val2_s_fu_98_reg[1]_i_1 
       (.I0(\p_Val2_s_fu_98[1]_i_2_n_0 ),
        .I1(\p_Val2_s_fu_98[1]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98_reg[1]_i_1_n_0 ),
        .S(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ));
  FDRE \p_Val2_s_fu_98_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[20]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[20]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[21]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[21]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[22]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[22]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[23]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[23]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[24]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[24]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[25]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[25]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[26]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[26]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[27]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[27]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[28]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[28]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[29]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[29]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98_reg[2]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[2]),
        .R(1'b0));
  MUXF7 \p_Val2_s_fu_98_reg[2]_i_1 
       (.I0(\p_Val2_s_fu_98[2]_i_2_n_0 ),
        .I1(\p_Val2_s_fu_98[2]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98_reg[2]_i_1_n_0 ),
        .S(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ));
  FDRE \p_Val2_s_fu_98_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[30]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[30]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[31]_i_2_n_0 ),
        .Q(p_Val2_s_fu_98[31]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98_reg[3]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[3]),
        .R(1'b0));
  MUXF7 \p_Val2_s_fu_98_reg[3]_i_1 
       (.I0(\p_Val2_s_fu_98[3]_i_2_n_0 ),
        .I1(\p_Val2_s_fu_98[3]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98_reg[3]_i_1_n_0 ),
        .S(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ));
  FDRE \p_Val2_s_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98_reg[4]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[4]),
        .R(1'b0));
  MUXF7 \p_Val2_s_fu_98_reg[4]_i_1 
       (.I0(\p_Val2_s_fu_98[4]_i_2_n_0 ),
        .I1(\p_Val2_s_fu_98[4]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98_reg[4]_i_1_n_0 ),
        .S(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ));
  FDRE \p_Val2_s_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98_reg[5]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[5]),
        .R(1'b0));
  MUXF7 \p_Val2_s_fu_98_reg[5]_i_1 
       (.I0(\p_Val2_s_fu_98[5]_i_2_n_0 ),
        .I1(\p_Val2_s_fu_98[5]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98_reg[5]_i_1_n_0 ),
        .S(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ));
  FDRE \p_Val2_s_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[6]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[6]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98_reg[7]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[7]),
        .R(1'b0));
  MUXF7 \p_Val2_s_fu_98_reg[7]_i_1 
       (.I0(\p_Val2_s_fu_98[7]_i_2_n_0 ),
        .I1(\p_Val2_s_fu_98[7]_i_3_n_0 ),
        .O(\p_Val2_s_fu_98_reg[7]_i_1_n_0 ),
        .S(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ));
  FDRE \p_Val2_s_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[8]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[8]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\p_Val2_s_fu_98[9]_i_1_n_0 ),
        .Q(p_Val2_s_fu_98[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0808000003000000)) 
    \shl_ln414_2_reg_938[10]_i_1 
       (.I0(D[3]),
        .I1(trunc_ln414_2_reg_872),
        .I2(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I3(D[2]),
        .I4(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[10]));
  LUT6 #(
    .INIT(64'h0000880000003000)) 
    \shl_ln414_2_reg_938[11]_i_1 
       (.I0(D[4]),
        .I1(trunc_ln414_2_reg_872),
        .I2(D[3]),
        .I3(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I4(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[11]));
  LUT6 #(
    .INIT(64'h0808000003000000)) 
    \shl_ln414_2_reg_938[12]_i_1 
       (.I0(D[5]),
        .I1(trunc_ln414_2_reg_872),
        .I2(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I3(D[4]),
        .I4(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[12]));
  LUT6 #(
    .INIT(64'h0000880000003000)) 
    \shl_ln414_2_reg_938[13]_i_1 
       (.I0(D[6]),
        .I1(trunc_ln414_2_reg_872),
        .I2(D[5]),
        .I3(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I4(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[13]));
  LUT6 #(
    .INIT(64'h0808000003000000)) 
    \shl_ln414_2_reg_938[14]_i_1 
       (.I0(D[7]),
        .I1(trunc_ln414_2_reg_872),
        .I2(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I3(D[6]),
        .I4(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[14]));
  LUT6 #(
    .INIT(64'h0000300000008800)) 
    \shl_ln414_2_reg_938[24]_i_1 
       (.I0(D[0]),
        .I1(trunc_ln414_2_reg_872),
        .I2(D[1]),
        .I3(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I4(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[24]));
  LUT6 #(
    .INIT(64'h0300000008080000)) 
    \shl_ln414_2_reg_938[25]_i_1 
       (.I0(D[1]),
        .I1(trunc_ln414_2_reg_872),
        .I2(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I3(D[2]),
        .I4(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[25]));
  LUT6 #(
    .INIT(64'h0000300000008800)) 
    \shl_ln414_2_reg_938[26]_i_1 
       (.I0(D[2]),
        .I1(trunc_ln414_2_reg_872),
        .I2(D[3]),
        .I3(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I4(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[26]));
  LUT6 #(
    .INIT(64'h0300000008080000)) 
    \shl_ln414_2_reg_938[27]_i_1 
       (.I0(D[3]),
        .I1(trunc_ln414_2_reg_872),
        .I2(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I3(D[4]),
        .I4(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[27]));
  LUT6 #(
    .INIT(64'h0000300000008800)) 
    \shl_ln414_2_reg_938[28]_i_1 
       (.I0(D[4]),
        .I1(trunc_ln414_2_reg_872),
        .I2(D[5]),
        .I3(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I4(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[28]));
  LUT6 #(
    .INIT(64'h0300000008080000)) 
    \shl_ln414_2_reg_938[29]_i_1 
       (.I0(D[5]),
        .I1(trunc_ln414_2_reg_872),
        .I2(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I3(D[6]),
        .I4(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[29]));
  LUT6 #(
    .INIT(64'h0000300000008800)) 
    \shl_ln414_2_reg_938[30]_i_1 
       (.I0(D[6]),
        .I1(trunc_ln414_2_reg_872),
        .I2(D[7]),
        .I3(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I4(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[30]));
  LUT6 #(
    .INIT(64'h4440040000000000)) 
    \shl_ln414_2_reg_938[31]_i_1 
       (.I0(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .I1(\shl_ln414_2_reg_938[31]_i_2_n_0 ),
        .I2(shiftReg_addr),
        .I3(\shl_ln414_2_reg_938_reg[31]_1 [1]),
        .I4(\shl_ln414_2_reg_938_reg[31]_2 [1]),
        .I5(trunc_ln414_2_reg_872),
        .O(shl_ln414_2_fu_464_p2[31]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \shl_ln414_2_reg_938[31]_i_2 
       (.I0(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I1(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .O(\shl_ln414_2_reg_938[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8880080000000000)) 
    \shl_ln414_2_reg_938[7]_i_1 
       (.I0(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .I1(\shl_ln414_2_reg_938[31]_i_2_n_0 ),
        .I2(shiftReg_addr),
        .I3(\shl_ln414_2_reg_938_reg[31]_1 [0]),
        .I4(\shl_ln414_2_reg_938_reg[31]_2 [0]),
        .I5(trunc_ln414_2_reg_872),
        .O(shl_ln414_2_fu_464_p2[7]));
  LUT6 #(
    .INIT(64'h0000880000003000)) 
    \shl_ln414_2_reg_938[8]_i_1 
       (.I0(D[1]),
        .I1(trunc_ln414_2_reg_872),
        .I2(D[0]),
        .I3(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I4(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[8]));
  LUT6 #(
    .INIT(64'h0000880000003000)) 
    \shl_ln414_2_reg_938[9]_i_1 
       (.I0(D[2]),
        .I1(trunc_ln414_2_reg_872),
        .I2(D[1]),
        .I3(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .I4(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .I5(\icmp_ln414_1_reg_864_reg[0]_0 ),
        .O(shl_ln414_2_fu_464_p2[9]));
  FDRE \shl_ln414_2_reg_938_reg[10] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[10]),
        .Q(shl_ln414_2_reg_938[10]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[11] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[11]),
        .Q(shl_ln414_2_reg_938[11]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[12] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[12]),
        .Q(shl_ln414_2_reg_938[12]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[13] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[13]),
        .Q(shl_ln414_2_reg_938[13]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[14] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[14]),
        .Q(shl_ln414_2_reg_938[14]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[15] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(\shl_ln414_2_reg_938_reg[15]_0 ),
        .Q(shl_ln414_2_reg_938[15]),
        .R(\and_ln414_3_reg_944[15]_i_1_n_0 ));
  FDRE \shl_ln414_2_reg_938_reg[23] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(\shl_ln414_2_reg_938_reg[23]_0 ),
        .Q(shl_ln414_2_reg_938[23]),
        .R(\and_ln414_3_reg_944[15]_i_1_n_0 ));
  FDRE \shl_ln414_2_reg_938_reg[24] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[24]),
        .Q(shl_ln414_2_reg_938[24]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[25] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[25]),
        .Q(shl_ln414_2_reg_938[25]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[26] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[26]),
        .Q(shl_ln414_2_reg_938[26]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[27] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[27]),
        .Q(shl_ln414_2_reg_938[27]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[28] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[28]),
        .Q(shl_ln414_2_reg_938[28]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[29] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[29]),
        .Q(shl_ln414_2_reg_938[29]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[30] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[30]),
        .Q(shl_ln414_2_reg_938[30]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[31] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[31]),
        .Q(shl_ln414_2_reg_938[31]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[7] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[7]),
        .Q(shl_ln414_2_reg_938[7]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[8] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[8]),
        .Q(shl_ln414_2_reg_938[8]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_938_reg[9] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9440),
        .D(shl_ln414_2_fu_464_p2[9]),
        .Q(shl_ln414_2_reg_938[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_205_p2_carry
       (.CI(1'b0),
        .CO({sub13_i_i_fu_205_p2_carry_n_0,sub13_i_i_fu_205_p2_carry_n_1,sub13_i_i_fu_205_p2_carry_n_2,sub13_i_i_fu_205_p2_carry_n_3}),
        .CYINIT(cols_loc_channel_dout[0]),
        .DI(DI),
        .O(sub13_i_i_fu_205_p2[4:1]),
        .S(\sub13_i_i_reg_810_reg[4]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_205_p2_carry__0
       (.CI(sub13_i_i_fu_205_p2_carry_n_0),
        .CO({sub13_i_i_fu_205_p2_carry__0_n_0,sub13_i_i_fu_205_p2_carry__0_n_1,sub13_i_i_fu_205_p2_carry__0_n_2,sub13_i_i_fu_205_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\sub13_i_i_reg_810_reg[8]_0 ),
        .O(sub13_i_i_fu_205_p2[8:5]),
        .S(\sub13_i_i_reg_810_reg[8]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_205_p2_carry__1
       (.CI(sub13_i_i_fu_205_p2_carry__0_n_0),
        .CO({sub13_i_i_fu_205_p2_carry__1_n_0,sub13_i_i_fu_205_p2_carry__1_n_1,sub13_i_i_fu_205_p2_carry__1_n_2,sub13_i_i_fu_205_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\sub13_i_i_reg_810_reg[12]_0 ),
        .O(sub13_i_i_fu_205_p2[12:9]),
        .S(\sub13_i_i_reg_810_reg[12]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_205_p2_carry__2
       (.CI(sub13_i_i_fu_205_p2_carry__1_n_0),
        .CO({sub13_i_i_fu_205_p2_carry__2_n_0,sub13_i_i_fu_205_p2_carry__2_n_1,sub13_i_i_fu_205_p2_carry__2_n_2,sub13_i_i_fu_205_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\sub13_i_i_reg_810_reg[16]_0 ),
        .O(sub13_i_i_fu_205_p2[16:13]),
        .S(\sub13_i_i_reg_810_reg[16]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_205_p2_carry__3
       (.CI(sub13_i_i_fu_205_p2_carry__2_n_0),
        .CO({sub13_i_i_fu_205_p2_carry__3_n_0,sub13_i_i_fu_205_p2_carry__3_n_1,sub13_i_i_fu_205_p2_carry__3_n_2,sub13_i_i_fu_205_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\sub13_i_i_reg_810_reg[20]_0 ),
        .O(sub13_i_i_fu_205_p2[20:17]),
        .S(\sub13_i_i_reg_810_reg[20]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_205_p2_carry__4
       (.CI(sub13_i_i_fu_205_p2_carry__3_n_0),
        .CO({sub13_i_i_fu_205_p2_carry__4_n_0,sub13_i_i_fu_205_p2_carry__4_n_1,sub13_i_i_fu_205_p2_carry__4_n_2,sub13_i_i_fu_205_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(\sub13_i_i_reg_810_reg[24]_0 ),
        .O(sub13_i_i_fu_205_p2[24:21]),
        .S(\sub13_i_i_reg_810_reg[24]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_205_p2_carry__5
       (.CI(sub13_i_i_fu_205_p2_carry__4_n_0),
        .CO({sub13_i_i_fu_205_p2_carry__5_n_0,sub13_i_i_fu_205_p2_carry__5_n_1,sub13_i_i_fu_205_p2_carry__5_n_2,sub13_i_i_fu_205_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(\sub13_i_i_reg_810_reg[28]_0 ),
        .O(sub13_i_i_fu_205_p2[28:25]),
        .S(\sub13_i_i_reg_810_reg[28]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_205_p2_carry__6
       (.CI(sub13_i_i_fu_205_p2_carry__5_n_0),
        .CO({NLW_sub13_i_i_fu_205_p2_carry__6_CO_UNCONNECTED[3:2],sub13_i_i_fu_205_p2_carry__6_n_2,sub13_i_i_fu_205_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sub13_i_i_reg_810_reg[31]_0 }),
        .O({NLW_sub13_i_i_fu_205_p2_carry__6_O_UNCONNECTED[3],sub13_i_i_fu_205_p2[31:29]}),
        .S({1'b0,\sub13_i_i_reg_810_reg[31]_1 }));
  FDRE \sub13_i_i_reg_810_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\sub13_i_i_reg_810_reg[0]_0 ),
        .Q(sub13_i_i_reg_810[0]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[10]),
        .Q(sub13_i_i_reg_810[10]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[11]),
        .Q(sub13_i_i_reg_810[11]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[12]),
        .Q(sub13_i_i_reg_810[12]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[13]),
        .Q(sub13_i_i_reg_810[13]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[14]),
        .Q(sub13_i_i_reg_810[14]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[15]),
        .Q(sub13_i_i_reg_810[15]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[16]),
        .Q(sub13_i_i_reg_810[16]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[17]),
        .Q(sub13_i_i_reg_810[17]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[18]),
        .Q(sub13_i_i_reg_810[18]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[19]),
        .Q(sub13_i_i_reg_810[19]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[1]),
        .Q(sub13_i_i_reg_810[1]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[20]),
        .Q(sub13_i_i_reg_810[20]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[21]),
        .Q(sub13_i_i_reg_810[21]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[22]),
        .Q(sub13_i_i_reg_810[22]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[23]),
        .Q(sub13_i_i_reg_810[23]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[24]),
        .Q(sub13_i_i_reg_810[24]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[25]),
        .Q(sub13_i_i_reg_810[25]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[26]),
        .Q(sub13_i_i_reg_810[26]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[27]),
        .Q(sub13_i_i_reg_810[27]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[28]),
        .Q(sub13_i_i_reg_810[28]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[29]),
        .Q(sub13_i_i_reg_810[29]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[2]),
        .Q(sub13_i_i_reg_810[2]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[30]),
        .Q(sub13_i_i_reg_810[30]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[31]),
        .Q(sub13_i_i_reg_810[31]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[3]),
        .Q(sub13_i_i_reg_810[3]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[4]),
        .Q(sub13_i_i_reg_810[4]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[5]),
        .Q(sub13_i_i_reg_810[5]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[6]),
        .Q(sub13_i_i_reg_810[6]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[7]),
        .Q(sub13_i_i_reg_810[7]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[8]),
        .Q(sub13_i_i_reg_810[8]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_810_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub13_i_i_fu_205_p2[9]),
        .Q(sub13_i_i_reg_810[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry
       (.CI(1'b0),
        .CO({sub_ln378_fu_175_p2_carry_n_0,sub_ln378_fu_175_p2_carry_n_1,sub_ln378_fu_175_p2_carry_n_2,sub_ln378_fu_175_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(\cols_reg_773_reg[28]_0 [3:0]),
        .O(sub_ln378_fu_175_p2[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__0
       (.CI(sub_ln378_fu_175_p2_carry_n_0),
        .CO({sub_ln378_fu_175_p2_carry__0_n_0,sub_ln378_fu_175_p2_carry__0_n_1,sub_ln378_fu_175_p2_carry__0_n_2,sub_ln378_fu_175_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\cols_reg_773_reg[28]_0 [7:4]),
        .O(sub_ln378_fu_175_p2[7:4]),
        .S(\sub_ln378_reg_784_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__1
       (.CI(sub_ln378_fu_175_p2_carry__0_n_0),
        .CO({sub_ln378_fu_175_p2_carry__1_n_0,sub_ln378_fu_175_p2_carry__1_n_1,sub_ln378_fu_175_p2_carry__1_n_2,sub_ln378_fu_175_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\cols_reg_773_reg[28]_0 [11:8]),
        .O(sub_ln378_fu_175_p2[11:8]),
        .S(\sub_ln378_reg_784_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__2
       (.CI(sub_ln378_fu_175_p2_carry__1_n_0),
        .CO({sub_ln378_fu_175_p2_carry__2_n_0,sub_ln378_fu_175_p2_carry__2_n_1,sub_ln378_fu_175_p2_carry__2_n_2,sub_ln378_fu_175_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\cols_reg_773_reg[28]_0 [15:12]),
        .O(sub_ln378_fu_175_p2[15:12]),
        .S(\sub_ln378_reg_784_reg[15]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__3
       (.CI(sub_ln378_fu_175_p2_carry__2_n_0),
        .CO({sub_ln378_fu_175_p2_carry__3_n_0,sub_ln378_fu_175_p2_carry__3_n_1,sub_ln378_fu_175_p2_carry__3_n_2,sub_ln378_fu_175_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\cols_reg_773_reg[28]_0 [19:16]),
        .O(sub_ln378_fu_175_p2[19:16]),
        .S(\sub_ln378_reg_784_reg[19]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__4
       (.CI(sub_ln378_fu_175_p2_carry__3_n_0),
        .CO({sub_ln378_fu_175_p2_carry__4_n_0,sub_ln378_fu_175_p2_carry__4_n_1,sub_ln378_fu_175_p2_carry__4_n_2,sub_ln378_fu_175_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(\cols_reg_773_reg[28]_0 [23:20]),
        .O(sub_ln378_fu_175_p2[23:20]),
        .S(\sub_ln378_reg_784_reg[23]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__5
       (.CI(sub_ln378_fu_175_p2_carry__4_n_0),
        .CO({sub_ln378_fu_175_p2_carry__5_n_0,sub_ln378_fu_175_p2_carry__5_n_1,sub_ln378_fu_175_p2_carry__5_n_2,sub_ln378_fu_175_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(\cols_reg_773_reg[28]_0 [27:24]),
        .O(sub_ln378_fu_175_p2[27:24]),
        .S(\sub_ln378_reg_784_reg[27]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__6
       (.CI(sub_ln378_fu_175_p2_carry__5_n_0),
        .CO(NLW_sub_ln378_fu_175_p2_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln378_fu_175_p2_carry__6_O_UNCONNECTED[3:1],sub_ln378_fu_175_p2[28]}),
        .S({1'b0,1'b0,1'b0,\sub_ln378_reg_784_reg[28]_0 }));
  FDRE \sub_ln378_reg_784_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[0]),
        .Q(shl_ln_fu_180_p3[3]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[10]),
        .Q(shl_ln_fu_180_p3[13]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[11]),
        .Q(shl_ln_fu_180_p3[14]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[12]),
        .Q(shl_ln_fu_180_p3[15]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[13]),
        .Q(shl_ln_fu_180_p3[16]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[14]),
        .Q(shl_ln_fu_180_p3[17]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[15]),
        .Q(shl_ln_fu_180_p3[18]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[16]),
        .Q(shl_ln_fu_180_p3[19]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[17]),
        .Q(shl_ln_fu_180_p3[20]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[18]),
        .Q(shl_ln_fu_180_p3[21]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[19]),
        .Q(shl_ln_fu_180_p3[22]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[1]),
        .Q(shl_ln_fu_180_p3[4]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[20]),
        .Q(shl_ln_fu_180_p3[23]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[21]),
        .Q(shl_ln_fu_180_p3[24]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[22]),
        .Q(shl_ln_fu_180_p3[25]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[23]),
        .Q(shl_ln_fu_180_p3[26]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[24]),
        .Q(shl_ln_fu_180_p3[27]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[25]),
        .Q(shl_ln_fu_180_p3[28]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[26]),
        .Q(shl_ln_fu_180_p3[29]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[27]),
        .Q(shl_ln_fu_180_p3[30]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[28]),
        .Q(shl_ln_fu_180_p3[31]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[2]),
        .Q(shl_ln_fu_180_p3[5]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[3]),
        .Q(shl_ln_fu_180_p3[6]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[4]),
        .Q(shl_ln_fu_180_p3[7]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[5]),
        .Q(shl_ln_fu_180_p3[8]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[6]),
        .Q(shl_ln_fu_180_p3[9]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[7]),
        .Q(shl_ln_fu_180_p3[10]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[8]),
        .Q(shl_ln_fu_180_p3[11]),
        .R(1'b0));
  FDRE \sub_ln378_reg_784_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[9]),
        .Q(shl_ln_fu_180_p3[12]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h47)) 
    \sub_ln414_1_reg_971[3]_i_1 
       (.I0(trunc_ln414_reg_919[3]),
        .I1(icmp_ln414_reg_911),
        .I2(trunc_ln414_1_reg_927[3]),
        .O(\sub_ln414_1_reg_971[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \sub_ln414_1_reg_971[4]_i_1 
       (.I0(trunc_ln414_reg_919[4]),
        .I1(icmp_ln414_reg_911),
        .I2(trunc_ln414_1_reg_927[4]),
        .O(\sub_ln414_1_reg_971[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln414_1_reg_971[5]_i_1 
       (.I0(icmp_ln412_reg_855),
        .I1(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .O(sub_ln414_1_reg_9710));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln414_1_reg_971[5]_i_2 
       (.I0(trunc_ln414_reg_919[5]),
        .I1(icmp_ln414_reg_911),
        .I2(trunc_ln414_1_reg_927[5]),
        .O(select_ln414_fu_567_p3));
  FDRE \sub_ln414_1_reg_971_reg[0] 
       (.C(ap_clk),
        .CE(sub_ln414_1_reg_9710),
        .D(icmp_ln414_reg_911),
        .Q(sub_ln414_1_reg_971[0]),
        .R(1'b0));
  FDRE \sub_ln414_1_reg_971_reg[3] 
       (.C(ap_clk),
        .CE(sub_ln414_1_reg_9710),
        .D(\sub_ln414_1_reg_971[3]_i_1_n_0 ),
        .Q(sub_ln414_1_reg_971[3]),
        .R(1'b0));
  FDRE \sub_ln414_1_reg_971_reg[4] 
       (.C(ap_clk),
        .CE(sub_ln414_1_reg_9710),
        .D(\sub_ln414_1_reg_971[4]_i_1_n_0 ),
        .Q(sub_ln414_1_reg_971[4]),
        .R(1'b0));
  FDRE \sub_ln414_1_reg_971_reg[5] 
       (.C(ap_clk),
        .CE(sub_ln414_1_reg_9710),
        .D(select_ln414_fu_567_p3),
        .Q(sub_ln414_1_reg_971[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF7FF0400)) 
    \sub_ln414_reg_966[3]_i_1 
       (.I0(trunc_ln414_reg_919[3]),
        .I1(icmp_ln414_reg_911),
        .I2(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I3(icmp_ln412_reg_855),
        .I4(sub_ln414_reg_966[3]),
        .O(\sub_ln414_reg_966[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF7FF0400)) 
    \sub_ln414_reg_966[4]_i_1 
       (.I0(trunc_ln414_reg_919[4]),
        .I1(icmp_ln414_reg_911),
        .I2(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I3(icmp_ln412_reg_855),
        .I4(sub_ln414_reg_966[4]),
        .O(\sub_ln414_reg_966[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \sub_ln414_reg_966[5]_i_1 
       (.I0(trunc_ln414_reg_919[5]),
        .I1(icmp_ln414_reg_911),
        .I2(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .I3(icmp_ln412_reg_855),
        .I4(sub_ln414_reg_966[5]),
        .O(\sub_ln414_reg_966[5]_i_1_n_0 ));
  FDRE \sub_ln414_reg_966_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln414_reg_966[3]_i_1_n_0 ),
        .Q(sub_ln414_reg_966[3]),
        .R(1'b0));
  FDRE \sub_ln414_reg_966_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln414_reg_966[4]_i_1_n_0 ),
        .Q(sub_ln414_reg_966[4]),
        .R(1'b0));
  FDRE \sub_ln414_reg_966_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln414_reg_966[5]_i_1_n_0 ),
        .Q(sub_ln414_reg_966[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln674_4_reg_950[3]_i_1 
       (.I0(icmp_ln674_reg_885),
        .I1(trunc_ln674_1_reg_900),
        .I2(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .O(sub_ln674_4_fu_531_p2));
  FDRE \sub_ln674_4_reg_950_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(icmp_ln674_reg_885),
        .Q(sub_ln674_4_reg_950[1]),
        .R(1'b0));
  FDRE \sub_ln674_4_reg_950_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9600),
        .D(sub_ln674_4_fu_531_p2),
        .Q(sub_ln674_4_reg_950[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0B0B0B0B0B000B0B)) 
    \tmp_V_reg_933[7]_i_1 
       (.I0(out_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln390_1_reg_839_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(strm_full_n),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(\icmp_ln412_reg_855_pp0_iter2_reg_reg_n_0_[0] ),
        .O(p_20_in));
  FDRE \tmp_V_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(D[0]),
        .Q(tmp_V_reg_933[0]),
        .R(1'b0));
  FDRE \tmp_V_reg_933_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(D[1]),
        .Q(tmp_V_reg_933[1]),
        .R(1'b0));
  FDRE \tmp_V_reg_933_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(D[2]),
        .Q(tmp_V_reg_933[2]),
        .R(1'b0));
  FDRE \tmp_V_reg_933_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(D[3]),
        .Q(tmp_V_reg_933[3]),
        .R(1'b0));
  FDRE \tmp_V_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(D[4]),
        .Q(tmp_V_reg_933[4]),
        .R(1'b0));
  FDRE \tmp_V_reg_933_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(D[5]),
        .Q(tmp_V_reg_933[5]),
        .R(1'b0));
  FDRE \tmp_V_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(D[6]),
        .Q(tmp_V_reg_933[6]),
        .R(1'b0));
  FDRE \tmp_V_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(D[7]),
        .Q(tmp_V_reg_933[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \trunc_ln414_1_reg_927[3]_i_1 
       (.I0(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_805_reg[0]),
        .I2(\bits_to_add_fu_102_reg_n_0_[3] ),
        .O(\trunc_ln414_1_reg_927[3]_i_1_n_0 ));
  FDRE \trunc_ln414_1_reg_927_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_1_reg_927[3]),
        .Q(trunc_ln414_1_reg_927_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_927_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_1_reg_927[4]),
        .Q(trunc_ln414_1_reg_927_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_927_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_1_reg_927[5]),
        .Q(trunc_ln414_1_reg_927_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_927_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln414_reg_9110),
        .D(\trunc_ln414_1_reg_927[3]_i_1_n_0 ),
        .Q(trunc_ln414_1_reg_927[3]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_927_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln414_reg_9110),
        .D(add_ln421_fu_367_p2_carry_n_6),
        .Q(trunc_ln414_1_reg_927[4]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_927_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln414_reg_9110),
        .D(add_ln421_fu_367_p2_carry_n_5),
        .Q(trunc_ln414_1_reg_927[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln414_2_reg_872[5]_i_2 
       (.I0(\bits_to_add_fu_102_reg_n_0_[3] ),
        .O(\trunc_ln414_2_reg_872[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln414_2_reg_872[5]_i_3 
       (.I0(\bits_to_add_fu_102_reg_n_0_[5] ),
        .O(\trunc_ln414_2_reg_872[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln414_2_reg_872[5]_i_4 
       (.I0(\bits_to_add_fu_102_reg_n_0_[7] ),
        .O(\trunc_ln414_2_reg_872[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln414_2_reg_872[5]_i_5 
       (.I0(\bits_to_add_fu_102_reg_n_0_[6] ),
        .O(\trunc_ln414_2_reg_872[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln414_2_reg_872[5]_i_6 
       (.I0(\bits_to_add_fu_102_reg_n_0_[4] ),
        .O(\trunc_ln414_2_reg_872[5]_i_6_n_0 ));
  FDRE \trunc_ln414_2_reg_872_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(\bits_to_add_fu_102_reg_n_0_[3] ),
        .Q(\trunc_ln414_2_reg_872_reg[3]_0 ),
        .R(1'b0));
  FDRE \trunc_ln414_2_reg_872_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(\trunc_ln414_2_reg_872_reg[5]_i_1_n_7 ),
        .Q(trunc_ln414_2_reg_872),
        .R(1'b0));
  FDRE \trunc_ln414_2_reg_872_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(\trunc_ln414_2_reg_872_reg[5]_i_1_n_6 ),
        .Q(\trunc_ln414_2_reg_872_reg[5]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \trunc_ln414_2_reg_872_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln414_2_reg_872_reg[5]_i_1_n_0 ,\trunc_ln414_2_reg_872_reg[5]_i_1_n_1 ,\trunc_ln414_2_reg_872_reg[5]_i_1_n_2 ,\trunc_ln414_2_reg_872_reg[5]_i_1_n_3 }),
        .CYINIT(\trunc_ln414_2_reg_872[5]_i_2_n_0 ),
        .DI({1'b0,1'b0,\trunc_ln414_2_reg_872[5]_i_3_n_0 ,1'b0}),
        .O({\trunc_ln414_2_reg_872_reg[5]_i_1_n_4 ,\trunc_ln414_2_reg_872_reg[5]_i_1_n_5 ,\trunc_ln414_2_reg_872_reg[5]_i_1_n_6 ,\trunc_ln414_2_reg_872_reg[5]_i_1_n_7 }),
        .S({\trunc_ln414_2_reg_872[5]_i_4_n_0 ,\trunc_ln414_2_reg_872[5]_i_5_n_0 ,\bits_to_add_fu_102_reg_n_0_[5] ,\trunc_ln414_2_reg_872[5]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \trunc_ln414_3_reg_906[3]_i_1 
       (.I0(\last_N_size_reg_795_reg_n_0_[3] ),
        .I1(\icmp_ln398_reg_843_reg[0]_rep_n_0 ),
        .I2(\bits_to_add_fu_102_reg_n_0_[3] ),
        .O(\trunc_ln414_3_reg_906[3]_i_1_n_0 ));
  FDRE \trunc_ln414_3_reg_906_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(\trunc_ln414_3_reg_906[3]_i_1_n_0 ),
        .Q(trunc_ln414_3_reg_906[3]),
        .R(1'b0));
  FDRE \trunc_ln414_3_reg_906_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(trunc_ln414_3_fu_346_p1[4]),
        .Q(trunc_ln414_3_reg_906[4]),
        .R(1'b0));
  FDRE \trunc_ln414_3_reg_906_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(trunc_ln414_3_fu_346_p1[5]),
        .Q(trunc_ln414_3_reg_906[5]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_919_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_919[3]),
        .Q(trunc_ln414_reg_919_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_919_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_919[4]),
        .Q(trunc_ln414_reg_919_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_919_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_919[5]),
        .Q(trunc_ln414_reg_919_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_919_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln414_reg_9110),
        .D(\bits_to_add_fu_102_reg_n_0_[3] ),
        .Q(trunc_ln414_reg_919[3]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_919_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln414_reg_9110),
        .D(\trunc_ln414_2_reg_872_reg[5]_i_1_n_7 ),
        .Q(trunc_ln414_reg_919[4]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_919_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln414_reg_9110),
        .D(\trunc_ln414_2_reg_872_reg[5]_i_1_n_6 ),
        .Q(trunc_ln414_reg_919[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln674_1_reg_900[3]_i_1 
       (.I0(icmp_ln398_reg_843),
        .I1(\last_N_size_reg_795_reg_n_0_[3] ),
        .O(trunc_ln674_1_fu_342_p1));
  FDRE \trunc_ln674_1_reg_900_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln414_1_reg_8640),
        .D(trunc_ln674_1_fu_342_p1),
        .Q(trunc_ln674_1_reg_900),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s
   (\cmp_i_i115_i_reg_1170_reg[0]_0 ,
    dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read,
    buf_V_0_address1142_out__0,
    buf_V_1_address11__0,
    D,
    dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready,
    \max_V_7_reg_1271_reg[7]_0 ,
    \ap_CS_fsm_reg[9]_0 ,
    E,
    \icmp_ln882_reg_1221_pp3_iter6_reg_reg[0]__0_0 ,
    ap_clk,
    DIADI,
    ram_reg,
    ram_reg_0,
    ap_rst_n_inv,
    Q,
    ap_rst_n,
    grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_ap_start_reg,
    icmp_ln878_fu_608_p2_carry__0_0,
    \SRL_SIG_reg[1][0] ,
    in_mat_data_empty_n,
    out_mat_data_full_n,
    \ap_CS_fsm_reg[0]_0 ,
    \tobool_i_i_1_2_reg_1146_reg[0]_0 ,
    \tobool_i_i_reg_1121_reg[0]_0 ,
    \tobool_i_i_160_reg_1126_reg[0]_0 ,
    \tobool_i_i_269_reg_1131_reg[0]_0 ,
    \tobool_i_i_1_reg_1136_reg[0]_0 ,
    \tobool_i_i_1_1_reg_1141_reg[0]_0 ,
    \tobool_i_i_2_reg_1151_reg[0]_0 ,
    \tobool_i_i_2_1_reg_1156_reg[0]_0 ,
    \tobool_i_i_2_2_reg_1161_reg[0]_0 ,
    in_mat_data_dout);
  output \cmp_i_i115_i_reg_1170_reg[0]_0 ;
  output dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read;
  output buf_V_0_address1142_out__0;
  output buf_V_1_address11__0;
  output [1:0]D;
  output dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready;
  output [7:0]\max_V_7_reg_1271_reg[7]_0 ;
  output \ap_CS_fsm_reg[9]_0 ;
  output [0:0]E;
  output \icmp_ln882_reg_1221_pp3_iter6_reg_reg[0]__0_0 ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg;
  input [7:0]ram_reg_0;
  input ap_rst_n_inv;
  input [15:0]Q;
  input ap_rst_n;
  input grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_ap_start_reg;
  input [15:0]icmp_ln878_fu_608_p2_carry__0_0;
  input [2:0]\SRL_SIG_reg[1][0] ;
  input in_mat_data_empty_n;
  input out_mat_data_full_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input [7:0]\tobool_i_i_1_2_reg_1146_reg[0]_0 ;
  input [7:0]\tobool_i_i_reg_1121_reg[0]_0 ;
  input [7:0]\tobool_i_i_160_reg_1126_reg[0]_0 ;
  input [7:0]\tobool_i_i_269_reg_1131_reg[0]_0 ;
  input [7:0]\tobool_i_i_1_reg_1136_reg[0]_0 ;
  input [7:0]\tobool_i_i_1_1_reg_1141_reg[0]_0 ;
  input [7:0]\tobool_i_i_2_reg_1151_reg[0]_0 ;
  input [7:0]\tobool_i_i_2_1_reg_1156_reg[0]_0 ;
  input [7:0]\tobool_i_i_2_2_reg_1161_reg[0]_0 ;
  input [7:0]in_mat_data_dout;

  wire [1:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [15:0]Q;
  wire [2:0]\SRL_SIG_reg[1][0] ;
  wire [13:0]add_ln1616_fu_647_p2;
  wire [13:0]add_ln1616_reg_1112;
  wire \add_ln1616_reg_1112_reg[12]_i_1_n_0 ;
  wire \add_ln1616_reg_1112_reg[12]_i_1_n_1 ;
  wire \add_ln1616_reg_1112_reg[12]_i_1_n_2 ;
  wire \add_ln1616_reg_1112_reg[12]_i_1_n_3 ;
  wire \add_ln1616_reg_1112_reg[4]_i_1_n_0 ;
  wire \add_ln1616_reg_1112_reg[4]_i_1_n_1 ;
  wire \add_ln1616_reg_1112_reg[4]_i_1_n_2 ;
  wire \add_ln1616_reg_1112_reg[4]_i_1_n_3 ;
  wire \add_ln1616_reg_1112_reg[8]_i_1_n_0 ;
  wire \add_ln1616_reg_1112_reg[8]_i_1_n_1 ;
  wire \add_ln1616_reg_1112_reg[8]_i_1_n_2 ;
  wire \add_ln1616_reg_1112_reg[8]_i_1_n_3 ;
  wire \add_ln691_reg_1090[0]_i_1_n_0 ;
  wire \add_ln691_reg_1090[0]_i_3_n_0 ;
  wire \add_ln691_reg_1090[0]_i_4_n_0 ;
  wire \add_ln691_reg_1090[0]_i_5_n_0 ;
  wire \add_ln691_reg_1090[0]_i_6_n_0 ;
  wire \add_ln691_reg_1090[12]_i_2_n_0 ;
  wire \add_ln691_reg_1090[4]_i_2_n_0 ;
  wire \add_ln691_reg_1090[4]_i_3_n_0 ;
  wire \add_ln691_reg_1090[4]_i_4_n_0 ;
  wire \add_ln691_reg_1090[4]_i_5_n_0 ;
  wire \add_ln691_reg_1090[8]_i_2_n_0 ;
  wire \add_ln691_reg_1090[8]_i_3_n_0 ;
  wire \add_ln691_reg_1090[8]_i_4_n_0 ;
  wire \add_ln691_reg_1090[8]_i_5_n_0 ;
  wire [12:0]add_ln691_reg_1090_reg;
  wire \add_ln691_reg_1090_reg[0]_i_2_n_0 ;
  wire \add_ln691_reg_1090_reg[0]_i_2_n_1 ;
  wire \add_ln691_reg_1090_reg[0]_i_2_n_2 ;
  wire \add_ln691_reg_1090_reg[0]_i_2_n_3 ;
  wire \add_ln691_reg_1090_reg[0]_i_2_n_4 ;
  wire \add_ln691_reg_1090_reg[0]_i_2_n_5 ;
  wire \add_ln691_reg_1090_reg[0]_i_2_n_6 ;
  wire \add_ln691_reg_1090_reg[0]_i_2_n_7 ;
  wire \add_ln691_reg_1090_reg[12]_i_1_n_7 ;
  wire \add_ln691_reg_1090_reg[4]_i_1_n_0 ;
  wire \add_ln691_reg_1090_reg[4]_i_1_n_1 ;
  wire \add_ln691_reg_1090_reg[4]_i_1_n_2 ;
  wire \add_ln691_reg_1090_reg[4]_i_1_n_3 ;
  wire \add_ln691_reg_1090_reg[4]_i_1_n_4 ;
  wire \add_ln691_reg_1090_reg[4]_i_1_n_5 ;
  wire \add_ln691_reg_1090_reg[4]_i_1_n_6 ;
  wire \add_ln691_reg_1090_reg[4]_i_1_n_7 ;
  wire \add_ln691_reg_1090_reg[8]_i_1_n_0 ;
  wire \add_ln691_reg_1090_reg[8]_i_1_n_1 ;
  wire \add_ln691_reg_1090_reg[8]_i_1_n_2 ;
  wire \add_ln691_reg_1090_reg[8]_i_1_n_3 ;
  wire \add_ln691_reg_1090_reg[8]_i_1_n_4 ;
  wire \add_ln691_reg_1090_reg[8]_i_1_n_5 ;
  wire \add_ln691_reg_1090_reg[8]_i_1_n_6 ;
  wire \add_ln691_reg_1090_reg[8]_i_1_n_7 ;
  wire \ap_CS_fsm[10]_i_2_n_0 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [9:0]ap_NS_fsm;
  wire ap_block_pp1_stage0_11001__0;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter0_i_2_n_0;
  wire ap_enable_reg_pp1_iter1_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter00;
  wire ap_enable_reg_pp3_iter0_i_1_n_0;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter3;
  wire ap_enable_reg_pp3_iter4;
  wire ap_enable_reg_pp3_iter5;
  wire ap_enable_reg_pp3_iter6_i_1_n_0;
  wire ap_enable_reg_pp3_iter6_reg_n_0;
  wire ap_enable_reg_pp3_iter7_i_1_n_0;
  wire ap_enable_reg_pp3_iter7_reg_n_0;
  wire [7:1]ap_phi_mux_p_Val2_1_phi_fu_481_p4;
  wire [7:1]ap_phi_mux_p_Val2_2_phi_fu_504_p4;
  wire ap_phi_mux_p_Val2_2_phi_fu_504_p41__0;
  wire [7:1]ap_phi_mux_src_buf_V_0_0_phi_fu_434_p4;
  wire [7:1]ap_phi_mux_src_buf_V_1_0_phi_fu_469_p4;
  wire [7:1]ap_phi_mux_src_buf_V_2_0_phi_fu_516_p4;
  wire [7:0]ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418;
  wire \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[7]_i_1_n_0 ;
  wire [7:0]ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418;
  wire [7:0]ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454;
  wire ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_1_n_0 ;
  wire [7:0]ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489;
  wire [7:0]ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[0]_i_1_n_0 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[1]_i_1_n_0 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[2]_i_1_n_0 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[3]_i_1_n_0 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[4]_i_1_n_0 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[5]_i_1_n_0 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[6]_i_1_n_0 ;
  wire \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[7]_i_1_n_0 ;
  wire [7:0]ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489;
  wire ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_4890;
  wire [7:0]ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524;
  wire [7:0]ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_V_0_U_n_10;
  wire buf_V_0_U_n_11;
  wire buf_V_0_U_n_12;
  wire buf_V_0_U_n_13;
  wire buf_V_0_U_n_14;
  wire buf_V_0_U_n_15;
  wire buf_V_0_U_n_16;
  wire buf_V_0_U_n_17;
  wire buf_V_0_U_n_8;
  wire buf_V_0_address1142_out__0;
  wire buf_V_0_ce0;
  wire [7:0]buf_V_0_q0;
  wire buf_V_1_U_n_10;
  wire buf_V_1_U_n_11;
  wire buf_V_1_address11__0;
  wire [7:0]buf_V_1_q0;
  wire [7:0]buf_cop_V_0_fu_794_p5;
  wire clear;
  wire cmp_i_i115_i_fu_726_p2;
  wire cmp_i_i115_i_fu_726_p2_carry__0_i_1_n_0;
  wire cmp_i_i115_i_fu_726_p2_carry__0_i_2_n_0;
  wire cmp_i_i115_i_fu_726_p2_carry__0_i_3_n_0;
  wire cmp_i_i115_i_fu_726_p2_carry__0_i_4_n_0;
  wire cmp_i_i115_i_fu_726_p2_carry__0_i_5_n_0;
  wire cmp_i_i115_i_fu_726_p2_carry__0_i_6_n_0;
  wire cmp_i_i115_i_fu_726_p2_carry__0_i_7_n_0;
  wire cmp_i_i115_i_fu_726_p2_carry__0_i_8_n_0;
  wire cmp_i_i115_i_fu_726_p2_carry__0_n_1;
  wire cmp_i_i115_i_fu_726_p2_carry__0_n_2;
  wire cmp_i_i115_i_fu_726_p2_carry__0_n_3;
  wire cmp_i_i115_i_fu_726_p2_carry_i_1_n_0;
  wire cmp_i_i115_i_fu_726_p2_carry_i_2_n_0;
  wire cmp_i_i115_i_fu_726_p2_carry_i_3_n_0;
  wire cmp_i_i115_i_fu_726_p2_carry_i_4_n_0;
  wire cmp_i_i115_i_fu_726_p2_carry_i_5_n_0;
  wire cmp_i_i115_i_fu_726_p2_carry_i_6_n_0;
  wire cmp_i_i115_i_fu_726_p2_carry_i_7_n_0;
  wire cmp_i_i115_i_fu_726_p2_carry_i_8_n_0;
  wire cmp_i_i115_i_fu_726_p2_carry_n_0;
  wire cmp_i_i115_i_fu_726_p2_carry_n_1;
  wire cmp_i_i115_i_fu_726_p2_carry_n_2;
  wire cmp_i_i115_i_fu_726_p2_carry_n_3;
  wire \cmp_i_i115_i_reg_1170_reg[0]_0 ;
  wire \col_V_1_reg_1188[0]_i_1_n_0 ;
  wire \col_V_1_reg_1188[0]_i_3_n_0 ;
  wire \col_V_1_reg_1188[0]_i_5_n_0 ;
  wire \col_V_1_reg_1188[0]_i_6_n_0 ;
  wire \col_V_1_reg_1188[12]_i_2_n_0 ;
  wire \col_V_1_reg_1188[4]_i_2_n_0 ;
  wire \col_V_1_reg_1188[4]_i_4_n_0 ;
  wire \col_V_1_reg_1188[8]_i_2_n_0 ;
  wire \col_V_1_reg_1188[8]_i_4_n_0 ;
  wire [12:0]col_V_1_reg_1188_reg;
  wire \col_V_1_reg_1188_reg[0]_i_2_n_0 ;
  wire \col_V_1_reg_1188_reg[0]_i_2_n_1 ;
  wire \col_V_1_reg_1188_reg[0]_i_2_n_2 ;
  wire \col_V_1_reg_1188_reg[0]_i_2_n_3 ;
  wire \col_V_1_reg_1188_reg[0]_i_2_n_4 ;
  wire \col_V_1_reg_1188_reg[0]_i_2_n_5 ;
  wire \col_V_1_reg_1188_reg[0]_i_2_n_6 ;
  wire \col_V_1_reg_1188_reg[0]_i_2_n_7 ;
  wire \col_V_1_reg_1188_reg[12]_i_1_n_7 ;
  wire \col_V_1_reg_1188_reg[4]_i_1_n_0 ;
  wire \col_V_1_reg_1188_reg[4]_i_1_n_1 ;
  wire \col_V_1_reg_1188_reg[4]_i_1_n_2 ;
  wire \col_V_1_reg_1188_reg[4]_i_1_n_3 ;
  wire \col_V_1_reg_1188_reg[4]_i_1_n_4 ;
  wire \col_V_1_reg_1188_reg[4]_i_1_n_5 ;
  wire \col_V_1_reg_1188_reg[4]_i_1_n_6 ;
  wire \col_V_1_reg_1188_reg[4]_i_1_n_7 ;
  wire \col_V_1_reg_1188_reg[8]_i_1_n_0 ;
  wire \col_V_1_reg_1188_reg[8]_i_1_n_1 ;
  wire \col_V_1_reg_1188_reg[8]_i_1_n_2 ;
  wire \col_V_1_reg_1188_reg[8]_i_1_n_3 ;
  wire \col_V_1_reg_1188_reg[8]_i_1_n_4 ;
  wire \col_V_1_reg_1188_reg[8]_i_1_n_5 ;
  wire \col_V_1_reg_1188_reg[8]_i_1_n_6 ;
  wire \col_V_1_reg_1188_reg[8]_i_1_n_7 ;
  wire col_V_reg_406;
  wire col_V_reg_4060;
  wire [4:0]col_V_reg_406_pp3_iter1_reg;
  wire col_V_reg_406_pp3_iter1_reg0;
  wire \col_V_reg_406_pp3_iter1_reg_reg_n_0_[10] ;
  wire \col_V_reg_406_pp3_iter1_reg_reg_n_0_[11] ;
  wire \col_V_reg_406_pp3_iter1_reg_reg_n_0_[12] ;
  wire \col_V_reg_406_pp3_iter1_reg_reg_n_0_[5] ;
  wire \col_V_reg_406_pp3_iter1_reg_reg_n_0_[6] ;
  wire \col_V_reg_406_pp3_iter1_reg_reg_n_0_[7] ;
  wire \col_V_reg_406_pp3_iter1_reg_reg_n_0_[8] ;
  wire \col_V_reg_406_pp3_iter1_reg_reg_n_0_[9] ;
  wire \col_V_reg_406_reg_n_0_[0] ;
  wire \col_V_reg_406_reg_n_0_[10] ;
  wire \col_V_reg_406_reg_n_0_[11] ;
  wire \col_V_reg_406_reg_n_0_[12] ;
  wire \col_V_reg_406_reg_n_0_[1] ;
  wire \col_V_reg_406_reg_n_0_[2] ;
  wire \col_V_reg_406_reg_n_0_[3] ;
  wire \col_V_reg_406_reg_n_0_[4] ;
  wire \col_V_reg_406_reg_n_0_[5] ;
  wire \col_V_reg_406_reg_n_0_[6] ;
  wire \col_V_reg_406_reg_n_0_[7] ;
  wire \col_V_reg_406_reg_n_0_[8] ;
  wire \col_V_reg_406_reg_n_0_[9] ;
  wire dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready;
  wire dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read;
  wire [13:0]empty_reg_1062;
  wire grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_ap_start_reg;
  wire \i_col_046_0_reg_338_reg_n_0_[0] ;
  wire \i_col_046_0_reg_338_reg_n_0_[10] ;
  wire \i_col_046_0_reg_338_reg_n_0_[11] ;
  wire \i_col_046_0_reg_338_reg_n_0_[12] ;
  wire \i_col_046_0_reg_338_reg_n_0_[1] ;
  wire \i_col_046_0_reg_338_reg_n_0_[2] ;
  wire \i_col_046_0_reg_338_reg_n_0_[3] ;
  wire \i_col_046_0_reg_338_reg_n_0_[4] ;
  wire \i_col_046_0_reg_338_reg_n_0_[5] ;
  wire \i_col_046_0_reg_338_reg_n_0_[6] ;
  wire \i_col_046_0_reg_338_reg_n_0_[7] ;
  wire \i_col_046_0_reg_338_reg_n_0_[8] ;
  wire \i_col_046_0_reg_338_reg_n_0_[9] ;
  wire \i_col_V_0_reg_350[0]_i_3_n_0 ;
  wire [12:0]i_col_V_0_reg_350_reg;
  wire \i_col_V_0_reg_350_reg[0]_i_2_n_0 ;
  wire \i_col_V_0_reg_350_reg[0]_i_2_n_1 ;
  wire \i_col_V_0_reg_350_reg[0]_i_2_n_2 ;
  wire \i_col_V_0_reg_350_reg[0]_i_2_n_3 ;
  wire \i_col_V_0_reg_350_reg[0]_i_2_n_4 ;
  wire \i_col_V_0_reg_350_reg[0]_i_2_n_5 ;
  wire \i_col_V_0_reg_350_reg[0]_i_2_n_6 ;
  wire \i_col_V_0_reg_350_reg[0]_i_2_n_7 ;
  wire \i_col_V_0_reg_350_reg[12]_i_1_n_7 ;
  wire \i_col_V_0_reg_350_reg[4]_i_1_n_0 ;
  wire \i_col_V_0_reg_350_reg[4]_i_1_n_1 ;
  wire \i_col_V_0_reg_350_reg[4]_i_1_n_2 ;
  wire \i_col_V_0_reg_350_reg[4]_i_1_n_3 ;
  wire \i_col_V_0_reg_350_reg[4]_i_1_n_4 ;
  wire \i_col_V_0_reg_350_reg[4]_i_1_n_5 ;
  wire \i_col_V_0_reg_350_reg[4]_i_1_n_6 ;
  wire \i_col_V_0_reg_350_reg[4]_i_1_n_7 ;
  wire \i_col_V_0_reg_350_reg[8]_i_1_n_0 ;
  wire \i_col_V_0_reg_350_reg[8]_i_1_n_1 ;
  wire \i_col_V_0_reg_350_reg[8]_i_1_n_2 ;
  wire \i_col_V_0_reg_350_reg[8]_i_1_n_3 ;
  wire \i_col_V_0_reg_350_reg[8]_i_1_n_4 ;
  wire \i_col_V_0_reg_350_reg[8]_i_1_n_5 ;
  wire \i_col_V_0_reg_350_reg[8]_i_1_n_6 ;
  wire \i_col_V_0_reg_350_reg[8]_i_1_n_7 ;
  wire icmp_ln878_1_fu_628_p2;
  wire icmp_ln878_1_fu_628_p2_carry__0_n_1;
  wire icmp_ln878_1_fu_628_p2_carry__0_n_2;
  wire icmp_ln878_1_fu_628_p2_carry__0_n_3;
  wire icmp_ln878_1_fu_628_p2_carry_i_1_n_0;
  wire icmp_ln878_1_fu_628_p2_carry_i_2_n_0;
  wire icmp_ln878_1_fu_628_p2_carry_i_3_n_0;
  wire icmp_ln878_1_fu_628_p2_carry_i_4_n_0;
  wire icmp_ln878_1_fu_628_p2_carry_i_5_n_0;
  wire icmp_ln878_1_fu_628_p2_carry_i_6_n_0;
  wire icmp_ln878_1_fu_628_p2_carry_i_7_n_0;
  wire icmp_ln878_1_fu_628_p2_carry_i_8_n_0;
  wire icmp_ln878_1_fu_628_p2_carry_n_0;
  wire icmp_ln878_1_fu_628_p2_carry_n_1;
  wire icmp_ln878_1_fu_628_p2_carry_n_2;
  wire icmp_ln878_1_fu_628_p2_carry_n_3;
  wire icmp_ln878_2_fu_662_p2;
  wire \icmp_ln878_2_reg_1117[0]_i_2_n_0 ;
  wire \icmp_ln878_2_reg_1117[0]_i_3_n_0 ;
  wire \icmp_ln878_2_reg_1117[0]_i_4_n_0 ;
  wire \icmp_ln878_2_reg_1117[0]_i_5_n_0 ;
  wire \icmp_ln878_2_reg_1117_reg_n_0_[0] ;
  wire icmp_ln878_3_fu_721_p2;
  wire icmp_ln878_3_fu_721_p2_carry__0_i_1_n_0;
  wire icmp_ln878_3_fu_721_p2_carry__0_i_2_n_0;
  wire icmp_ln878_3_fu_721_p2_carry__0_i_3_n_0;
  wire icmp_ln878_3_fu_721_p2_carry__0_i_4_n_0;
  wire icmp_ln878_3_fu_721_p2_carry__0_i_5_n_0;
  wire icmp_ln878_3_fu_721_p2_carry__0_i_6_n_0;
  wire icmp_ln878_3_fu_721_p2_carry__0_i_7_n_0;
  wire icmp_ln878_3_fu_721_p2_carry__0_i_8_n_0;
  wire icmp_ln878_3_fu_721_p2_carry__0_n_0;
  wire icmp_ln878_3_fu_721_p2_carry__0_n_1;
  wire icmp_ln878_3_fu_721_p2_carry__0_n_2;
  wire icmp_ln878_3_fu_721_p2_carry__0_n_3;
  wire icmp_ln878_3_fu_721_p2_carry__1_i_1_n_0;
  wire icmp_ln878_3_fu_721_p2_carry_i_1_n_0;
  wire icmp_ln878_3_fu_721_p2_carry_i_2_n_0;
  wire icmp_ln878_3_fu_721_p2_carry_i_3_n_0;
  wire icmp_ln878_3_fu_721_p2_carry_i_4_n_0;
  wire icmp_ln878_3_fu_721_p2_carry_i_5_n_0;
  wire icmp_ln878_3_fu_721_p2_carry_i_6_n_0;
  wire icmp_ln878_3_fu_721_p2_carry_i_7_n_0;
  wire icmp_ln878_3_fu_721_p2_carry_i_8_n_0;
  wire icmp_ln878_3_fu_721_p2_carry_n_0;
  wire icmp_ln878_3_fu_721_p2_carry_n_1;
  wire icmp_ln878_3_fu_721_p2_carry_n_2;
  wire icmp_ln878_3_fu_721_p2_carry_n_3;
  wire icmp_ln878_4_fu_757_p2;
  wire icmp_ln878_4_fu_757_p2_carry__0_i_1_n_0;
  wire icmp_ln878_4_fu_757_p2_carry__0_i_2_n_0;
  wire icmp_ln878_4_fu_757_p2_carry__0_i_3_n_0;
  wire icmp_ln878_4_fu_757_p2_carry__0_i_4_n_0;
  wire icmp_ln878_4_fu_757_p2_carry__0_i_5_n_0;
  wire icmp_ln878_4_fu_757_p2_carry__0_i_6_n_0;
  wire icmp_ln878_4_fu_757_p2_carry__0_n_2;
  wire icmp_ln878_4_fu_757_p2_carry__0_n_3;
  wire icmp_ln878_4_fu_757_p2_carry_i_1_n_0;
  wire icmp_ln878_4_fu_757_p2_carry_i_2_n_0;
  wire icmp_ln878_4_fu_757_p2_carry_i_3_n_0;
  wire icmp_ln878_4_fu_757_p2_carry_i_4_n_0;
  wire icmp_ln878_4_fu_757_p2_carry_i_5_n_0;
  wire icmp_ln878_4_fu_757_p2_carry_i_6_n_0;
  wire icmp_ln878_4_fu_757_p2_carry_i_7_n_0;
  wire icmp_ln878_4_fu_757_p2_carry_i_8_n_0;
  wire icmp_ln878_4_fu_757_p2_carry_n_0;
  wire icmp_ln878_4_fu_757_p2_carry_n_1;
  wire icmp_ln878_4_fu_757_p2_carry_n_2;
  wire icmp_ln878_4_fu_757_p2_carry_n_3;
  wire icmp_ln878_4_reg_1193;
  wire icmp_ln878_4_reg_1193_pp3_iter1_reg;
  wire icmp_ln878_4_reg_1193_pp3_iter2_reg;
  wire icmp_ln878_4_reg_1193_pp3_iter3_reg;
  wire icmp_ln878_4_reg_1193_pp3_iter4_reg;
  wire icmp_ln878_4_reg_1193_pp3_iter5_reg;
  wire icmp_ln878_4_reg_1193_pp3_iter6_reg;
  wire icmp_ln878_5_fu_762_p2;
  wire icmp_ln878_5_fu_762_p2_carry__0_i_1_n_0;
  wire icmp_ln878_5_fu_762_p2_carry__0_i_2_n_0;
  wire icmp_ln878_5_fu_762_p2_carry__0_i_3_n_0;
  wire icmp_ln878_5_fu_762_p2_carry__0_i_4_n_0;
  wire icmp_ln878_5_fu_762_p2_carry__0_i_5_n_0;
  wire icmp_ln878_5_fu_762_p2_carry__0_i_6_n_0;
  wire icmp_ln878_5_fu_762_p2_carry__0_i_7_n_0;
  wire icmp_ln878_5_fu_762_p2_carry__0_i_8_n_0;
  wire icmp_ln878_5_fu_762_p2_carry__0_n_1;
  wire icmp_ln878_5_fu_762_p2_carry__0_n_2;
  wire icmp_ln878_5_fu_762_p2_carry__0_n_3;
  wire icmp_ln878_5_fu_762_p2_carry_i_1_n_0;
  wire icmp_ln878_5_fu_762_p2_carry_i_2_n_0;
  wire icmp_ln878_5_fu_762_p2_carry_i_3_n_0;
  wire icmp_ln878_5_fu_762_p2_carry_i_4_n_0;
  wire icmp_ln878_5_fu_762_p2_carry_i_5_n_0;
  wire icmp_ln878_5_fu_762_p2_carry_i_6_n_0;
  wire icmp_ln878_5_fu_762_p2_carry_i_7_n_0;
  wire icmp_ln878_5_fu_762_p2_carry_i_8_n_0;
  wire icmp_ln878_5_fu_762_p2_carry_n_0;
  wire icmp_ln878_5_fu_762_p2_carry_n_1;
  wire icmp_ln878_5_fu_762_p2_carry_n_2;
  wire icmp_ln878_5_fu_762_p2_carry_n_3;
  wire icmp_ln878_5_reg_1197;
  wire \icmp_ln878_5_reg_1197[0]_i_1_n_0 ;
  wire icmp_ln878_5_reg_1197_pp3_iter1_reg;
  wire icmp_ln878_5_reg_1197_pp3_iter2_reg;
  wire icmp_ln878_fu_608_p2;
  wire [15:0]icmp_ln878_fu_608_p2_carry__0_0;
  wire icmp_ln878_fu_608_p2_carry__0_i_10_n_0;
  wire icmp_ln878_fu_608_p2_carry__0_i_1_n_0;
  wire icmp_ln878_fu_608_p2_carry__0_i_2_n_0;
  wire icmp_ln878_fu_608_p2_carry__0_i_3_n_0;
  wire icmp_ln878_fu_608_p2_carry__0_i_4_n_0;
  wire icmp_ln878_fu_608_p2_carry__0_i_5_n_0;
  wire icmp_ln878_fu_608_p2_carry__0_i_6_n_0;
  wire icmp_ln878_fu_608_p2_carry__0_i_7_n_0;
  wire icmp_ln878_fu_608_p2_carry__0_i_8_n_0;
  wire icmp_ln878_fu_608_p2_carry__0_i_9_n_0;
  wire icmp_ln878_fu_608_p2_carry__0_n_1;
  wire icmp_ln878_fu_608_p2_carry__0_n_2;
  wire icmp_ln878_fu_608_p2_carry__0_n_3;
  wire icmp_ln878_fu_608_p2_carry_i_11_n_0;
  wire icmp_ln878_fu_608_p2_carry_i_12_n_0;
  wire icmp_ln878_fu_608_p2_carry_i_13_n_0;
  wire icmp_ln878_fu_608_p2_carry_i_1_n_0;
  wire icmp_ln878_fu_608_p2_carry_i_2_n_0;
  wire icmp_ln878_fu_608_p2_carry_i_3_n_0;
  wire icmp_ln878_fu_608_p2_carry_i_4_n_0;
  wire icmp_ln878_fu_608_p2_carry_i_5_n_0;
  wire icmp_ln878_fu_608_p2_carry_i_6_n_0;
  wire icmp_ln878_fu_608_p2_carry_i_7_n_0;
  wire icmp_ln878_fu_608_p2_carry_i_8_n_0;
  wire icmp_ln878_fu_608_p2_carry_i_9_n_0;
  wire icmp_ln878_fu_608_p2_carry_n_0;
  wire icmp_ln878_fu_608_p2_carry_n_1;
  wire icmp_ln878_fu_608_p2_carry_n_2;
  wire icmp_ln878_fu_608_p2_carry_n_3;
  wire icmp_ln878_reg_1095;
  wire \icmp_ln878_reg_1095[0]_i_1_n_0 ;
  wire \icmp_ln882_reg_1221[0]_i_1_n_0 ;
  wire \icmp_ln882_reg_1221[0]_i_2_n_0 ;
  wire \icmp_ln882_reg_1221[0]_i_3_n_0 ;
  wire \icmp_ln882_reg_1221[0]_i_4_n_0 ;
  wire \icmp_ln882_reg_1221_pp3_iter5_reg_reg[0]_srl3_n_0 ;
  wire icmp_ln882_reg_1221_pp3_iter6_reg;
  wire \icmp_ln882_reg_1221_pp3_iter6_reg_reg[0]__0_0 ;
  wire \icmp_ln882_reg_1221_reg_n_0_[0] ;
  wire icmp_ln886_1_fu_844_p2_carry_i_1_n_0;
  wire icmp_ln886_1_fu_844_p2_carry_i_2_n_0;
  wire icmp_ln886_1_fu_844_p2_carry_i_3_n_0;
  wire icmp_ln886_1_fu_844_p2_carry_i_4_n_0;
  wire icmp_ln886_1_fu_844_p2_carry_i_5_n_0;
  wire icmp_ln886_1_fu_844_p2_carry_i_6_n_0;
  wire icmp_ln886_1_fu_844_p2_carry_i_7_n_0;
  wire icmp_ln886_1_fu_844_p2_carry_i_8_n_0;
  wire icmp_ln886_1_fu_844_p2_carry_n_0;
  wire icmp_ln886_1_fu_844_p2_carry_n_1;
  wire icmp_ln886_1_fu_844_p2_carry_n_2;
  wire icmp_ln886_1_fu_844_p2_carry_n_3;
  wire icmp_ln886_2_fu_865_p2_carry_i_1_n_0;
  wire icmp_ln886_2_fu_865_p2_carry_i_2_n_0;
  wire icmp_ln886_2_fu_865_p2_carry_i_3_n_0;
  wire icmp_ln886_2_fu_865_p2_carry_i_4_n_0;
  wire icmp_ln886_2_fu_865_p2_carry_i_5_n_0;
  wire icmp_ln886_2_fu_865_p2_carry_i_6_n_0;
  wire icmp_ln886_2_fu_865_p2_carry_i_7_n_0;
  wire icmp_ln886_2_fu_865_p2_carry_i_8_n_0;
  wire icmp_ln886_2_fu_865_p2_carry_n_0;
  wire icmp_ln886_2_fu_865_p2_carry_n_1;
  wire icmp_ln886_2_fu_865_p2_carry_n_2;
  wire icmp_ln886_2_fu_865_p2_carry_n_3;
  wire icmp_ln886_3_fu_883_p2_carry_i_1_n_0;
  wire icmp_ln886_3_fu_883_p2_carry_i_2_n_0;
  wire icmp_ln886_3_fu_883_p2_carry_i_3_n_0;
  wire icmp_ln886_3_fu_883_p2_carry_i_4_n_0;
  wire icmp_ln886_3_fu_883_p2_carry_i_5_n_0;
  wire icmp_ln886_3_fu_883_p2_carry_i_6_n_0;
  wire icmp_ln886_3_fu_883_p2_carry_i_7_n_0;
  wire icmp_ln886_3_fu_883_p2_carry_i_8_n_0;
  wire icmp_ln886_3_fu_883_p2_carry_n_0;
  wire icmp_ln886_3_fu_883_p2_carry_n_1;
  wire icmp_ln886_3_fu_883_p2_carry_n_2;
  wire icmp_ln886_3_fu_883_p2_carry_n_3;
  wire icmp_ln886_4_fu_904_p2;
  wire icmp_ln886_4_fu_904_p2_carry_i_1_n_0;
  wire icmp_ln886_4_fu_904_p2_carry_i_2_n_0;
  wire icmp_ln886_4_fu_904_p2_carry_i_3_n_0;
  wire icmp_ln886_4_fu_904_p2_carry_i_4_n_0;
  wire icmp_ln886_4_fu_904_p2_carry_i_5_n_0;
  wire icmp_ln886_4_fu_904_p2_carry_i_6_n_0;
  wire icmp_ln886_4_fu_904_p2_carry_i_7_n_0;
  wire icmp_ln886_4_fu_904_p2_carry_i_8_n_0;
  wire icmp_ln886_4_fu_904_p2_carry_n_1;
  wire icmp_ln886_4_fu_904_p2_carry_n_2;
  wire icmp_ln886_4_fu_904_p2_carry_n_3;
  wire icmp_ln886_4_reg_1259;
  wire \icmp_ln886_4_reg_1259[0]_i_1_n_0 ;
  wire icmp_ln886_5_fu_921_p2_carry_i_1_n_0;
  wire icmp_ln886_5_fu_921_p2_carry_i_2_n_0;
  wire icmp_ln886_5_fu_921_p2_carry_i_3_n_0;
  wire icmp_ln886_5_fu_921_p2_carry_i_4_n_0;
  wire icmp_ln886_5_fu_921_p2_carry_i_5_n_0;
  wire icmp_ln886_5_fu_921_p2_carry_i_6_n_0;
  wire icmp_ln886_5_fu_921_p2_carry_i_7_n_0;
  wire icmp_ln886_5_fu_921_p2_carry_i_8_n_0;
  wire icmp_ln886_5_fu_921_p2_carry_n_0;
  wire icmp_ln886_5_fu_921_p2_carry_n_1;
  wire icmp_ln886_5_fu_921_p2_carry_n_2;
  wire icmp_ln886_5_fu_921_p2_carry_n_3;
  wire icmp_ln886_6_fu_942_p2_carry_i_1_n_0;
  wire icmp_ln886_6_fu_942_p2_carry_i_2_n_0;
  wire icmp_ln886_6_fu_942_p2_carry_i_3_n_0;
  wire icmp_ln886_6_fu_942_p2_carry_i_4_n_0;
  wire icmp_ln886_6_fu_942_p2_carry_i_5_n_0;
  wire icmp_ln886_6_fu_942_p2_carry_i_6_n_0;
  wire icmp_ln886_6_fu_942_p2_carry_i_7_n_0;
  wire icmp_ln886_6_fu_942_p2_carry_i_8_n_0;
  wire icmp_ln886_6_fu_942_p2_carry_n_0;
  wire icmp_ln886_6_fu_942_p2_carry_n_1;
  wire icmp_ln886_6_fu_942_p2_carry_n_2;
  wire icmp_ln886_6_fu_942_p2_carry_n_3;
  wire icmp_ln886_7_fu_963_p2_carry_i_1_n_0;
  wire icmp_ln886_7_fu_963_p2_carry_i_2_n_0;
  wire icmp_ln886_7_fu_963_p2_carry_i_3_n_0;
  wire icmp_ln886_7_fu_963_p2_carry_i_4_n_0;
  wire icmp_ln886_7_fu_963_p2_carry_i_5_n_0;
  wire icmp_ln886_7_fu_963_p2_carry_i_6_n_0;
  wire icmp_ln886_7_fu_963_p2_carry_i_7_n_0;
  wire icmp_ln886_7_fu_963_p2_carry_i_8_n_0;
  wire icmp_ln886_7_fu_963_p2_carry_n_0;
  wire icmp_ln886_7_fu_963_p2_carry_n_1;
  wire icmp_ln886_7_fu_963_p2_carry_n_2;
  wire icmp_ln886_7_fu_963_p2_carry_n_3;
  wire icmp_ln886_fu_823_p2_carry_i_11_n_0;
  wire icmp_ln886_fu_823_p2_carry_i_1_n_0;
  wire icmp_ln886_fu_823_p2_carry_i_22_n_0;
  wire icmp_ln886_fu_823_p2_carry_i_23_n_0;
  wire icmp_ln886_fu_823_p2_carry_i_24_n_0;
  wire icmp_ln886_fu_823_p2_carry_i_25_n_0;
  wire icmp_ln886_fu_823_p2_carry_i_2_n_0;
  wire icmp_ln886_fu_823_p2_carry_i_3_n_0;
  wire icmp_ln886_fu_823_p2_carry_i_4_n_0;
  wire icmp_ln886_fu_823_p2_carry_i_5_n_0;
  wire icmp_ln886_fu_823_p2_carry_i_6_n_0;
  wire icmp_ln886_fu_823_p2_carry_i_7_n_0;
  wire icmp_ln886_fu_823_p2_carry_i_8_n_0;
  wire icmp_ln886_fu_823_p2_carry_n_0;
  wire icmp_ln886_fu_823_p2_carry_n_1;
  wire icmp_ln886_fu_823_p2_carry_n_2;
  wire icmp_ln886_fu_823_p2_carry_n_3;
  wire [7:0]in_mat_data_dout;
  wire in_mat_data_empty_n;
  wire load;
  wire [7:0]max_V_1_fu_837_p3;
  wire [7:0]max_V_2_fu_858_p3;
  wire [7:0]max_V_2_reg_1240;
  wire max_V_2_reg_12400;
  wire \max_V_2_reg_1240[7]_i_4_n_0 ;
  wire [7:0]max_V_3_fu_877_p3;
  wire [7:0]max_V_4_fu_897_p3;
  wire [7:0]max_V_4_reg_1253;
  wire \max_V_4_reg_1253[7]_i_4_n_0 ;
  wire [7:0]max_V_5_fu_915_p3;
  wire [7:0]max_V_6_fu_935_p3;
  wire [7:0]max_V_7_fu_956_p3;
  wire [7:0]max_V_7_reg_1271;
  wire max_V_7_reg_12710;
  wire [7:0]\max_V_7_reg_1271_reg[7]_0 ;
  wire op2_assign_fu_641_p2_carry__0_n_0;
  wire op2_assign_fu_641_p2_carry__0_n_1;
  wire op2_assign_fu_641_p2_carry__0_n_2;
  wire op2_assign_fu_641_p2_carry__0_n_3;
  wire op2_assign_fu_641_p2_carry__1_n_0;
  wire op2_assign_fu_641_p2_carry__1_n_1;
  wire op2_assign_fu_641_p2_carry__1_n_2;
  wire op2_assign_fu_641_p2_carry__1_n_3;
  wire op2_assign_fu_641_p2_carry__2_n_2;
  wire op2_assign_fu_641_p2_carry__2_n_3;
  wire op2_assign_fu_641_p2_carry_n_0;
  wire op2_assign_fu_641_p2_carry_n_1;
  wire op2_assign_fu_641_p2_carry_n_2;
  wire op2_assign_fu_641_p2_carry_n_3;
  wire [16:0]op2_assign_reg_1107;
  wire \op2_assign_reg_1107[0]_i_1_n_0 ;
  wire out_mat_data_full_n;
  wire p_0_in;
  wire p_12_in;
  wire p_15_in;
  wire p_58_in;
  wire p_59_in;
  wire [7:0]p_Val2_1_reg_477;
  wire p_Val2_1_reg_4770;
  wire p_Val2_1_reg_477_1;
  wire [7:0]p_Val2_2_reg_500;
  wire p_Val2_2_reg_5000;
  wire p_Val2_2_reg_500_0;
  wire [7:0]p_Val2_s_reg_442;
  wire p_Val2_s_reg_4420;
  wire p_Val2_s_reg_442_2;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ret_fu_816_p3;
  wire \row_V_reg_394[0]_i_1_n_0 ;
  wire \row_V_reg_394[0]_i_3_n_0 ;
  wire [12:0]row_V_reg_394_reg;
  wire \row_V_reg_394_reg[0]_i_2_n_0 ;
  wire \row_V_reg_394_reg[0]_i_2_n_1 ;
  wire \row_V_reg_394_reg[0]_i_2_n_2 ;
  wire \row_V_reg_394_reg[0]_i_2_n_3 ;
  wire \row_V_reg_394_reg[0]_i_2_n_4 ;
  wire \row_V_reg_394_reg[0]_i_2_n_5 ;
  wire \row_V_reg_394_reg[0]_i_2_n_6 ;
  wire \row_V_reg_394_reg[0]_i_2_n_7 ;
  wire \row_V_reg_394_reg[12]_i_1_n_7 ;
  wire \row_V_reg_394_reg[4]_i_1_n_0 ;
  wire \row_V_reg_394_reg[4]_i_1_n_1 ;
  wire \row_V_reg_394_reg[4]_i_1_n_2 ;
  wire \row_V_reg_394_reg[4]_i_1_n_3 ;
  wire \row_V_reg_394_reg[4]_i_1_n_4 ;
  wire \row_V_reg_394_reg[4]_i_1_n_5 ;
  wire \row_V_reg_394_reg[4]_i_1_n_6 ;
  wire \row_V_reg_394_reg[4]_i_1_n_7 ;
  wire \row_V_reg_394_reg[8]_i_1_n_0 ;
  wire \row_V_reg_394_reg[8]_i_1_n_1 ;
  wire \row_V_reg_394_reg[8]_i_1_n_2 ;
  wire \row_V_reg_394_reg[8]_i_1_n_3 ;
  wire \row_V_reg_394_reg[8]_i_1_n_4 ;
  wire \row_V_reg_394_reg[8]_i_1_n_5 ;
  wire \row_V_reg_394_reg[8]_i_1_n_6 ;
  wire \row_V_reg_394_reg[8]_i_1_n_7 ;
  wire \row_ind_V_0_0_fu_114[0]_i_1_n_0 ;
  wire \row_ind_V_0_0_fu_114[1]_i_1_n_0 ;
  wire [1:0]row_ind_V_0_0_fu_114_reg;
  wire [1:0]row_ind_V_0_0_load_reg_1072_reg;
  wire \row_ind_V_0_reg_382[0]_i_1_n_0 ;
  wire \row_ind_V_0_reg_382[1]_i_1_n_0 ;
  wire \row_ind_V_0_reg_382_reg_n_0_[0] ;
  wire \row_ind_V_0_reg_382_reg_n_0_[1] ;
  wire \row_ind_V_1_0_fu_118[0]_i_1_n_0 ;
  wire \row_ind_V_1_0_fu_118[1]_i_1_n_0 ;
  wire [1:0]row_ind_V_1_0_fu_118_reg;
  wire [1:0]row_ind_V_1_0_load_reg_1077_reg;
  wire \row_ind_V_1_1_reg_371[0]_i_1_n_0 ;
  wire \row_ind_V_1_1_reg_371[1]_i_1_n_0 ;
  wire \row_ind_V_1_1_reg_371_reg_n_0_[0] ;
  wire \row_ind_V_1_1_reg_371_reg_n_0_[1] ;
  wire [1:0]row_ind_V_1_reg_327;
  wire \row_ind_V_1_reg_327[0]_i_1_n_0 ;
  wire \row_ind_V_1_reg_327[1]_i_1_n_0 ;
  wire \row_ind_V_2_0_fu_122[0]_i_1_n_0 ;
  wire \row_ind_V_2_0_fu_122[1]_i_1_n_0 ;
  wire [1:0]row_ind_V_2_0_fu_122_reg;
  wire [1:0]row_ind_V_2_0_load_reg_1082_reg;
  wire row_ind_V_2_reg_361;
  wire \row_ind_V_2_reg_361[0]_i_1_n_0 ;
  wire \row_ind_V_2_reg_361[1]_i_2_n_0 ;
  wire \row_ind_V_2_reg_361_reg_n_0_[0] ;
  wire \row_ind_V_2_reg_361_reg_n_0_[1] ;
  wire sel;
  wire [15:0]sel0;
  wire [7:0]src_buf_V_0_0_reg_430;
  wire [7:0]src_buf_V_0_1_reg_1235;
  wire src_buf_V_0_1_reg_12350;
  wire [7:0]src_buf_V_1_0_reg_465;
  wire [7:0]src_buf_V_1_1_reg_1247;
  wire [7:0]src_buf_V_2_0_reg_511;
  wire [7:0]src_buf_V_2_1_reg_1264;
  wire [7:0]tmp_fu_805_p5;
  wire \tobool_i_i_160_reg_1126[0]_i_1_n_0 ;
  wire \tobool_i_i_160_reg_1126[0]_i_2_n_0 ;
  wire \tobool_i_i_160_reg_1126[0]_i_3_n_0 ;
  wire [7:0]\tobool_i_i_160_reg_1126_reg[0]_0 ;
  wire \tobool_i_i_160_reg_1126_reg_n_0_[0] ;
  wire \tobool_i_i_1_1_reg_1141[0]_i_1_n_0 ;
  wire \tobool_i_i_1_1_reg_1141[0]_i_2_n_0 ;
  wire \tobool_i_i_1_1_reg_1141[0]_i_3_n_0 ;
  wire [7:0]\tobool_i_i_1_1_reg_1141_reg[0]_0 ;
  wire \tobool_i_i_1_1_reg_1141_reg_n_0_[0] ;
  wire \tobool_i_i_1_2_reg_1146[0]_i_1_n_0 ;
  wire \tobool_i_i_1_2_reg_1146[0]_i_2_n_0 ;
  wire \tobool_i_i_1_2_reg_1146[0]_i_3_n_0 ;
  wire [7:0]\tobool_i_i_1_2_reg_1146_reg[0]_0 ;
  wire \tobool_i_i_1_2_reg_1146_reg_n_0_[0] ;
  wire \tobool_i_i_1_reg_1136[0]_i_1_n_0 ;
  wire \tobool_i_i_1_reg_1136[0]_i_2_n_0 ;
  wire \tobool_i_i_1_reg_1136[0]_i_3_n_0 ;
  wire [7:0]\tobool_i_i_1_reg_1136_reg[0]_0 ;
  wire \tobool_i_i_1_reg_1136_reg_n_0_[0] ;
  wire \tobool_i_i_269_reg_1131[0]_i_1_n_0 ;
  wire \tobool_i_i_269_reg_1131[0]_i_2_n_0 ;
  wire \tobool_i_i_269_reg_1131[0]_i_3_n_0 ;
  wire [7:0]\tobool_i_i_269_reg_1131_reg[0]_0 ;
  wire \tobool_i_i_269_reg_1131_reg_n_0_[0] ;
  wire \tobool_i_i_2_1_reg_1156[0]_i_1_n_0 ;
  wire \tobool_i_i_2_1_reg_1156[0]_i_2_n_0 ;
  wire \tobool_i_i_2_1_reg_1156[0]_i_3_n_0 ;
  wire [7:0]\tobool_i_i_2_1_reg_1156_reg[0]_0 ;
  wire \tobool_i_i_2_1_reg_1156_reg_n_0_[0] ;
  wire \tobool_i_i_2_2_reg_1161[0]_i_1_n_0 ;
  wire \tobool_i_i_2_2_reg_1161[0]_i_2_n_0 ;
  wire \tobool_i_i_2_2_reg_1161[0]_i_3_n_0 ;
  wire [7:0]\tobool_i_i_2_2_reg_1161_reg[0]_0 ;
  wire \tobool_i_i_2_2_reg_1161_reg_n_0_[0] ;
  wire \tobool_i_i_2_reg_1151[0]_i_1_n_0 ;
  wire \tobool_i_i_2_reg_1151[0]_i_2_n_0 ;
  wire \tobool_i_i_2_reg_1151[0]_i_3_n_0 ;
  wire [7:0]\tobool_i_i_2_reg_1151_reg[0]_0 ;
  wire \tobool_i_i_2_reg_1151_reg_n_0_[0] ;
  wire \tobool_i_i_reg_1121[0]_i_1_n_0 ;
  wire \tobool_i_i_reg_1121[0]_i_2_n_0 ;
  wire \tobool_i_i_reg_1121[0]_i_3_n_0 ;
  wire [7:0]\tobool_i_i_reg_1121_reg[0]_0 ;
  wire \tobool_i_i_reg_1121_reg_n_0_[0] ;
  wire [1:0]trunc_ln123_reg_1174;
  wire [1:0]trunc_ln136_1_reg_1183;
  wire [1:0]trunc_ln136_reg_1178;
  wire we12;
  wire [11:1]zext_ln878_5_fu_753_p1;
  wire [3:0]\NLW_add_ln1616_reg_1112_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln1616_reg_1112_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln691_reg_1090_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln691_reg_1090_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_cmp_i_i115_i_fu_726_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i115_i_fu_726_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_col_V_1_reg_1188_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_col_V_1_reg_1188_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_i_col_V_0_reg_350_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_col_V_0_reg_350_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln878_1_fu_628_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_1_fu_628_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_3_fu_721_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_3_fu_721_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln878_3_fu_721_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_3_fu_721_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_4_fu_757_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln878_4_fu_757_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_4_fu_757_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_5_fu_762_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_5_fu_762_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_fu_608_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_fu_608_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_1_fu_844_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_2_fu_865_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_3_fu_883_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_4_fu_904_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_5_fu_921_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_6_fu_942_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_7_fu_963_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_fu_823_p2_carry_O_UNCONNECTED;
  wire [2:2]NLW_op2_assign_fu_641_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_op2_assign_fu_641_p2_carry__2_O_UNCONNECTED;
  wire [3:0]\NLW_row_V_reg_394_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_V_reg_394_reg[12]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(max_V_7_reg_1271[0]),
        .I1(\tobool_i_i_2_2_reg_1161_reg_n_0_[0] ),
        .I2(icmp_ln886_7_fu_963_p2_carry_n_0),
        .I3(src_buf_V_2_1_reg_1264[0]),
        .O(\max_V_7_reg_1271_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(max_V_7_reg_1271[1]),
        .I1(\tobool_i_i_2_2_reg_1161_reg_n_0_[0] ),
        .I2(icmp_ln886_7_fu_963_p2_carry_n_0),
        .I3(src_buf_V_2_1_reg_1264[1]),
        .O(\max_V_7_reg_1271_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(max_V_7_reg_1271[2]),
        .I1(\tobool_i_i_2_2_reg_1161_reg_n_0_[0] ),
        .I2(icmp_ln886_7_fu_963_p2_carry_n_0),
        .I3(src_buf_V_2_1_reg_1264[2]),
        .O(\max_V_7_reg_1271_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(max_V_7_reg_1271[3]),
        .I1(\tobool_i_i_2_2_reg_1161_reg_n_0_[0] ),
        .I2(icmp_ln886_7_fu_963_p2_carry_n_0),
        .I3(src_buf_V_2_1_reg_1264[3]),
        .O(\max_V_7_reg_1271_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(max_V_7_reg_1271[4]),
        .I1(\tobool_i_i_2_2_reg_1161_reg_n_0_[0] ),
        .I2(icmp_ln886_7_fu_963_p2_carry_n_0),
        .I3(src_buf_V_2_1_reg_1264[4]),
        .O(\max_V_7_reg_1271_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(max_V_7_reg_1271[5]),
        .I1(\tobool_i_i_2_2_reg_1161_reg_n_0_[0] ),
        .I2(icmp_ln886_7_fu_963_p2_carry_n_0),
        .I3(src_buf_V_2_1_reg_1264[5]),
        .O(\max_V_7_reg_1271_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(max_V_7_reg_1271[6]),
        .I1(\tobool_i_i_2_2_reg_1161_reg_n_0_[0] ),
        .I2(icmp_ln886_7_fu_963_p2_carry_n_0),
        .I3(src_buf_V_2_1_reg_1264[6]),
        .O(\max_V_7_reg_1271_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(out_mat_data_full_n),
        .I1(\SRL_SIG_reg[1][0] [2]),
        .I2(ap_enable_reg_pp3_iter7_reg_n_0),
        .I3(icmp_ln882_reg_1221_pp3_iter6_reg),
        .I4(ap_block_pp3_stage0_11001__0),
        .O(E));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(max_V_7_reg_1271[7]),
        .I1(\tobool_i_i_2_2_reg_1161_reg_n_0_[0] ),
        .I2(icmp_ln886_7_fu_963_p2_carry_n_0),
        .I3(src_buf_V_2_1_reg_1264[7]),
        .O(\max_V_7_reg_1271_reg[7]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1616_reg_1112[0]_i_1 
       (.I0(empty_reg_1062[0]),
        .O(add_ln1616_fu_647_p2[0]));
  FDRE \add_ln1616_reg_1112_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_647_p2[0]),
        .Q(add_ln1616_reg_1112[0]),
        .R(1'b0));
  FDRE \add_ln1616_reg_1112_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_647_p2[10]),
        .Q(add_ln1616_reg_1112[10]),
        .R(1'b0));
  FDRE \add_ln1616_reg_1112_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_647_p2[11]),
        .Q(add_ln1616_reg_1112[11]),
        .R(1'b0));
  FDRE \add_ln1616_reg_1112_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_647_p2[12]),
        .Q(add_ln1616_reg_1112[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_1112_reg[12]_i_1 
       (.CI(\add_ln1616_reg_1112_reg[8]_i_1_n_0 ),
        .CO({\add_ln1616_reg_1112_reg[12]_i_1_n_0 ,\add_ln1616_reg_1112_reg[12]_i_1_n_1 ,\add_ln1616_reg_1112_reg[12]_i_1_n_2 ,\add_ln1616_reg_1112_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1616_fu_647_p2[12:9]),
        .S(empty_reg_1062[12:9]));
  FDRE \add_ln1616_reg_1112_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_647_p2[13]),
        .Q(add_ln1616_reg_1112[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_1112_reg[13]_i_1 
       (.CI(\add_ln1616_reg_1112_reg[12]_i_1_n_0 ),
        .CO(\NLW_add_ln1616_reg_1112_reg[13]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln1616_reg_1112_reg[13]_i_1_O_UNCONNECTED [3:1],add_ln1616_fu_647_p2[13]}),
        .S({1'b0,1'b0,1'b0,empty_reg_1062[13]}));
  FDRE \add_ln1616_reg_1112_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_647_p2[1]),
        .Q(add_ln1616_reg_1112[1]),
        .R(1'b0));
  FDRE \add_ln1616_reg_1112_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_647_p2[2]),
        .Q(add_ln1616_reg_1112[2]),
        .R(1'b0));
  FDRE \add_ln1616_reg_1112_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_647_p2[3]),
        .Q(add_ln1616_reg_1112[3]),
        .R(1'b0));
  FDRE \add_ln1616_reg_1112_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_647_p2[4]),
        .Q(add_ln1616_reg_1112[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_1112_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln1616_reg_1112_reg[4]_i_1_n_0 ,\add_ln1616_reg_1112_reg[4]_i_1_n_1 ,\add_ln1616_reg_1112_reg[4]_i_1_n_2 ,\add_ln1616_reg_1112_reg[4]_i_1_n_3 }),
        .CYINIT(empty_reg_1062[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1616_fu_647_p2[4:1]),
        .S(empty_reg_1062[4:1]));
  FDRE \add_ln1616_reg_1112_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_647_p2[5]),
        .Q(add_ln1616_reg_1112[5]),
        .R(1'b0));
  FDRE \add_ln1616_reg_1112_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_647_p2[6]),
        .Q(add_ln1616_reg_1112[6]),
        .R(1'b0));
  FDRE \add_ln1616_reg_1112_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_647_p2[7]),
        .Q(add_ln1616_reg_1112[7]),
        .R(1'b0));
  FDRE \add_ln1616_reg_1112_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_647_p2[8]),
        .Q(add_ln1616_reg_1112[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1616_reg_1112_reg[8]_i_1 
       (.CI(\add_ln1616_reg_1112_reg[4]_i_1_n_0 ),
        .CO({\add_ln1616_reg_1112_reg[8]_i_1_n_0 ,\add_ln1616_reg_1112_reg[8]_i_1_n_1 ,\add_ln1616_reg_1112_reg[8]_i_1_n_2 ,\add_ln1616_reg_1112_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1616_fu_647_p2[8:5]),
        .S(empty_reg_1062[8:5]));
  FDRE \add_ln1616_reg_1112_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1616_fu_647_p2[9]),
        .Q(add_ln1616_reg_1112[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88880888)) 
    \add_ln691_reg_1090[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln878_reg_1095),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(in_mat_data_empty_n),
        .O(\add_ln691_reg_1090[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1090[0]_i_3 
       (.I0(\i_col_046_0_reg_338_reg_n_0_[3] ),
        .I1(icmp_ln878_reg_1095),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_1090_reg[3]),
        .O(\add_ln691_reg_1090[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1090[0]_i_4 
       (.I0(\i_col_046_0_reg_338_reg_n_0_[2] ),
        .I1(icmp_ln878_reg_1095),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_1090_reg[2]),
        .O(\add_ln691_reg_1090[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1090[0]_i_5 
       (.I0(\i_col_046_0_reg_338_reg_n_0_[1] ),
        .I1(icmp_ln878_reg_1095),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_1090_reg[1]),
        .O(\add_ln691_reg_1090[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \add_ln691_reg_1090[0]_i_6 
       (.I0(\i_col_046_0_reg_338_reg_n_0_[0] ),
        .I1(icmp_ln878_reg_1095),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_1090_reg[0]),
        .O(\add_ln691_reg_1090[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1090[12]_i_2 
       (.I0(\i_col_046_0_reg_338_reg_n_0_[12] ),
        .I1(icmp_ln878_reg_1095),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_1090_reg[12]),
        .O(\add_ln691_reg_1090[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1090[4]_i_2 
       (.I0(\i_col_046_0_reg_338_reg_n_0_[7] ),
        .I1(icmp_ln878_reg_1095),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_1090_reg[7]),
        .O(\add_ln691_reg_1090[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1090[4]_i_3 
       (.I0(\i_col_046_0_reg_338_reg_n_0_[6] ),
        .I1(icmp_ln878_reg_1095),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_1090_reg[6]),
        .O(\add_ln691_reg_1090[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1090[4]_i_4 
       (.I0(\i_col_046_0_reg_338_reg_n_0_[5] ),
        .I1(icmp_ln878_reg_1095),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_1090_reg[5]),
        .O(\add_ln691_reg_1090[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1090[4]_i_5 
       (.I0(\i_col_046_0_reg_338_reg_n_0_[4] ),
        .I1(icmp_ln878_reg_1095),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_1090_reg[4]),
        .O(\add_ln691_reg_1090[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1090[8]_i_2 
       (.I0(\i_col_046_0_reg_338_reg_n_0_[11] ),
        .I1(icmp_ln878_reg_1095),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_1090_reg[11]),
        .O(\add_ln691_reg_1090[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1090[8]_i_3 
       (.I0(\i_col_046_0_reg_338_reg_n_0_[10] ),
        .I1(icmp_ln878_reg_1095),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_1090_reg[10]),
        .O(\add_ln691_reg_1090[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1090[8]_i_4 
       (.I0(\i_col_046_0_reg_338_reg_n_0_[9] ),
        .I1(icmp_ln878_reg_1095),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_1090_reg[9]),
        .O(\add_ln691_reg_1090[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \add_ln691_reg_1090[8]_i_5 
       (.I0(\i_col_046_0_reg_338_reg_n_0_[8] ),
        .I1(icmp_ln878_reg_1095),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_1090_reg[8]),
        .O(\add_ln691_reg_1090[8]_i_5_n_0 ));
  FDRE \add_ln691_reg_1090_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln691_reg_1090[0]_i_1_n_0 ),
        .D(\add_ln691_reg_1090_reg[0]_i_2_n_7 ),
        .Q(add_ln691_reg_1090_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_1090_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\add_ln691_reg_1090_reg[0]_i_2_n_0 ,\add_ln691_reg_1090_reg[0]_i_2_n_1 ,\add_ln691_reg_1090_reg[0]_i_2_n_2 ,\add_ln691_reg_1090_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\add_ln691_reg_1090_reg[0]_i_2_n_4 ,\add_ln691_reg_1090_reg[0]_i_2_n_5 ,\add_ln691_reg_1090_reg[0]_i_2_n_6 ,\add_ln691_reg_1090_reg[0]_i_2_n_7 }),
        .S({\add_ln691_reg_1090[0]_i_3_n_0 ,\add_ln691_reg_1090[0]_i_4_n_0 ,\add_ln691_reg_1090[0]_i_5_n_0 ,\add_ln691_reg_1090[0]_i_6_n_0 }));
  FDRE \add_ln691_reg_1090_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln691_reg_1090[0]_i_1_n_0 ),
        .D(\add_ln691_reg_1090_reg[8]_i_1_n_5 ),
        .Q(add_ln691_reg_1090_reg[10]),
        .R(1'b0));
  FDRE \add_ln691_reg_1090_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln691_reg_1090[0]_i_1_n_0 ),
        .D(\add_ln691_reg_1090_reg[8]_i_1_n_4 ),
        .Q(add_ln691_reg_1090_reg[11]),
        .R(1'b0));
  FDRE \add_ln691_reg_1090_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln691_reg_1090[0]_i_1_n_0 ),
        .D(\add_ln691_reg_1090_reg[12]_i_1_n_7 ),
        .Q(add_ln691_reg_1090_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_1090_reg[12]_i_1 
       (.CI(\add_ln691_reg_1090_reg[8]_i_1_n_0 ),
        .CO(\NLW_add_ln691_reg_1090_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln691_reg_1090_reg[12]_i_1_O_UNCONNECTED [3:1],\add_ln691_reg_1090_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\add_ln691_reg_1090[12]_i_2_n_0 }));
  FDRE \add_ln691_reg_1090_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln691_reg_1090[0]_i_1_n_0 ),
        .D(\add_ln691_reg_1090_reg[0]_i_2_n_6 ),
        .Q(add_ln691_reg_1090_reg[1]),
        .R(1'b0));
  FDRE \add_ln691_reg_1090_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln691_reg_1090[0]_i_1_n_0 ),
        .D(\add_ln691_reg_1090_reg[0]_i_2_n_5 ),
        .Q(add_ln691_reg_1090_reg[2]),
        .R(1'b0));
  FDRE \add_ln691_reg_1090_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln691_reg_1090[0]_i_1_n_0 ),
        .D(\add_ln691_reg_1090_reg[0]_i_2_n_4 ),
        .Q(add_ln691_reg_1090_reg[3]),
        .R(1'b0));
  FDRE \add_ln691_reg_1090_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln691_reg_1090[0]_i_1_n_0 ),
        .D(\add_ln691_reg_1090_reg[4]_i_1_n_7 ),
        .Q(add_ln691_reg_1090_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_1090_reg[4]_i_1 
       (.CI(\add_ln691_reg_1090_reg[0]_i_2_n_0 ),
        .CO({\add_ln691_reg_1090_reg[4]_i_1_n_0 ,\add_ln691_reg_1090_reg[4]_i_1_n_1 ,\add_ln691_reg_1090_reg[4]_i_1_n_2 ,\add_ln691_reg_1090_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln691_reg_1090_reg[4]_i_1_n_4 ,\add_ln691_reg_1090_reg[4]_i_1_n_5 ,\add_ln691_reg_1090_reg[4]_i_1_n_6 ,\add_ln691_reg_1090_reg[4]_i_1_n_7 }),
        .S({\add_ln691_reg_1090[4]_i_2_n_0 ,\add_ln691_reg_1090[4]_i_3_n_0 ,\add_ln691_reg_1090[4]_i_4_n_0 ,\add_ln691_reg_1090[4]_i_5_n_0 }));
  FDRE \add_ln691_reg_1090_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln691_reg_1090[0]_i_1_n_0 ),
        .D(\add_ln691_reg_1090_reg[4]_i_1_n_6 ),
        .Q(add_ln691_reg_1090_reg[5]),
        .R(1'b0));
  FDRE \add_ln691_reg_1090_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln691_reg_1090[0]_i_1_n_0 ),
        .D(\add_ln691_reg_1090_reg[4]_i_1_n_5 ),
        .Q(add_ln691_reg_1090_reg[6]),
        .R(1'b0));
  FDRE \add_ln691_reg_1090_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln691_reg_1090[0]_i_1_n_0 ),
        .D(\add_ln691_reg_1090_reg[4]_i_1_n_4 ),
        .Q(add_ln691_reg_1090_reg[7]),
        .R(1'b0));
  FDRE \add_ln691_reg_1090_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln691_reg_1090[0]_i_1_n_0 ),
        .D(\add_ln691_reg_1090_reg[8]_i_1_n_7 ),
        .Q(add_ln691_reg_1090_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \add_ln691_reg_1090_reg[8]_i_1 
       (.CI(\add_ln691_reg_1090_reg[4]_i_1_n_0 ),
        .CO({\add_ln691_reg_1090_reg[8]_i_1_n_0 ,\add_ln691_reg_1090_reg[8]_i_1_n_1 ,\add_ln691_reg_1090_reg[8]_i_1_n_2 ,\add_ln691_reg_1090_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln691_reg_1090_reg[8]_i_1_n_4 ,\add_ln691_reg_1090_reg[8]_i_1_n_5 ,\add_ln691_reg_1090_reg[8]_i_1_n_6 ,\add_ln691_reg_1090_reg[8]_i_1_n_7 }),
        .S({\add_ln691_reg_1090[8]_i_2_n_0 ,\add_ln691_reg_1090[8]_i_3_n_0 ,\add_ln691_reg_1090[8]_i_4_n_0 ,\add_ln691_reg_1090[8]_i_5_n_0 }));
  FDRE \add_ln691_reg_1090_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln691_reg_1090[0]_i_1_n_0 ),
        .D(\add_ln691_reg_1090_reg[8]_i_1_n_6 ),
        .Q(add_ln691_reg_1090_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF20AA20AA20AA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0] [2]),
        .I1(grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .I3(\ap_CS_fsm[10]_i_2_n_0 ),
        .I4(\SRL_SIG_reg[1][0] [0]),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hF444F4F4)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(ap_CS_fsm_state9),
        .I3(\icmp_ln878_2_reg_1117_reg_n_0_[0] ),
        .I4(icmp_ln878_3_fu_721_p2),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFF8088)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(\ap_CS_fsm[10]_i_2_n_0 ),
        .I1(\SRL_SIG_reg[1][0] [2]),
        .I2(grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\SRL_SIG_reg[1][0] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(icmp_ln878_3_fu_721_p2),
        .I1(\icmp_ln878_2_reg_1117_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state9),
        .O(\ap_CS_fsm[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h88F8F8F8)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(ap_CS_fsm_state2),
        .I3(row_ind_V_1_reg_327[0]),
        .I4(row_ind_V_1_reg_327[1]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_327[1]),
        .I2(row_ind_V_1_reg_327[0]),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hFAFAFABA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln878_fu_608_p2),
        .I4(ap_block_pp1_stage0_11001__0),
        .O(ap_NS_fsm[3]));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(icmp_ln878_reg_1095),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(in_mat_data_empty_n),
        .O(ap_block_pp1_stage0_11001__0));
  LUT6 #(
    .INIT(64'h2022222200000000)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(icmp_ln878_fu_608_p2),
        .I2(in_mat_data_empty_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(icmp_ln878_reg_1095),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(icmp_ln878_1_fu_628_p2),
        .I2(clear),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(icmp_ln878_1_fu_628_p2),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state18),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hFFFFE0F0)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(ap_enable_reg_pp3_iter5),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter6_reg_n_0),
        .I4(ap_enable_reg_pp3_iter00),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_enable_reg_pp3_iter5),
        .I1(ap_enable_reg_pp3_iter6_reg_n_0),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_block_pp3_stage0_11001__0),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(clear),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state3),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(icmp_ln878_fu_608_p2),
        .I4(ap_enable_reg_pp1_iter0_i_2_n_0),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(in_mat_data_empty_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(icmp_ln878_reg_1095),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A0008888A000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(icmp_ln878_fu_608_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_block_pp1_stage0_11001__0),
        .I5(ap_CS_fsm_state3),
        .O(ap_enable_reg_pp1_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A8A800A8A8A8A8)) 
    ap_enable_reg_pp3_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp3_iter00),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(icmp_ln878_4_fu_757_p2),
        .I4(ap_block_pp3_stage0_11001__0),
        .I5(ap_CS_fsm_pp3_stage0),
        .O(ap_enable_reg_pp3_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp3_iter1_i_1
       (.I0(ap_block_pp3_stage0_11001__0),
        .O(ap_block_pp3_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter0),
        .Q(ap_enable_reg_pp3_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter1),
        .Q(ap_enable_reg_pp3_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter2),
        .Q(ap_enable_reg_pp3_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter3),
        .Q(ap_enable_reg_pp3_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter4),
        .Q(ap_enable_reg_pp3_iter5),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A088A0)) 
    ap_enable_reg_pp3_iter6_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp3_iter6_reg_n_0),
        .I2(ap_enable_reg_pp3_iter5),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(ap_enable_reg_pp3_iter00),
        .O(ap_enable_reg_pp3_iter6_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter6_i_1_n_0),
        .Q(ap_enable_reg_pp3_iter6_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A0008888A000)) 
    ap_enable_reg_pp3_iter7_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp3_iter7_reg_n_0),
        .I2(ap_enable_reg_pp3_iter5),
        .I3(ap_enable_reg_pp3_iter6_reg_n_0),
        .I4(ap_block_pp3_stage0_11001__0),
        .I5(ap_enable_reg_pp3_iter00),
        .O(ap_enable_reg_pp3_iter7_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter7_i_1_n_0),
        .Q(ap_enable_reg_pp3_iter7_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00007F0000000000)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[7]_i_1 
       (.I0(icmp_ln878_5_reg_1197),
        .I1(\cmp_i_i115_i_reg_1170_reg[0]_0 ),
        .I2(icmp_ln878_4_reg_1193),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(ap_block_pp3_stage0_11001__0),
        .I5(ap_CS_fsm_pp3_stage0),
        .O(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[7]_i_2 
       (.I0(ap_enable_reg_pp3_iter1),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_CS_fsm_pp3_stage0),
        .O(p_59_in));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418_reg[0] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(in_mat_data_dout[0]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[0]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418_reg[1] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(in_mat_data_dout[1]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[1]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418_reg[2] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(in_mat_data_dout[2]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[2]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418_reg[3] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(in_mat_data_dout[3]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[3]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418_reg[4] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(in_mat_data_dout[4]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[4]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418_reg[5] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(in_mat_data_dout[5]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[5]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418_reg[6] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(in_mat_data_dout[6]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[6]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418_reg[7] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(in_mat_data_dout[7]),
        .Q(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[7]),
        .R(\ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418_reg[0] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[0]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418_reg[1] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[1]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418_reg[2] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[2]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418_reg[3] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[3]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418_reg[4] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[4]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418_reg[5] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[5]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418_reg[6] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[6]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418_reg[7] 
       (.C(ap_clk),
        .CE(buf_V_0_ce0),
        .D(ap_phi_reg_pp3_iter2_arrayidx396_i179246_load_0_2_reg_418[7]),
        .Q(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0222)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(icmp_ln878_4_reg_1193_pp3_iter2_reg),
        .I3(icmp_ln878_5_reg_1197_pp3_iter2_reg),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_2 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(buf_cop_V_0_fu_794_p5[0]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[0]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(buf_cop_V_0_fu_794_p5[1]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[1]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(buf_cop_V_0_fu_794_p5[2]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[2]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(buf_cop_V_0_fu_794_p5[3]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[3]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(buf_cop_V_0_fu_794_p5[4]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[4]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(buf_cop_V_0_fu_794_p5[5]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[5]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(buf_cop_V_0_fu_794_p5[6]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[6]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(buf_cop_V_0_fu_794_p5[7]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(tmp_fu_805_p5[0]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[0]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(tmp_fu_805_p5[1]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[1]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(tmp_fu_805_p5[2]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[2]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(tmp_fu_805_p5[3]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[3]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(tmp_fu_805_p5[4]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[4]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(tmp_fu_805_p5[5]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[5]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(tmp_fu_805_p5[6]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[6]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(tmp_fu_805_p5[7]),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[7]),
        .R(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[0]_i_1 
       (.I0(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418[0]),
        .I1(icmp_ln878_4_reg_1193_pp3_iter2_reg),
        .I2(icmp_ln878_5_reg_1197_pp3_iter2_reg),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[1]_i_1 
       (.I0(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418[1]),
        .I1(icmp_ln878_4_reg_1193_pp3_iter2_reg),
        .I2(icmp_ln878_5_reg_1197_pp3_iter2_reg),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[2]_i_1 
       (.I0(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418[2]),
        .I1(icmp_ln878_4_reg_1193_pp3_iter2_reg),
        .I2(icmp_ln878_5_reg_1197_pp3_iter2_reg),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[3]_i_1 
       (.I0(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418[3]),
        .I1(icmp_ln878_4_reg_1193_pp3_iter2_reg),
        .I2(icmp_ln878_5_reg_1197_pp3_iter2_reg),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[4]_i_1 
       (.I0(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418[4]),
        .I1(icmp_ln878_4_reg_1193_pp3_iter2_reg),
        .I2(icmp_ln878_5_reg_1197_pp3_iter2_reg),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[5]_i_1 
       (.I0(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418[5]),
        .I1(icmp_ln878_4_reg_1193_pp3_iter2_reg),
        .I2(icmp_ln878_5_reg_1197_pp3_iter2_reg),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[6]_i_1 
       (.I0(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418[6]),
        .I1(icmp_ln878_4_reg_1193_pp3_iter2_reg),
        .I2(icmp_ln878_5_reg_1197_pp3_iter2_reg),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[7]_i_1 
       (.I0(ap_phi_reg_pp3_iter3_arrayidx396_i179246_load_0_2_reg_418[7]),
        .I1(icmp_ln878_4_reg_1193_pp3_iter2_reg),
        .I2(icmp_ln878_5_reg_1197_pp3_iter2_reg),
        .O(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[0]_i_1_n_0 ),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[1]_i_1_n_0 ),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[2]_i_1_n_0 ),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[3]_i_1_n_0 ),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[4]_i_1_n_0 ),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[5]_i_1_n_0 ),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[6]_i_1_n_0 ),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_4540),
        .D(\ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[7]_i_1_n_0 ),
        .Q(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter4),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_4890));
  FDRE \ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_4890),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[0]),
        .Q(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_4890),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[1]),
        .Q(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_4890),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[2]),
        .Q(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_4890),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[3]),
        .Q(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_4890),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[4]),
        .Q(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_4890),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[5]),
        .Q(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_4890),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[6]),
        .Q(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_4890),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[7]),
        .Q(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_4890),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[0]),
        .Q(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_4890),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[1]),
        .Q(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_4890),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[2]),
        .Q(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_4890),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[3]),
        .Q(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_4890),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[4]),
        .Q(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_4890),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[5]),
        .Q(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_4890),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[6]),
        .Q(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_4890),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_2_reg_524[7]),
        .Q(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter5),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(p_15_in));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524[0]),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524[1]),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524[2]),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524[3]),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524[4]),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524[5]),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524[6]),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(ap_phi_reg_pp3_iter5_buf_cop_V_2_reg_524[7]),
        .Q(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0 buf_V_0_U
       (.CO(icmp_ln878_1_fu_628_p2),
        .DI({buf_V_0_U_n_10,buf_V_0_U_n_11,buf_V_0_U_n_12,buf_V_0_U_n_13}),
        .DIADI(DIADI),
        .DOBDO(buf_V_0_q0),
        .Q(col_V_reg_406_pp3_iter1_reg),
        .S({buf_V_0_U_n_14,buf_V_0_U_n_15,buf_V_0_U_n_16,buf_V_0_U_n_17}),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .buf_V_0_address1142_out__0(buf_V_0_address1142_out__0),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln878_1_fu_628_p2_carry__0(icmp_ln878_fu_608_p2_carry__0_0[15:8]),
        .icmp_ln878_4_reg_1193(icmp_ln878_4_reg_1193),
        .\icmp_ln878_4_reg_1193_reg[0] (buf_V_0_U_n_8),
        .icmp_ln878_5_reg_1197(icmp_ln878_5_reg_1197),
        .out({i_col_V_0_reg_350_reg[12:8],i_col_V_0_reg_350_reg[4:0]}),
        .p_58_in(p_58_in),
        .ram_reg(trunc_ln123_reg_1174),
        .ram_reg_0({ap_CS_fsm_pp3_stage0,ap_CS_fsm_state7}),
        .ram_reg_1({\col_V_reg_406_reg_n_0_[4] ,\col_V_reg_406_reg_n_0_[3] ,\col_V_reg_406_reg_n_0_[2] ,\col_V_reg_406_reg_n_0_[1] ,\col_V_reg_406_reg_n_0_[0] }),
        .ram_reg_2(buf_V_1_U_n_11),
        .ram_reg_3(\cmp_i_i115_i_reg_1170_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0_16 buf_V_1_U
       (.DOBDO(buf_V_1_q0),
        .E(we12),
        .Q(col_V_reg_406_pp3_iter1_reg),
        .\ap_CS_fsm_reg[8] (buf_V_1_U_n_10),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter1_reg(buf_V_1_U_n_11),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_1_address11__0(buf_V_1_address11__0),
        .icmp_ln878_4_reg_1193(icmp_ln878_4_reg_1193),
        .icmp_ln878_5_reg_1197(icmp_ln878_5_reg_1197),
        .icmp_ln878_reg_1095(icmp_ln878_reg_1095),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .p_58_in(p_58_in),
        .ram_reg(ram_reg),
        .ram_reg_0(trunc_ln123_reg_1174),
        .ram_reg_1(buf_V_0_U_n_8),
        .ram_reg_2({ap_CS_fsm_pp3_stage0,ap_CS_fsm_pp1_stage0}),
        .ram_reg_3(ap_enable_reg_pp1_iter1_reg_n_0),
        .ram_reg_4({\col_V_reg_406_reg_n_0_[4] ,\col_V_reg_406_reg_n_0_[3] ,\col_V_reg_406_reg_n_0_[2] ,\col_V_reg_406_reg_n_0_[1] ,\col_V_reg_406_reg_n_0_[0] }),
        .ram_reg_5({\i_col_046_0_reg_338_reg_n_0_[4] ,\i_col_046_0_reg_338_reg_n_0_[3] ,\i_col_046_0_reg_338_reg_n_0_[2] ,\i_col_046_0_reg_338_reg_n_0_[1] ,\i_col_046_0_reg_338_reg_n_0_[0] }),
        .ram_reg_6(\cmp_i_i115_i_reg_1170_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0_17 buf_V_2_U
       (.DOBDO(buf_V_1_q0),
        .Q({\col_V_reg_406_reg_n_0_[4] ,\col_V_reg_406_reg_n_0_[3] ,\col_V_reg_406_reg_n_0_[2] ,\col_V_reg_406_reg_n_0_[1] ,\col_V_reg_406_reg_n_0_[0] }),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] (trunc_ln136_reg_1178),
        .\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] (buf_V_0_q0),
        .\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 (trunc_ln136_1_reg_1183),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_cop_V_0_fu_794_p5(buf_cop_V_0_fu_794_p5),
        .icmp_ln878_4_reg_1193(icmp_ln878_4_reg_1193),
        .icmp_ln878_5_reg_1197(icmp_ln878_5_reg_1197),
        .icmp_ln882_reg_1221_pp3_iter6_reg(icmp_ln882_reg_1221_pp3_iter6_reg),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .\mOutPtr[1]_i_3 (\cmp_i_i115_i_reg_1170_reg[0]_0 ),
        .out_mat_data_full_n(out_mat_data_full_n),
        .p_58_in(p_58_in),
        .ram_reg(col_V_reg_406_pp3_iter1_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(trunc_ln123_reg_1174[1]),
        .ram_reg_2(ap_CS_fsm_pp3_stage0),
        .ram_reg_3(ap_enable_reg_pp3_iter7_reg_n_0),
        .tmp_fu_805_p5(tmp_fu_805_p5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i115_i_fu_726_p2_carry
       (.CI(1'b0),
        .CO({cmp_i_i115_i_fu_726_p2_carry_n_0,cmp_i_i115_i_fu_726_p2_carry_n_1,cmp_i_i115_i_fu_726_p2_carry_n_2,cmp_i_i115_i_fu_726_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_i_i115_i_fu_726_p2_carry_i_1_n_0,cmp_i_i115_i_fu_726_p2_carry_i_2_n_0,cmp_i_i115_i_fu_726_p2_carry_i_3_n_0,cmp_i_i115_i_fu_726_p2_carry_i_4_n_0}),
        .O(NLW_cmp_i_i115_i_fu_726_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp_i_i115_i_fu_726_p2_carry_i_5_n_0,cmp_i_i115_i_fu_726_p2_carry_i_6_n_0,cmp_i_i115_i_fu_726_p2_carry_i_7_n_0,cmp_i_i115_i_fu_726_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i115_i_fu_726_p2_carry__0
       (.CI(cmp_i_i115_i_fu_726_p2_carry_n_0),
        .CO({cmp_i_i115_i_fu_726_p2,cmp_i_i115_i_fu_726_p2_carry__0_n_1,cmp_i_i115_i_fu_726_p2_carry__0_n_2,cmp_i_i115_i_fu_726_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_i_i115_i_fu_726_p2_carry__0_i_1_n_0,cmp_i_i115_i_fu_726_p2_carry__0_i_2_n_0,cmp_i_i115_i_fu_726_p2_carry__0_i_3_n_0,cmp_i_i115_i_fu_726_p2_carry__0_i_4_n_0}),
        .O(NLW_cmp_i_i115_i_fu_726_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp_i_i115_i_fu_726_p2_carry__0_i_5_n_0,cmp_i_i115_i_fu_726_p2_carry__0_i_6_n_0,cmp_i_i115_i_fu_726_p2_carry__0_i_7_n_0,cmp_i_i115_i_fu_726_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i_i115_i_fu_726_p2_carry__0_i_1
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(cmp_i_i115_i_fu_726_p2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hF4)) 
    cmp_i_i115_i_fu_726_p2_carry__0_i_2
       (.I0(row_V_reg_394_reg[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .O(cmp_i_i115_i_fu_726_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i115_i_fu_726_p2_carry__0_i_3
       (.I0(Q[11]),
        .I1(row_V_reg_394_reg[11]),
        .I2(Q[10]),
        .I3(row_V_reg_394_reg[10]),
        .O(cmp_i_i115_i_fu_726_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i115_i_fu_726_p2_carry__0_i_4
       (.I0(Q[9]),
        .I1(row_V_reg_394_reg[9]),
        .I2(Q[8]),
        .I3(row_V_reg_394_reg[8]),
        .O(cmp_i_i115_i_fu_726_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i115_i_fu_726_p2_carry__0_i_5
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(cmp_i_i115_i_fu_726_p2_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    cmp_i_i115_i_fu_726_p2_carry__0_i_6
       (.I0(row_V_reg_394_reg[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .O(cmp_i_i115_i_fu_726_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i115_i_fu_726_p2_carry__0_i_7
       (.I0(row_V_reg_394_reg[11]),
        .I1(Q[11]),
        .I2(row_V_reg_394_reg[10]),
        .I3(Q[10]),
        .O(cmp_i_i115_i_fu_726_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i115_i_fu_726_p2_carry__0_i_8
       (.I0(row_V_reg_394_reg[9]),
        .I1(Q[9]),
        .I2(row_V_reg_394_reg[8]),
        .I3(Q[8]),
        .O(cmp_i_i115_i_fu_726_p2_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i115_i_fu_726_p2_carry_i_1
       (.I0(Q[7]),
        .I1(row_V_reg_394_reg[7]),
        .I2(Q[6]),
        .I3(row_V_reg_394_reg[6]),
        .O(cmp_i_i115_i_fu_726_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i115_i_fu_726_p2_carry_i_2
       (.I0(Q[5]),
        .I1(row_V_reg_394_reg[5]),
        .I2(Q[4]),
        .I3(row_V_reg_394_reg[4]),
        .O(cmp_i_i115_i_fu_726_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i115_i_fu_726_p2_carry_i_3
       (.I0(Q[3]),
        .I1(row_V_reg_394_reg[3]),
        .I2(Q[2]),
        .I3(row_V_reg_394_reg[2]),
        .O(cmp_i_i115_i_fu_726_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i115_i_fu_726_p2_carry_i_4
       (.I0(Q[1]),
        .I1(row_V_reg_394_reg[1]),
        .I2(Q[0]),
        .I3(row_V_reg_394_reg[0]),
        .O(cmp_i_i115_i_fu_726_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i115_i_fu_726_p2_carry_i_5
       (.I0(row_V_reg_394_reg[7]),
        .I1(Q[7]),
        .I2(row_V_reg_394_reg[6]),
        .I3(Q[6]),
        .O(cmp_i_i115_i_fu_726_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i115_i_fu_726_p2_carry_i_6
       (.I0(row_V_reg_394_reg[5]),
        .I1(Q[5]),
        .I2(row_V_reg_394_reg[4]),
        .I3(Q[4]),
        .O(cmp_i_i115_i_fu_726_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i115_i_fu_726_p2_carry_i_7
       (.I0(row_V_reg_394_reg[3]),
        .I1(Q[3]),
        .I2(row_V_reg_394_reg[2]),
        .I3(Q[2]),
        .O(cmp_i_i115_i_fu_726_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i115_i_fu_726_p2_carry_i_8
       (.I0(row_V_reg_394_reg[0]),
        .I1(Q[0]),
        .I2(row_V_reg_394_reg[1]),
        .I3(Q[1]),
        .O(cmp_i_i115_i_fu_726_p2_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    \cmp_i_i115_i_reg_1170[0]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(icmp_ln878_3_fu_721_p2),
        .I2(\icmp_ln878_2_reg_1117_reg_n_0_[0] ),
        .O(ap_enable_reg_pp3_iter00));
  FDRE \cmp_i_i115_i_reg_1170_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(cmp_i_i115_i_fu_726_p2),
        .Q(\cmp_i_i115_i_reg_1170_reg[0]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \col_V_1_reg_1188[0]_i_1 
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(\col_V_1_reg_1188[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1188[0]_i_3 
       (.I0(\col_V_reg_406_reg_n_0_[3] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_4_reg_1193),
        .I4(col_V_1_reg_1188_reg[3]),
        .O(\col_V_1_reg_1188[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1188[0]_i_4 
       (.I0(\col_V_reg_406_reg_n_0_[2] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_4_reg_1193),
        .I4(col_V_1_reg_1188_reg[2]),
        .O(zext_ln878_5_fu_753_p1[2]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1188[0]_i_5 
       (.I0(\col_V_reg_406_reg_n_0_[1] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_4_reg_1193),
        .I4(col_V_1_reg_1188_reg[1]),
        .O(\col_V_1_reg_1188[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \col_V_1_reg_1188[0]_i_6 
       (.I0(\col_V_reg_406_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_4_reg_1193),
        .I4(col_V_1_reg_1188_reg[0]),
        .O(\col_V_1_reg_1188[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1188[12]_i_2 
       (.I0(\col_V_reg_406_reg_n_0_[12] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_4_reg_1193),
        .I4(col_V_1_reg_1188_reg[12]),
        .O(\col_V_1_reg_1188[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1188[4]_i_2 
       (.I0(\col_V_reg_406_reg_n_0_[7] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_4_reg_1193),
        .I4(col_V_1_reg_1188_reg[7]),
        .O(\col_V_1_reg_1188[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1188[4]_i_3 
       (.I0(\col_V_reg_406_reg_n_0_[6] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_4_reg_1193),
        .I4(col_V_1_reg_1188_reg[6]),
        .O(zext_ln878_5_fu_753_p1[6]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1188[4]_i_4 
       (.I0(\col_V_reg_406_reg_n_0_[5] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_4_reg_1193),
        .I4(col_V_1_reg_1188_reg[5]),
        .O(\col_V_1_reg_1188[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1188[4]_i_5 
       (.I0(\col_V_reg_406_reg_n_0_[4] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_4_reg_1193),
        .I4(col_V_1_reg_1188_reg[4]),
        .O(zext_ln878_5_fu_753_p1[4]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1188[8]_i_2 
       (.I0(\col_V_reg_406_reg_n_0_[11] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_4_reg_1193),
        .I4(col_V_1_reg_1188_reg[11]),
        .O(\col_V_1_reg_1188[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1188[8]_i_3 
       (.I0(\col_V_reg_406_reg_n_0_[10] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_4_reg_1193),
        .I4(col_V_1_reg_1188_reg[10]),
        .O(zext_ln878_5_fu_753_p1[10]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1188[8]_i_4 
       (.I0(\col_V_reg_406_reg_n_0_[9] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_4_reg_1193),
        .I4(col_V_1_reg_1188_reg[9]),
        .O(\col_V_1_reg_1188[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_1_reg_1188[8]_i_5 
       (.I0(\col_V_reg_406_reg_n_0_[8] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_4_reg_1193),
        .I4(col_V_1_reg_1188_reg[8]),
        .O(zext_ln878_5_fu_753_p1[8]));
  FDRE \col_V_1_reg_1188_reg[0] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1188[0]_i_1_n_0 ),
        .D(\col_V_1_reg_1188_reg[0]_i_2_n_7 ),
        .Q(col_V_1_reg_1188_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_1_reg_1188_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\col_V_1_reg_1188_reg[0]_i_2_n_0 ,\col_V_1_reg_1188_reg[0]_i_2_n_1 ,\col_V_1_reg_1188_reg[0]_i_2_n_2 ,\col_V_1_reg_1188_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\col_V_1_reg_1188_reg[0]_i_2_n_4 ,\col_V_1_reg_1188_reg[0]_i_2_n_5 ,\col_V_1_reg_1188_reg[0]_i_2_n_6 ,\col_V_1_reg_1188_reg[0]_i_2_n_7 }),
        .S({\col_V_1_reg_1188[0]_i_3_n_0 ,zext_ln878_5_fu_753_p1[2],\col_V_1_reg_1188[0]_i_5_n_0 ,\col_V_1_reg_1188[0]_i_6_n_0 }));
  FDRE \col_V_1_reg_1188_reg[10] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1188[0]_i_1_n_0 ),
        .D(\col_V_1_reg_1188_reg[8]_i_1_n_5 ),
        .Q(col_V_1_reg_1188_reg[10]),
        .R(1'b0));
  FDRE \col_V_1_reg_1188_reg[11] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1188[0]_i_1_n_0 ),
        .D(\col_V_1_reg_1188_reg[8]_i_1_n_4 ),
        .Q(col_V_1_reg_1188_reg[11]),
        .R(1'b0));
  FDRE \col_V_1_reg_1188_reg[12] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1188[0]_i_1_n_0 ),
        .D(\col_V_1_reg_1188_reg[12]_i_1_n_7 ),
        .Q(col_V_1_reg_1188_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_1_reg_1188_reg[12]_i_1 
       (.CI(\col_V_1_reg_1188_reg[8]_i_1_n_0 ),
        .CO(\NLW_col_V_1_reg_1188_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_col_V_1_reg_1188_reg[12]_i_1_O_UNCONNECTED [3:1],\col_V_1_reg_1188_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\col_V_1_reg_1188[12]_i_2_n_0 }));
  FDRE \col_V_1_reg_1188_reg[1] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1188[0]_i_1_n_0 ),
        .D(\col_V_1_reg_1188_reg[0]_i_2_n_6 ),
        .Q(col_V_1_reg_1188_reg[1]),
        .R(1'b0));
  FDRE \col_V_1_reg_1188_reg[2] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1188[0]_i_1_n_0 ),
        .D(\col_V_1_reg_1188_reg[0]_i_2_n_5 ),
        .Q(col_V_1_reg_1188_reg[2]),
        .R(1'b0));
  FDRE \col_V_1_reg_1188_reg[3] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1188[0]_i_1_n_0 ),
        .D(\col_V_1_reg_1188_reg[0]_i_2_n_4 ),
        .Q(col_V_1_reg_1188_reg[3]),
        .R(1'b0));
  FDRE \col_V_1_reg_1188_reg[4] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1188[0]_i_1_n_0 ),
        .D(\col_V_1_reg_1188_reg[4]_i_1_n_7 ),
        .Q(col_V_1_reg_1188_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_1_reg_1188_reg[4]_i_1 
       (.CI(\col_V_1_reg_1188_reg[0]_i_2_n_0 ),
        .CO({\col_V_1_reg_1188_reg[4]_i_1_n_0 ,\col_V_1_reg_1188_reg[4]_i_1_n_1 ,\col_V_1_reg_1188_reg[4]_i_1_n_2 ,\col_V_1_reg_1188_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_1_reg_1188_reg[4]_i_1_n_4 ,\col_V_1_reg_1188_reg[4]_i_1_n_5 ,\col_V_1_reg_1188_reg[4]_i_1_n_6 ,\col_V_1_reg_1188_reg[4]_i_1_n_7 }),
        .S({\col_V_1_reg_1188[4]_i_2_n_0 ,zext_ln878_5_fu_753_p1[6],\col_V_1_reg_1188[4]_i_4_n_0 ,zext_ln878_5_fu_753_p1[4]}));
  FDRE \col_V_1_reg_1188_reg[5] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1188[0]_i_1_n_0 ),
        .D(\col_V_1_reg_1188_reg[4]_i_1_n_6 ),
        .Q(col_V_1_reg_1188_reg[5]),
        .R(1'b0));
  FDRE \col_V_1_reg_1188_reg[6] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1188[0]_i_1_n_0 ),
        .D(\col_V_1_reg_1188_reg[4]_i_1_n_5 ),
        .Q(col_V_1_reg_1188_reg[6]),
        .R(1'b0));
  FDRE \col_V_1_reg_1188_reg[7] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1188[0]_i_1_n_0 ),
        .D(\col_V_1_reg_1188_reg[4]_i_1_n_4 ),
        .Q(col_V_1_reg_1188_reg[7]),
        .R(1'b0));
  FDRE \col_V_1_reg_1188_reg[8] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1188[0]_i_1_n_0 ),
        .D(\col_V_1_reg_1188_reg[8]_i_1_n_7 ),
        .Q(col_V_1_reg_1188_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_1_reg_1188_reg[8]_i_1 
       (.CI(\col_V_1_reg_1188_reg[4]_i_1_n_0 ),
        .CO({\col_V_1_reg_1188_reg[8]_i_1_n_0 ,\col_V_1_reg_1188_reg[8]_i_1_n_1 ,\col_V_1_reg_1188_reg[8]_i_1_n_2 ,\col_V_1_reg_1188_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_1_reg_1188_reg[8]_i_1_n_4 ,\col_V_1_reg_1188_reg[8]_i_1_n_5 ,\col_V_1_reg_1188_reg[8]_i_1_n_6 ,\col_V_1_reg_1188_reg[8]_i_1_n_7 }),
        .S({\col_V_1_reg_1188[8]_i_2_n_0 ,zext_ln878_5_fu_753_p1[10],\col_V_1_reg_1188[8]_i_4_n_0 ,zext_ln878_5_fu_753_p1[8]}));
  FDRE \col_V_1_reg_1188_reg[9] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1188[0]_i_1_n_0 ),
        .D(\col_V_1_reg_1188_reg[8]_i_1_n_6 ),
        .Q(col_V_1_reg_1188_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF7FF0000)) 
    \col_V_reg_406[12]_i_1 
       (.I0(icmp_ln878_4_reg_1193),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(ap_enable_reg_pp3_iter00),
        .O(col_V_reg_406));
  LUT4 #(
    .INIT(16'h0800)) 
    \col_V_reg_406[12]_i_2 
       (.I0(icmp_ln878_4_reg_1193),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_enable_reg_pp3_iter1),
        .O(col_V_reg_4060));
  FDRE \col_V_reg_406_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_406_pp3_iter1_reg0),
        .D(\col_V_reg_406_reg_n_0_[0] ),
        .Q(col_V_reg_406_pp3_iter1_reg[0]),
        .R(1'b0));
  FDRE \col_V_reg_406_pp3_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(col_V_reg_406_pp3_iter1_reg0),
        .D(\col_V_reg_406_reg_n_0_[10] ),
        .Q(\col_V_reg_406_pp3_iter1_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \col_V_reg_406_pp3_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(col_V_reg_406_pp3_iter1_reg0),
        .D(\col_V_reg_406_reg_n_0_[11] ),
        .Q(\col_V_reg_406_pp3_iter1_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \col_V_reg_406_pp3_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(col_V_reg_406_pp3_iter1_reg0),
        .D(\col_V_reg_406_reg_n_0_[12] ),
        .Q(\col_V_reg_406_pp3_iter1_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \col_V_reg_406_pp3_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(col_V_reg_406_pp3_iter1_reg0),
        .D(\col_V_reg_406_reg_n_0_[1] ),
        .Q(col_V_reg_406_pp3_iter1_reg[1]),
        .R(1'b0));
  FDRE \col_V_reg_406_pp3_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(col_V_reg_406_pp3_iter1_reg0),
        .D(\col_V_reg_406_reg_n_0_[2] ),
        .Q(col_V_reg_406_pp3_iter1_reg[2]),
        .R(1'b0));
  FDRE \col_V_reg_406_pp3_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(col_V_reg_406_pp3_iter1_reg0),
        .D(\col_V_reg_406_reg_n_0_[3] ),
        .Q(col_V_reg_406_pp3_iter1_reg[3]),
        .R(1'b0));
  FDRE \col_V_reg_406_pp3_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(col_V_reg_406_pp3_iter1_reg0),
        .D(\col_V_reg_406_reg_n_0_[4] ),
        .Q(col_V_reg_406_pp3_iter1_reg[4]),
        .R(1'b0));
  FDRE \col_V_reg_406_pp3_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(col_V_reg_406_pp3_iter1_reg0),
        .D(\col_V_reg_406_reg_n_0_[5] ),
        .Q(\col_V_reg_406_pp3_iter1_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \col_V_reg_406_pp3_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(col_V_reg_406_pp3_iter1_reg0),
        .D(\col_V_reg_406_reg_n_0_[6] ),
        .Q(\col_V_reg_406_pp3_iter1_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \col_V_reg_406_pp3_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(col_V_reg_406_pp3_iter1_reg0),
        .D(\col_V_reg_406_reg_n_0_[7] ),
        .Q(\col_V_reg_406_pp3_iter1_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \col_V_reg_406_pp3_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(col_V_reg_406_pp3_iter1_reg0),
        .D(\col_V_reg_406_reg_n_0_[8] ),
        .Q(\col_V_reg_406_pp3_iter1_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \col_V_reg_406_pp3_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(col_V_reg_406_pp3_iter1_reg0),
        .D(\col_V_reg_406_reg_n_0_[9] ),
        .Q(\col_V_reg_406_pp3_iter1_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \col_V_reg_406_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_4060),
        .D(col_V_1_reg_1188_reg[0]),
        .Q(\col_V_reg_406_reg_n_0_[0] ),
        .R(col_V_reg_406));
  FDRE \col_V_reg_406_reg[10] 
       (.C(ap_clk),
        .CE(col_V_reg_4060),
        .D(col_V_1_reg_1188_reg[10]),
        .Q(\col_V_reg_406_reg_n_0_[10] ),
        .R(col_V_reg_406));
  FDRE \col_V_reg_406_reg[11] 
       (.C(ap_clk),
        .CE(col_V_reg_4060),
        .D(col_V_1_reg_1188_reg[11]),
        .Q(\col_V_reg_406_reg_n_0_[11] ),
        .R(col_V_reg_406));
  FDRE \col_V_reg_406_reg[12] 
       (.C(ap_clk),
        .CE(col_V_reg_4060),
        .D(col_V_1_reg_1188_reg[12]),
        .Q(\col_V_reg_406_reg_n_0_[12] ),
        .R(col_V_reg_406));
  FDRE \col_V_reg_406_reg[1] 
       (.C(ap_clk),
        .CE(col_V_reg_4060),
        .D(col_V_1_reg_1188_reg[1]),
        .Q(\col_V_reg_406_reg_n_0_[1] ),
        .R(col_V_reg_406));
  FDRE \col_V_reg_406_reg[2] 
       (.C(ap_clk),
        .CE(col_V_reg_4060),
        .D(col_V_1_reg_1188_reg[2]),
        .Q(\col_V_reg_406_reg_n_0_[2] ),
        .R(col_V_reg_406));
  FDRE \col_V_reg_406_reg[3] 
       (.C(ap_clk),
        .CE(col_V_reg_4060),
        .D(col_V_1_reg_1188_reg[3]),
        .Q(\col_V_reg_406_reg_n_0_[3] ),
        .R(col_V_reg_406));
  FDRE \col_V_reg_406_reg[4] 
       (.C(ap_clk),
        .CE(col_V_reg_4060),
        .D(col_V_1_reg_1188_reg[4]),
        .Q(\col_V_reg_406_reg_n_0_[4] ),
        .R(col_V_reg_406));
  FDRE \col_V_reg_406_reg[5] 
       (.C(ap_clk),
        .CE(col_V_reg_4060),
        .D(col_V_1_reg_1188_reg[5]),
        .Q(\col_V_reg_406_reg_n_0_[5] ),
        .R(col_V_reg_406));
  FDRE \col_V_reg_406_reg[6] 
       (.C(ap_clk),
        .CE(col_V_reg_4060),
        .D(col_V_1_reg_1188_reg[6]),
        .Q(\col_V_reg_406_reg_n_0_[6] ),
        .R(col_V_reg_406));
  FDRE \col_V_reg_406_reg[7] 
       (.C(ap_clk),
        .CE(col_V_reg_4060),
        .D(col_V_1_reg_1188_reg[7]),
        .Q(\col_V_reg_406_reg_n_0_[7] ),
        .R(col_V_reg_406));
  FDRE \col_V_reg_406_reg[8] 
       (.C(ap_clk),
        .CE(col_V_reg_4060),
        .D(col_V_1_reg_1188_reg[8]),
        .Q(\col_V_reg_406_reg_n_0_[8] ),
        .R(col_V_reg_406));
  FDRE \col_V_reg_406_reg[9] 
       (.C(ap_clk),
        .CE(col_V_reg_4060),
        .D(col_V_1_reg_1188_reg[9]),
        .Q(\col_V_reg_406_reg_n_0_[9] ),
        .R(col_V_reg_406));
  FDRE \empty_reg_1062_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_608_p2_carry__0_0[0]),
        .Q(empty_reg_1062[0]),
        .R(1'b0));
  FDRE \empty_reg_1062_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_608_p2_carry__0_0[10]),
        .Q(empty_reg_1062[10]),
        .R(1'b0));
  FDRE \empty_reg_1062_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_608_p2_carry__0_0[11]),
        .Q(empty_reg_1062[11]),
        .R(1'b0));
  FDRE \empty_reg_1062_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_608_p2_carry__0_0[12]),
        .Q(empty_reg_1062[12]),
        .R(1'b0));
  FDRE \empty_reg_1062_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_608_p2_carry__0_0[13]),
        .Q(empty_reg_1062[13]),
        .R(1'b0));
  FDRE \empty_reg_1062_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_608_p2_carry__0_0[1]),
        .Q(empty_reg_1062[1]),
        .R(1'b0));
  FDRE \empty_reg_1062_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_608_p2_carry__0_0[2]),
        .Q(empty_reg_1062[2]),
        .R(1'b0));
  FDRE \empty_reg_1062_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_608_p2_carry__0_0[3]),
        .Q(empty_reg_1062[3]),
        .R(1'b0));
  FDRE \empty_reg_1062_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_608_p2_carry__0_0[4]),
        .Q(empty_reg_1062[4]),
        .R(1'b0));
  FDRE \empty_reg_1062_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_608_p2_carry__0_0[5]),
        .Q(empty_reg_1062[5]),
        .R(1'b0));
  FDRE \empty_reg_1062_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_608_p2_carry__0_0[6]),
        .Q(empty_reg_1062[6]),
        .R(1'b0));
  FDRE \empty_reg_1062_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_608_p2_carry__0_0[7]),
        .Q(empty_reg_1062[7]),
        .R(1'b0));
  FDRE \empty_reg_1062_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_608_p2_carry__0_0[8]),
        .Q(empty_reg_1062[8]),
        .R(1'b0));
  FDRE \empty_reg_1062_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln878_fu_608_p2_carry__0_0[9]),
        .Q(empty_reg_1062[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_ap_start_reg_i_1
       (.I0(\SRL_SIG_reg[1][0] [1]),
        .I1(ap_CS_fsm_state9),
        .I2(\icmp_ln878_2_reg_1117_reg_n_0_[0] ),
        .I3(icmp_ln878_3_fu_721_p2),
        .I4(grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_ap_start_reg),
        .O(\ap_CS_fsm_reg[9]_0 ));
  FDRE \i_col_046_0_reg_338_reg[0] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_1090_reg[0]),
        .Q(\i_col_046_0_reg_338_reg_n_0_[0] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_338_reg[10] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_1090_reg[10]),
        .Q(\i_col_046_0_reg_338_reg_n_0_[10] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_338_reg[11] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_1090_reg[11]),
        .Q(\i_col_046_0_reg_338_reg_n_0_[11] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_338_reg[12] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_1090_reg[12]),
        .Q(\i_col_046_0_reg_338_reg_n_0_[12] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_338_reg[1] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_1090_reg[1]),
        .Q(\i_col_046_0_reg_338_reg_n_0_[1] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_338_reg[2] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_1090_reg[2]),
        .Q(\i_col_046_0_reg_338_reg_n_0_[2] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_338_reg[3] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_1090_reg[3]),
        .Q(\i_col_046_0_reg_338_reg_n_0_[3] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_338_reg[4] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_1090_reg[4]),
        .Q(\i_col_046_0_reg_338_reg_n_0_[4] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_338_reg[5] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_1090_reg[5]),
        .Q(\i_col_046_0_reg_338_reg_n_0_[5] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_338_reg[6] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_1090_reg[6]),
        .Q(\i_col_046_0_reg_338_reg_n_0_[6] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_338_reg[7] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_1090_reg[7]),
        .Q(\i_col_046_0_reg_338_reg_n_0_[7] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_338_reg[8] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_1090_reg[8]),
        .Q(\i_col_046_0_reg_338_reg_n_0_[8] ),
        .R(ap_CS_fsm_state3));
  FDRE \i_col_046_0_reg_338_reg[9] 
       (.C(ap_clk),
        .CE(we12),
        .D(add_ln691_reg_1090_reg[9]),
        .Q(\i_col_046_0_reg_338_reg_n_0_[9] ),
        .R(ap_CS_fsm_state3));
  LUT2 #(
    .INIT(4'h8)) 
    \i_col_V_0_reg_350[0]_i_1 
       (.I0(icmp_ln878_1_fu_628_p2),
        .I1(ap_CS_fsm_state7),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \i_col_V_0_reg_350[0]_i_3 
       (.I0(i_col_V_0_reg_350_reg[0]),
        .O(\i_col_V_0_reg_350[0]_i_3_n_0 ));
  FDRE \i_col_V_0_reg_350_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_col_V_0_reg_350_reg[0]_i_2_n_7 ),
        .Q(i_col_V_0_reg_350_reg[0]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_350_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_col_V_0_reg_350_reg[0]_i_2_n_0 ,\i_col_V_0_reg_350_reg[0]_i_2_n_1 ,\i_col_V_0_reg_350_reg[0]_i_2_n_2 ,\i_col_V_0_reg_350_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_col_V_0_reg_350_reg[0]_i_2_n_4 ,\i_col_V_0_reg_350_reg[0]_i_2_n_5 ,\i_col_V_0_reg_350_reg[0]_i_2_n_6 ,\i_col_V_0_reg_350_reg[0]_i_2_n_7 }),
        .S({i_col_V_0_reg_350_reg[3:1],\i_col_V_0_reg_350[0]_i_3_n_0 }));
  FDRE \i_col_V_0_reg_350_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_col_V_0_reg_350_reg[8]_i_1_n_5 ),
        .Q(i_col_V_0_reg_350_reg[10]),
        .R(clear));
  FDRE \i_col_V_0_reg_350_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_col_V_0_reg_350_reg[8]_i_1_n_4 ),
        .Q(i_col_V_0_reg_350_reg[11]),
        .R(clear));
  FDRE \i_col_V_0_reg_350_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_col_V_0_reg_350_reg[12]_i_1_n_7 ),
        .Q(i_col_V_0_reg_350_reg[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_350_reg[12]_i_1 
       (.CI(\i_col_V_0_reg_350_reg[8]_i_1_n_0 ),
        .CO(\NLW_i_col_V_0_reg_350_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_col_V_0_reg_350_reg[12]_i_1_O_UNCONNECTED [3:1],\i_col_V_0_reg_350_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,i_col_V_0_reg_350_reg[12]}));
  FDRE \i_col_V_0_reg_350_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_col_V_0_reg_350_reg[0]_i_2_n_6 ),
        .Q(i_col_V_0_reg_350_reg[1]),
        .R(clear));
  FDRE \i_col_V_0_reg_350_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_col_V_0_reg_350_reg[0]_i_2_n_5 ),
        .Q(i_col_V_0_reg_350_reg[2]),
        .R(clear));
  FDRE \i_col_V_0_reg_350_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_col_V_0_reg_350_reg[0]_i_2_n_4 ),
        .Q(i_col_V_0_reg_350_reg[3]),
        .R(clear));
  FDRE \i_col_V_0_reg_350_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_col_V_0_reg_350_reg[4]_i_1_n_7 ),
        .Q(i_col_V_0_reg_350_reg[4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_350_reg[4]_i_1 
       (.CI(\i_col_V_0_reg_350_reg[0]_i_2_n_0 ),
        .CO({\i_col_V_0_reg_350_reg[4]_i_1_n_0 ,\i_col_V_0_reg_350_reg[4]_i_1_n_1 ,\i_col_V_0_reg_350_reg[4]_i_1_n_2 ,\i_col_V_0_reg_350_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_col_V_0_reg_350_reg[4]_i_1_n_4 ,\i_col_V_0_reg_350_reg[4]_i_1_n_5 ,\i_col_V_0_reg_350_reg[4]_i_1_n_6 ,\i_col_V_0_reg_350_reg[4]_i_1_n_7 }),
        .S(i_col_V_0_reg_350_reg[7:4]));
  FDRE \i_col_V_0_reg_350_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_col_V_0_reg_350_reg[4]_i_1_n_6 ),
        .Q(i_col_V_0_reg_350_reg[5]),
        .R(clear));
  FDRE \i_col_V_0_reg_350_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_col_V_0_reg_350_reg[4]_i_1_n_5 ),
        .Q(i_col_V_0_reg_350_reg[6]),
        .R(clear));
  FDRE \i_col_V_0_reg_350_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_col_V_0_reg_350_reg[4]_i_1_n_4 ),
        .Q(i_col_V_0_reg_350_reg[7]),
        .R(clear));
  FDRE \i_col_V_0_reg_350_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_col_V_0_reg_350_reg[8]_i_1_n_7 ),
        .Q(i_col_V_0_reg_350_reg[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_col_V_0_reg_350_reg[8]_i_1 
       (.CI(\i_col_V_0_reg_350_reg[4]_i_1_n_0 ),
        .CO({\i_col_V_0_reg_350_reg[8]_i_1_n_0 ,\i_col_V_0_reg_350_reg[8]_i_1_n_1 ,\i_col_V_0_reg_350_reg[8]_i_1_n_2 ,\i_col_V_0_reg_350_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_col_V_0_reg_350_reg[8]_i_1_n_4 ,\i_col_V_0_reg_350_reg[8]_i_1_n_5 ,\i_col_V_0_reg_350_reg[8]_i_1_n_6 ,\i_col_V_0_reg_350_reg[8]_i_1_n_7 }),
        .S(i_col_V_0_reg_350_reg[11:8]));
  FDRE \i_col_V_0_reg_350_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_col_V_0_reg_350_reg[8]_i_1_n_6 ),
        .Q(i_col_V_0_reg_350_reg[9]),
        .R(clear));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_1_fu_628_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_1_fu_628_p2_carry_n_0,icmp_ln878_1_fu_628_p2_carry_n_1,icmp_ln878_1_fu_628_p2_carry_n_2,icmp_ln878_1_fu_628_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_1_fu_628_p2_carry_i_1_n_0,icmp_ln878_1_fu_628_p2_carry_i_2_n_0,icmp_ln878_1_fu_628_p2_carry_i_3_n_0,icmp_ln878_1_fu_628_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln878_1_fu_628_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_1_fu_628_p2_carry_i_5_n_0,icmp_ln878_1_fu_628_p2_carry_i_6_n_0,icmp_ln878_1_fu_628_p2_carry_i_7_n_0,icmp_ln878_1_fu_628_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_1_fu_628_p2_carry__0
       (.CI(icmp_ln878_1_fu_628_p2_carry_n_0),
        .CO({icmp_ln878_1_fu_628_p2,icmp_ln878_1_fu_628_p2_carry__0_n_1,icmp_ln878_1_fu_628_p2_carry__0_n_2,icmp_ln878_1_fu_628_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({buf_V_0_U_n_10,buf_V_0_U_n_11,buf_V_0_U_n_12,buf_V_0_U_n_13}),
        .O(NLW_icmp_ln878_1_fu_628_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({buf_V_0_U_n_14,buf_V_0_U_n_15,buf_V_0_U_n_16,buf_V_0_U_n_17}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_628_p2_carry_i_1
       (.I0(icmp_ln878_fu_608_p2_carry__0_0[7]),
        .I1(i_col_V_0_reg_350_reg[7]),
        .I2(icmp_ln878_fu_608_p2_carry__0_0[6]),
        .I3(i_col_V_0_reg_350_reg[6]),
        .O(icmp_ln878_1_fu_628_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_628_p2_carry_i_2
       (.I0(icmp_ln878_fu_608_p2_carry__0_0[5]),
        .I1(i_col_V_0_reg_350_reg[5]),
        .I2(icmp_ln878_fu_608_p2_carry__0_0[4]),
        .I3(i_col_V_0_reg_350_reg[4]),
        .O(icmp_ln878_1_fu_628_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_628_p2_carry_i_3
       (.I0(icmp_ln878_fu_608_p2_carry__0_0[3]),
        .I1(i_col_V_0_reg_350_reg[3]),
        .I2(icmp_ln878_fu_608_p2_carry__0_0[2]),
        .I3(i_col_V_0_reg_350_reg[2]),
        .O(icmp_ln878_1_fu_628_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_628_p2_carry_i_4
       (.I0(icmp_ln878_fu_608_p2_carry__0_0[1]),
        .I1(i_col_V_0_reg_350_reg[1]),
        .I2(icmp_ln878_fu_608_p2_carry__0_0[0]),
        .I3(i_col_V_0_reg_350_reg[0]),
        .O(icmp_ln878_1_fu_628_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_628_p2_carry_i_5
       (.I0(i_col_V_0_reg_350_reg[7]),
        .I1(icmp_ln878_fu_608_p2_carry__0_0[7]),
        .I2(i_col_V_0_reg_350_reg[6]),
        .I3(icmp_ln878_fu_608_p2_carry__0_0[6]),
        .O(icmp_ln878_1_fu_628_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_628_p2_carry_i_6
       (.I0(i_col_V_0_reg_350_reg[5]),
        .I1(icmp_ln878_fu_608_p2_carry__0_0[5]),
        .I2(i_col_V_0_reg_350_reg[4]),
        .I3(icmp_ln878_fu_608_p2_carry__0_0[4]),
        .O(icmp_ln878_1_fu_628_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_628_p2_carry_i_7
       (.I0(i_col_V_0_reg_350_reg[3]),
        .I1(icmp_ln878_fu_608_p2_carry__0_0[3]),
        .I2(i_col_V_0_reg_350_reg[2]),
        .I3(icmp_ln878_fu_608_p2_carry__0_0[2]),
        .O(icmp_ln878_1_fu_628_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_628_p2_carry_i_8
       (.I0(i_col_V_0_reg_350_reg[1]),
        .I1(icmp_ln878_fu_608_p2_carry__0_0[1]),
        .I2(i_col_V_0_reg_350_reg[0]),
        .I3(icmp_ln878_fu_608_p2_carry__0_0[0]),
        .O(icmp_ln878_1_fu_628_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \icmp_ln878_2_reg_1117[0]_i_1 
       (.I0(\icmp_ln878_2_reg_1117[0]_i_2_n_0 ),
        .I1(\icmp_ln878_2_reg_1117[0]_i_3_n_0 ),
        .I2(\icmp_ln878_2_reg_1117[0]_i_4_n_0 ),
        .I3(\icmp_ln878_2_reg_1117[0]_i_5_n_0 ),
        .O(icmp_ln878_2_fu_662_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_2_reg_1117[0]_i_2 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .O(\icmp_ln878_2_reg_1117[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_2_reg_1117[0]_i_3 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .O(\icmp_ln878_2_reg_1117[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_2_reg_1117[0]_i_4 
       (.I0(sel0[11]),
        .I1(sel0[10]),
        .I2(sel0[9]),
        .I3(sel0[8]),
        .O(\icmp_ln878_2_reg_1117[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln878_2_reg_1117[0]_i_5 
       (.I0(sel0[15]),
        .I1(sel0[14]),
        .I2(sel0[13]),
        .I3(sel0[12]),
        .O(\icmp_ln878_2_reg_1117[0]_i_5_n_0 ));
  FDRE \icmp_ln878_2_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(icmp_ln878_2_fu_662_p2),
        .Q(\icmp_ln878_2_reg_1117_reg_n_0_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_3_fu_721_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_3_fu_721_p2_carry_n_0,icmp_ln878_3_fu_721_p2_carry_n_1,icmp_ln878_3_fu_721_p2_carry_n_2,icmp_ln878_3_fu_721_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_3_fu_721_p2_carry_i_1_n_0,icmp_ln878_3_fu_721_p2_carry_i_2_n_0,icmp_ln878_3_fu_721_p2_carry_i_3_n_0,icmp_ln878_3_fu_721_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln878_3_fu_721_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_3_fu_721_p2_carry_i_5_n_0,icmp_ln878_3_fu_721_p2_carry_i_6_n_0,icmp_ln878_3_fu_721_p2_carry_i_7_n_0,icmp_ln878_3_fu_721_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_3_fu_721_p2_carry__0
       (.CI(icmp_ln878_3_fu_721_p2_carry_n_0),
        .CO({icmp_ln878_3_fu_721_p2_carry__0_n_0,icmp_ln878_3_fu_721_p2_carry__0_n_1,icmp_ln878_3_fu_721_p2_carry__0_n_2,icmp_ln878_3_fu_721_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_3_fu_721_p2_carry__0_i_1_n_0,icmp_ln878_3_fu_721_p2_carry__0_i_2_n_0,icmp_ln878_3_fu_721_p2_carry__0_i_3_n_0,icmp_ln878_3_fu_721_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln878_3_fu_721_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_3_fu_721_p2_carry__0_i_5_n_0,icmp_ln878_3_fu_721_p2_carry__0_i_6_n_0,icmp_ln878_3_fu_721_p2_carry__0_i_7_n_0,icmp_ln878_3_fu_721_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_3_fu_721_p2_carry__0_i_1
       (.I0(op2_assign_reg_1107[14]),
        .I1(op2_assign_reg_1107[15]),
        .O(icmp_ln878_3_fu_721_p2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hF4)) 
    icmp_ln878_3_fu_721_p2_carry__0_i_2
       (.I0(row_V_reg_394_reg[12]),
        .I1(op2_assign_reg_1107[12]),
        .I2(op2_assign_reg_1107[13]),
        .O(icmp_ln878_3_fu_721_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_3_fu_721_p2_carry__0_i_3
       (.I0(op2_assign_reg_1107[11]),
        .I1(row_V_reg_394_reg[11]),
        .I2(op2_assign_reg_1107[10]),
        .I3(row_V_reg_394_reg[10]),
        .O(icmp_ln878_3_fu_721_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_3_fu_721_p2_carry__0_i_4
       (.I0(op2_assign_reg_1107[9]),
        .I1(row_V_reg_394_reg[9]),
        .I2(op2_assign_reg_1107[8]),
        .I3(row_V_reg_394_reg[8]),
        .O(icmp_ln878_3_fu_721_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_3_fu_721_p2_carry__0_i_5
       (.I0(op2_assign_reg_1107[15]),
        .I1(op2_assign_reg_1107[14]),
        .O(icmp_ln878_3_fu_721_p2_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h21)) 
    icmp_ln878_3_fu_721_p2_carry__0_i_6
       (.I0(op2_assign_reg_1107[12]),
        .I1(op2_assign_reg_1107[13]),
        .I2(row_V_reg_394_reg[12]),
        .O(icmp_ln878_3_fu_721_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_721_p2_carry__0_i_7
       (.I0(op2_assign_reg_1107[11]),
        .I1(row_V_reg_394_reg[11]),
        .I2(op2_assign_reg_1107[10]),
        .I3(row_V_reg_394_reg[10]),
        .O(icmp_ln878_3_fu_721_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_721_p2_carry__0_i_8
       (.I0(op2_assign_reg_1107[9]),
        .I1(row_V_reg_394_reg[9]),
        .I2(op2_assign_reg_1107[8]),
        .I3(row_V_reg_394_reg[8]),
        .O(icmp_ln878_3_fu_721_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_3_fu_721_p2_carry__1
       (.CI(icmp_ln878_3_fu_721_p2_carry__0_n_0),
        .CO({NLW_icmp_ln878_3_fu_721_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln878_3_fu_721_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,op2_assign_reg_1107[16]}),
        .O(NLW_icmp_ln878_3_fu_721_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln878_3_fu_721_p2_carry__1_i_1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln878_3_fu_721_p2_carry__1_i_1
       (.I0(op2_assign_reg_1107[16]),
        .O(icmp_ln878_3_fu_721_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_3_fu_721_p2_carry_i_1
       (.I0(op2_assign_reg_1107[7]),
        .I1(row_V_reg_394_reg[7]),
        .I2(op2_assign_reg_1107[6]),
        .I3(row_V_reg_394_reg[6]),
        .O(icmp_ln878_3_fu_721_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_3_fu_721_p2_carry_i_2
       (.I0(op2_assign_reg_1107[5]),
        .I1(row_V_reg_394_reg[5]),
        .I2(op2_assign_reg_1107[4]),
        .I3(row_V_reg_394_reg[4]),
        .O(icmp_ln878_3_fu_721_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_3_fu_721_p2_carry_i_3
       (.I0(op2_assign_reg_1107[3]),
        .I1(row_V_reg_394_reg[3]),
        .I2(op2_assign_reg_1107[2]),
        .I3(row_V_reg_394_reg[2]),
        .O(icmp_ln878_3_fu_721_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_3_fu_721_p2_carry_i_4
       (.I0(op2_assign_reg_1107[1]),
        .I1(row_V_reg_394_reg[1]),
        .I2(op2_assign_reg_1107[0]),
        .I3(row_V_reg_394_reg[0]),
        .O(icmp_ln878_3_fu_721_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_721_p2_carry_i_5
       (.I0(op2_assign_reg_1107[7]),
        .I1(row_V_reg_394_reg[7]),
        .I2(op2_assign_reg_1107[6]),
        .I3(row_V_reg_394_reg[6]),
        .O(icmp_ln878_3_fu_721_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_721_p2_carry_i_6
       (.I0(op2_assign_reg_1107[5]),
        .I1(row_V_reg_394_reg[5]),
        .I2(op2_assign_reg_1107[4]),
        .I3(row_V_reg_394_reg[4]),
        .O(icmp_ln878_3_fu_721_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_721_p2_carry_i_7
       (.I0(op2_assign_reg_1107[3]),
        .I1(row_V_reg_394_reg[3]),
        .I2(op2_assign_reg_1107[2]),
        .I3(row_V_reg_394_reg[2]),
        .O(icmp_ln878_3_fu_721_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_3_fu_721_p2_carry_i_8
       (.I0(op2_assign_reg_1107[0]),
        .I1(row_V_reg_394_reg[0]),
        .I2(op2_assign_reg_1107[1]),
        .I3(row_V_reg_394_reg[1]),
        .O(icmp_ln878_3_fu_721_p2_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_4_fu_757_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_4_fu_757_p2_carry_n_0,icmp_ln878_4_fu_757_p2_carry_n_1,icmp_ln878_4_fu_757_p2_carry_n_2,icmp_ln878_4_fu_757_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_4_fu_757_p2_carry_i_1_n_0,icmp_ln878_4_fu_757_p2_carry_i_2_n_0,icmp_ln878_4_fu_757_p2_carry_i_3_n_0,icmp_ln878_4_fu_757_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln878_4_fu_757_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_4_fu_757_p2_carry_i_5_n_0,icmp_ln878_4_fu_757_p2_carry_i_6_n_0,icmp_ln878_4_fu_757_p2_carry_i_7_n_0,icmp_ln878_4_fu_757_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_4_fu_757_p2_carry__0
       (.CI(icmp_ln878_4_fu_757_p2_carry_n_0),
        .CO({NLW_icmp_ln878_4_fu_757_p2_carry__0_CO_UNCONNECTED[3],icmp_ln878_4_fu_757_p2,icmp_ln878_4_fu_757_p2_carry__0_n_2,icmp_ln878_4_fu_757_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln878_4_fu_757_p2_carry__0_i_1_n_0,icmp_ln878_4_fu_757_p2_carry__0_i_2_n_0,icmp_ln878_4_fu_757_p2_carry__0_i_3_n_0}),
        .O(NLW_icmp_ln878_4_fu_757_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln878_4_fu_757_p2_carry__0_i_4_n_0,icmp_ln878_4_fu_757_p2_carry__0_i_5_n_0,icmp_ln878_4_fu_757_p2_carry__0_i_6_n_0}));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    icmp_ln878_4_fu_757_p2_carry__0_i_1
       (.I0(\col_V_reg_406_reg_n_0_[12] ),
        .I1(buf_V_1_U_n_11),
        .I2(col_V_1_reg_1188_reg[12]),
        .I3(add_ln1616_reg_1112[12]),
        .I4(add_ln1616_reg_1112[13]),
        .O(icmp_ln878_4_fu_757_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_4_fu_757_p2_carry__0_i_2
       (.I0(add_ln1616_reg_1112[11]),
        .I1(zext_ln878_5_fu_753_p1[11]),
        .I2(add_ln1616_reg_1112[10]),
        .I3(col_V_1_reg_1188_reg[10]),
        .I4(buf_V_1_U_n_11),
        .I5(\col_V_reg_406_reg_n_0_[10] ),
        .O(icmp_ln878_4_fu_757_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_4_fu_757_p2_carry__0_i_3
       (.I0(add_ln1616_reg_1112[9]),
        .I1(zext_ln878_5_fu_753_p1[9]),
        .I2(add_ln1616_reg_1112[8]),
        .I3(col_V_1_reg_1188_reg[8]),
        .I4(buf_V_1_U_n_11),
        .I5(\col_V_reg_406_reg_n_0_[8] ),
        .O(icmp_ln878_4_fu_757_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h0000B847)) 
    icmp_ln878_4_fu_757_p2_carry__0_i_4
       (.I0(\col_V_reg_406_reg_n_0_[12] ),
        .I1(buf_V_1_U_n_11),
        .I2(col_V_1_reg_1188_reg[12]),
        .I3(add_ln1616_reg_1112[12]),
        .I4(add_ln1616_reg_1112[13]),
        .O(icmp_ln878_4_fu_757_p2_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_4_fu_757_p2_carry__0_i_5
       (.I0(zext_ln878_5_fu_753_p1[11]),
        .I1(add_ln1616_reg_1112[11]),
        .I2(col_V_1_reg_1188_reg[10]),
        .I3(buf_V_1_U_n_11),
        .I4(\col_V_reg_406_reg_n_0_[10] ),
        .I5(add_ln1616_reg_1112[10]),
        .O(icmp_ln878_4_fu_757_p2_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_4_fu_757_p2_carry__0_i_6
       (.I0(zext_ln878_5_fu_753_p1[9]),
        .I1(add_ln1616_reg_1112[9]),
        .I2(col_V_1_reg_1188_reg[8]),
        .I3(buf_V_1_U_n_11),
        .I4(\col_V_reg_406_reg_n_0_[8] ),
        .I5(add_ln1616_reg_1112[8]),
        .O(icmp_ln878_4_fu_757_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_4_fu_757_p2_carry__0_i_7
       (.I0(\col_V_reg_406_reg_n_0_[11] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_4_reg_1193),
        .I4(col_V_1_reg_1188_reg[11]),
        .O(zext_ln878_5_fu_753_p1[11]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_4_fu_757_p2_carry__0_i_8
       (.I0(\col_V_reg_406_reg_n_0_[9] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_4_reg_1193),
        .I4(col_V_1_reg_1188_reg[9]),
        .O(zext_ln878_5_fu_753_p1[9]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_4_fu_757_p2_carry_i_1
       (.I0(add_ln1616_reg_1112[7]),
        .I1(zext_ln878_5_fu_753_p1[7]),
        .I2(add_ln1616_reg_1112[6]),
        .I3(col_V_1_reg_1188_reg[6]),
        .I4(buf_V_1_U_n_11),
        .I5(\col_V_reg_406_reg_n_0_[6] ),
        .O(icmp_ln878_4_fu_757_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_4_fu_757_p2_carry_i_11
       (.I0(\col_V_reg_406_reg_n_0_[5] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_4_reg_1193),
        .I4(col_V_1_reg_1188_reg[5]),
        .O(zext_ln878_5_fu_753_p1[5]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_4_fu_757_p2_carry_i_12
       (.I0(\col_V_reg_406_reg_n_0_[3] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_4_reg_1193),
        .I4(col_V_1_reg_1188_reg[3]),
        .O(zext_ln878_5_fu_753_p1[3]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_4_fu_757_p2_carry_i_13
       (.I0(\col_V_reg_406_reg_n_0_[1] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_4_reg_1193),
        .I4(col_V_1_reg_1188_reg[1]),
        .O(zext_ln878_5_fu_753_p1[1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_4_fu_757_p2_carry_i_2
       (.I0(add_ln1616_reg_1112[5]),
        .I1(zext_ln878_5_fu_753_p1[5]),
        .I2(add_ln1616_reg_1112[4]),
        .I3(col_V_1_reg_1188_reg[4]),
        .I4(buf_V_1_U_n_11),
        .I5(\col_V_reg_406_reg_n_0_[4] ),
        .O(icmp_ln878_4_fu_757_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_4_fu_757_p2_carry_i_3
       (.I0(add_ln1616_reg_1112[3]),
        .I1(zext_ln878_5_fu_753_p1[3]),
        .I2(add_ln1616_reg_1112[2]),
        .I3(col_V_1_reg_1188_reg[2]),
        .I4(buf_V_1_U_n_11),
        .I5(\col_V_reg_406_reg_n_0_[2] ),
        .O(icmp_ln878_4_fu_757_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h222BBB2B22222222)) 
    icmp_ln878_4_fu_757_p2_carry_i_4
       (.I0(add_ln1616_reg_1112[1]),
        .I1(zext_ln878_5_fu_753_p1[1]),
        .I2(col_V_1_reg_1188_reg[0]),
        .I3(buf_V_1_U_n_11),
        .I4(\col_V_reg_406_reg_n_0_[0] ),
        .I5(add_ln1616_reg_1112[0]),
        .O(icmp_ln878_4_fu_757_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_4_fu_757_p2_carry_i_5
       (.I0(zext_ln878_5_fu_753_p1[7]),
        .I1(add_ln1616_reg_1112[7]),
        .I2(col_V_1_reg_1188_reg[6]),
        .I3(buf_V_1_U_n_11),
        .I4(\col_V_reg_406_reg_n_0_[6] ),
        .I5(add_ln1616_reg_1112[6]),
        .O(icmp_ln878_4_fu_757_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_4_fu_757_p2_carry_i_6
       (.I0(zext_ln878_5_fu_753_p1[5]),
        .I1(add_ln1616_reg_1112[5]),
        .I2(col_V_1_reg_1188_reg[4]),
        .I3(buf_V_1_U_n_11),
        .I4(\col_V_reg_406_reg_n_0_[4] ),
        .I5(add_ln1616_reg_1112[4]),
        .O(icmp_ln878_4_fu_757_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_4_fu_757_p2_carry_i_7
       (.I0(zext_ln878_5_fu_753_p1[3]),
        .I1(add_ln1616_reg_1112[3]),
        .I2(col_V_1_reg_1188_reg[2]),
        .I3(buf_V_1_U_n_11),
        .I4(\col_V_reg_406_reg_n_0_[2] ),
        .I5(add_ln1616_reg_1112[2]),
        .O(icmp_ln878_4_fu_757_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_4_fu_757_p2_carry_i_8
       (.I0(zext_ln878_5_fu_753_p1[1]),
        .I1(add_ln1616_reg_1112[1]),
        .I2(col_V_1_reg_1188_reg[0]),
        .I3(buf_V_1_U_n_11),
        .I4(\col_V_reg_406_reg_n_0_[0] ),
        .I5(add_ln1616_reg_1112[0]),
        .O(icmp_ln878_4_fu_757_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_4_fu_757_p2_carry_i_9
       (.I0(\col_V_reg_406_reg_n_0_[7] ),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(icmp_ln878_4_reg_1193),
        .I4(col_V_1_reg_1188_reg[7]),
        .O(zext_ln878_5_fu_753_p1[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln878_4_reg_1193[0]_i_1 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(col_V_reg_406_pp3_iter1_reg0));
  FDRE \icmp_ln878_4_reg_1193_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_406_pp3_iter1_reg0),
        .D(icmp_ln878_4_reg_1193),
        .Q(icmp_ln878_4_reg_1193_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_1193_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_4_reg_1193_pp3_iter1_reg),
        .Q(icmp_ln878_4_reg_1193_pp3_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_1193_pp3_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_4_reg_1193_pp3_iter2_reg),
        .Q(icmp_ln878_4_reg_1193_pp3_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_1193_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_4_reg_1193_pp3_iter3_reg),
        .Q(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_1193_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .Q(icmp_ln878_4_reg_1193_pp3_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_1193_pp3_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_4_reg_1193_pp3_iter5_reg),
        .Q(icmp_ln878_4_reg_1193_pp3_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln878_4_reg_1193_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_406_pp3_iter1_reg0),
        .D(icmp_ln878_4_fu_757_p2),
        .Q(icmp_ln878_4_reg_1193),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_5_fu_762_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_5_fu_762_p2_carry_n_0,icmp_ln878_5_fu_762_p2_carry_n_1,icmp_ln878_5_fu_762_p2_carry_n_2,icmp_ln878_5_fu_762_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_5_fu_762_p2_carry_i_1_n_0,icmp_ln878_5_fu_762_p2_carry_i_2_n_0,icmp_ln878_5_fu_762_p2_carry_i_3_n_0,icmp_ln878_5_fu_762_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln878_5_fu_762_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_5_fu_762_p2_carry_i_5_n_0,icmp_ln878_5_fu_762_p2_carry_i_6_n_0,icmp_ln878_5_fu_762_p2_carry_i_7_n_0,icmp_ln878_5_fu_762_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_5_fu_762_p2_carry__0
       (.CI(icmp_ln878_5_fu_762_p2_carry_n_0),
        .CO({icmp_ln878_5_fu_762_p2,icmp_ln878_5_fu_762_p2_carry__0_n_1,icmp_ln878_5_fu_762_p2_carry__0_n_2,icmp_ln878_5_fu_762_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_5_fu_762_p2_carry__0_i_1_n_0,icmp_ln878_5_fu_762_p2_carry__0_i_2_n_0,icmp_ln878_5_fu_762_p2_carry__0_i_3_n_0,icmp_ln878_5_fu_762_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln878_5_fu_762_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_5_fu_762_p2_carry__0_i_5_n_0,icmp_ln878_5_fu_762_p2_carry__0_i_6_n_0,icmp_ln878_5_fu_762_p2_carry__0_i_7_n_0,icmp_ln878_5_fu_762_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_5_fu_762_p2_carry__0_i_1
       (.I0(icmp_ln878_fu_608_p2_carry__0_0[14]),
        .I1(icmp_ln878_fu_608_p2_carry__0_0[15]),
        .O(icmp_ln878_5_fu_762_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    icmp_ln878_5_fu_762_p2_carry__0_i_2
       (.I0(\col_V_reg_406_reg_n_0_[12] ),
        .I1(buf_V_1_U_n_11),
        .I2(col_V_1_reg_1188_reg[12]),
        .I3(icmp_ln878_fu_608_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_608_p2_carry__0_0[13]),
        .O(icmp_ln878_5_fu_762_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_5_fu_762_p2_carry__0_i_3
       (.I0(icmp_ln878_fu_608_p2_carry__0_0[11]),
        .I1(zext_ln878_5_fu_753_p1[11]),
        .I2(icmp_ln878_fu_608_p2_carry__0_0[10]),
        .I3(col_V_1_reg_1188_reg[10]),
        .I4(buf_V_1_U_n_11),
        .I5(\col_V_reg_406_reg_n_0_[10] ),
        .O(icmp_ln878_5_fu_762_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_5_fu_762_p2_carry__0_i_4
       (.I0(icmp_ln878_fu_608_p2_carry__0_0[9]),
        .I1(zext_ln878_5_fu_753_p1[9]),
        .I2(icmp_ln878_fu_608_p2_carry__0_0[8]),
        .I3(col_V_1_reg_1188_reg[8]),
        .I4(buf_V_1_U_n_11),
        .I5(\col_V_reg_406_reg_n_0_[8] ),
        .O(icmp_ln878_5_fu_762_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_5_fu_762_p2_carry__0_i_5
       (.I0(icmp_ln878_fu_608_p2_carry__0_0[15]),
        .I1(icmp_ln878_fu_608_p2_carry__0_0[14]),
        .O(icmp_ln878_5_fu_762_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h0000B847)) 
    icmp_ln878_5_fu_762_p2_carry__0_i_6
       (.I0(\col_V_reg_406_reg_n_0_[12] ),
        .I1(buf_V_1_U_n_11),
        .I2(col_V_1_reg_1188_reg[12]),
        .I3(icmp_ln878_fu_608_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_608_p2_carry__0_0[13]),
        .O(icmp_ln878_5_fu_762_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_5_fu_762_p2_carry__0_i_7
       (.I0(zext_ln878_5_fu_753_p1[11]),
        .I1(icmp_ln878_fu_608_p2_carry__0_0[11]),
        .I2(col_V_1_reg_1188_reg[10]),
        .I3(buf_V_1_U_n_11),
        .I4(\col_V_reg_406_reg_n_0_[10] ),
        .I5(icmp_ln878_fu_608_p2_carry__0_0[10]),
        .O(icmp_ln878_5_fu_762_p2_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_5_fu_762_p2_carry__0_i_8
       (.I0(zext_ln878_5_fu_753_p1[9]),
        .I1(icmp_ln878_fu_608_p2_carry__0_0[9]),
        .I2(col_V_1_reg_1188_reg[8]),
        .I3(buf_V_1_U_n_11),
        .I4(\col_V_reg_406_reg_n_0_[8] ),
        .I5(icmp_ln878_fu_608_p2_carry__0_0[8]),
        .O(icmp_ln878_5_fu_762_p2_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_5_fu_762_p2_carry_i_1
       (.I0(icmp_ln878_fu_608_p2_carry__0_0[7]),
        .I1(zext_ln878_5_fu_753_p1[7]),
        .I2(icmp_ln878_fu_608_p2_carry__0_0[6]),
        .I3(col_V_1_reg_1188_reg[6]),
        .I4(buf_V_1_U_n_11),
        .I5(\col_V_reg_406_reg_n_0_[6] ),
        .O(icmp_ln878_5_fu_762_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_5_fu_762_p2_carry_i_2
       (.I0(icmp_ln878_fu_608_p2_carry__0_0[5]),
        .I1(zext_ln878_5_fu_753_p1[5]),
        .I2(icmp_ln878_fu_608_p2_carry__0_0[4]),
        .I3(col_V_1_reg_1188_reg[4]),
        .I4(buf_V_1_U_n_11),
        .I5(\col_V_reg_406_reg_n_0_[4] ),
        .O(icmp_ln878_5_fu_762_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln878_5_fu_762_p2_carry_i_3
       (.I0(icmp_ln878_fu_608_p2_carry__0_0[3]),
        .I1(zext_ln878_5_fu_753_p1[3]),
        .I2(icmp_ln878_fu_608_p2_carry__0_0[2]),
        .I3(col_V_1_reg_1188_reg[2]),
        .I4(buf_V_1_U_n_11),
        .I5(\col_V_reg_406_reg_n_0_[2] ),
        .O(icmp_ln878_5_fu_762_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h222BBB2B22222222)) 
    icmp_ln878_5_fu_762_p2_carry_i_4
       (.I0(icmp_ln878_fu_608_p2_carry__0_0[1]),
        .I1(zext_ln878_5_fu_753_p1[1]),
        .I2(col_V_1_reg_1188_reg[0]),
        .I3(buf_V_1_U_n_11),
        .I4(\col_V_reg_406_reg_n_0_[0] ),
        .I5(icmp_ln878_fu_608_p2_carry__0_0[0]),
        .O(icmp_ln878_5_fu_762_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_5_fu_762_p2_carry_i_5
       (.I0(zext_ln878_5_fu_753_p1[7]),
        .I1(icmp_ln878_fu_608_p2_carry__0_0[7]),
        .I2(col_V_1_reg_1188_reg[6]),
        .I3(buf_V_1_U_n_11),
        .I4(\col_V_reg_406_reg_n_0_[6] ),
        .I5(icmp_ln878_fu_608_p2_carry__0_0[6]),
        .O(icmp_ln878_5_fu_762_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_5_fu_762_p2_carry_i_6
       (.I0(zext_ln878_5_fu_753_p1[5]),
        .I1(icmp_ln878_fu_608_p2_carry__0_0[5]),
        .I2(col_V_1_reg_1188_reg[4]),
        .I3(buf_V_1_U_n_11),
        .I4(\col_V_reg_406_reg_n_0_[4] ),
        .I5(icmp_ln878_fu_608_p2_carry__0_0[4]),
        .O(icmp_ln878_5_fu_762_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_5_fu_762_p2_carry_i_7
       (.I0(zext_ln878_5_fu_753_p1[3]),
        .I1(icmp_ln878_fu_608_p2_carry__0_0[3]),
        .I2(col_V_1_reg_1188_reg[2]),
        .I3(buf_V_1_U_n_11),
        .I4(\col_V_reg_406_reg_n_0_[2] ),
        .I5(icmp_ln878_fu_608_p2_carry__0_0[2]),
        .O(icmp_ln878_5_fu_762_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln878_5_fu_762_p2_carry_i_8
       (.I0(zext_ln878_5_fu_753_p1[1]),
        .I1(icmp_ln878_fu_608_p2_carry__0_0[1]),
        .I2(col_V_1_reg_1188_reg[0]),
        .I3(buf_V_1_U_n_11),
        .I4(\col_V_reg_406_reg_n_0_[0] ),
        .I5(icmp_ln878_fu_608_p2_carry__0_0[0]),
        .O(icmp_ln878_5_fu_762_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln878_5_reg_1197[0]_i_1 
       (.I0(icmp_ln878_5_fu_762_p2),
        .I1(icmp_ln878_4_fu_757_p2),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(icmp_ln878_5_reg_1197),
        .O(\icmp_ln878_5_reg_1197[0]_i_1_n_0 ));
  FDRE \icmp_ln878_5_reg_1197_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_406_pp3_iter1_reg0),
        .D(icmp_ln878_5_reg_1197),
        .Q(icmp_ln878_5_reg_1197_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln878_5_reg_1197_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln878_5_reg_1197_pp3_iter1_reg),
        .Q(icmp_ln878_5_reg_1197_pp3_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln878_5_reg_1197_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln878_5_reg_1197[0]_i_1_n_0 ),
        .Q(icmp_ln878_5_reg_1197),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_fu_608_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_fu_608_p2_carry_n_0,icmp_ln878_fu_608_p2_carry_n_1,icmp_ln878_fu_608_p2_carry_n_2,icmp_ln878_fu_608_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_fu_608_p2_carry_i_1_n_0,icmp_ln878_fu_608_p2_carry_i_2_n_0,icmp_ln878_fu_608_p2_carry_i_3_n_0,icmp_ln878_fu_608_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln878_fu_608_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_fu_608_p2_carry_i_5_n_0,icmp_ln878_fu_608_p2_carry_i_6_n_0,icmp_ln878_fu_608_p2_carry_i_7_n_0,icmp_ln878_fu_608_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_fu_608_p2_carry__0
       (.CI(icmp_ln878_fu_608_p2_carry_n_0),
        .CO({icmp_ln878_fu_608_p2,icmp_ln878_fu_608_p2_carry__0_n_1,icmp_ln878_fu_608_p2_carry__0_n_2,icmp_ln878_fu_608_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_fu_608_p2_carry__0_i_1_n_0,icmp_ln878_fu_608_p2_carry__0_i_2_n_0,icmp_ln878_fu_608_p2_carry__0_i_3_n_0,icmp_ln878_fu_608_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln878_fu_608_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_fu_608_p2_carry__0_i_5_n_0,icmp_ln878_fu_608_p2_carry__0_i_6_n_0,icmp_ln878_fu_608_p2_carry__0_i_7_n_0,icmp_ln878_fu_608_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_fu_608_p2_carry__0_i_1
       (.I0(icmp_ln878_fu_608_p2_carry__0_0[14]),
        .I1(icmp_ln878_fu_608_p2_carry__0_0[15]),
        .O(icmp_ln878_fu_608_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_608_p2_carry__0_i_10
       (.I0(\i_col_046_0_reg_338_reg_n_0_[8] ),
        .I1(icmp_ln878_reg_1095),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_1090_reg[8]),
        .O(icmp_ln878_fu_608_p2_carry__0_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    icmp_ln878_fu_608_p2_carry__0_i_2
       (.I0(\i_col_046_0_reg_338_reg_n_0_[12] ),
        .I1(load),
        .I2(add_ln691_reg_1090_reg[12]),
        .I3(icmp_ln878_fu_608_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_608_p2_carry__0_0[13]),
        .O(icmp_ln878_fu_608_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_608_p2_carry__0_i_3
       (.I0(icmp_ln878_fu_608_p2_carry__0_0[10]),
        .I1(icmp_ln878_fu_608_p2_carry__0_i_9_n_0),
        .I2(\i_col_046_0_reg_338_reg_n_0_[11] ),
        .I3(load),
        .I4(add_ln691_reg_1090_reg[11]),
        .I5(icmp_ln878_fu_608_p2_carry__0_0[11]),
        .O(icmp_ln878_fu_608_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_608_p2_carry__0_i_4
       (.I0(icmp_ln878_fu_608_p2_carry__0_0[8]),
        .I1(icmp_ln878_fu_608_p2_carry__0_i_10_n_0),
        .I2(\i_col_046_0_reg_338_reg_n_0_[9] ),
        .I3(load),
        .I4(add_ln691_reg_1090_reg[9]),
        .I5(icmp_ln878_fu_608_p2_carry__0_0[9]),
        .O(icmp_ln878_fu_608_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_fu_608_p2_carry__0_i_5
       (.I0(icmp_ln878_fu_608_p2_carry__0_0[15]),
        .I1(icmp_ln878_fu_608_p2_carry__0_0[14]),
        .O(icmp_ln878_fu_608_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h0000B847)) 
    icmp_ln878_fu_608_p2_carry__0_i_6
       (.I0(\i_col_046_0_reg_338_reg_n_0_[12] ),
        .I1(load),
        .I2(add_ln691_reg_1090_reg[12]),
        .I3(icmp_ln878_fu_608_p2_carry__0_0[12]),
        .I4(icmp_ln878_fu_608_p2_carry__0_0[13]),
        .O(icmp_ln878_fu_608_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_608_p2_carry__0_i_7
       (.I0(add_ln691_reg_1090_reg[11]),
        .I1(load),
        .I2(\i_col_046_0_reg_338_reg_n_0_[11] ),
        .I3(icmp_ln878_fu_608_p2_carry__0_0[11]),
        .I4(icmp_ln878_fu_608_p2_carry__0_i_9_n_0),
        .I5(icmp_ln878_fu_608_p2_carry__0_0[10]),
        .O(icmp_ln878_fu_608_p2_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_608_p2_carry__0_i_8
       (.I0(add_ln691_reg_1090_reg[9]),
        .I1(load),
        .I2(\i_col_046_0_reg_338_reg_n_0_[9] ),
        .I3(icmp_ln878_fu_608_p2_carry__0_0[9]),
        .I4(icmp_ln878_fu_608_p2_carry__0_i_10_n_0),
        .I5(icmp_ln878_fu_608_p2_carry__0_0[8]),
        .O(icmp_ln878_fu_608_p2_carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_608_p2_carry__0_i_9
       (.I0(\i_col_046_0_reg_338_reg_n_0_[10] ),
        .I1(icmp_ln878_reg_1095),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_1090_reg[10]),
        .O(icmp_ln878_fu_608_p2_carry__0_i_9_n_0));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_608_p2_carry_i_1
       (.I0(icmp_ln878_fu_608_p2_carry__0_0[6]),
        .I1(icmp_ln878_fu_608_p2_carry_i_9_n_0),
        .I2(\i_col_046_0_reg_338_reg_n_0_[7] ),
        .I3(load),
        .I4(add_ln691_reg_1090_reg[7]),
        .I5(icmp_ln878_fu_608_p2_carry__0_0[7]),
        .O(icmp_ln878_fu_608_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln878_fu_608_p2_carry_i_10
       (.I0(icmp_ln878_reg_1095),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(load));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_608_p2_carry_i_11
       (.I0(\i_col_046_0_reg_338_reg_n_0_[4] ),
        .I1(icmp_ln878_reg_1095),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_1090_reg[4]),
        .O(icmp_ln878_fu_608_p2_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_608_p2_carry_i_12
       (.I0(\i_col_046_0_reg_338_reg_n_0_[2] ),
        .I1(icmp_ln878_reg_1095),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_1090_reg[2]),
        .O(icmp_ln878_fu_608_p2_carry_i_12_n_0));
  LUT5 #(
    .INIT(32'h1555D555)) 
    icmp_ln878_fu_608_p2_carry_i_13
       (.I0(\i_col_046_0_reg_338_reg_n_0_[0] ),
        .I1(icmp_ln878_reg_1095),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_1090_reg[0]),
        .O(icmp_ln878_fu_608_p2_carry_i_13_n_0));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_608_p2_carry_i_2
       (.I0(icmp_ln878_fu_608_p2_carry__0_0[4]),
        .I1(icmp_ln878_fu_608_p2_carry_i_11_n_0),
        .I2(\i_col_046_0_reg_338_reg_n_0_[5] ),
        .I3(load),
        .I4(add_ln691_reg_1090_reg[5]),
        .I5(icmp_ln878_fu_608_p2_carry__0_0[5]),
        .O(icmp_ln878_fu_608_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_608_p2_carry_i_3
       (.I0(icmp_ln878_fu_608_p2_carry__0_0[2]),
        .I1(icmp_ln878_fu_608_p2_carry_i_12_n_0),
        .I2(\i_col_046_0_reg_338_reg_n_0_[3] ),
        .I3(load),
        .I4(add_ln691_reg_1090_reg[3]),
        .I5(icmp_ln878_fu_608_p2_carry__0_0[3]),
        .O(icmp_ln878_fu_608_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h8F888FFF08000888)) 
    icmp_ln878_fu_608_p2_carry_i_4
       (.I0(icmp_ln878_fu_608_p2_carry_i_13_n_0),
        .I1(icmp_ln878_fu_608_p2_carry__0_0[0]),
        .I2(\i_col_046_0_reg_338_reg_n_0_[1] ),
        .I3(load),
        .I4(add_ln691_reg_1090_reg[1]),
        .I5(icmp_ln878_fu_608_p2_carry__0_0[1]),
        .O(icmp_ln878_fu_608_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_608_p2_carry_i_5
       (.I0(add_ln691_reg_1090_reg[7]),
        .I1(load),
        .I2(\i_col_046_0_reg_338_reg_n_0_[7] ),
        .I3(icmp_ln878_fu_608_p2_carry__0_0[7]),
        .I4(icmp_ln878_fu_608_p2_carry_i_9_n_0),
        .I5(icmp_ln878_fu_608_p2_carry__0_0[6]),
        .O(icmp_ln878_fu_608_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_608_p2_carry_i_6
       (.I0(add_ln691_reg_1090_reg[5]),
        .I1(load),
        .I2(\i_col_046_0_reg_338_reg_n_0_[5] ),
        .I3(icmp_ln878_fu_608_p2_carry__0_0[5]),
        .I4(icmp_ln878_fu_608_p2_carry_i_11_n_0),
        .I5(icmp_ln878_fu_608_p2_carry__0_0[4]),
        .O(icmp_ln878_fu_608_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_608_p2_carry_i_7
       (.I0(add_ln691_reg_1090_reg[3]),
        .I1(load),
        .I2(\i_col_046_0_reg_338_reg_n_0_[3] ),
        .I3(icmp_ln878_fu_608_p2_carry__0_0[3]),
        .I4(icmp_ln878_fu_608_p2_carry_i_12_n_0),
        .I5(icmp_ln878_fu_608_p2_carry__0_0[2]),
        .O(icmp_ln878_fu_608_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000E21DE21D0000)) 
    icmp_ln878_fu_608_p2_carry_i_8
       (.I0(add_ln691_reg_1090_reg[1]),
        .I1(load),
        .I2(\i_col_046_0_reg_338_reg_n_0_[1] ),
        .I3(icmp_ln878_fu_608_p2_carry__0_0[1]),
        .I4(icmp_ln878_fu_608_p2_carry_i_13_n_0),
        .I5(icmp_ln878_fu_608_p2_carry__0_0[0]),
        .O(icmp_ln878_fu_608_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_608_p2_carry_i_9
       (.I0(\i_col_046_0_reg_338_reg_n_0_[6] ),
        .I1(icmp_ln878_reg_1095),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln691_reg_1090_reg[6]),
        .O(icmp_ln878_fu_608_p2_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hFFF040F0)) 
    \icmp_ln878_reg_1095[0]_i_1 
       (.I0(in_mat_data_empty_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(icmp_ln878_reg_1095),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln878_fu_608_p2),
        .O(\icmp_ln878_reg_1095[0]_i_1_n_0 ));
  FDRE \icmp_ln878_reg_1095_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln878_reg_1095[0]_i_1_n_0 ),
        .Q(icmp_ln878_reg_1095),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB0A)) 
    \icmp_ln882_reg_1221[0]_i_1 
       (.I0(\icmp_ln882_reg_1221[0]_i_2_n_0 ),
        .I1(icmp_ln878_4_reg_1193_pp3_iter1_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(\icmp_ln882_reg_1221_reg_n_0_[0] ),
        .O(\icmp_ln882_reg_1221[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \icmp_ln882_reg_1221[0]_i_2 
       (.I0(\icmp_ln882_reg_1221[0]_i_3_n_0 ),
        .I1(col_V_reg_406_pp3_iter1_reg[1]),
        .I2(col_V_reg_406_pp3_iter1_reg[0]),
        .I3(col_V_reg_406_pp3_iter1_reg[3]),
        .I4(col_V_reg_406_pp3_iter1_reg[2]),
        .I5(\icmp_ln882_reg_1221[0]_i_4_n_0 ),
        .O(\icmp_ln882_reg_1221[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln882_reg_1221[0]_i_3 
       (.I0(\col_V_reg_406_pp3_iter1_reg_reg_n_0_[7] ),
        .I1(\col_V_reg_406_pp3_iter1_reg_reg_n_0_[6] ),
        .I2(\col_V_reg_406_pp3_iter1_reg_reg_n_0_[5] ),
        .I3(col_V_reg_406_pp3_iter1_reg[4]),
        .O(\icmp_ln882_reg_1221[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln882_reg_1221[0]_i_4 
       (.I0(\col_V_reg_406_pp3_iter1_reg_reg_n_0_[8] ),
        .I1(\col_V_reg_406_pp3_iter1_reg_reg_n_0_[9] ),
        .I2(\col_V_reg_406_pp3_iter1_reg_reg_n_0_[10] ),
        .I3(\col_V_reg_406_pp3_iter1_reg_reg_n_0_[11] ),
        .I4(\col_V_reg_406_pp3_iter1_reg_reg_n_0_[12] ),
        .I5(icmp_ln878_4_reg_1193_pp3_iter1_reg),
        .O(\icmp_ln882_reg_1221[0]_i_4_n_0 ));
  (* srl_bus_name = "inst/\dilate_0_0_32_32_2_3_3_1_1_U0/grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/icmp_ln882_reg_1221_pp3_iter5_reg_reg " *) 
  (* srl_name = "inst/\dilate_0_0_32_32_2_3_3_1_1_U0/grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/icmp_ln882_reg_1221_pp3_iter5_reg_reg[0]_srl3 " *) 
  SRL16E \icmp_ln882_reg_1221_pp3_iter5_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln882_reg_1221_reg_n_0_[0] ),
        .Q(\icmp_ln882_reg_1221_pp3_iter5_reg_reg[0]_srl3_n_0 ));
  FDRE \icmp_ln882_reg_1221_pp3_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln882_reg_1221_pp3_iter5_reg_reg[0]_srl3_n_0 ),
        .Q(icmp_ln882_reg_1221_pp3_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln882_reg_1221_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln882_reg_1221[0]_i_1_n_0 ),
        .Q(\icmp_ln882_reg_1221_reg_n_0_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_1_fu_844_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_1_fu_844_p2_carry_n_0,icmp_ln886_1_fu_844_p2_carry_n_1,icmp_ln886_1_fu_844_p2_carry_n_2,icmp_ln886_1_fu_844_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_1_fu_844_p2_carry_i_1_n_0,icmp_ln886_1_fu_844_p2_carry_i_2_n_0,icmp_ln886_1_fu_844_p2_carry_i_3_n_0,icmp_ln886_1_fu_844_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln886_1_fu_844_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_1_fu_844_p2_carry_i_5_n_0,icmp_ln886_1_fu_844_p2_carry_i_6_n_0,icmp_ln886_1_fu_844_p2_carry_i_7_n_0,icmp_ln886_1_fu_844_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_844_p2_carry_i_1
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]),
        .I1(max_V_1_fu_837_p3[7]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[6]),
        .I3(max_V_1_fu_837_p3[6]),
        .O(icmp_ln886_1_fu_844_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_844_p2_carry_i_2
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[5]),
        .I1(max_V_1_fu_837_p3[5]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[4]),
        .I3(max_V_1_fu_837_p3[4]),
        .O(icmp_ln886_1_fu_844_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_844_p2_carry_i_3
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[3]),
        .I1(max_V_1_fu_837_p3[3]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[2]),
        .I3(max_V_1_fu_837_p3[2]),
        .O(icmp_ln886_1_fu_844_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_844_p2_carry_i_4
       (.I0(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[1]),
        .I1(max_V_1_fu_837_p3[1]),
        .I2(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[0]),
        .I3(max_V_1_fu_837_p3[0]),
        .O(icmp_ln886_1_fu_844_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_844_p2_carry_i_5
       (.I0(max_V_1_fu_837_p3[7]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]),
        .I2(max_V_1_fu_837_p3[6]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[6]),
        .O(icmp_ln886_1_fu_844_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_844_p2_carry_i_6
       (.I0(max_V_1_fu_837_p3[5]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[5]),
        .I2(max_V_1_fu_837_p3[4]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[4]),
        .O(icmp_ln886_1_fu_844_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_844_p2_carry_i_7
       (.I0(max_V_1_fu_837_p3[3]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[3]),
        .I2(max_V_1_fu_837_p3[2]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[2]),
        .O(icmp_ln886_1_fu_844_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_844_p2_carry_i_8
       (.I0(max_V_1_fu_837_p3[1]),
        .I1(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[1]),
        .I2(max_V_1_fu_837_p3[0]),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[0]),
        .O(icmp_ln886_1_fu_844_p2_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_2_fu_865_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_2_fu_865_p2_carry_n_0,icmp_ln886_2_fu_865_p2_carry_n_1,icmp_ln886_2_fu_865_p2_carry_n_2,icmp_ln886_2_fu_865_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_2_fu_865_p2_carry_i_1_n_0,icmp_ln886_2_fu_865_p2_carry_i_2_n_0,icmp_ln886_2_fu_865_p2_carry_i_3_n_0,icmp_ln886_2_fu_865_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln886_2_fu_865_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_2_fu_865_p2_carry_i_5_n_0,icmp_ln886_2_fu_865_p2_carry_i_6_n_0,icmp_ln886_2_fu_865_p2_carry_i_7_n_0,icmp_ln886_2_fu_865_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_2_fu_865_p2_carry_i_1
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_481_p4[7]),
        .I1(max_V_2_reg_1240[7]),
        .I2(src_buf_V_1_0_reg_465[6]),
        .I3(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I4(p_Val2_1_reg_477[6]),
        .I5(max_V_2_reg_1240[6]),
        .O(icmp_ln886_2_fu_865_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    icmp_ln886_2_fu_865_p2_carry_i_10
       (.I0(p_Val2_1_reg_477[5]),
        .I1(ap_enable_reg_pp3_iter6_reg_n_0),
        .I2(icmp_ln878_4_reg_1193_pp3_iter5_reg),
        .I3(src_buf_V_1_0_reg_465[5]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_481_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    icmp_ln886_2_fu_865_p2_carry_i_11
       (.I0(p_Val2_1_reg_477[3]),
        .I1(ap_enable_reg_pp3_iter6_reg_n_0),
        .I2(icmp_ln878_4_reg_1193_pp3_iter5_reg),
        .I3(src_buf_V_1_0_reg_465[3]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_481_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    icmp_ln886_2_fu_865_p2_carry_i_12
       (.I0(p_Val2_1_reg_477[1]),
        .I1(ap_enable_reg_pp3_iter6_reg_n_0),
        .I2(icmp_ln878_4_reg_1193_pp3_iter5_reg),
        .I3(src_buf_V_1_0_reg_465[1]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_481_p4[1]));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_2_fu_865_p2_carry_i_2
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_481_p4[5]),
        .I1(max_V_2_reg_1240[5]),
        .I2(src_buf_V_1_0_reg_465[4]),
        .I3(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I4(p_Val2_1_reg_477[4]),
        .I5(max_V_2_reg_1240[4]),
        .O(icmp_ln886_2_fu_865_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_2_fu_865_p2_carry_i_3
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_481_p4[3]),
        .I1(max_V_2_reg_1240[3]),
        .I2(src_buf_V_1_0_reg_465[2]),
        .I3(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I4(p_Val2_1_reg_477[2]),
        .I5(max_V_2_reg_1240[2]),
        .O(icmp_ln886_2_fu_865_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_2_fu_865_p2_carry_i_4
       (.I0(ap_phi_mux_p_Val2_1_phi_fu_481_p4[1]),
        .I1(max_V_2_reg_1240[1]),
        .I2(src_buf_V_1_0_reg_465[0]),
        .I3(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I4(p_Val2_1_reg_477[0]),
        .I5(max_V_2_reg_1240[0]),
        .O(icmp_ln886_2_fu_865_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln886_2_fu_865_p2_carry_i_5
       (.I0(max_V_2_reg_1240[7]),
        .I1(ap_phi_mux_p_Val2_1_phi_fu_481_p4[7]),
        .I2(src_buf_V_1_0_reg_465[6]),
        .I3(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I4(p_Val2_1_reg_477[6]),
        .I5(max_V_2_reg_1240[6]),
        .O(icmp_ln886_2_fu_865_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln886_2_fu_865_p2_carry_i_6
       (.I0(max_V_2_reg_1240[5]),
        .I1(ap_phi_mux_p_Val2_1_phi_fu_481_p4[5]),
        .I2(src_buf_V_1_0_reg_465[4]),
        .I3(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I4(p_Val2_1_reg_477[4]),
        .I5(max_V_2_reg_1240[4]),
        .O(icmp_ln886_2_fu_865_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln886_2_fu_865_p2_carry_i_7
       (.I0(max_V_2_reg_1240[3]),
        .I1(ap_phi_mux_p_Val2_1_phi_fu_481_p4[3]),
        .I2(src_buf_V_1_0_reg_465[2]),
        .I3(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I4(p_Val2_1_reg_477[2]),
        .I5(max_V_2_reg_1240[2]),
        .O(icmp_ln886_2_fu_865_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln886_2_fu_865_p2_carry_i_8
       (.I0(max_V_2_reg_1240[1]),
        .I1(ap_phi_mux_p_Val2_1_phi_fu_481_p4[1]),
        .I2(src_buf_V_1_0_reg_465[0]),
        .I3(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I4(p_Val2_1_reg_477[0]),
        .I5(max_V_2_reg_1240[0]),
        .O(icmp_ln886_2_fu_865_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    icmp_ln886_2_fu_865_p2_carry_i_9
       (.I0(p_Val2_1_reg_477[7]),
        .I1(ap_enable_reg_pp3_iter6_reg_n_0),
        .I2(icmp_ln878_4_reg_1193_pp3_iter5_reg),
        .I3(src_buf_V_1_0_reg_465[7]),
        .O(ap_phi_mux_p_Val2_1_phi_fu_481_p4[7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_3_fu_883_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_3_fu_883_p2_carry_n_0,icmp_ln886_3_fu_883_p2_carry_n_1,icmp_ln886_3_fu_883_p2_carry_n_2,icmp_ln886_3_fu_883_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_3_fu_883_p2_carry_i_1_n_0,icmp_ln886_3_fu_883_p2_carry_i_2_n_0,icmp_ln886_3_fu_883_p2_carry_i_3_n_0,icmp_ln886_3_fu_883_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln886_3_fu_883_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_3_fu_883_p2_carry_i_5_n_0,icmp_ln886_3_fu_883_p2_carry_i_6_n_0,icmp_ln886_3_fu_883_p2_carry_i_7_n_0,icmp_ln886_3_fu_883_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_3_fu_883_p2_carry_i_1
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_469_p4[7]),
        .I1(max_V_3_fu_877_p3[7]),
        .I2(src_buf_V_1_1_reg_1247[6]),
        .I3(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I4(src_buf_V_1_0_reg_465[6]),
        .I5(max_V_3_fu_877_p3[6]),
        .O(icmp_ln886_3_fu_883_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    icmp_ln886_3_fu_883_p2_carry_i_10
       (.I0(src_buf_V_1_0_reg_465[5]),
        .I1(ap_enable_reg_pp3_iter6_reg_n_0),
        .I2(icmp_ln878_4_reg_1193_pp3_iter5_reg),
        .I3(src_buf_V_1_1_reg_1247[5]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_469_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    icmp_ln886_3_fu_883_p2_carry_i_11
       (.I0(src_buf_V_1_0_reg_465[3]),
        .I1(ap_enable_reg_pp3_iter6_reg_n_0),
        .I2(icmp_ln878_4_reg_1193_pp3_iter5_reg),
        .I3(src_buf_V_1_1_reg_1247[3]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_469_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    icmp_ln886_3_fu_883_p2_carry_i_12
       (.I0(src_buf_V_1_0_reg_465[1]),
        .I1(ap_enable_reg_pp3_iter6_reg_n_0),
        .I2(icmp_ln878_4_reg_1193_pp3_iter5_reg),
        .I3(src_buf_V_1_1_reg_1247[1]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_469_p4[1]));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_3_fu_883_p2_carry_i_2
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_469_p4[5]),
        .I1(max_V_3_fu_877_p3[5]),
        .I2(src_buf_V_1_1_reg_1247[4]),
        .I3(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I4(src_buf_V_1_0_reg_465[4]),
        .I5(max_V_3_fu_877_p3[4]),
        .O(icmp_ln886_3_fu_883_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_3_fu_883_p2_carry_i_3
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_469_p4[3]),
        .I1(max_V_3_fu_877_p3[3]),
        .I2(src_buf_V_1_1_reg_1247[2]),
        .I3(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I4(src_buf_V_1_0_reg_465[2]),
        .I5(max_V_3_fu_877_p3[2]),
        .O(icmp_ln886_3_fu_883_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_3_fu_883_p2_carry_i_4
       (.I0(ap_phi_mux_src_buf_V_1_0_phi_fu_469_p4[1]),
        .I1(max_V_3_fu_877_p3[1]),
        .I2(src_buf_V_1_1_reg_1247[0]),
        .I3(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I4(src_buf_V_1_0_reg_465[0]),
        .I5(max_V_3_fu_877_p3[0]),
        .O(icmp_ln886_3_fu_883_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln886_3_fu_883_p2_carry_i_5
       (.I0(max_V_3_fu_877_p3[7]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_469_p4[7]),
        .I2(max_V_3_fu_877_p3[6]),
        .I3(src_buf_V_1_1_reg_1247[6]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_0_reg_465[6]),
        .O(icmp_ln886_3_fu_883_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln886_3_fu_883_p2_carry_i_6
       (.I0(max_V_3_fu_877_p3[5]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_469_p4[5]),
        .I2(max_V_3_fu_877_p3[4]),
        .I3(src_buf_V_1_1_reg_1247[4]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_0_reg_465[4]),
        .O(icmp_ln886_3_fu_883_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln886_3_fu_883_p2_carry_i_7
       (.I0(max_V_3_fu_877_p3[3]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_469_p4[3]),
        .I2(max_V_3_fu_877_p3[2]),
        .I3(src_buf_V_1_1_reg_1247[2]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_0_reg_465[2]),
        .O(icmp_ln886_3_fu_883_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln886_3_fu_883_p2_carry_i_8
       (.I0(max_V_3_fu_877_p3[1]),
        .I1(ap_phi_mux_src_buf_V_1_0_phi_fu_469_p4[1]),
        .I2(max_V_3_fu_877_p3[0]),
        .I3(src_buf_V_1_1_reg_1247[0]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_0_reg_465[0]),
        .O(icmp_ln886_3_fu_883_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    icmp_ln886_3_fu_883_p2_carry_i_9
       (.I0(src_buf_V_1_0_reg_465[7]),
        .I1(ap_enable_reg_pp3_iter6_reg_n_0),
        .I2(icmp_ln878_4_reg_1193_pp3_iter5_reg),
        .I3(src_buf_V_1_1_reg_1247[7]),
        .O(ap_phi_mux_src_buf_V_1_0_phi_fu_469_p4[7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_4_fu_904_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_4_fu_904_p2,icmp_ln886_4_fu_904_p2_carry_n_1,icmp_ln886_4_fu_904_p2_carry_n_2,icmp_ln886_4_fu_904_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_4_fu_904_p2_carry_i_1_n_0,icmp_ln886_4_fu_904_p2_carry_i_2_n_0,icmp_ln886_4_fu_904_p2_carry_i_3_n_0,icmp_ln886_4_fu_904_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln886_4_fu_904_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_4_fu_904_p2_carry_i_5_n_0,icmp_ln886_4_fu_904_p2_carry_i_6_n_0,icmp_ln886_4_fu_904_p2_carry_i_7_n_0,icmp_ln886_4_fu_904_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_4_fu_904_p2_carry_i_1
       (.I0(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[7]),
        .I1(max_V_4_fu_897_p3[7]),
        .I2(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[6]),
        .I3(max_V_4_fu_897_p3[6]),
        .O(icmp_ln886_4_fu_904_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_4_fu_904_p2_carry_i_2
       (.I0(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[5]),
        .I1(max_V_4_fu_897_p3[5]),
        .I2(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[4]),
        .I3(max_V_4_fu_897_p3[4]),
        .O(icmp_ln886_4_fu_904_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_4_fu_904_p2_carry_i_3
       (.I0(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[3]),
        .I1(max_V_4_fu_897_p3[3]),
        .I2(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[2]),
        .I3(max_V_4_fu_897_p3[2]),
        .O(icmp_ln886_4_fu_904_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_4_fu_904_p2_carry_i_4
       (.I0(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[1]),
        .I1(max_V_4_fu_897_p3[1]),
        .I2(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[0]),
        .I3(max_V_4_fu_897_p3[0]),
        .O(icmp_ln886_4_fu_904_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_4_fu_904_p2_carry_i_5
       (.I0(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[7]),
        .I1(max_V_4_fu_897_p3[7]),
        .I2(max_V_4_fu_897_p3[6]),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[6]),
        .O(icmp_ln886_4_fu_904_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_4_fu_904_p2_carry_i_6
       (.I0(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[5]),
        .I1(max_V_4_fu_897_p3[5]),
        .I2(max_V_4_fu_897_p3[4]),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[4]),
        .O(icmp_ln886_4_fu_904_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_4_fu_904_p2_carry_i_7
       (.I0(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[3]),
        .I1(max_V_4_fu_897_p3[3]),
        .I2(max_V_4_fu_897_p3[2]),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[2]),
        .O(icmp_ln886_4_fu_904_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_4_fu_904_p2_carry_i_8
       (.I0(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[1]),
        .I1(max_V_4_fu_897_p3[1]),
        .I2(max_V_4_fu_897_p3[0]),
        .I3(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[0]),
        .O(icmp_ln886_4_fu_904_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \icmp_ln886_4_reg_1259[0]_i_1 
       (.I0(icmp_ln886_4_fu_904_p2),
        .I1(\tobool_i_i_1_2_reg_1146_reg_n_0_[0] ),
        .I2(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(icmp_ln886_4_reg_1259),
        .O(\icmp_ln886_4_reg_1259[0]_i_1_n_0 ));
  FDRE \icmp_ln886_4_reg_1259_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln886_4_reg_1259[0]_i_1_n_0 ),
        .Q(icmp_ln886_4_reg_1259),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_5_fu_921_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_5_fu_921_p2_carry_n_0,icmp_ln886_5_fu_921_p2_carry_n_1,icmp_ln886_5_fu_921_p2_carry_n_2,icmp_ln886_5_fu_921_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_5_fu_921_p2_carry_i_1_n_0,icmp_ln886_5_fu_921_p2_carry_i_2_n_0,icmp_ln886_5_fu_921_p2_carry_i_3_n_0,icmp_ln886_5_fu_921_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln886_5_fu_921_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_5_fu_921_p2_carry_i_5_n_0,icmp_ln886_5_fu_921_p2_carry_i_6_n_0,icmp_ln886_5_fu_921_p2_carry_i_7_n_0,icmp_ln886_5_fu_921_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_5_fu_921_p2_carry_i_1
       (.I0(ap_phi_mux_p_Val2_2_phi_fu_504_p4[7]),
        .I1(max_V_5_fu_915_p3[7]),
        .I2(p_Val2_2_reg_500[6]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I4(src_buf_V_2_0_reg_511[6]),
        .I5(max_V_5_fu_915_p3[6]),
        .O(icmp_ln886_5_fu_921_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln886_5_fu_921_p2_carry_i_10
       (.I0(max_V_4_reg_1253[7]),
        .I1(\tobool_i_i_1_2_reg_1146_reg_n_0_[0] ),
        .I2(icmp_ln886_4_reg_1259),
        .I3(src_buf_V_1_1_reg_1247[7]),
        .O(max_V_5_fu_915_p3[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln886_5_fu_921_p2_carry_i_11
       (.I0(max_V_4_reg_1253[6]),
        .I1(\tobool_i_i_1_2_reg_1146_reg_n_0_[0] ),
        .I2(icmp_ln886_4_reg_1259),
        .I3(src_buf_V_1_1_reg_1247[6]),
        .O(max_V_5_fu_915_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    icmp_ln886_5_fu_921_p2_carry_i_12
       (.I0(src_buf_V_2_0_reg_511[5]),
        .I1(ap_enable_reg_pp3_iter7_reg_n_0),
        .I2(icmp_ln878_4_reg_1193_pp3_iter6_reg),
        .I3(p_Val2_2_reg_500[5]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_504_p4[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln886_5_fu_921_p2_carry_i_13
       (.I0(max_V_4_reg_1253[5]),
        .I1(\tobool_i_i_1_2_reg_1146_reg_n_0_[0] ),
        .I2(icmp_ln886_4_reg_1259),
        .I3(src_buf_V_1_1_reg_1247[5]),
        .O(max_V_5_fu_915_p3[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln886_5_fu_921_p2_carry_i_14
       (.I0(max_V_4_reg_1253[4]),
        .I1(\tobool_i_i_1_2_reg_1146_reg_n_0_[0] ),
        .I2(icmp_ln886_4_reg_1259),
        .I3(src_buf_V_1_1_reg_1247[4]),
        .O(max_V_5_fu_915_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    icmp_ln886_5_fu_921_p2_carry_i_15
       (.I0(src_buf_V_2_0_reg_511[3]),
        .I1(ap_enable_reg_pp3_iter7_reg_n_0),
        .I2(icmp_ln878_4_reg_1193_pp3_iter6_reg),
        .I3(p_Val2_2_reg_500[3]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_504_p4[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln886_5_fu_921_p2_carry_i_16
       (.I0(max_V_4_reg_1253[3]),
        .I1(\tobool_i_i_1_2_reg_1146_reg_n_0_[0] ),
        .I2(icmp_ln886_4_reg_1259),
        .I3(src_buf_V_1_1_reg_1247[3]),
        .O(max_V_5_fu_915_p3[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln886_5_fu_921_p2_carry_i_17
       (.I0(max_V_4_reg_1253[2]),
        .I1(\tobool_i_i_1_2_reg_1146_reg_n_0_[0] ),
        .I2(icmp_ln886_4_reg_1259),
        .I3(src_buf_V_1_1_reg_1247[2]),
        .O(max_V_5_fu_915_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    icmp_ln886_5_fu_921_p2_carry_i_18
       (.I0(src_buf_V_2_0_reg_511[1]),
        .I1(ap_enable_reg_pp3_iter7_reg_n_0),
        .I2(icmp_ln878_4_reg_1193_pp3_iter6_reg),
        .I3(p_Val2_2_reg_500[1]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_504_p4[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln886_5_fu_921_p2_carry_i_19
       (.I0(max_V_4_reg_1253[1]),
        .I1(\tobool_i_i_1_2_reg_1146_reg_n_0_[0] ),
        .I2(icmp_ln886_4_reg_1259),
        .I3(src_buf_V_1_1_reg_1247[1]),
        .O(max_V_5_fu_915_p3[1]));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_5_fu_921_p2_carry_i_2
       (.I0(ap_phi_mux_p_Val2_2_phi_fu_504_p4[5]),
        .I1(max_V_5_fu_915_p3[5]),
        .I2(p_Val2_2_reg_500[4]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I4(src_buf_V_2_0_reg_511[4]),
        .I5(max_V_5_fu_915_p3[4]),
        .O(icmp_ln886_5_fu_921_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    icmp_ln886_5_fu_921_p2_carry_i_20
       (.I0(max_V_4_reg_1253[0]),
        .I1(\tobool_i_i_1_2_reg_1146_reg_n_0_[0] ),
        .I2(icmp_ln886_4_reg_1259),
        .I3(src_buf_V_1_1_reg_1247[0]),
        .O(max_V_5_fu_915_p3[0]));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_5_fu_921_p2_carry_i_3
       (.I0(ap_phi_mux_p_Val2_2_phi_fu_504_p4[3]),
        .I1(max_V_5_fu_915_p3[3]),
        .I2(p_Val2_2_reg_500[2]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I4(src_buf_V_2_0_reg_511[2]),
        .I5(max_V_5_fu_915_p3[2]),
        .O(icmp_ln886_5_fu_921_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_5_fu_921_p2_carry_i_4
       (.I0(ap_phi_mux_p_Val2_2_phi_fu_504_p4[1]),
        .I1(max_V_5_fu_915_p3[1]),
        .I2(p_Val2_2_reg_500[0]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I4(src_buf_V_2_0_reg_511[0]),
        .I5(max_V_5_fu_915_p3[0]),
        .O(icmp_ln886_5_fu_921_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln886_5_fu_921_p2_carry_i_5
       (.I0(max_V_5_fu_915_p3[7]),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_504_p4[7]),
        .I2(p_Val2_2_reg_500[6]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I4(src_buf_V_2_0_reg_511[6]),
        .I5(max_V_5_fu_915_p3[6]),
        .O(icmp_ln886_5_fu_921_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln886_5_fu_921_p2_carry_i_6
       (.I0(max_V_5_fu_915_p3[5]),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_504_p4[5]),
        .I2(p_Val2_2_reg_500[4]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I4(src_buf_V_2_0_reg_511[4]),
        .I5(max_V_5_fu_915_p3[4]),
        .O(icmp_ln886_5_fu_921_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln886_5_fu_921_p2_carry_i_7
       (.I0(max_V_5_fu_915_p3[3]),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_504_p4[3]),
        .I2(p_Val2_2_reg_500[2]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I4(src_buf_V_2_0_reg_511[2]),
        .I5(max_V_5_fu_915_p3[2]),
        .O(icmp_ln886_5_fu_921_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    icmp_ln886_5_fu_921_p2_carry_i_8
       (.I0(max_V_5_fu_915_p3[1]),
        .I1(ap_phi_mux_p_Val2_2_phi_fu_504_p4[1]),
        .I2(p_Val2_2_reg_500[0]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I4(src_buf_V_2_0_reg_511[0]),
        .I5(max_V_5_fu_915_p3[0]),
        .O(icmp_ln886_5_fu_921_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    icmp_ln886_5_fu_921_p2_carry_i_9
       (.I0(src_buf_V_2_0_reg_511[7]),
        .I1(ap_enable_reg_pp3_iter7_reg_n_0),
        .I2(icmp_ln878_4_reg_1193_pp3_iter6_reg),
        .I3(p_Val2_2_reg_500[7]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_504_p4[7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_6_fu_942_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_6_fu_942_p2_carry_n_0,icmp_ln886_6_fu_942_p2_carry_n_1,icmp_ln886_6_fu_942_p2_carry_n_2,icmp_ln886_6_fu_942_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_6_fu_942_p2_carry_i_1_n_0,icmp_ln886_6_fu_942_p2_carry_i_2_n_0,icmp_ln886_6_fu_942_p2_carry_i_3_n_0,icmp_ln886_6_fu_942_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln886_6_fu_942_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_6_fu_942_p2_carry_i_5_n_0,icmp_ln886_6_fu_942_p2_carry_i_6_n_0,icmp_ln886_6_fu_942_p2_carry_i_7_n_0,icmp_ln886_6_fu_942_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_6_fu_942_p2_carry_i_1
       (.I0(ap_phi_mux_src_buf_V_2_0_phi_fu_516_p4[7]),
        .I1(max_V_6_fu_935_p3[7]),
        .I2(src_buf_V_2_0_reg_511[6]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I4(src_buf_V_2_1_reg_1264[6]),
        .I5(max_V_6_fu_935_p3[6]),
        .O(icmp_ln886_6_fu_942_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    icmp_ln886_6_fu_942_p2_carry_i_10
       (.I0(src_buf_V_2_1_reg_1264[5]),
        .I1(ap_enable_reg_pp3_iter7_reg_n_0),
        .I2(icmp_ln878_4_reg_1193_pp3_iter6_reg),
        .I3(src_buf_V_2_0_reg_511[5]),
        .O(ap_phi_mux_src_buf_V_2_0_phi_fu_516_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    icmp_ln886_6_fu_942_p2_carry_i_11
       (.I0(src_buf_V_2_1_reg_1264[3]),
        .I1(ap_enable_reg_pp3_iter7_reg_n_0),
        .I2(icmp_ln878_4_reg_1193_pp3_iter6_reg),
        .I3(src_buf_V_2_0_reg_511[3]),
        .O(ap_phi_mux_src_buf_V_2_0_phi_fu_516_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    icmp_ln886_6_fu_942_p2_carry_i_12
       (.I0(src_buf_V_2_1_reg_1264[1]),
        .I1(ap_enable_reg_pp3_iter7_reg_n_0),
        .I2(icmp_ln878_4_reg_1193_pp3_iter6_reg),
        .I3(src_buf_V_2_0_reg_511[1]),
        .O(ap_phi_mux_src_buf_V_2_0_phi_fu_516_p4[1]));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_6_fu_942_p2_carry_i_2
       (.I0(ap_phi_mux_src_buf_V_2_0_phi_fu_516_p4[5]),
        .I1(max_V_6_fu_935_p3[5]),
        .I2(src_buf_V_2_0_reg_511[4]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I4(src_buf_V_2_1_reg_1264[4]),
        .I5(max_V_6_fu_935_p3[4]),
        .O(icmp_ln886_6_fu_942_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_6_fu_942_p2_carry_i_3
       (.I0(ap_phi_mux_src_buf_V_2_0_phi_fu_516_p4[3]),
        .I1(max_V_6_fu_935_p3[3]),
        .I2(src_buf_V_2_0_reg_511[2]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I4(src_buf_V_2_1_reg_1264[2]),
        .I5(max_V_6_fu_935_p3[2]),
        .O(icmp_ln886_6_fu_942_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_6_fu_942_p2_carry_i_4
       (.I0(ap_phi_mux_src_buf_V_2_0_phi_fu_516_p4[1]),
        .I1(max_V_6_fu_935_p3[1]),
        .I2(src_buf_V_2_0_reg_511[0]),
        .I3(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I4(src_buf_V_2_1_reg_1264[0]),
        .I5(max_V_6_fu_935_p3[0]),
        .O(icmp_ln886_6_fu_942_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln886_6_fu_942_p2_carry_i_5
       (.I0(max_V_6_fu_935_p3[7]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_516_p4[7]),
        .I2(max_V_6_fu_935_p3[6]),
        .I3(src_buf_V_2_0_reg_511[6]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(src_buf_V_2_1_reg_1264[6]),
        .O(icmp_ln886_6_fu_942_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln886_6_fu_942_p2_carry_i_6
       (.I0(max_V_6_fu_935_p3[5]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_516_p4[5]),
        .I2(max_V_6_fu_935_p3[4]),
        .I3(src_buf_V_2_0_reg_511[4]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(src_buf_V_2_1_reg_1264[4]),
        .O(icmp_ln886_6_fu_942_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln886_6_fu_942_p2_carry_i_7
       (.I0(max_V_6_fu_935_p3[3]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_516_p4[3]),
        .I2(max_V_6_fu_935_p3[2]),
        .I3(src_buf_V_2_0_reg_511[2]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(src_buf_V_2_1_reg_1264[2]),
        .O(icmp_ln886_6_fu_942_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln886_6_fu_942_p2_carry_i_8
       (.I0(max_V_6_fu_935_p3[1]),
        .I1(ap_phi_mux_src_buf_V_2_0_phi_fu_516_p4[1]),
        .I2(max_V_6_fu_935_p3[0]),
        .I3(src_buf_V_2_0_reg_511[0]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(src_buf_V_2_1_reg_1264[0]),
        .O(icmp_ln886_6_fu_942_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    icmp_ln886_6_fu_942_p2_carry_i_9
       (.I0(src_buf_V_2_1_reg_1264[7]),
        .I1(ap_enable_reg_pp3_iter7_reg_n_0),
        .I2(icmp_ln878_4_reg_1193_pp3_iter6_reg),
        .I3(src_buf_V_2_0_reg_511[7]),
        .O(ap_phi_mux_src_buf_V_2_0_phi_fu_516_p4[7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_7_fu_963_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_7_fu_963_p2_carry_n_0,icmp_ln886_7_fu_963_p2_carry_n_1,icmp_ln886_7_fu_963_p2_carry_n_2,icmp_ln886_7_fu_963_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_7_fu_963_p2_carry_i_1_n_0,icmp_ln886_7_fu_963_p2_carry_i_2_n_0,icmp_ln886_7_fu_963_p2_carry_i_3_n_0,icmp_ln886_7_fu_963_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln886_7_fu_963_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_7_fu_963_p2_carry_i_5_n_0,icmp_ln886_7_fu_963_p2_carry_i_6_n_0,icmp_ln886_7_fu_963_p2_carry_i_7_n_0,icmp_ln886_7_fu_963_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_7_fu_963_p2_carry_i_1
       (.I0(src_buf_V_2_1_reg_1264[7]),
        .I1(max_V_7_reg_1271[7]),
        .I2(src_buf_V_2_1_reg_1264[6]),
        .I3(max_V_7_reg_1271[6]),
        .O(icmp_ln886_7_fu_963_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_7_fu_963_p2_carry_i_2
       (.I0(src_buf_V_2_1_reg_1264[5]),
        .I1(max_V_7_reg_1271[5]),
        .I2(src_buf_V_2_1_reg_1264[4]),
        .I3(max_V_7_reg_1271[4]),
        .O(icmp_ln886_7_fu_963_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_7_fu_963_p2_carry_i_3
       (.I0(src_buf_V_2_1_reg_1264[3]),
        .I1(max_V_7_reg_1271[3]),
        .I2(src_buf_V_2_1_reg_1264[2]),
        .I3(max_V_7_reg_1271[2]),
        .O(icmp_ln886_7_fu_963_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_7_fu_963_p2_carry_i_4
       (.I0(src_buf_V_2_1_reg_1264[1]),
        .I1(max_V_7_reg_1271[1]),
        .I2(src_buf_V_2_1_reg_1264[0]),
        .I3(max_V_7_reg_1271[0]),
        .O(icmp_ln886_7_fu_963_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_7_fu_963_p2_carry_i_5
       (.I0(max_V_7_reg_1271[7]),
        .I1(src_buf_V_2_1_reg_1264[7]),
        .I2(max_V_7_reg_1271[6]),
        .I3(src_buf_V_2_1_reg_1264[6]),
        .O(icmp_ln886_7_fu_963_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_7_fu_963_p2_carry_i_6
       (.I0(max_V_7_reg_1271[5]),
        .I1(src_buf_V_2_1_reg_1264[5]),
        .I2(max_V_7_reg_1271[4]),
        .I3(src_buf_V_2_1_reg_1264[4]),
        .O(icmp_ln886_7_fu_963_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_7_fu_963_p2_carry_i_7
       (.I0(max_V_7_reg_1271[3]),
        .I1(src_buf_V_2_1_reg_1264[3]),
        .I2(max_V_7_reg_1271[2]),
        .I3(src_buf_V_2_1_reg_1264[2]),
        .O(icmp_ln886_7_fu_963_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_7_fu_963_p2_carry_i_8
       (.I0(max_V_7_reg_1271[1]),
        .I1(src_buf_V_2_1_reg_1264[1]),
        .I2(max_V_7_reg_1271[0]),
        .I3(src_buf_V_2_1_reg_1264[0]),
        .O(icmp_ln886_7_fu_963_p2_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_fu_823_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_fu_823_p2_carry_n_0,icmp_ln886_fu_823_p2_carry_n_1,icmp_ln886_fu_823_p2_carry_n_2,icmp_ln886_fu_823_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_fu_823_p2_carry_i_1_n_0,icmp_ln886_fu_823_p2_carry_i_2_n_0,icmp_ln886_fu_823_p2_carry_i_3_n_0,icmp_ln886_fu_823_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln886_fu_823_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_fu_823_p2_carry_i_5_n_0,icmp_ln886_fu_823_p2_carry_i_6_n_0,icmp_ln886_fu_823_p2_carry_i_7_n_0,icmp_ln886_fu_823_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_fu_823_p2_carry_i_1
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_434_p4[7]),
        .I1(ret_fu_816_p3[7]),
        .I2(src_buf_V_0_1_reg_1235[6]),
        .I3(icmp_ln886_fu_823_p2_carry_i_11_n_0),
        .I4(src_buf_V_0_0_reg_430[6]),
        .I5(ret_fu_816_p3[6]),
        .O(icmp_ln886_fu_823_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    icmp_ln886_fu_823_p2_carry_i_10
       (.I0(src_buf_V_0_0_reg_430[7]),
        .I1(p_Val2_s_reg_442[7]),
        .I2(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .O(ret_fu_816_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln886_fu_823_p2_carry_i_11
       (.I0(ap_enable_reg_pp3_iter5),
        .I1(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .O(icmp_ln886_fu_823_p2_carry_i_11_n_0));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    icmp_ln886_fu_823_p2_carry_i_12
       (.I0(src_buf_V_0_0_reg_430[6]),
        .I1(p_Val2_s_reg_442[6]),
        .I2(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .O(ret_fu_816_p3[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    icmp_ln886_fu_823_p2_carry_i_13
       (.I0(src_buf_V_0_0_reg_430[5]),
        .I1(ap_enable_reg_pp3_iter5),
        .I2(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I3(src_buf_V_0_1_reg_1235[5]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_434_p4[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    icmp_ln886_fu_823_p2_carry_i_14
       (.I0(src_buf_V_0_0_reg_430[5]),
        .I1(p_Val2_s_reg_442[5]),
        .I2(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .O(ret_fu_816_p3[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    icmp_ln886_fu_823_p2_carry_i_15
       (.I0(src_buf_V_0_0_reg_430[4]),
        .I1(p_Val2_s_reg_442[4]),
        .I2(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .O(ret_fu_816_p3[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    icmp_ln886_fu_823_p2_carry_i_16
       (.I0(src_buf_V_0_0_reg_430[3]),
        .I1(ap_enable_reg_pp3_iter5),
        .I2(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I3(src_buf_V_0_1_reg_1235[3]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_434_p4[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    icmp_ln886_fu_823_p2_carry_i_17
       (.I0(src_buf_V_0_0_reg_430[3]),
        .I1(p_Val2_s_reg_442[3]),
        .I2(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .O(ret_fu_816_p3[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    icmp_ln886_fu_823_p2_carry_i_18
       (.I0(src_buf_V_0_0_reg_430[2]),
        .I1(p_Val2_s_reg_442[2]),
        .I2(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .O(ret_fu_816_p3[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    icmp_ln886_fu_823_p2_carry_i_19
       (.I0(src_buf_V_0_0_reg_430[1]),
        .I1(ap_enable_reg_pp3_iter5),
        .I2(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I3(src_buf_V_0_1_reg_1235[1]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_434_p4[1]));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_fu_823_p2_carry_i_2
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_434_p4[5]),
        .I1(ret_fu_816_p3[5]),
        .I2(src_buf_V_0_1_reg_1235[4]),
        .I3(icmp_ln886_fu_823_p2_carry_i_11_n_0),
        .I4(src_buf_V_0_0_reg_430[4]),
        .I5(ret_fu_816_p3[4]),
        .O(icmp_ln886_fu_823_p2_carry_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    icmp_ln886_fu_823_p2_carry_i_20
       (.I0(src_buf_V_0_0_reg_430[1]),
        .I1(p_Val2_s_reg_442[1]),
        .I2(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .O(ret_fu_816_p3[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    icmp_ln886_fu_823_p2_carry_i_21
       (.I0(src_buf_V_0_0_reg_430[0]),
        .I1(p_Val2_s_reg_442[0]),
        .I2(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .O(ret_fu_816_p3[0]));
  LUT6 #(
    .INIT(64'h5A4444440FBBBBBB)) 
    icmp_ln886_fu_823_p2_carry_i_22
       (.I0(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .I1(p_Val2_s_reg_442[7]),
        .I2(src_buf_V_0_1_reg_1235[7]),
        .I3(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I4(ap_enable_reg_pp3_iter5),
        .I5(src_buf_V_0_0_reg_430[7]),
        .O(icmp_ln886_fu_823_p2_carry_i_22_n_0));
  LUT6 #(
    .INIT(64'h5A4444440FBBBBBB)) 
    icmp_ln886_fu_823_p2_carry_i_23
       (.I0(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .I1(p_Val2_s_reg_442[5]),
        .I2(src_buf_V_0_1_reg_1235[5]),
        .I3(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I4(ap_enable_reg_pp3_iter5),
        .I5(src_buf_V_0_0_reg_430[5]),
        .O(icmp_ln886_fu_823_p2_carry_i_23_n_0));
  LUT6 #(
    .INIT(64'h5A4444440FBBBBBB)) 
    icmp_ln886_fu_823_p2_carry_i_24
       (.I0(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .I1(p_Val2_s_reg_442[3]),
        .I2(src_buf_V_0_1_reg_1235[3]),
        .I3(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I4(ap_enable_reg_pp3_iter5),
        .I5(src_buf_V_0_0_reg_430[3]),
        .O(icmp_ln886_fu_823_p2_carry_i_24_n_0));
  LUT6 #(
    .INIT(64'h5A4444440FBBBBBB)) 
    icmp_ln886_fu_823_p2_carry_i_25
       (.I0(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .I1(p_Val2_s_reg_442[1]),
        .I2(src_buf_V_0_1_reg_1235[1]),
        .I3(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I4(ap_enable_reg_pp3_iter5),
        .I5(src_buf_V_0_0_reg_430[1]),
        .O(icmp_ln886_fu_823_p2_carry_i_25_n_0));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_fu_823_p2_carry_i_3
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_434_p4[3]),
        .I1(ret_fu_816_p3[3]),
        .I2(src_buf_V_0_1_reg_1235[2]),
        .I3(icmp_ln886_fu_823_p2_carry_i_11_n_0),
        .I4(src_buf_V_0_0_reg_430[2]),
        .I5(ret_fu_816_p3[2]),
        .O(icmp_ln886_fu_823_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_fu_823_p2_carry_i_4
       (.I0(ap_phi_mux_src_buf_V_0_0_phi_fu_434_p4[1]),
        .I1(ret_fu_816_p3[1]),
        .I2(src_buf_V_0_1_reg_1235[0]),
        .I3(icmp_ln886_fu_823_p2_carry_i_11_n_0),
        .I4(src_buf_V_0_0_reg_430[0]),
        .I5(ret_fu_816_p3[0]),
        .O(icmp_ln886_fu_823_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h202022888A8A00AA)) 
    icmp_ln886_fu_823_p2_carry_i_5
       (.I0(icmp_ln886_fu_823_p2_carry_i_22_n_0),
        .I1(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .I2(p_Val2_s_reg_442[6]),
        .I3(src_buf_V_0_1_reg_1235[6]),
        .I4(icmp_ln886_fu_823_p2_carry_i_11_n_0),
        .I5(src_buf_V_0_0_reg_430[6]),
        .O(icmp_ln886_fu_823_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h202022888A8A00AA)) 
    icmp_ln886_fu_823_p2_carry_i_6
       (.I0(icmp_ln886_fu_823_p2_carry_i_23_n_0),
        .I1(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .I2(p_Val2_s_reg_442[4]),
        .I3(src_buf_V_0_1_reg_1235[4]),
        .I4(icmp_ln886_fu_823_p2_carry_i_11_n_0),
        .I5(src_buf_V_0_0_reg_430[4]),
        .O(icmp_ln886_fu_823_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h202022888A8A00AA)) 
    icmp_ln886_fu_823_p2_carry_i_7
       (.I0(icmp_ln886_fu_823_p2_carry_i_24_n_0),
        .I1(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .I2(p_Val2_s_reg_442[2]),
        .I3(src_buf_V_0_1_reg_1235[2]),
        .I4(icmp_ln886_fu_823_p2_carry_i_11_n_0),
        .I5(src_buf_V_0_0_reg_430[2]),
        .O(icmp_ln886_fu_823_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h202022888A8A00AA)) 
    icmp_ln886_fu_823_p2_carry_i_8
       (.I0(icmp_ln886_fu_823_p2_carry_i_25_n_0),
        .I1(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .I2(p_Val2_s_reg_442[0]),
        .I3(src_buf_V_0_1_reg_1235[0]),
        .I4(icmp_ln886_fu_823_p2_carry_i_11_n_0),
        .I5(src_buf_V_0_0_reg_430[0]),
        .O(icmp_ln886_fu_823_p2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    icmp_ln886_fu_823_p2_carry_i_9
       (.I0(src_buf_V_0_0_reg_430[7]),
        .I1(ap_enable_reg_pp3_iter5),
        .I2(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I3(src_buf_V_0_1_reg_1235[7]),
        .O(ap_phi_mux_src_buf_V_0_0_phi_fu_434_p4[7]));
  LUT6 #(
    .INIT(64'hD0D0FFD000000000)) 
    int_ap_ready_i_2
       (.I0(icmp_ln878_3_fu_721_p2),
        .I1(\icmp_ln878_2_reg_1117_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state1),
        .I4(grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_ap_start_reg),
        .I5(\SRL_SIG_reg[1][0] [2]),
        .O(dilate_0_0_32_32_2_3_3_1_1_U0_ap_ready));
  LUT6 #(
    .INIT(64'h4F00440044004400)) 
    \mOutPtr[1]_i_3 
       (.I0(buf_V_1_U_n_10),
        .I1(p_58_in),
        .I2(ap_enable_reg_pp1_iter0_i_2_n_0),
        .I3(\SRL_SIG_reg[1][0] [2]),
        .I4(icmp_ln878_reg_1095),
        .I5(ap_enable_reg_pp1_iter1_reg_n_0),
        .O(dilate_0_0_32_32_2_3_3_1_1_U0_in_mat_419_read));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \mOutPtr[1]_i_4 
       (.I0(ap_block_pp3_stage0_11001__0),
        .I1(icmp_ln882_reg_1221_pp3_iter6_reg),
        .I2(ap_enable_reg_pp3_iter7_reg_n_0),
        .I3(\SRL_SIG_reg[1][0] [2]),
        .I4(out_mat_data_full_n),
        .O(\icmp_ln882_reg_1221_pp3_iter6_reg_reg[0]__0_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \max_V_2_reg_1240[0]_i_1 
       (.I0(max_V_1_fu_837_p3[0]),
        .I1(\tobool_i_i_269_reg_1131_reg_n_0_[0] ),
        .I2(icmp_ln886_1_fu_844_p2_carry_n_0),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[0]),
        .O(max_V_2_fu_858_p3[0]));
  LUT6 #(
    .INIT(64'h2F203F0F2F203000)) 
    \max_V_2_reg_1240[0]_i_2 
       (.I0(p_Val2_s_reg_442[0]),
        .I1(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .I2(\max_V_2_reg_1240[7]_i_4_n_0 ),
        .I3(src_buf_V_0_0_reg_430[0]),
        .I4(icmp_ln886_fu_823_p2_carry_i_11_n_0),
        .I5(src_buf_V_0_1_reg_1235[0]),
        .O(max_V_1_fu_837_p3[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \max_V_2_reg_1240[1]_i_1 
       (.I0(max_V_1_fu_837_p3[1]),
        .I1(\tobool_i_i_269_reg_1131_reg_n_0_[0] ),
        .I2(icmp_ln886_1_fu_844_p2_carry_n_0),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[1]),
        .O(max_V_2_fu_858_p3[1]));
  LUT6 #(
    .INIT(64'h2F203F0F2F203000)) 
    \max_V_2_reg_1240[1]_i_2 
       (.I0(p_Val2_s_reg_442[1]),
        .I1(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .I2(\max_V_2_reg_1240[7]_i_4_n_0 ),
        .I3(src_buf_V_0_0_reg_430[1]),
        .I4(icmp_ln886_fu_823_p2_carry_i_11_n_0),
        .I5(src_buf_V_0_1_reg_1235[1]),
        .O(max_V_1_fu_837_p3[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \max_V_2_reg_1240[2]_i_1 
       (.I0(max_V_1_fu_837_p3[2]),
        .I1(\tobool_i_i_269_reg_1131_reg_n_0_[0] ),
        .I2(icmp_ln886_1_fu_844_p2_carry_n_0),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[2]),
        .O(max_V_2_fu_858_p3[2]));
  LUT6 #(
    .INIT(64'h2F203F0F2F203000)) 
    \max_V_2_reg_1240[2]_i_2 
       (.I0(p_Val2_s_reg_442[2]),
        .I1(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .I2(\max_V_2_reg_1240[7]_i_4_n_0 ),
        .I3(src_buf_V_0_0_reg_430[2]),
        .I4(icmp_ln886_fu_823_p2_carry_i_11_n_0),
        .I5(src_buf_V_0_1_reg_1235[2]),
        .O(max_V_1_fu_837_p3[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \max_V_2_reg_1240[3]_i_1 
       (.I0(max_V_1_fu_837_p3[3]),
        .I1(\tobool_i_i_269_reg_1131_reg_n_0_[0] ),
        .I2(icmp_ln886_1_fu_844_p2_carry_n_0),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[3]),
        .O(max_V_2_fu_858_p3[3]));
  LUT6 #(
    .INIT(64'h2F203F0F2F203000)) 
    \max_V_2_reg_1240[3]_i_2 
       (.I0(p_Val2_s_reg_442[3]),
        .I1(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .I2(\max_V_2_reg_1240[7]_i_4_n_0 ),
        .I3(src_buf_V_0_0_reg_430[3]),
        .I4(icmp_ln886_fu_823_p2_carry_i_11_n_0),
        .I5(src_buf_V_0_1_reg_1235[3]),
        .O(max_V_1_fu_837_p3[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \max_V_2_reg_1240[4]_i_1 
       (.I0(max_V_1_fu_837_p3[4]),
        .I1(\tobool_i_i_269_reg_1131_reg_n_0_[0] ),
        .I2(icmp_ln886_1_fu_844_p2_carry_n_0),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[4]),
        .O(max_V_2_fu_858_p3[4]));
  LUT6 #(
    .INIT(64'h2F203F0F2F203000)) 
    \max_V_2_reg_1240[4]_i_2 
       (.I0(p_Val2_s_reg_442[4]),
        .I1(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .I2(\max_V_2_reg_1240[7]_i_4_n_0 ),
        .I3(src_buf_V_0_0_reg_430[4]),
        .I4(icmp_ln886_fu_823_p2_carry_i_11_n_0),
        .I5(src_buf_V_0_1_reg_1235[4]),
        .O(max_V_1_fu_837_p3[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \max_V_2_reg_1240[5]_i_1 
       (.I0(max_V_1_fu_837_p3[5]),
        .I1(\tobool_i_i_269_reg_1131_reg_n_0_[0] ),
        .I2(icmp_ln886_1_fu_844_p2_carry_n_0),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[5]),
        .O(max_V_2_fu_858_p3[5]));
  LUT6 #(
    .INIT(64'h2F203F0F2F203000)) 
    \max_V_2_reg_1240[5]_i_2 
       (.I0(p_Val2_s_reg_442[5]),
        .I1(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .I2(\max_V_2_reg_1240[7]_i_4_n_0 ),
        .I3(src_buf_V_0_0_reg_430[5]),
        .I4(icmp_ln886_fu_823_p2_carry_i_11_n_0),
        .I5(src_buf_V_0_1_reg_1235[5]),
        .O(max_V_1_fu_837_p3[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \max_V_2_reg_1240[6]_i_1 
       (.I0(max_V_1_fu_837_p3[6]),
        .I1(\tobool_i_i_269_reg_1131_reg_n_0_[0] ),
        .I2(icmp_ln886_1_fu_844_p2_carry_n_0),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[6]),
        .O(max_V_2_fu_858_p3[6]));
  LUT6 #(
    .INIT(64'h2F203F0F2F203000)) 
    \max_V_2_reg_1240[6]_i_2 
       (.I0(p_Val2_s_reg_442[6]),
        .I1(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .I2(\max_V_2_reg_1240[7]_i_4_n_0 ),
        .I3(src_buf_V_0_0_reg_430[6]),
        .I4(icmp_ln886_fu_823_p2_carry_i_11_n_0),
        .I5(src_buf_V_0_1_reg_1235[6]),
        .O(max_V_1_fu_837_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \max_V_2_reg_1240[7]_i_1 
       (.I0(icmp_ln878_4_reg_1193_pp3_iter3_reg),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(max_V_2_reg_12400));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \max_V_2_reg_1240[7]_i_2 
       (.I0(max_V_1_fu_837_p3[7]),
        .I1(\tobool_i_i_269_reg_1131_reg_n_0_[0] ),
        .I2(icmp_ln886_1_fu_844_p2_carry_n_0),
        .I3(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]),
        .O(max_V_2_fu_858_p3[7]));
  LUT6 #(
    .INIT(64'h2F203F0F2F203000)) 
    \max_V_2_reg_1240[7]_i_3 
       (.I0(p_Val2_s_reg_442[7]),
        .I1(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .I2(\max_V_2_reg_1240[7]_i_4_n_0 ),
        .I3(src_buf_V_0_0_reg_430[7]),
        .I4(icmp_ln886_fu_823_p2_carry_i_11_n_0),
        .I5(src_buf_V_0_1_reg_1235[7]),
        .O(max_V_1_fu_837_p3[7]));
  LUT2 #(
    .INIT(4'hB)) 
    \max_V_2_reg_1240[7]_i_4 
       (.I0(\tobool_i_i_160_reg_1126_reg_n_0_[0] ),
        .I1(icmp_ln886_fu_823_p2_carry_n_0),
        .O(\max_V_2_reg_1240[7]_i_4_n_0 ));
  FDRE \max_V_2_reg_1240_reg[0] 
       (.C(ap_clk),
        .CE(max_V_2_reg_12400),
        .D(max_V_2_fu_858_p3[0]),
        .Q(max_V_2_reg_1240[0]),
        .R(1'b0));
  FDRE \max_V_2_reg_1240_reg[1] 
       (.C(ap_clk),
        .CE(max_V_2_reg_12400),
        .D(max_V_2_fu_858_p3[1]),
        .Q(max_V_2_reg_1240[1]),
        .R(1'b0));
  FDRE \max_V_2_reg_1240_reg[2] 
       (.C(ap_clk),
        .CE(max_V_2_reg_12400),
        .D(max_V_2_fu_858_p3[2]),
        .Q(max_V_2_reg_1240[2]),
        .R(1'b0));
  FDRE \max_V_2_reg_1240_reg[3] 
       (.C(ap_clk),
        .CE(max_V_2_reg_12400),
        .D(max_V_2_fu_858_p3[3]),
        .Q(max_V_2_reg_1240[3]),
        .R(1'b0));
  FDRE \max_V_2_reg_1240_reg[4] 
       (.C(ap_clk),
        .CE(max_V_2_reg_12400),
        .D(max_V_2_fu_858_p3[4]),
        .Q(max_V_2_reg_1240[4]),
        .R(1'b0));
  FDRE \max_V_2_reg_1240_reg[5] 
       (.C(ap_clk),
        .CE(max_V_2_reg_12400),
        .D(max_V_2_fu_858_p3[5]),
        .Q(max_V_2_reg_1240[5]),
        .R(1'b0));
  FDRE \max_V_2_reg_1240_reg[6] 
       (.C(ap_clk),
        .CE(max_V_2_reg_12400),
        .D(max_V_2_fu_858_p3[6]),
        .Q(max_V_2_reg_1240[6]),
        .R(1'b0));
  FDRE \max_V_2_reg_1240_reg[7] 
       (.C(ap_clk),
        .CE(max_V_2_reg_12400),
        .D(max_V_2_fu_858_p3[7]),
        .Q(max_V_2_reg_1240[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_4_reg_1253[0]_i_1 
       (.I0(max_V_3_fu_877_p3[0]),
        .I1(\tobool_i_i_1_1_reg_1141_reg_n_0_[0] ),
        .I2(icmp_ln886_3_fu_883_p2_carry_n_0),
        .I3(src_buf_V_1_0_reg_465[0]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_1_reg_1247[0]),
        .O(max_V_4_fu_897_p3[0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_4_reg_1253[0]_i_2 
       (.I0(max_V_2_reg_1240[0]),
        .I1(\tobool_i_i_1_reg_1136_reg_n_0_[0] ),
        .I2(icmp_ln886_2_fu_865_p2_carry_n_0),
        .I3(p_Val2_1_reg_477[0]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_0_reg_465[0]),
        .O(max_V_3_fu_877_p3[0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_4_reg_1253[1]_i_1 
       (.I0(max_V_3_fu_877_p3[1]),
        .I1(\tobool_i_i_1_1_reg_1141_reg_n_0_[0] ),
        .I2(icmp_ln886_3_fu_883_p2_carry_n_0),
        .I3(src_buf_V_1_0_reg_465[1]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_1_reg_1247[1]),
        .O(max_V_4_fu_897_p3[1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_4_reg_1253[1]_i_2 
       (.I0(max_V_2_reg_1240[1]),
        .I1(\tobool_i_i_1_reg_1136_reg_n_0_[0] ),
        .I2(icmp_ln886_2_fu_865_p2_carry_n_0),
        .I3(p_Val2_1_reg_477[1]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_0_reg_465[1]),
        .O(max_V_3_fu_877_p3[1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_4_reg_1253[2]_i_1 
       (.I0(max_V_3_fu_877_p3[2]),
        .I1(\tobool_i_i_1_1_reg_1141_reg_n_0_[0] ),
        .I2(icmp_ln886_3_fu_883_p2_carry_n_0),
        .I3(src_buf_V_1_0_reg_465[2]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_1_reg_1247[2]),
        .O(max_V_4_fu_897_p3[2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_4_reg_1253[2]_i_2 
       (.I0(max_V_2_reg_1240[2]),
        .I1(\tobool_i_i_1_reg_1136_reg_n_0_[0] ),
        .I2(icmp_ln886_2_fu_865_p2_carry_n_0),
        .I3(p_Val2_1_reg_477[2]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_0_reg_465[2]),
        .O(max_V_3_fu_877_p3[2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_4_reg_1253[3]_i_1 
       (.I0(max_V_3_fu_877_p3[3]),
        .I1(\tobool_i_i_1_1_reg_1141_reg_n_0_[0] ),
        .I2(icmp_ln886_3_fu_883_p2_carry_n_0),
        .I3(src_buf_V_1_0_reg_465[3]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_1_reg_1247[3]),
        .O(max_V_4_fu_897_p3[3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_4_reg_1253[3]_i_2 
       (.I0(max_V_2_reg_1240[3]),
        .I1(\tobool_i_i_1_reg_1136_reg_n_0_[0] ),
        .I2(icmp_ln886_2_fu_865_p2_carry_n_0),
        .I3(p_Val2_1_reg_477[3]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_0_reg_465[3]),
        .O(max_V_3_fu_877_p3[3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_4_reg_1253[4]_i_1 
       (.I0(max_V_3_fu_877_p3[4]),
        .I1(\tobool_i_i_1_1_reg_1141_reg_n_0_[0] ),
        .I2(icmp_ln886_3_fu_883_p2_carry_n_0),
        .I3(src_buf_V_1_0_reg_465[4]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_1_reg_1247[4]),
        .O(max_V_4_fu_897_p3[4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_4_reg_1253[4]_i_2 
       (.I0(max_V_2_reg_1240[4]),
        .I1(\tobool_i_i_1_reg_1136_reg_n_0_[0] ),
        .I2(icmp_ln886_2_fu_865_p2_carry_n_0),
        .I3(p_Val2_1_reg_477[4]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_0_reg_465[4]),
        .O(max_V_3_fu_877_p3[4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_4_reg_1253[5]_i_1 
       (.I0(max_V_3_fu_877_p3[5]),
        .I1(\tobool_i_i_1_1_reg_1141_reg_n_0_[0] ),
        .I2(icmp_ln886_3_fu_883_p2_carry_n_0),
        .I3(src_buf_V_1_0_reg_465[5]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_1_reg_1247[5]),
        .O(max_V_4_fu_897_p3[5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_4_reg_1253[5]_i_2 
       (.I0(max_V_2_reg_1240[5]),
        .I1(\tobool_i_i_1_reg_1136_reg_n_0_[0] ),
        .I2(icmp_ln886_2_fu_865_p2_carry_n_0),
        .I3(p_Val2_1_reg_477[5]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_0_reg_465[5]),
        .O(max_V_3_fu_877_p3[5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_4_reg_1253[6]_i_1 
       (.I0(max_V_3_fu_877_p3[6]),
        .I1(\tobool_i_i_1_1_reg_1141_reg_n_0_[0] ),
        .I2(icmp_ln886_3_fu_883_p2_carry_n_0),
        .I3(src_buf_V_1_0_reg_465[6]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_1_reg_1247[6]),
        .O(max_V_4_fu_897_p3[6]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_4_reg_1253[6]_i_2 
       (.I0(max_V_2_reg_1240[6]),
        .I1(\tobool_i_i_1_reg_1136_reg_n_0_[0] ),
        .I2(icmp_ln886_2_fu_865_p2_carry_n_0),
        .I3(p_Val2_1_reg_477[6]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_0_reg_465[6]),
        .O(max_V_3_fu_877_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \max_V_4_reg_1253[7]_i_1 
       (.I0(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(p_12_in));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_4_reg_1253[7]_i_2 
       (.I0(max_V_3_fu_877_p3[7]),
        .I1(\tobool_i_i_1_1_reg_1141_reg_n_0_[0] ),
        .I2(icmp_ln886_3_fu_883_p2_carry_n_0),
        .I3(src_buf_V_1_0_reg_465[7]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_1_reg_1247[7]),
        .O(max_V_4_fu_897_p3[7]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_4_reg_1253[7]_i_3 
       (.I0(max_V_2_reg_1240[7]),
        .I1(\tobool_i_i_1_reg_1136_reg_n_0_[0] ),
        .I2(icmp_ln886_2_fu_865_p2_carry_n_0),
        .I3(p_Val2_1_reg_477[7]),
        .I4(\max_V_4_reg_1253[7]_i_4_n_0 ),
        .I5(src_buf_V_1_0_reg_465[7]),
        .O(max_V_3_fu_877_p3[7]));
  LUT2 #(
    .INIT(4'h7)) 
    \max_V_4_reg_1253[7]_i_4 
       (.I0(ap_enable_reg_pp3_iter6_reg_n_0),
        .I1(icmp_ln878_4_reg_1193_pp3_iter5_reg),
        .O(\max_V_4_reg_1253[7]_i_4_n_0 ));
  FDRE \max_V_4_reg_1253_reg[0] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(max_V_4_fu_897_p3[0]),
        .Q(max_V_4_reg_1253[0]),
        .R(1'b0));
  FDRE \max_V_4_reg_1253_reg[1] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(max_V_4_fu_897_p3[1]),
        .Q(max_V_4_reg_1253[1]),
        .R(1'b0));
  FDRE \max_V_4_reg_1253_reg[2] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(max_V_4_fu_897_p3[2]),
        .Q(max_V_4_reg_1253[2]),
        .R(1'b0));
  FDRE \max_V_4_reg_1253_reg[3] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(max_V_4_fu_897_p3[3]),
        .Q(max_V_4_reg_1253[3]),
        .R(1'b0));
  FDRE \max_V_4_reg_1253_reg[4] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(max_V_4_fu_897_p3[4]),
        .Q(max_V_4_reg_1253[4]),
        .R(1'b0));
  FDRE \max_V_4_reg_1253_reg[5] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(max_V_4_fu_897_p3[5]),
        .Q(max_V_4_reg_1253[5]),
        .R(1'b0));
  FDRE \max_V_4_reg_1253_reg[6] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(max_V_4_fu_897_p3[6]),
        .Q(max_V_4_reg_1253[6]),
        .R(1'b0));
  FDRE \max_V_4_reg_1253_reg[7] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(max_V_4_fu_897_p3[7]),
        .Q(max_V_4_reg_1253[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_7_reg_1271[0]_i_1 
       (.I0(max_V_6_fu_935_p3[0]),
        .I1(\tobool_i_i_2_1_reg_1156_reg_n_0_[0] ),
        .I2(icmp_ln886_6_fu_942_p2_carry_n_0),
        .I3(src_buf_V_2_1_reg_1264[0]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(src_buf_V_2_0_reg_511[0]),
        .O(max_V_7_fu_956_p3[0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_7_reg_1271[0]_i_2 
       (.I0(max_V_5_fu_915_p3[0]),
        .I1(\tobool_i_i_2_reg_1151_reg_n_0_[0] ),
        .I2(icmp_ln886_5_fu_921_p2_carry_n_0),
        .I3(src_buf_V_2_0_reg_511[0]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(p_Val2_2_reg_500[0]),
        .O(max_V_6_fu_935_p3[0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_7_reg_1271[1]_i_1 
       (.I0(max_V_6_fu_935_p3[1]),
        .I1(\tobool_i_i_2_1_reg_1156_reg_n_0_[0] ),
        .I2(icmp_ln886_6_fu_942_p2_carry_n_0),
        .I3(src_buf_V_2_1_reg_1264[1]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(src_buf_V_2_0_reg_511[1]),
        .O(max_V_7_fu_956_p3[1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_7_reg_1271[1]_i_2 
       (.I0(max_V_5_fu_915_p3[1]),
        .I1(\tobool_i_i_2_reg_1151_reg_n_0_[0] ),
        .I2(icmp_ln886_5_fu_921_p2_carry_n_0),
        .I3(src_buf_V_2_0_reg_511[1]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(p_Val2_2_reg_500[1]),
        .O(max_V_6_fu_935_p3[1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_7_reg_1271[2]_i_1 
       (.I0(max_V_6_fu_935_p3[2]),
        .I1(\tobool_i_i_2_1_reg_1156_reg_n_0_[0] ),
        .I2(icmp_ln886_6_fu_942_p2_carry_n_0),
        .I3(src_buf_V_2_1_reg_1264[2]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(src_buf_V_2_0_reg_511[2]),
        .O(max_V_7_fu_956_p3[2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_7_reg_1271[2]_i_2 
       (.I0(max_V_5_fu_915_p3[2]),
        .I1(\tobool_i_i_2_reg_1151_reg_n_0_[0] ),
        .I2(icmp_ln886_5_fu_921_p2_carry_n_0),
        .I3(src_buf_V_2_0_reg_511[2]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(p_Val2_2_reg_500[2]),
        .O(max_V_6_fu_935_p3[2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_7_reg_1271[3]_i_1 
       (.I0(max_V_6_fu_935_p3[3]),
        .I1(\tobool_i_i_2_1_reg_1156_reg_n_0_[0] ),
        .I2(icmp_ln886_6_fu_942_p2_carry_n_0),
        .I3(src_buf_V_2_1_reg_1264[3]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(src_buf_V_2_0_reg_511[3]),
        .O(max_V_7_fu_956_p3[3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_7_reg_1271[3]_i_2 
       (.I0(max_V_5_fu_915_p3[3]),
        .I1(\tobool_i_i_2_reg_1151_reg_n_0_[0] ),
        .I2(icmp_ln886_5_fu_921_p2_carry_n_0),
        .I3(src_buf_V_2_0_reg_511[3]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(p_Val2_2_reg_500[3]),
        .O(max_V_6_fu_935_p3[3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_7_reg_1271[4]_i_1 
       (.I0(max_V_6_fu_935_p3[4]),
        .I1(\tobool_i_i_2_1_reg_1156_reg_n_0_[0] ),
        .I2(icmp_ln886_6_fu_942_p2_carry_n_0),
        .I3(src_buf_V_2_1_reg_1264[4]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(src_buf_V_2_0_reg_511[4]),
        .O(max_V_7_fu_956_p3[4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_7_reg_1271[4]_i_2 
       (.I0(max_V_5_fu_915_p3[4]),
        .I1(\tobool_i_i_2_reg_1151_reg_n_0_[0] ),
        .I2(icmp_ln886_5_fu_921_p2_carry_n_0),
        .I3(src_buf_V_2_0_reg_511[4]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(p_Val2_2_reg_500[4]),
        .O(max_V_6_fu_935_p3[4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_7_reg_1271[5]_i_1 
       (.I0(max_V_6_fu_935_p3[5]),
        .I1(\tobool_i_i_2_1_reg_1156_reg_n_0_[0] ),
        .I2(icmp_ln886_6_fu_942_p2_carry_n_0),
        .I3(src_buf_V_2_1_reg_1264[5]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(src_buf_V_2_0_reg_511[5]),
        .O(max_V_7_fu_956_p3[5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_7_reg_1271[5]_i_2 
       (.I0(max_V_5_fu_915_p3[5]),
        .I1(\tobool_i_i_2_reg_1151_reg_n_0_[0] ),
        .I2(icmp_ln886_5_fu_921_p2_carry_n_0),
        .I3(src_buf_V_2_0_reg_511[5]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(p_Val2_2_reg_500[5]),
        .O(max_V_6_fu_935_p3[5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_7_reg_1271[6]_i_1 
       (.I0(max_V_6_fu_935_p3[6]),
        .I1(\tobool_i_i_2_1_reg_1156_reg_n_0_[0] ),
        .I2(icmp_ln886_6_fu_942_p2_carry_n_0),
        .I3(src_buf_V_2_1_reg_1264[6]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(src_buf_V_2_0_reg_511[6]),
        .O(max_V_7_fu_956_p3[6]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_7_reg_1271[6]_i_2 
       (.I0(max_V_5_fu_915_p3[6]),
        .I1(\tobool_i_i_2_reg_1151_reg_n_0_[0] ),
        .I2(icmp_ln886_5_fu_921_p2_carry_n_0),
        .I3(src_buf_V_2_0_reg_511[6]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(p_Val2_2_reg_500[6]),
        .O(max_V_6_fu_935_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \max_V_7_reg_1271[7]_i_1 
       (.I0(icmp_ln878_4_reg_1193_pp3_iter5_reg),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(max_V_7_reg_12710));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_7_reg_1271[7]_i_2 
       (.I0(max_V_6_fu_935_p3[7]),
        .I1(\tobool_i_i_2_1_reg_1156_reg_n_0_[0] ),
        .I2(icmp_ln886_6_fu_942_p2_carry_n_0),
        .I3(src_buf_V_2_1_reg_1264[7]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(src_buf_V_2_0_reg_511[7]),
        .O(max_V_7_fu_956_p3[7]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \max_V_7_reg_1271[7]_i_3 
       (.I0(max_V_5_fu_915_p3[7]),
        .I1(\tobool_i_i_2_reg_1151_reg_n_0_[0] ),
        .I2(icmp_ln886_5_fu_921_p2_carry_n_0),
        .I3(src_buf_V_2_0_reg_511[7]),
        .I4(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0),
        .I5(p_Val2_2_reg_500[7]),
        .O(max_V_6_fu_935_p3[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \max_V_7_reg_1271[7]_i_4 
       (.I0(ap_enable_reg_pp3_iter7_reg_n_0),
        .I1(icmp_ln878_4_reg_1193_pp3_iter6_reg),
        .O(ap_phi_mux_p_Val2_2_phi_fu_504_p41__0));
  FDRE \max_V_7_reg_1271_reg[0] 
       (.C(ap_clk),
        .CE(max_V_7_reg_12710),
        .D(max_V_7_fu_956_p3[0]),
        .Q(max_V_7_reg_1271[0]),
        .R(1'b0));
  FDRE \max_V_7_reg_1271_reg[1] 
       (.C(ap_clk),
        .CE(max_V_7_reg_12710),
        .D(max_V_7_fu_956_p3[1]),
        .Q(max_V_7_reg_1271[1]),
        .R(1'b0));
  FDRE \max_V_7_reg_1271_reg[2] 
       (.C(ap_clk),
        .CE(max_V_7_reg_12710),
        .D(max_V_7_fu_956_p3[2]),
        .Q(max_V_7_reg_1271[2]),
        .R(1'b0));
  FDRE \max_V_7_reg_1271_reg[3] 
       (.C(ap_clk),
        .CE(max_V_7_reg_12710),
        .D(max_V_7_fu_956_p3[3]),
        .Q(max_V_7_reg_1271[3]),
        .R(1'b0));
  FDRE \max_V_7_reg_1271_reg[4] 
       (.C(ap_clk),
        .CE(max_V_7_reg_12710),
        .D(max_V_7_fu_956_p3[4]),
        .Q(max_V_7_reg_1271[4]),
        .R(1'b0));
  FDRE \max_V_7_reg_1271_reg[5] 
       (.C(ap_clk),
        .CE(max_V_7_reg_12710),
        .D(max_V_7_fu_956_p3[5]),
        .Q(max_V_7_reg_1271[5]),
        .R(1'b0));
  FDRE \max_V_7_reg_1271_reg[6] 
       (.C(ap_clk),
        .CE(max_V_7_reg_12710),
        .D(max_V_7_fu_956_p3[6]),
        .Q(max_V_7_reg_1271[6]),
        .R(1'b0));
  FDRE \max_V_7_reg_1271_reg[7] 
       (.C(ap_clk),
        .CE(max_V_7_reg_12710),
        .D(max_V_7_fu_956_p3[7]),
        .Q(max_V_7_reg_1271[7]),
        .R(1'b0));
  CARRY4 op2_assign_fu_641_p2_carry
       (.CI(1'b0),
        .CO({op2_assign_fu_641_p2_carry_n_0,op2_assign_fu_641_p2_carry_n_1,op2_assign_fu_641_p2_carry_n_2,op2_assign_fu_641_p2_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[3:0]),
        .S(Q[4:1]));
  CARRY4 op2_assign_fu_641_p2_carry__0
       (.CI(op2_assign_fu_641_p2_carry_n_0),
        .CO({op2_assign_fu_641_p2_carry__0_n_0,op2_assign_fu_641_p2_carry__0_n_1,op2_assign_fu_641_p2_carry__0_n_2,op2_assign_fu_641_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S(Q[8:5]));
  CARRY4 op2_assign_fu_641_p2_carry__1
       (.CI(op2_assign_fu_641_p2_carry__0_n_0),
        .CO({op2_assign_fu_641_p2_carry__1_n_0,op2_assign_fu_641_p2_carry__1_n_1,op2_assign_fu_641_p2_carry__1_n_2,op2_assign_fu_641_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S(Q[12:9]));
  CARRY4 op2_assign_fu_641_p2_carry__2
       (.CI(op2_assign_fu_641_p2_carry__1_n_0),
        .CO({sel0[15],NLW_op2_assign_fu_641_p2_carry__2_CO_UNCONNECTED[2],op2_assign_fu_641_p2_carry__2_n_2,op2_assign_fu_641_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_op2_assign_fu_641_p2_carry__2_O_UNCONNECTED[3],sel0[14:12]}),
        .S({1'b1,Q[15:13]}));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_1107[0]_i_1 
       (.I0(Q[0]),
        .O(\op2_assign_reg_1107[0]_i_1_n_0 ));
  FDRE \op2_assign_reg_1107_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\op2_assign_reg_1107[0]_i_1_n_0 ),
        .Q(op2_assign_reg_1107[0]),
        .R(1'b0));
  FDRE \op2_assign_reg_1107_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[9]),
        .Q(op2_assign_reg_1107[10]),
        .R(1'b0));
  FDRE \op2_assign_reg_1107_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[10]),
        .Q(op2_assign_reg_1107[11]),
        .R(1'b0));
  FDRE \op2_assign_reg_1107_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[11]),
        .Q(op2_assign_reg_1107[12]),
        .R(1'b0));
  FDRE \op2_assign_reg_1107_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[12]),
        .Q(op2_assign_reg_1107[13]),
        .R(1'b0));
  FDRE \op2_assign_reg_1107_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[13]),
        .Q(op2_assign_reg_1107[14]),
        .R(1'b0));
  FDRE \op2_assign_reg_1107_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[14]),
        .Q(op2_assign_reg_1107[15]),
        .R(1'b0));
  FDRE \op2_assign_reg_1107_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[15]),
        .Q(op2_assign_reg_1107[16]),
        .R(1'b0));
  FDRE \op2_assign_reg_1107_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[0]),
        .Q(op2_assign_reg_1107[1]),
        .R(1'b0));
  FDRE \op2_assign_reg_1107_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[1]),
        .Q(op2_assign_reg_1107[2]),
        .R(1'b0));
  FDRE \op2_assign_reg_1107_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[2]),
        .Q(op2_assign_reg_1107[3]),
        .R(1'b0));
  FDRE \op2_assign_reg_1107_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[3]),
        .Q(op2_assign_reg_1107[4]),
        .R(1'b0));
  FDRE \op2_assign_reg_1107_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[4]),
        .Q(op2_assign_reg_1107[5]),
        .R(1'b0));
  FDRE \op2_assign_reg_1107_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[5]),
        .Q(op2_assign_reg_1107[6]),
        .R(1'b0));
  FDRE \op2_assign_reg_1107_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[6]),
        .Q(op2_assign_reg_1107[7]),
        .R(1'b0));
  FDRE \op2_assign_reg_1107_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[7]),
        .Q(op2_assign_reg_1107[8]),
        .R(1'b0));
  FDRE \op2_assign_reg_1107_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sel0[8]),
        .Q(op2_assign_reg_1107[9]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_477_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(src_buf_V_1_0_reg_465[0]),
        .Q(p_Val2_1_reg_477[0]),
        .R(p_Val2_1_reg_477_1));
  FDRE \p_Val2_1_reg_477_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(src_buf_V_1_0_reg_465[1]),
        .Q(p_Val2_1_reg_477[1]),
        .R(p_Val2_1_reg_477_1));
  FDRE \p_Val2_1_reg_477_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(src_buf_V_1_0_reg_465[2]),
        .Q(p_Val2_1_reg_477[2]),
        .R(p_Val2_1_reg_477_1));
  FDRE \p_Val2_1_reg_477_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(src_buf_V_1_0_reg_465[3]),
        .Q(p_Val2_1_reg_477[3]),
        .R(p_Val2_1_reg_477_1));
  FDRE \p_Val2_1_reg_477_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(src_buf_V_1_0_reg_465[4]),
        .Q(p_Val2_1_reg_477[4]),
        .R(p_Val2_1_reg_477_1));
  FDRE \p_Val2_1_reg_477_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(src_buf_V_1_0_reg_465[5]),
        .Q(p_Val2_1_reg_477[5]),
        .R(p_Val2_1_reg_477_1));
  FDRE \p_Val2_1_reg_477_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(src_buf_V_1_0_reg_465[6]),
        .Q(p_Val2_1_reg_477[6]),
        .R(p_Val2_1_reg_477_1));
  FDRE \p_Val2_1_reg_477_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(src_buf_V_1_0_reg_465[7]),
        .Q(p_Val2_1_reg_477[7]),
        .R(p_Val2_1_reg_477_1));
  FDRE \p_Val2_2_reg_500_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_2_reg_5000),
        .D(src_buf_V_2_0_reg_511[0]),
        .Q(p_Val2_2_reg_500[0]),
        .R(p_Val2_2_reg_500_0));
  FDRE \p_Val2_2_reg_500_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_2_reg_5000),
        .D(src_buf_V_2_0_reg_511[1]),
        .Q(p_Val2_2_reg_500[1]),
        .R(p_Val2_2_reg_500_0));
  FDRE \p_Val2_2_reg_500_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_2_reg_5000),
        .D(src_buf_V_2_0_reg_511[2]),
        .Q(p_Val2_2_reg_500[2]),
        .R(p_Val2_2_reg_500_0));
  FDRE \p_Val2_2_reg_500_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_2_reg_5000),
        .D(src_buf_V_2_0_reg_511[3]),
        .Q(p_Val2_2_reg_500[3]),
        .R(p_Val2_2_reg_500_0));
  FDRE \p_Val2_2_reg_500_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_2_reg_5000),
        .D(src_buf_V_2_0_reg_511[4]),
        .Q(p_Val2_2_reg_500[4]),
        .R(p_Val2_2_reg_500_0));
  FDRE \p_Val2_2_reg_500_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_2_reg_5000),
        .D(src_buf_V_2_0_reg_511[5]),
        .Q(p_Val2_2_reg_500[5]),
        .R(p_Val2_2_reg_500_0));
  FDRE \p_Val2_2_reg_500_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_2_reg_5000),
        .D(src_buf_V_2_0_reg_511[6]),
        .Q(p_Val2_2_reg_500[6]),
        .R(p_Val2_2_reg_500_0));
  FDRE \p_Val2_2_reg_500_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_2_reg_5000),
        .D(src_buf_V_2_0_reg_511[7]),
        .Q(p_Val2_2_reg_500[7]),
        .R(p_Val2_2_reg_500_0));
  FDRE \p_Val2_s_reg_442_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(src_buf_V_0_0_reg_430[0]),
        .Q(p_Val2_s_reg_442[0]),
        .R(p_Val2_s_reg_442_2));
  FDRE \p_Val2_s_reg_442_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(src_buf_V_0_0_reg_430[1]),
        .Q(p_Val2_s_reg_442[1]),
        .R(p_Val2_s_reg_442_2));
  FDRE \p_Val2_s_reg_442_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(src_buf_V_0_0_reg_430[2]),
        .Q(p_Val2_s_reg_442[2]),
        .R(p_Val2_s_reg_442_2));
  FDRE \p_Val2_s_reg_442_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(src_buf_V_0_0_reg_430[3]),
        .Q(p_Val2_s_reg_442[3]),
        .R(p_Val2_s_reg_442_2));
  FDRE \p_Val2_s_reg_442_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(src_buf_V_0_0_reg_430[4]),
        .Q(p_Val2_s_reg_442[4]),
        .R(p_Val2_s_reg_442_2));
  FDRE \p_Val2_s_reg_442_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(src_buf_V_0_0_reg_430[5]),
        .Q(p_Val2_s_reg_442[5]),
        .R(p_Val2_s_reg_442_2));
  FDRE \p_Val2_s_reg_442_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(src_buf_V_0_0_reg_430[6]),
        .Q(p_Val2_s_reg_442[6]),
        .R(p_Val2_s_reg_442_2));
  FDRE \p_Val2_s_reg_442_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(src_buf_V_0_0_reg_430[7]),
        .Q(p_Val2_s_reg_442[7]),
        .R(p_Val2_s_reg_442_2));
  LUT2 #(
    .INIT(4'h2)) 
    \row_V_reg_394[0]_i_1 
       (.I0(p_0_in),
        .I1(ap_CS_fsm_state18),
        .O(\row_V_reg_394[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_reg_394[0]_i_3 
       (.I0(row_V_reg_394_reg[0]),
        .O(\row_V_reg_394[0]_i_3_n_0 ));
  FDSE \row_V_reg_394_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\row_V_reg_394_reg[0]_i_2_n_7 ),
        .Q(row_V_reg_394_reg[0]),
        .S(\row_V_reg_394[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_394_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\row_V_reg_394_reg[0]_i_2_n_0 ,\row_V_reg_394_reg[0]_i_2_n_1 ,\row_V_reg_394_reg[0]_i_2_n_2 ,\row_V_reg_394_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\row_V_reg_394_reg[0]_i_2_n_4 ,\row_V_reg_394_reg[0]_i_2_n_5 ,\row_V_reg_394_reg[0]_i_2_n_6 ,\row_V_reg_394_reg[0]_i_2_n_7 }),
        .S({row_V_reg_394_reg[3:1],\row_V_reg_394[0]_i_3_n_0 }));
  FDRE \row_V_reg_394_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\row_V_reg_394_reg[8]_i_1_n_5 ),
        .Q(row_V_reg_394_reg[10]),
        .R(\row_V_reg_394[0]_i_1_n_0 ));
  FDRE \row_V_reg_394_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\row_V_reg_394_reg[8]_i_1_n_4 ),
        .Q(row_V_reg_394_reg[11]),
        .R(\row_V_reg_394[0]_i_1_n_0 ));
  FDRE \row_V_reg_394_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\row_V_reg_394_reg[12]_i_1_n_7 ),
        .Q(row_V_reg_394_reg[12]),
        .R(\row_V_reg_394[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_394_reg[12]_i_1 
       (.CI(\row_V_reg_394_reg[8]_i_1_n_0 ),
        .CO(\NLW_row_V_reg_394_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_V_reg_394_reg[12]_i_1_O_UNCONNECTED [3:1],\row_V_reg_394_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,row_V_reg_394_reg[12]}));
  FDRE \row_V_reg_394_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\row_V_reg_394_reg[0]_i_2_n_6 ),
        .Q(row_V_reg_394_reg[1]),
        .R(\row_V_reg_394[0]_i_1_n_0 ));
  FDRE \row_V_reg_394_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\row_V_reg_394_reg[0]_i_2_n_5 ),
        .Q(row_V_reg_394_reg[2]),
        .R(\row_V_reg_394[0]_i_1_n_0 ));
  FDRE \row_V_reg_394_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\row_V_reg_394_reg[0]_i_2_n_4 ),
        .Q(row_V_reg_394_reg[3]),
        .R(\row_V_reg_394[0]_i_1_n_0 ));
  FDRE \row_V_reg_394_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\row_V_reg_394_reg[4]_i_1_n_7 ),
        .Q(row_V_reg_394_reg[4]),
        .R(\row_V_reg_394[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_394_reg[4]_i_1 
       (.CI(\row_V_reg_394_reg[0]_i_2_n_0 ),
        .CO({\row_V_reg_394_reg[4]_i_1_n_0 ,\row_V_reg_394_reg[4]_i_1_n_1 ,\row_V_reg_394_reg[4]_i_1_n_2 ,\row_V_reg_394_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_V_reg_394_reg[4]_i_1_n_4 ,\row_V_reg_394_reg[4]_i_1_n_5 ,\row_V_reg_394_reg[4]_i_1_n_6 ,\row_V_reg_394_reg[4]_i_1_n_7 }),
        .S(row_V_reg_394_reg[7:4]));
  FDRE \row_V_reg_394_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\row_V_reg_394_reg[4]_i_1_n_6 ),
        .Q(row_V_reg_394_reg[5]),
        .R(\row_V_reg_394[0]_i_1_n_0 ));
  FDRE \row_V_reg_394_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\row_V_reg_394_reg[4]_i_1_n_5 ),
        .Q(row_V_reg_394_reg[6]),
        .R(\row_V_reg_394[0]_i_1_n_0 ));
  FDRE \row_V_reg_394_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\row_V_reg_394_reg[4]_i_1_n_4 ),
        .Q(row_V_reg_394_reg[7]),
        .R(\row_V_reg_394[0]_i_1_n_0 ));
  FDRE \row_V_reg_394_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\row_V_reg_394_reg[8]_i_1_n_7 ),
        .Q(row_V_reg_394_reg[8]),
        .R(\row_V_reg_394[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_V_reg_394_reg[8]_i_1 
       (.CI(\row_V_reg_394_reg[4]_i_1_n_0 ),
        .CO({\row_V_reg_394_reg[8]_i_1_n_0 ,\row_V_reg_394_reg[8]_i_1_n_1 ,\row_V_reg_394_reg[8]_i_1_n_2 ,\row_V_reg_394_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_V_reg_394_reg[8]_i_1_n_4 ,\row_V_reg_394_reg[8]_i_1_n_5 ,\row_V_reg_394_reg[8]_i_1_n_6 ,\row_V_reg_394_reg[8]_i_1_n_7 }),
        .S(row_V_reg_394_reg[11:8]));
  FDRE \row_V_reg_394_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\row_V_reg_394_reg[8]_i_1_n_6 ),
        .Q(row_V_reg_394_reg[9]),
        .R(\row_V_reg_394[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \row_ind_V_0_0_fu_114[0]_i_1 
       (.I0(row_ind_V_1_reg_327[1]),
        .I1(ap_CS_fsm_state2),
        .I2(row_ind_V_1_reg_327[0]),
        .I3(row_ind_V_0_0_fu_114_reg[0]),
        .O(\row_ind_V_0_0_fu_114[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \row_ind_V_0_0_fu_114[1]_i_1 
       (.I0(row_ind_V_1_reg_327[1]),
        .I1(ap_CS_fsm_state2),
        .I2(row_ind_V_1_reg_327[0]),
        .I3(row_ind_V_0_0_fu_114_reg[1]),
        .O(\row_ind_V_0_0_fu_114[1]_i_1_n_0 ));
  FDRE \row_ind_V_0_0_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_0_0_fu_114[0]_i_1_n_0 ),
        .Q(row_ind_V_0_0_fu_114_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_0_0_fu_114[1]_i_1_n_0 ),
        .Q(row_ind_V_0_0_fu_114_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_1072_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_114_reg[0]),
        .Q(row_ind_V_0_0_load_reg_1072_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_1072_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_114_reg[1]),
        .Q(row_ind_V_0_0_load_reg_1072_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_382[0]_i_1 
       (.I0(\row_ind_V_1_1_reg_371_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_0_0_load_reg_1072_reg[0]),
        .O(\row_ind_V_0_reg_382[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_382[1]_i_1 
       (.I0(\row_ind_V_1_1_reg_371_reg_n_0_[1] ),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_0_0_load_reg_1072_reg[1]),
        .O(\row_ind_V_0_reg_382[1]_i_1_n_0 ));
  FDRE \row_ind_V_0_reg_382_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_361),
        .D(\row_ind_V_0_reg_382[0]_i_1_n_0 ),
        .Q(\row_ind_V_0_reg_382_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_0_reg_382_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_361),
        .D(\row_ind_V_0_reg_382[1]_i_1_n_0 ),
        .Q(\row_ind_V_0_reg_382_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \row_ind_V_1_0_fu_118[0]_i_1 
       (.I0(row_ind_V_1_reg_327[1]),
        .I1(ap_CS_fsm_state2),
        .I2(row_ind_V_1_reg_327[0]),
        .I3(row_ind_V_1_0_fu_118_reg[0]),
        .O(\row_ind_V_1_0_fu_118[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hBF00)) 
    \row_ind_V_1_0_fu_118[1]_i_1 
       (.I0(row_ind_V_1_reg_327[1]),
        .I1(ap_CS_fsm_state2),
        .I2(row_ind_V_1_reg_327[0]),
        .I3(row_ind_V_1_0_fu_118_reg[1]),
        .O(\row_ind_V_1_0_fu_118[1]_i_1_n_0 ));
  FDRE \row_ind_V_1_0_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_0_fu_118[0]_i_1_n_0 ),
        .Q(row_ind_V_1_0_fu_118_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_0_fu_118[1]_i_1_n_0 ),
        .Q(row_ind_V_1_0_fu_118_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_1077_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_118_reg[0]),
        .Q(row_ind_V_1_0_load_reg_1077_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_1077_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_118_reg[1]),
        .Q(row_ind_V_1_0_load_reg_1077_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_1_reg_371[0]_i_1 
       (.I0(\row_ind_V_2_reg_361_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_1_0_load_reg_1077_reg[0]),
        .O(\row_ind_V_1_1_reg_371[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_1_reg_371[1]_i_1 
       (.I0(\row_ind_V_2_reg_361_reg_n_0_[1] ),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_1_0_load_reg_1077_reg[1]),
        .O(\row_ind_V_1_1_reg_371[1]_i_1_n_0 ));
  FDRE \row_ind_V_1_1_reg_371_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_361),
        .D(\row_ind_V_1_1_reg_371[0]_i_1_n_0 ),
        .Q(\row_ind_V_1_1_reg_371_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_1_1_reg_371_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_361),
        .D(\row_ind_V_1_1_reg_371[1]_i_1_n_0 ),
        .Q(\row_ind_V_1_1_reg_371_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h30BCBCBC)) 
    \row_ind_V_1_reg_327[0]_i_1 
       (.I0(row_ind_V_1_reg_327[1]),
        .I1(row_ind_V_1_reg_327[0]),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state1),
        .I4(grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_ap_start_reg),
        .O(\row_ind_V_1_reg_327[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h60EAEAEA)) 
    \row_ind_V_1_reg_327[1]_i_1 
       (.I0(row_ind_V_1_reg_327[1]),
        .I1(row_ind_V_1_reg_327[0]),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state1),
        .I4(grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177_ap_start_reg),
        .O(\row_ind_V_1_reg_327[1]_i_1_n_0 ));
  FDRE \row_ind_V_1_reg_327_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_reg_327[0]_i_1_n_0 ),
        .Q(row_ind_V_1_reg_327[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_reg_327_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_1_reg_327[1]_i_1_n_0 ),
        .Q(row_ind_V_1_reg_327[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hF700)) 
    \row_ind_V_2_0_fu_122[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_327[1]),
        .I2(row_ind_V_1_reg_327[0]),
        .I3(row_ind_V_2_0_fu_122_reg[0]),
        .O(\row_ind_V_2_0_fu_122[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    \row_ind_V_2_0_fu_122[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_1_reg_327[1]),
        .I2(row_ind_V_1_reg_327[0]),
        .I3(row_ind_V_2_0_fu_122_reg[1]),
        .O(\row_ind_V_2_0_fu_122[1]_i_1_n_0 ));
  FDRE \row_ind_V_2_0_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_2_0_fu_122[0]_i_1_n_0 ),
        .Q(row_ind_V_2_0_fu_122_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_V_2_0_fu_122[1]_i_1_n_0 ),
        .Q(row_ind_V_2_0_fu_122_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_1082_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_122_reg[0]),
        .Q(row_ind_V_2_0_load_reg_1082_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_1082_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_122_reg[1]),
        .Q(row_ind_V_2_0_load_reg_1082_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_361[0]_i_1 
       (.I0(\row_ind_V_0_reg_382_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_2_0_load_reg_1082_reg[0]),
        .O(\row_ind_V_2_reg_361[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \row_ind_V_2_reg_361[1]_i_1 
       (.I0(p_0_in),
        .I1(ap_CS_fsm_state18),
        .O(row_ind_V_2_reg_361));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_361[1]_i_2 
       (.I0(\row_ind_V_0_reg_382_reg_n_0_[1] ),
        .I1(ap_CS_fsm_state18),
        .I2(row_ind_V_2_0_load_reg_1082_reg[1]),
        .O(\row_ind_V_2_reg_361[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \row_ind_V_2_reg_361[1]_i_3 
       (.I0(ap_CS_fsm_state8),
        .I1(\icmp_ln878_2_reg_1117[0]_i_5_n_0 ),
        .I2(\icmp_ln878_2_reg_1117[0]_i_4_n_0 ),
        .I3(\icmp_ln878_2_reg_1117[0]_i_3_n_0 ),
        .I4(\icmp_ln878_2_reg_1117[0]_i_2_n_0 ),
        .O(p_0_in));
  FDRE \row_ind_V_2_reg_361_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_361),
        .D(\row_ind_V_2_reg_361[0]_i_1_n_0 ),
        .Q(\row_ind_V_2_reg_361_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_2_reg_361_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_reg_361),
        .D(\row_ind_V_2_reg_361[1]_i_2_n_0 ),
        .Q(\row_ind_V_2_reg_361_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F7000000)) 
    \src_buf_V_0_0_reg_430[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter5),
        .I1(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_CS_fsm_state9),
        .I4(icmp_ln878_3_fu_721_p2),
        .I5(\icmp_ln878_2_reg_1117_reg_n_0_[0] ),
        .O(p_Val2_s_reg_442_2));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_0_0_reg_430[7]_i_2 
       (.I0(icmp_ln878_4_reg_1193_pp3_iter4_reg),
        .I1(ap_enable_reg_pp3_iter5),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(p_Val2_s_reg_4420));
  FDRE \src_buf_V_0_0_reg_430_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(src_buf_V_0_1_reg_1235[0]),
        .Q(src_buf_V_0_0_reg_430[0]),
        .R(p_Val2_s_reg_442_2));
  FDRE \src_buf_V_0_0_reg_430_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(src_buf_V_0_1_reg_1235[1]),
        .Q(src_buf_V_0_0_reg_430[1]),
        .R(p_Val2_s_reg_442_2));
  FDRE \src_buf_V_0_0_reg_430_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(src_buf_V_0_1_reg_1235[2]),
        .Q(src_buf_V_0_0_reg_430[2]),
        .R(p_Val2_s_reg_442_2));
  FDRE \src_buf_V_0_0_reg_430_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(src_buf_V_0_1_reg_1235[3]),
        .Q(src_buf_V_0_0_reg_430[3]),
        .R(p_Val2_s_reg_442_2));
  FDRE \src_buf_V_0_0_reg_430_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(src_buf_V_0_1_reg_1235[4]),
        .Q(src_buf_V_0_0_reg_430[4]),
        .R(p_Val2_s_reg_442_2));
  FDRE \src_buf_V_0_0_reg_430_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(src_buf_V_0_1_reg_1235[5]),
        .Q(src_buf_V_0_0_reg_430[5]),
        .R(p_Val2_s_reg_442_2));
  FDRE \src_buf_V_0_0_reg_430_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(src_buf_V_0_1_reg_1235[6]),
        .Q(src_buf_V_0_0_reg_430[6]),
        .R(p_Val2_s_reg_442_2));
  FDRE \src_buf_V_0_0_reg_430_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(src_buf_V_0_1_reg_1235[7]),
        .Q(src_buf_V_0_0_reg_430[7]),
        .R(p_Val2_s_reg_442_2));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_0_1_reg_1235[7]_i_1 
       (.I0(icmp_ln878_4_reg_1193_pp3_iter3_reg),
        .I1(ap_enable_reg_pp3_iter4),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(src_buf_V_0_1_reg_12350));
  FDRE \src_buf_V_0_1_reg_1235_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_12350),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[0]),
        .Q(src_buf_V_0_1_reg_1235[0]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1235_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_12350),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[1]),
        .Q(src_buf_V_0_1_reg_1235[1]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1235_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_12350),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[2]),
        .Q(src_buf_V_0_1_reg_1235[2]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1235_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_12350),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[3]),
        .Q(src_buf_V_0_1_reg_1235[3]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1235_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_12350),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[4]),
        .Q(src_buf_V_0_1_reg_1235[4]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1235_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_12350),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[5]),
        .Q(src_buf_V_0_1_reg_1235[5]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1235_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_12350),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[6]),
        .Q(src_buf_V_0_1_reg_1235[6]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1235_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_12350),
        .D(ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]),
        .Q(src_buf_V_0_1_reg_1235[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F7000000)) 
    \src_buf_V_1_0_reg_465[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter6_reg_n_0),
        .I1(icmp_ln878_4_reg_1193_pp3_iter5_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_CS_fsm_state9),
        .I4(icmp_ln878_3_fu_721_p2),
        .I5(\icmp_ln878_2_reg_1117_reg_n_0_[0] ),
        .O(p_Val2_1_reg_477_1));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_1_0_reg_465[7]_i_2 
       (.I0(icmp_ln878_4_reg_1193_pp3_iter5_reg),
        .I1(ap_enable_reg_pp3_iter6_reg_n_0),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(p_Val2_1_reg_4770));
  FDRE \src_buf_V_1_0_reg_465_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(src_buf_V_1_1_reg_1247[0]),
        .Q(src_buf_V_1_0_reg_465[0]),
        .R(p_Val2_1_reg_477_1));
  FDRE \src_buf_V_1_0_reg_465_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(src_buf_V_1_1_reg_1247[1]),
        .Q(src_buf_V_1_0_reg_465[1]),
        .R(p_Val2_1_reg_477_1));
  FDRE \src_buf_V_1_0_reg_465_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(src_buf_V_1_1_reg_1247[2]),
        .Q(src_buf_V_1_0_reg_465[2]),
        .R(p_Val2_1_reg_477_1));
  FDRE \src_buf_V_1_0_reg_465_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(src_buf_V_1_1_reg_1247[3]),
        .Q(src_buf_V_1_0_reg_465[3]),
        .R(p_Val2_1_reg_477_1));
  FDRE \src_buf_V_1_0_reg_465_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(src_buf_V_1_1_reg_1247[4]),
        .Q(src_buf_V_1_0_reg_465[4]),
        .R(p_Val2_1_reg_477_1));
  FDRE \src_buf_V_1_0_reg_465_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(src_buf_V_1_1_reg_1247[5]),
        .Q(src_buf_V_1_0_reg_465[5]),
        .R(p_Val2_1_reg_477_1));
  FDRE \src_buf_V_1_0_reg_465_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(src_buf_V_1_1_reg_1247[6]),
        .Q(src_buf_V_1_0_reg_465[6]),
        .R(p_Val2_1_reg_477_1));
  FDRE \src_buf_V_1_0_reg_465_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(src_buf_V_1_1_reg_1247[7]),
        .Q(src_buf_V_1_0_reg_465[7]),
        .R(p_Val2_1_reg_477_1));
  FDRE \src_buf_V_1_1_reg_1247_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[0]),
        .Q(src_buf_V_1_1_reg_1247[0]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1247_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[1]),
        .Q(src_buf_V_1_1_reg_1247[1]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1247_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[2]),
        .Q(src_buf_V_1_1_reg_1247[2]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1247_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[3]),
        .Q(src_buf_V_1_1_reg_1247[3]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1247_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[4]),
        .Q(src_buf_V_1_1_reg_1247[4]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1247_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[5]),
        .Q(src_buf_V_1_1_reg_1247[5]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1247_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[6]),
        .Q(src_buf_V_1_1_reg_1247[6]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1247_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_4420),
        .D(ap_phi_reg_pp3_iter5_buf_cop_V_1_reg_489[7]),
        .Q(src_buf_V_1_1_reg_1247[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F7000000)) 
    \src_buf_V_2_0_reg_511[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter7_reg_n_0),
        .I1(icmp_ln878_4_reg_1193_pp3_iter6_reg),
        .I2(ap_block_pp3_stage0_11001__0),
        .I3(ap_CS_fsm_state9),
        .I4(icmp_ln878_3_fu_721_p2),
        .I5(\icmp_ln878_2_reg_1117_reg_n_0_[0] ),
        .O(p_Val2_2_reg_500_0));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_2_0_reg_511[7]_i_2 
       (.I0(icmp_ln878_4_reg_1193_pp3_iter6_reg),
        .I1(ap_enable_reg_pp3_iter7_reg_n_0),
        .I2(ap_block_pp3_stage0_11001__0),
        .O(p_Val2_2_reg_5000));
  FDRE \src_buf_V_2_0_reg_511_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_2_reg_5000),
        .D(src_buf_V_2_1_reg_1264[0]),
        .Q(src_buf_V_2_0_reg_511[0]),
        .R(p_Val2_2_reg_500_0));
  FDRE \src_buf_V_2_0_reg_511_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_2_reg_5000),
        .D(src_buf_V_2_1_reg_1264[1]),
        .Q(src_buf_V_2_0_reg_511[1]),
        .R(p_Val2_2_reg_500_0));
  FDRE \src_buf_V_2_0_reg_511_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_2_reg_5000),
        .D(src_buf_V_2_1_reg_1264[2]),
        .Q(src_buf_V_2_0_reg_511[2]),
        .R(p_Val2_2_reg_500_0));
  FDRE \src_buf_V_2_0_reg_511_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_2_reg_5000),
        .D(src_buf_V_2_1_reg_1264[3]),
        .Q(src_buf_V_2_0_reg_511[3]),
        .R(p_Val2_2_reg_500_0));
  FDRE \src_buf_V_2_0_reg_511_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_2_reg_5000),
        .D(src_buf_V_2_1_reg_1264[4]),
        .Q(src_buf_V_2_0_reg_511[4]),
        .R(p_Val2_2_reg_500_0));
  FDRE \src_buf_V_2_0_reg_511_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_2_reg_5000),
        .D(src_buf_V_2_1_reg_1264[5]),
        .Q(src_buf_V_2_0_reg_511[5]),
        .R(p_Val2_2_reg_500_0));
  FDRE \src_buf_V_2_0_reg_511_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_2_reg_5000),
        .D(src_buf_V_2_1_reg_1264[6]),
        .Q(src_buf_V_2_0_reg_511[6]),
        .R(p_Val2_2_reg_500_0));
  FDRE \src_buf_V_2_0_reg_511_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_2_reg_5000),
        .D(src_buf_V_2_1_reg_1264[7]),
        .Q(src_buf_V_2_0_reg_511[7]),
        .R(p_Val2_2_reg_500_0));
  FDRE \src_buf_V_2_1_reg_1264_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524[0]),
        .Q(src_buf_V_2_1_reg_1264[0]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1264_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524[1]),
        .Q(src_buf_V_2_1_reg_1264[1]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1264_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524[2]),
        .Q(src_buf_V_2_1_reg_1264[2]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1264_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524[3]),
        .Q(src_buf_V_2_1_reg_1264[3]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1264_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524[4]),
        .Q(src_buf_V_2_1_reg_1264[4]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1264_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524[5]),
        .Q(src_buf_V_2_1_reg_1264[5]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1264_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524[6]),
        .Q(src_buf_V_2_1_reg_1264[6]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_1264_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_4770),
        .D(ap_phi_reg_pp3_iter6_buf_cop_V_2_reg_524[7]),
        .Q(src_buf_V_2_1_reg_1264[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tobool_i_i_160_reg_1126[0]_i_1 
       (.I0(\tobool_i_i_160_reg_1126[0]_i_2_n_0 ),
        .I1(p_0_in),
        .I2(\tobool_i_i_160_reg_1126_reg_n_0_[0] ),
        .O(\tobool_i_i_160_reg_1126[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tobool_i_i_160_reg_1126[0]_i_2 
       (.I0(\tobool_i_i_160_reg_1126_reg[0]_0 [4]),
        .I1(\tobool_i_i_160_reg_1126_reg[0]_0 [5]),
        .I2(\tobool_i_i_160_reg_1126_reg[0]_0 [6]),
        .I3(\tobool_i_i_160_reg_1126_reg[0]_0 [7]),
        .I4(\tobool_i_i_160_reg_1126[0]_i_3_n_0 ),
        .O(\tobool_i_i_160_reg_1126[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tobool_i_i_160_reg_1126[0]_i_3 
       (.I0(\tobool_i_i_160_reg_1126_reg[0]_0 [1]),
        .I1(\tobool_i_i_160_reg_1126_reg[0]_0 [0]),
        .I2(\tobool_i_i_160_reg_1126_reg[0]_0 [3]),
        .I3(\tobool_i_i_160_reg_1126_reg[0]_0 [2]),
        .O(\tobool_i_i_160_reg_1126[0]_i_3_n_0 ));
  FDRE \tobool_i_i_160_reg_1126_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tobool_i_i_160_reg_1126[0]_i_1_n_0 ),
        .Q(\tobool_i_i_160_reg_1126_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tobool_i_i_1_1_reg_1141[0]_i_1 
       (.I0(\tobool_i_i_1_1_reg_1141[0]_i_2_n_0 ),
        .I1(p_0_in),
        .I2(\tobool_i_i_1_1_reg_1141_reg_n_0_[0] ),
        .O(\tobool_i_i_1_1_reg_1141[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tobool_i_i_1_1_reg_1141[0]_i_2 
       (.I0(\tobool_i_i_1_1_reg_1141_reg[0]_0 [4]),
        .I1(\tobool_i_i_1_1_reg_1141_reg[0]_0 [5]),
        .I2(\tobool_i_i_1_1_reg_1141_reg[0]_0 [6]),
        .I3(\tobool_i_i_1_1_reg_1141_reg[0]_0 [7]),
        .I4(\tobool_i_i_1_1_reg_1141[0]_i_3_n_0 ),
        .O(\tobool_i_i_1_1_reg_1141[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tobool_i_i_1_1_reg_1141[0]_i_3 
       (.I0(\tobool_i_i_1_1_reg_1141_reg[0]_0 [1]),
        .I1(\tobool_i_i_1_1_reg_1141_reg[0]_0 [0]),
        .I2(\tobool_i_i_1_1_reg_1141_reg[0]_0 [3]),
        .I3(\tobool_i_i_1_1_reg_1141_reg[0]_0 [2]),
        .O(\tobool_i_i_1_1_reg_1141[0]_i_3_n_0 ));
  FDRE \tobool_i_i_1_1_reg_1141_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tobool_i_i_1_1_reg_1141[0]_i_1_n_0 ),
        .Q(\tobool_i_i_1_1_reg_1141_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tobool_i_i_1_2_reg_1146[0]_i_1 
       (.I0(\tobool_i_i_1_2_reg_1146[0]_i_2_n_0 ),
        .I1(p_0_in),
        .I2(\tobool_i_i_1_2_reg_1146_reg_n_0_[0] ),
        .O(\tobool_i_i_1_2_reg_1146[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tobool_i_i_1_2_reg_1146[0]_i_2 
       (.I0(\tobool_i_i_1_2_reg_1146_reg[0]_0 [4]),
        .I1(\tobool_i_i_1_2_reg_1146_reg[0]_0 [5]),
        .I2(\tobool_i_i_1_2_reg_1146_reg[0]_0 [6]),
        .I3(\tobool_i_i_1_2_reg_1146_reg[0]_0 [7]),
        .I4(\tobool_i_i_1_2_reg_1146[0]_i_3_n_0 ),
        .O(\tobool_i_i_1_2_reg_1146[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tobool_i_i_1_2_reg_1146[0]_i_3 
       (.I0(\tobool_i_i_1_2_reg_1146_reg[0]_0 [1]),
        .I1(\tobool_i_i_1_2_reg_1146_reg[0]_0 [0]),
        .I2(\tobool_i_i_1_2_reg_1146_reg[0]_0 [3]),
        .I3(\tobool_i_i_1_2_reg_1146_reg[0]_0 [2]),
        .O(\tobool_i_i_1_2_reg_1146[0]_i_3_n_0 ));
  FDRE \tobool_i_i_1_2_reg_1146_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tobool_i_i_1_2_reg_1146[0]_i_1_n_0 ),
        .Q(\tobool_i_i_1_2_reg_1146_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tobool_i_i_1_reg_1136[0]_i_1 
       (.I0(\tobool_i_i_1_reg_1136[0]_i_2_n_0 ),
        .I1(p_0_in),
        .I2(\tobool_i_i_1_reg_1136_reg_n_0_[0] ),
        .O(\tobool_i_i_1_reg_1136[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tobool_i_i_1_reg_1136[0]_i_2 
       (.I0(\tobool_i_i_1_reg_1136_reg[0]_0 [4]),
        .I1(\tobool_i_i_1_reg_1136_reg[0]_0 [5]),
        .I2(\tobool_i_i_1_reg_1136_reg[0]_0 [6]),
        .I3(\tobool_i_i_1_reg_1136_reg[0]_0 [7]),
        .I4(\tobool_i_i_1_reg_1136[0]_i_3_n_0 ),
        .O(\tobool_i_i_1_reg_1136[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tobool_i_i_1_reg_1136[0]_i_3 
       (.I0(\tobool_i_i_1_reg_1136_reg[0]_0 [1]),
        .I1(\tobool_i_i_1_reg_1136_reg[0]_0 [0]),
        .I2(\tobool_i_i_1_reg_1136_reg[0]_0 [3]),
        .I3(\tobool_i_i_1_reg_1136_reg[0]_0 [2]),
        .O(\tobool_i_i_1_reg_1136[0]_i_3_n_0 ));
  FDRE \tobool_i_i_1_reg_1136_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tobool_i_i_1_reg_1136[0]_i_1_n_0 ),
        .Q(\tobool_i_i_1_reg_1136_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tobool_i_i_269_reg_1131[0]_i_1 
       (.I0(\tobool_i_i_269_reg_1131[0]_i_2_n_0 ),
        .I1(p_0_in),
        .I2(\tobool_i_i_269_reg_1131_reg_n_0_[0] ),
        .O(\tobool_i_i_269_reg_1131[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tobool_i_i_269_reg_1131[0]_i_2 
       (.I0(\tobool_i_i_269_reg_1131_reg[0]_0 [4]),
        .I1(\tobool_i_i_269_reg_1131_reg[0]_0 [5]),
        .I2(\tobool_i_i_269_reg_1131_reg[0]_0 [6]),
        .I3(\tobool_i_i_269_reg_1131_reg[0]_0 [7]),
        .I4(\tobool_i_i_269_reg_1131[0]_i_3_n_0 ),
        .O(\tobool_i_i_269_reg_1131[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tobool_i_i_269_reg_1131[0]_i_3 
       (.I0(\tobool_i_i_269_reg_1131_reg[0]_0 [1]),
        .I1(\tobool_i_i_269_reg_1131_reg[0]_0 [0]),
        .I2(\tobool_i_i_269_reg_1131_reg[0]_0 [3]),
        .I3(\tobool_i_i_269_reg_1131_reg[0]_0 [2]),
        .O(\tobool_i_i_269_reg_1131[0]_i_3_n_0 ));
  FDRE \tobool_i_i_269_reg_1131_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tobool_i_i_269_reg_1131[0]_i_1_n_0 ),
        .Q(\tobool_i_i_269_reg_1131_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tobool_i_i_2_1_reg_1156[0]_i_1 
       (.I0(\tobool_i_i_2_1_reg_1156[0]_i_2_n_0 ),
        .I1(p_0_in),
        .I2(\tobool_i_i_2_1_reg_1156_reg_n_0_[0] ),
        .O(\tobool_i_i_2_1_reg_1156[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tobool_i_i_2_1_reg_1156[0]_i_2 
       (.I0(\tobool_i_i_2_1_reg_1156_reg[0]_0 [4]),
        .I1(\tobool_i_i_2_1_reg_1156_reg[0]_0 [5]),
        .I2(\tobool_i_i_2_1_reg_1156_reg[0]_0 [6]),
        .I3(\tobool_i_i_2_1_reg_1156_reg[0]_0 [7]),
        .I4(\tobool_i_i_2_1_reg_1156[0]_i_3_n_0 ),
        .O(\tobool_i_i_2_1_reg_1156[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tobool_i_i_2_1_reg_1156[0]_i_3 
       (.I0(\tobool_i_i_2_1_reg_1156_reg[0]_0 [1]),
        .I1(\tobool_i_i_2_1_reg_1156_reg[0]_0 [0]),
        .I2(\tobool_i_i_2_1_reg_1156_reg[0]_0 [3]),
        .I3(\tobool_i_i_2_1_reg_1156_reg[0]_0 [2]),
        .O(\tobool_i_i_2_1_reg_1156[0]_i_3_n_0 ));
  FDRE \tobool_i_i_2_1_reg_1156_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tobool_i_i_2_1_reg_1156[0]_i_1_n_0 ),
        .Q(\tobool_i_i_2_1_reg_1156_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tobool_i_i_2_2_reg_1161[0]_i_1 
       (.I0(\tobool_i_i_2_2_reg_1161[0]_i_2_n_0 ),
        .I1(p_0_in),
        .I2(\tobool_i_i_2_2_reg_1161_reg_n_0_[0] ),
        .O(\tobool_i_i_2_2_reg_1161[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tobool_i_i_2_2_reg_1161[0]_i_2 
       (.I0(\tobool_i_i_2_2_reg_1161_reg[0]_0 [4]),
        .I1(\tobool_i_i_2_2_reg_1161_reg[0]_0 [5]),
        .I2(\tobool_i_i_2_2_reg_1161_reg[0]_0 [6]),
        .I3(\tobool_i_i_2_2_reg_1161_reg[0]_0 [7]),
        .I4(\tobool_i_i_2_2_reg_1161[0]_i_3_n_0 ),
        .O(\tobool_i_i_2_2_reg_1161[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tobool_i_i_2_2_reg_1161[0]_i_3 
       (.I0(\tobool_i_i_2_2_reg_1161_reg[0]_0 [1]),
        .I1(\tobool_i_i_2_2_reg_1161_reg[0]_0 [0]),
        .I2(\tobool_i_i_2_2_reg_1161_reg[0]_0 [3]),
        .I3(\tobool_i_i_2_2_reg_1161_reg[0]_0 [2]),
        .O(\tobool_i_i_2_2_reg_1161[0]_i_3_n_0 ));
  FDRE \tobool_i_i_2_2_reg_1161_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tobool_i_i_2_2_reg_1161[0]_i_1_n_0 ),
        .Q(\tobool_i_i_2_2_reg_1161_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tobool_i_i_2_reg_1151[0]_i_1 
       (.I0(\tobool_i_i_2_reg_1151[0]_i_2_n_0 ),
        .I1(p_0_in),
        .I2(\tobool_i_i_2_reg_1151_reg_n_0_[0] ),
        .O(\tobool_i_i_2_reg_1151[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tobool_i_i_2_reg_1151[0]_i_2 
       (.I0(\tobool_i_i_2_reg_1151_reg[0]_0 [4]),
        .I1(\tobool_i_i_2_reg_1151_reg[0]_0 [5]),
        .I2(\tobool_i_i_2_reg_1151_reg[0]_0 [6]),
        .I3(\tobool_i_i_2_reg_1151_reg[0]_0 [7]),
        .I4(\tobool_i_i_2_reg_1151[0]_i_3_n_0 ),
        .O(\tobool_i_i_2_reg_1151[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tobool_i_i_2_reg_1151[0]_i_3 
       (.I0(\tobool_i_i_2_reg_1151_reg[0]_0 [1]),
        .I1(\tobool_i_i_2_reg_1151_reg[0]_0 [0]),
        .I2(\tobool_i_i_2_reg_1151_reg[0]_0 [3]),
        .I3(\tobool_i_i_2_reg_1151_reg[0]_0 [2]),
        .O(\tobool_i_i_2_reg_1151[0]_i_3_n_0 ));
  FDRE \tobool_i_i_2_reg_1151_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tobool_i_i_2_reg_1151[0]_i_1_n_0 ),
        .Q(\tobool_i_i_2_reg_1151_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tobool_i_i_reg_1121[0]_i_1 
       (.I0(\tobool_i_i_reg_1121[0]_i_2_n_0 ),
        .I1(p_0_in),
        .I2(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .O(\tobool_i_i_reg_1121[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tobool_i_i_reg_1121[0]_i_2 
       (.I0(\tobool_i_i_reg_1121_reg[0]_0 [4]),
        .I1(\tobool_i_i_reg_1121_reg[0]_0 [5]),
        .I2(\tobool_i_i_reg_1121_reg[0]_0 [6]),
        .I3(\tobool_i_i_reg_1121_reg[0]_0 [7]),
        .I4(\tobool_i_i_reg_1121[0]_i_3_n_0 ),
        .O(\tobool_i_i_reg_1121[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tobool_i_i_reg_1121[0]_i_3 
       (.I0(\tobool_i_i_reg_1121_reg[0]_0 [1]),
        .I1(\tobool_i_i_reg_1121_reg[0]_0 [0]),
        .I2(\tobool_i_i_reg_1121_reg[0]_0 [3]),
        .I3(\tobool_i_i_reg_1121_reg[0]_0 [2]),
        .O(\tobool_i_i_reg_1121[0]_i_3_n_0 ));
  FDRE \tobool_i_i_reg_1121_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tobool_i_i_reg_1121[0]_i_1_n_0 ),
        .Q(\tobool_i_i_reg_1121_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \trunc_ln123_reg_1174_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_2_reg_361_reg_n_0_[0] ),
        .Q(trunc_ln123_reg_1174[0]),
        .R(1'b0));
  FDRE \trunc_ln123_reg_1174_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_2_reg_361_reg_n_0_[1] ),
        .Q(trunc_ln123_reg_1174[1]),
        .R(1'b0));
  FDRE \trunc_ln136_1_reg_1183_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_1_1_reg_371_reg_n_0_[0] ),
        .Q(trunc_ln136_1_reg_1183[0]),
        .R(1'b0));
  FDRE \trunc_ln136_1_reg_1183_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_1_1_reg_371_reg_n_0_[1] ),
        .Q(trunc_ln136_1_reg_1183[1]),
        .R(1'b0));
  FDRE \trunc_ln136_reg_1178_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_0_reg_382_reg_n_0_[0] ),
        .Q(trunc_ln136_reg_1178[0]),
        .R(1'b0));
  FDRE \trunc_ln136_reg_1178_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp3_iter00),
        .D(\row_ind_V_0_reg_382_reg_n_0_[1] ),
        .Q(trunc_ln136_reg_1178[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0
   (DOBDO,
    \icmp_ln878_4_reg_1193_reg[0] ,
    buf_V_0_address1142_out__0,
    DI,
    S,
    ap_clk,
    buf_V_0_ce0,
    Q,
    DIADI,
    ram_reg,
    ram_reg_0,
    CO,
    ram_reg_1,
    out,
    ram_reg_2,
    ram_reg_3,
    icmp_ln878_5_reg_1197,
    ap_enable_reg_pp3_iter1,
    p_58_in,
    icmp_ln878_1_fu_628_p2_carry__0,
    icmp_ln878_4_reg_1193,
    ap_block_pp3_stage0_11001__0);
  output [7:0]DOBDO;
  output \icmp_ln878_4_reg_1193_reg[0] ;
  output buf_V_0_address1142_out__0;
  output [3:0]DI;
  output [3:0]S;
  input ap_clk;
  input buf_V_0_ce0;
  input [4:0]Q;
  input [7:0]DIADI;
  input [1:0]ram_reg;
  input [1:0]ram_reg_0;
  input [0:0]CO;
  input [4:0]ram_reg_1;
  input [9:0]out;
  input ram_reg_2;
  input ram_reg_3;
  input icmp_ln878_5_reg_1197;
  input ap_enable_reg_pp3_iter1;
  input p_58_in;
  input [7:0]icmp_ln878_1_fu_628_p2_carry__0;
  input icmp_ln878_4_reg_1193;
  input ap_block_pp3_stage0_11001__0;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [4:0]Q;
  wire [3:0]S;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire buf_V_0_address1142_out__0;
  wire buf_V_0_ce0;
  wire [7:0]icmp_ln878_1_fu_628_p2_carry__0;
  wire icmp_ln878_4_reg_1193;
  wire \icmp_ln878_4_reg_1193_reg[0] ;
  wire icmp_ln878_5_reg_1197;
  wire [9:0]out;
  wire p_58_in;
  wire [1:0]ram_reg;
  wire [1:0]ram_reg_0;
  wire [4:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0_ram_19 dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0_ram_U
       (.CO(CO),
        .DI(DI),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .S(S),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .buf_V_0_address1142_out__0(buf_V_0_address1142_out__0),
        .buf_V_0_ce0(buf_V_0_ce0),
        .icmp_ln878_1_fu_628_p2_carry__0(icmp_ln878_1_fu_628_p2_carry__0),
        .icmp_ln878_4_reg_1193(icmp_ln878_4_reg_1193),
        .\icmp_ln878_4_reg_1193_reg[0] (\icmp_ln878_4_reg_1193_reg[0] ),
        .icmp_ln878_5_reg_1197(icmp_ln878_5_reg_1197),
        .out(out),
        .p_58_in(p_58_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0_16
   (DOBDO,
    E,
    buf_V_1_address11__0,
    \ap_CS_fsm_reg[8] ,
    ap_enable_reg_pp3_iter1_reg,
    ap_clk,
    buf_V_0_ce0,
    Q,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    icmp_ln878_reg_1095,
    ram_reg_3,
    in_mat_data_empty_n,
    ram_reg_4,
    ram_reg_5,
    p_58_in,
    ap_enable_reg_pp3_iter1,
    ap_block_pp3_stage0_11001__0,
    icmp_ln878_5_reg_1197,
    ram_reg_6,
    icmp_ln878_4_reg_1193);
  output [7:0]DOBDO;
  output [0:0]E;
  output buf_V_1_address11__0;
  output \ap_CS_fsm_reg[8] ;
  output ap_enable_reg_pp3_iter1_reg;
  input ap_clk;
  input buf_V_0_ce0;
  input [4:0]Q;
  input [7:0]ram_reg;
  input [1:0]ram_reg_0;
  input ram_reg_1;
  input [1:0]ram_reg_2;
  input icmp_ln878_reg_1095;
  input ram_reg_3;
  input in_mat_data_empty_n;
  input [4:0]ram_reg_4;
  input [4:0]ram_reg_5;
  input p_58_in;
  input ap_enable_reg_pp3_iter1;
  input ap_block_pp3_stage0_11001__0;
  input icmp_ln878_5_reg_1197;
  input ram_reg_6;
  input icmp_ln878_4_reg_1193;

  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter1_reg;
  wire buf_V_0_ce0;
  wire buf_V_1_address11__0;
  wire icmp_ln878_4_reg_1193;
  wire icmp_ln878_5_reg_1197;
  wire icmp_ln878_reg_1095;
  wire in_mat_data_empty_n;
  wire p_58_in;
  wire [7:0]ram_reg;
  wire [1:0]ram_reg_0;
  wire ram_reg_1;
  wire [1:0]ram_reg_2;
  wire ram_reg_3;
  wire [4:0]ram_reg_4;
  wire [4:0]ram_reg_5;
  wire ram_reg_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0_ram_18 dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0_ram_U
       (.DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_1_address11__0(buf_V_1_address11__0),
        .icmp_ln878_4_reg_1193(icmp_ln878_4_reg_1193),
        .icmp_ln878_5_reg_1197(icmp_ln878_5_reg_1197),
        .icmp_ln878_reg_1095(icmp_ln878_reg_1095),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .p_58_in(p_58_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6));
endmodule

(* ORIG_REF_NAME = "dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0_17
   (buf_V_0_ce0,
    ap_block_pp3_stage0_11001__0,
    p_58_in,
    buf_cop_V_0_fu_794_p5,
    tmp_fu_805_p5,
    ap_clk,
    Q,
    ram_reg,
    ram_reg_0,
    ap_enable_reg_pp3_iter2,
    icmp_ln878_5_reg_1197,
    ram_reg_1,
    icmp_ln878_4_reg_1193,
    ram_reg_2,
    ap_enable_reg_pp3_iter1,
    out_mat_data_full_n,
    ram_reg_3,
    icmp_ln882_reg_1221_pp3_iter6_reg,
    in_mat_data_empty_n,
    \mOutPtr[1]_i_3 ,
    \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] ,
    DOBDO,
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] ,
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 );
  output buf_V_0_ce0;
  output ap_block_pp3_stage0_11001__0;
  output p_58_in;
  output [7:0]buf_cop_V_0_fu_794_p5;
  output [7:0]tmp_fu_805_p5;
  input ap_clk;
  input [4:0]Q;
  input [4:0]ram_reg;
  input [7:0]ram_reg_0;
  input ap_enable_reg_pp3_iter2;
  input icmp_ln878_5_reg_1197;
  input [0:0]ram_reg_1;
  input icmp_ln878_4_reg_1193;
  input [0:0]ram_reg_2;
  input ap_enable_reg_pp3_iter1;
  input out_mat_data_full_n;
  input ram_reg_3;
  input icmp_ln882_reg_1221_pp3_iter6_reg;
  input in_mat_data_empty_n;
  input \mOutPtr[1]_i_3 ;
  input [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] ;
  input [7:0]DOBDO;
  input [7:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] ;
  input [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 ;

  wire [7:0]DOBDO;
  wire [4:0]Q;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] ;
  wire [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 ;
  wire buf_V_0_ce0;
  wire [7:0]buf_cop_V_0_fu_794_p5;
  wire icmp_ln878_4_reg_1193;
  wire icmp_ln878_5_reg_1197;
  wire icmp_ln882_reg_1221_pp3_iter6_reg;
  wire in_mat_data_empty_n;
  wire \mOutPtr[1]_i_3 ;
  wire out_mat_data_full_n;
  wire p_58_in;
  wire [4:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire ram_reg_3;
  wire [7:0]tmp_fu_805_p5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0_ram dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0_ram_U
       (.DOBDO(DOBDO),
        .Q(Q),
        .ap_block_pp3_stage0_11001__0(ap_block_pp3_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] (\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] ),
        .\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] (\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] ),
        .\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 (\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 ),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_cop_V_0_fu_794_p5(buf_cop_V_0_fu_794_p5),
        .icmp_ln878_4_reg_1193(icmp_ln878_4_reg_1193),
        .icmp_ln878_5_reg_1197(icmp_ln878_5_reg_1197),
        .icmp_ln882_reg_1221_pp3_iter6_reg(icmp_ln882_reg_1221_pp3_iter6_reg),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .\mOutPtr[1]_i_3 (\mOutPtr[1]_i_3 ),
        .out_mat_data_full_n(out_mat_data_full_n),
        .p_58_in(p_58_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .tmp_fu_805_p5(tmp_fu_805_p5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0_ram
   (buf_V_0_ce0,
    ap_block_pp3_stage0_11001__0,
    p_58_in,
    buf_cop_V_0_fu_794_p5,
    tmp_fu_805_p5,
    ap_clk,
    Q,
    ram_reg_0,
    ram_reg_1,
    ap_enable_reg_pp3_iter2,
    icmp_ln878_5_reg_1197,
    ram_reg_2,
    icmp_ln878_4_reg_1193,
    ram_reg_3,
    ap_enable_reg_pp3_iter1,
    out_mat_data_full_n,
    ram_reg_4,
    icmp_ln882_reg_1221_pp3_iter6_reg,
    in_mat_data_empty_n,
    \mOutPtr[1]_i_3 ,
    \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] ,
    DOBDO,
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] ,
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 );
  output buf_V_0_ce0;
  output ap_block_pp3_stage0_11001__0;
  output p_58_in;
  output [7:0]buf_cop_V_0_fu_794_p5;
  output [7:0]tmp_fu_805_p5;
  input ap_clk;
  input [4:0]Q;
  input [4:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input ap_enable_reg_pp3_iter2;
  input icmp_ln878_5_reg_1197;
  input [0:0]ram_reg_2;
  input icmp_ln878_4_reg_1193;
  input [0:0]ram_reg_3;
  input ap_enable_reg_pp3_iter1;
  input out_mat_data_full_n;
  input ram_reg_4;
  input icmp_ln882_reg_1221_pp3_iter6_reg;
  input in_mat_data_empty_n;
  input \mOutPtr[1]_i_3 ;
  input [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] ;
  input [7:0]DOBDO;
  input [7:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] ;
  input [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 ;

  wire [7:0]DOBDO;
  wire [4:0]Q;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] ;
  wire [1:0]\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 ;
  wire buf_V_0_ce0;
  wire buf_V_2_ce1;
  wire [7:0]buf_V_2_q0;
  wire [7:0]buf_cop_V_0_fu_794_p5;
  wire icmp_ln878_4_reg_1193;
  wire icmp_ln878_5_reg_1197;
  wire icmp_ln882_reg_1221_pp3_iter6_reg;
  wire in_mat_data_empty_n;
  wire \mOutPtr[1]_i_3 ;
  wire out_mat_data_full_n;
  wire p_58_in;
  wire [4:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire [7:0]tmp_fu_805_p5;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[0]_i_1 
       (.I0(buf_V_2_q0[0]),
        .I1(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] [1]),
        .I2(DOBDO[0]),
        .I3(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] [0]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] [0]),
        .O(buf_cop_V_0_fu_794_p5[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[1]_i_1 
       (.I0(buf_V_2_q0[1]),
        .I1(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] [1]),
        .I2(DOBDO[1]),
        .I3(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] [0]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] [1]),
        .O(buf_cop_V_0_fu_794_p5[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[2]_i_1 
       (.I0(buf_V_2_q0[2]),
        .I1(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] [1]),
        .I2(DOBDO[2]),
        .I3(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] [0]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] [2]),
        .O(buf_cop_V_0_fu_794_p5[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[3]_i_1 
       (.I0(buf_V_2_q0[3]),
        .I1(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] [1]),
        .I2(DOBDO[3]),
        .I3(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] [0]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] [3]),
        .O(buf_cop_V_0_fu_794_p5[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[4]_i_1 
       (.I0(buf_V_2_q0[4]),
        .I1(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] [1]),
        .I2(DOBDO[4]),
        .I3(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] [0]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] [4]),
        .O(buf_cop_V_0_fu_794_p5[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[5]_i_1 
       (.I0(buf_V_2_q0[5]),
        .I1(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] [1]),
        .I2(DOBDO[5]),
        .I3(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] [0]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] [5]),
        .O(buf_cop_V_0_fu_794_p5[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[6]_i_1 
       (.I0(buf_V_2_q0[6]),
        .I1(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] [1]),
        .I2(DOBDO[6]),
        .I3(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] [0]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] [6]),
        .O(buf_cop_V_0_fu_794_p5[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454[7]_i_3 
       (.I0(buf_V_2_q0[7]),
        .I1(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] [1]),
        .I2(DOBDO[7]),
        .I3(\ap_phi_reg_pp3_iter4_buf_cop_V_0_0_reg_454_reg[7] [0]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] [7]),
        .O(buf_cop_V_0_fu_794_p5[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[0]_i_1 
       (.I0(buf_V_2_q0[0]),
        .I1(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 [1]),
        .I2(DOBDO[0]),
        .I3(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] [0]),
        .O(tmp_fu_805_p5[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[1]_i_1 
       (.I0(buf_V_2_q0[1]),
        .I1(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 [1]),
        .I2(DOBDO[1]),
        .I3(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] [1]),
        .O(tmp_fu_805_p5[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[2]_i_1 
       (.I0(buf_V_2_q0[2]),
        .I1(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 [1]),
        .I2(DOBDO[2]),
        .I3(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] [2]),
        .O(tmp_fu_805_p5[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[3]_i_1 
       (.I0(buf_V_2_q0[3]),
        .I1(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 [1]),
        .I2(DOBDO[3]),
        .I3(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] [3]),
        .O(tmp_fu_805_p5[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[4]_i_1 
       (.I0(buf_V_2_q0[4]),
        .I1(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 [1]),
        .I2(DOBDO[4]),
        .I3(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] [4]),
        .O(tmp_fu_805_p5[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[5]_i_1 
       (.I0(buf_V_2_q0[5]),
        .I1(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 [1]),
        .I2(DOBDO[5]),
        .I3(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] [5]),
        .O(tmp_fu_805_p5[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[6]_i_1 
       (.I0(buf_V_2_q0[6]),
        .I1(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 [1]),
        .I2(DOBDO[6]),
        .I3(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] [6]),
        .O(tmp_fu_805_p5[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489[7]_i_1 
       (.I0(buf_V_2_q0[7]),
        .I1(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 [1]),
        .I2(DOBDO[7]),
        .I3(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter4_buf_cop_V_1_reg_489_reg[7] [7]),
        .O(tmp_fu_805_p5[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 5}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/buf_V_2_U/dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ram_reg_0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],buf_V_2_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buf_V_2_ce1),
        .ENBWREN(buf_V_0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h04040404FF040404)) 
    ram_reg_i_18
       (.I0(out_mat_data_full_n),
        .I1(ram_reg_4),
        .I2(icmp_ln882_reg_1221_pp3_iter6_reg),
        .I3(p_58_in),
        .I4(ap_enable_reg_pp3_iter1),
        .I5(in_mat_data_empty_n),
        .O(ap_block_pp3_stage0_11001__0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram_reg_i_1__1
       (.I0(icmp_ln878_5_reg_1197),
        .I1(ram_reg_2),
        .I2(icmp_ln878_4_reg_1193),
        .I3(ram_reg_3),
        .I4(ap_block_pp3_stage0_11001__0),
        .I5(ap_enable_reg_pp3_iter1),
        .O(buf_V_2_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_21
       (.I0(icmp_ln878_4_reg_1193),
        .I1(\mOutPtr[1]_i_3 ),
        .I2(icmp_ln878_5_reg_1197),
        .O(p_58_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2__0
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(ap_block_pp3_stage0_11001__0),
        .O(buf_V_0_ce0));
endmodule

(* ORIG_REF_NAME = "dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0_ram_18
   (DOBDO,
    E,
    buf_V_1_address11__0,
    \ap_CS_fsm_reg[8] ,
    ap_enable_reg_pp3_iter1_reg,
    ap_clk,
    buf_V_0_ce0,
    Q,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    icmp_ln878_reg_1095,
    ram_reg_4,
    in_mat_data_empty_n,
    ram_reg_5,
    ram_reg_6,
    p_58_in,
    ap_enable_reg_pp3_iter1,
    ap_block_pp3_stage0_11001__0,
    icmp_ln878_5_reg_1197,
    ram_reg_7,
    icmp_ln878_4_reg_1193);
  output [7:0]DOBDO;
  output [0:0]E;
  output buf_V_1_address11__0;
  output \ap_CS_fsm_reg[8] ;
  output ap_enable_reg_pp3_iter1_reg;
  input ap_clk;
  input buf_V_0_ce0;
  input [4:0]Q;
  input [7:0]ram_reg_0;
  input [1:0]ram_reg_1;
  input ram_reg_2;
  input [1:0]ram_reg_3;
  input icmp_ln878_reg_1095;
  input ram_reg_4;
  input in_mat_data_empty_n;
  input [4:0]ram_reg_5;
  input [4:0]ram_reg_6;
  input p_58_in;
  input ap_enable_reg_pp3_iter1;
  input ap_block_pp3_stage0_11001__0;
  input icmp_ln878_5_reg_1197;
  input ram_reg_7;
  input icmp_ln878_4_reg_1193;

  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter1_reg;
  wire buf_V_0_ce0;
  wire [4:0]buf_V_1_address1;
  wire buf_V_1_address11__0;
  wire buf_V_1_ce1;
  wire buf_V_1_we1;
  wire icmp_ln878_4_reg_1193;
  wire icmp_ln878_5_reg_1197;
  wire icmp_ln878_reg_1095;
  wire in_mat_data_empty_n;
  wire p_58_in;
  wire [7:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire ram_reg_2;
  wire [1:0]ram_reg_3;
  wire ram_reg_4;
  wire [4:0]ram_reg_5;
  wire [4:0]ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_i_16_n_0;
  wire ram_reg_i_18__0_n_0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8000)) 
    \i_col_046_0_reg_338[12]_i_1 
       (.I0(ram_reg_3[0]),
        .I1(icmp_ln878_reg_1095),
        .I2(ram_reg_4),
        .I3(in_mat_data_empty_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln878_4_fu_757_p2_carry_i_10
       (.I0(ap_enable_reg_pp3_iter1),
        .I1(ram_reg_3[1]),
        .I2(icmp_ln878_4_reg_1193),
        .O(ap_enable_reg_pp3_iter1_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 5}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/buf_V_1_U/dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,buf_V_1_address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buf_V_1_we1),
        .ENBWREN(buf_V_0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({buf_V_1_ce1,buf_V_1_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hFF20)) 
    ram_reg_i_1
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_2),
        .I3(E),
        .O(buf_V_1_we1));
  LUT5 #(
    .INIT(32'hEAFAAAAA)) 
    ram_reg_i_15
       (.I0(ram_reg_i_18__0_n_0),
        .I1(in_mat_data_empty_n),
        .I2(ram_reg_4),
        .I3(icmp_ln878_reg_1095),
        .I4(ram_reg_3[0]),
        .O(buf_V_1_ce1));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    ram_reg_i_16
       (.I0(p_58_in),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_1[0]),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(ram_reg_3[1]),
        .I5(buf_V_1_address11__0),
        .O(ram_reg_i_16_n_0));
  LUT5 #(
    .INIT(32'h00000020)) 
    ram_reg_i_17
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_1[1]),
        .I2(icmp_ln878_5_reg_1197),
        .I3(ram_reg_7),
        .I4(ap_enable_reg_pp3_iter1_reg),
        .O(buf_V_1_address11__0));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_i_18__0
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(icmp_ln878_5_reg_1197),
        .I2(icmp_ln878_4_reg_1193),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_1[0]),
        .O(ram_reg_i_18__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_i_19__0
       (.I0(ram_reg_3[1]),
        .I1(ap_block_pp3_stage0_11001__0),
        .I2(ap_enable_reg_pp3_iter1),
        .O(\ap_CS_fsm_reg[8] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2
       (.I0(ram_reg_5[4]),
        .I1(ram_reg_i_16_n_0),
        .I2(ram_reg_6[4]),
        .O(buf_V_1_address1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__0
       (.I0(ram_reg_5[3]),
        .I1(ram_reg_i_16_n_0),
        .I2(ram_reg_6[3]),
        .O(buf_V_1_address1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__0
       (.I0(ram_reg_5[2]),
        .I1(ram_reg_i_16_n_0),
        .I2(ram_reg_6[2]),
        .O(buf_V_1_address1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__0
       (.I0(ram_reg_5[1]),
        .I1(ram_reg_i_16_n_0),
        .I2(ram_reg_6[1]),
        .O(buf_V_1_address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__0
       (.I0(ram_reg_5[0]),
        .I1(ram_reg_i_16_n_0),
        .I2(ram_reg_6[0]),
        .O(buf_V_1_address1[0]));
endmodule

(* ORIG_REF_NAME = "dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0_ram_19
   (DOBDO,
    \icmp_ln878_4_reg_1193_reg[0] ,
    buf_V_0_address1142_out__0,
    DI,
    S,
    ap_clk,
    buf_V_0_ce0,
    Q,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    CO,
    ram_reg_2,
    out,
    ram_reg_3,
    ram_reg_4,
    icmp_ln878_5_reg_1197,
    ap_enable_reg_pp3_iter1,
    p_58_in,
    icmp_ln878_1_fu_628_p2_carry__0,
    icmp_ln878_4_reg_1193,
    ap_block_pp3_stage0_11001__0);
  output [7:0]DOBDO;
  output \icmp_ln878_4_reg_1193_reg[0] ;
  output buf_V_0_address1142_out__0;
  output [3:0]DI;
  output [3:0]S;
  input ap_clk;
  input buf_V_0_ce0;
  input [4:0]Q;
  input [7:0]DIADI;
  input [1:0]ram_reg_0;
  input [1:0]ram_reg_1;
  input [0:0]CO;
  input [4:0]ram_reg_2;
  input [9:0]out;
  input ram_reg_3;
  input ram_reg_4;
  input icmp_ln878_5_reg_1197;
  input ap_enable_reg_pp3_iter1;
  input p_58_in;
  input [7:0]icmp_ln878_1_fu_628_p2_carry__0;
  input icmp_ln878_4_reg_1193;
  input ap_block_pp3_stage0_11001__0;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [4:0]Q;
  wire [3:0]S;
  wire ap_block_pp3_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire [4:0]buf_V_0_address1;
  wire buf_V_0_address1142_out__0;
  wire buf_V_0_ce0;
  wire buf_V_0_ce1;
  wire buf_V_0_we1;
  wire [7:0]icmp_ln878_1_fu_628_p2_carry__0;
  wire icmp_ln878_4_reg_1193;
  wire \icmp_ln878_4_reg_1193_reg[0] ;
  wire icmp_ln878_5_reg_1197;
  wire [9:0]out;
  wire p_58_in;
  wire [1:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire [4:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_i_19_n_0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_1_fu_628_p2_carry__0_i_1
       (.I0(icmp_ln878_1_fu_628_p2_carry__0[6]),
        .I1(icmp_ln878_1_fu_628_p2_carry__0[7]),
        .O(DI[3]));
  LUT3 #(
    .INIT(8'hF4)) 
    icmp_ln878_1_fu_628_p2_carry__0_i_2
       (.I0(out[9]),
        .I1(icmp_ln878_1_fu_628_p2_carry__0[4]),
        .I2(icmp_ln878_1_fu_628_p2_carry__0[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_628_p2_carry__0_i_3
       (.I0(icmp_ln878_1_fu_628_p2_carry__0[3]),
        .I1(out[8]),
        .I2(icmp_ln878_1_fu_628_p2_carry__0[2]),
        .I3(out[7]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_628_p2_carry__0_i_4
       (.I0(icmp_ln878_1_fu_628_p2_carry__0[1]),
        .I1(out[6]),
        .I2(icmp_ln878_1_fu_628_p2_carry__0[0]),
        .I3(out[5]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_1_fu_628_p2_carry__0_i_5
       (.I0(icmp_ln878_1_fu_628_p2_carry__0[7]),
        .I1(icmp_ln878_1_fu_628_p2_carry__0[6]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln878_1_fu_628_p2_carry__0_i_6
       (.I0(out[9]),
        .I1(icmp_ln878_1_fu_628_p2_carry__0[4]),
        .I2(icmp_ln878_1_fu_628_p2_carry__0[5]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_628_p2_carry__0_i_7
       (.I0(out[8]),
        .I1(icmp_ln878_1_fu_628_p2_carry__0[3]),
        .I2(out[7]),
        .I3(icmp_ln878_1_fu_628_p2_carry__0[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_628_p2_carry__0_i_8
       (.I0(out[6]),
        .I1(icmp_ln878_1_fu_628_p2_carry__0[1]),
        .I2(out[5]),
        .I3(icmp_ln878_1_fu_628_p2_carry__0[0]),
        .O(S[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 5}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "grp_xfdilate_32_32_1_0_1_0_33_3_3_s_fu_177/buf_V_0_U/dilation_accel_xfdilate_32_32_1_0_1_0_33_3_3_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,buf_V_0_address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buf_V_0_we1),
        .ENBWREN(buf_V_0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({buf_V_0_ce1,buf_V_0_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hFF10)) 
    ram_reg_i_16__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_0[0]),
        .I2(\icmp_ln878_4_reg_1193_reg[0] ),
        .I3(ram_reg_1[0]),
        .O(buf_V_0_ce1));
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_reg_i_17__0
       (.I0(icmp_ln878_4_reg_1193),
        .I1(icmp_ln878_5_reg_1197),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ap_block_pp3_stage0_11001__0),
        .I4(ram_reg_1[1]),
        .O(\icmp_ln878_4_reg_1193_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    ram_reg_i_19
       (.I0(buf_V_0_address1142_out__0),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(icmp_ln878_5_reg_1197),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_0[1]),
        .O(ram_reg_i_19_n_0));
  LUT5 #(
    .INIT(32'hFF101010)) 
    ram_reg_i_1__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_0[0]),
        .I2(\icmp_ln878_4_reg_1193_reg[0] ),
        .I3(ram_reg_1[0]),
        .I4(CO),
        .O(buf_V_0_we1));
  LUT5 #(
    .INIT(32'h00080000)) 
    ram_reg_i_20
       (.I0(ram_reg_1[1]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ram_reg_0[1]),
        .I3(ram_reg_0[0]),
        .I4(p_58_in),
        .O(buf_V_0_address1142_out__0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3
       (.I0(ram_reg_2[4]),
        .I1(ram_reg_i_19_n_0),
        .I2(out[4]),
        .O(buf_V_0_address1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4
       (.I0(ram_reg_2[3]),
        .I1(ram_reg_i_19_n_0),
        .I2(out[3]),
        .O(buf_V_0_address1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5
       (.I0(ram_reg_2[2]),
        .I1(ram_reg_i_19_n_0),
        .I2(out[2]),
        .O(buf_V_0_address1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6
       (.I0(ram_reg_2[1]),
        .I1(ram_reg_i_19_n_0),
        .I2(out[1]),
        .O(buf_V_0_address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7
       (.I0(ram_reg_2[0]),
        .I1(ram_reg_i_19_n_0),
        .I2(out[0]),
        .O(buf_V_0_address1[0]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
