% ***************************************************
% Declaration by Author
% ***************************************************
% This is the DECLARATION BY AUTHOR
% All candidates to reproduce this section in their thesis verbatim
% DO NOT EDIT!
%
\begin{instructional}
\textit{(All candidates to reproduce this section in their thesis verbatim)\\}
\end{instructional}

\begin{flushright}
	Lachlan Comino\\
	l.comino@uq.edu.au\\
    45321199\\
	\medskip
	\today
\end{flushright}

\begin{flushleft}
  04/11/2024
  Prof Michael Brunig\\
  Head of School\\
  School of Electrical Engineering and Computer Science\\
  The University of Queensland\\
  St Lucia, QLD 4072\\
  \bigskip\bigskip
  Dear Professor Brunig,
\end{flushleft}


\noindent
This thesis is in accordance with the requirements of a Bachelor in Engineering (Honours), in the School of Electrical Engineering and Computer Science. I am submitting the following thesis to you, entitled:

\begin{center}
    ``Embedded Systems Super Thesis Project: FPGA RISC-V Softcore Processor for Network Security"
\end{center}

\noindent
This thesis was performed under the supervision of Matthew D'Souza. Additionally, I declare that all of the work presented in this thesis is my own, unless cited otherwise, and that it has not been previously submitted for a degree at UQ or any other institution.

Sincerely,

Lachlan Comino