Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri May  3 13:27:11 2024
| Host         : Tiran running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NanoProcessor_control_sets_placed.rpt
| Design       : NanoProcessor
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      3 |            3 |
|      4 |            8 |
|      5 |            1 |
|      7 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              35 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------------------------+------------------+------------------+----------------+
|             Clock Signal            |                       Enable Signal                       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------------+-----------------------------------------------------------+------------------+------------------+----------------+
|  ProgramCounter/D_FF2/Q_reg[0]      |                                                           |                  |                1 |              1 |
|  Clk_IBUF_BUFG                      |                                                           |                  |                1 |              2 |
|  Clk_out_BUFG                       |                                                           |                  |                1 |              3 |
|  ProgramCounter/D_FF1/Q_reg[2][0]   |                                                           |                  |                1 |              3 |
|  ProgramCounter/D_FF1/Q_reg_1[0]    |                                                           |                  |                1 |              3 |
|  Clk_out_BUFG                       | RegisterBank/Decoder_3_to_8_0/Decoder_2_to_4_0/out_Dec[1] | Reset_IBUF       |                3 |              4 |
|  Clk_out_BUFG                       | RegisterBank/Decoder_3_to_8_0/Decoder_2_to_4_0/out_Dec[3] | Reset_IBUF       |                2 |              4 |
|  Clk_out_BUFG                       | RegisterBank/Decoder_3_to_8_0/Decoder_2_to_4_0/out_Dec[0] | Reset_IBUF       |                2 |              4 |
|  Clk_out_BUFG                       | RegisterBank/Decoder_3_to_8_0/Decoder_2_to_4_0/out_Dec[2] | Reset_IBUF       |                2 |              4 |
|  Clk_out_BUFG                       | RegisterBank/Decoder_3_to_8_0/Decoder_2_to_4_1/out_Dec[1] | Reset_IBUF       |                2 |              4 |
|  Clk_out_BUFG                       | RegisterBank/Decoder_3_to_8_0/Decoder_2_to_4_1/out_Dec[2] | Reset_IBUF       |                3 |              4 |
|  Clk_out_BUFG                       | RegisterBank/Decoder_3_to_8_0/Decoder_2_to_4_1/out_Dec[0] | Reset_IBUF       |                1 |              4 |
|  ProgramCounter/D_FF2/E[0]          |                                                           |                  |                1 |              4 |
|  ProgramCounter/D_FF2/Q_reg[3]_1[0] |                                                           |                  |                2 |              5 |
|  Clk_out_BUFG                       | RegisterBank/Decoder_3_to_8_0/Decoder_2_to_4_1/out_Dec[3] | Reset_IBUF       |                3 |              7 |
|  Clk_IBUF_BUFG                      |                                                           | SlowClk/clear    |                8 |             32 |
+-------------------------------------+-----------------------------------------------------------+------------------+------------------+----------------+


