Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Sep 18 15:24:01 2025
| Host         : eecs-digital-40 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file spi_max_wrapper_timing_summary_routed.rpt -pb spi_max_wrapper_timing_summary_routed.pb -rpx spi_max_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : spi_max_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    3           
TIMING-18  Warning   Missing input or output delay   11          
TIMING-20  Warning   Non-clocked latch               66          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1106)
---------------------------
 There are 65 register/latch pins with no clock driven by root clock pin: spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/trigger_r_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: spi_max_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: spi_max_i/spi_tx_w_0/inst/mspi/busy_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: spi_max_i/spi_tx_w_0/inst/mspi/data_clock/output_clk_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.134        0.000                      0                 1921        0.056        0.000                      0                 1921        4.020        0.000                       0                   839  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.134        0.000                      0                 1921        0.056        0.000                      0                 1921        4.020        0.000                       0                   839  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/cs_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 2.431ns (38.707%)  route 3.850ns (61.293%))
  Logic Levels:           5  (LDCE=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.647     2.941    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/clk
    SLICE_X42Y87         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/Q
                         net (fo=4, routed)           0.861     4.280    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.295     4.575 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8/O
                         net (fo=1, routed)           0.555     5.130    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8_n_0
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.116     5.246 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_4/O
                         net (fo=6, routed)           0.806     6.052    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/output_clk_reg_0
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.320     6.372 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.685     7.057    spi_max_i/spi_tx_w_0/inst/mspi/state__0[1]
    SLICE_X42Y89         LDCE (SetClr_ldce_CLR_Q)     1.102     8.159 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/Q
                         net (fo=7, routed)           0.560     8.719    spi_max_i/spi_tx_w_0/inst/mspi/state[1]
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.120     8.839 r  spi_max_i/spi_tx_w_0/inst/mspi/cs_i_1/O
                         net (fo=1, routed)           0.382     9.222    spi_max_i/spi_tx_w_0/inst/mspi/cs_i_1_n_0
    SLICE_X41Y89         FDSE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/cs_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.477    12.656    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X41Y89         FDSE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/cs_reg/C
                         clock pessimism              0.262    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X41Y89         FDSE (Setup_fdse_C_CE)      -0.408    12.356    spi_max_i/spi_tx_w_0/inst/mspi/cs_reg
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 2.435ns (38.936%)  route 3.819ns (61.064%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.647     2.941    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/clk
    SLICE_X42Y87         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/Q
                         net (fo=4, routed)           0.861     4.280    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.295     4.575 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8/O
                         net (fo=1, routed)           0.555     5.130    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8_n_0
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.116     5.246 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_4/O
                         net (fo=6, routed)           0.806     6.052    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/output_clk_reg_0
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.320     6.372 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.685     7.057    spi_max_i/spi_tx_w_0/inst/mspi/state__0[1]
    SLICE_X42Y89         LDCE (SetClr_ldce_CLR_Q)     1.102     8.159 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/Q
                         net (fo=7, routed)           0.560     8.719    spi_max_i/spi_tx_w_0/inst/mspi/state[1]
    SLICE_X41Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.843 r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter[6]_i_1/O
                         net (fo=6, routed)           0.352     9.195    spi_max_i/spi_tx_w_0/inst/mspi/data_counter[6]_i_1_n_0
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.477    12.656    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[1]/C
                         clock pessimism              0.262    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X40Y90         FDRE (Setup_fdre_C_R)       -0.429    12.335    spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 2.435ns (38.936%)  route 3.819ns (61.064%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.647     2.941    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/clk
    SLICE_X42Y87         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/Q
                         net (fo=4, routed)           0.861     4.280    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.295     4.575 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8/O
                         net (fo=1, routed)           0.555     5.130    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8_n_0
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.116     5.246 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_4/O
                         net (fo=6, routed)           0.806     6.052    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/output_clk_reg_0
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.320     6.372 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.685     7.057    spi_max_i/spi_tx_w_0/inst/mspi/state__0[1]
    SLICE_X42Y89         LDCE (SetClr_ldce_CLR_Q)     1.102     8.159 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/Q
                         net (fo=7, routed)           0.560     8.719    spi_max_i/spi_tx_w_0/inst/mspi/state[1]
    SLICE_X41Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.843 r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter[6]_i_1/O
                         net (fo=6, routed)           0.352     9.195    spi_max_i/spi_tx_w_0/inst/mspi/data_counter[6]_i_1_n_0
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.477    12.656    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[4]/C
                         clock pessimism              0.262    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X40Y90         FDRE (Setup_fdre_C_R)       -0.429    12.335    spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 2.435ns (38.936%)  route 3.819ns (61.064%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.647     2.941    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/clk
    SLICE_X42Y87         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/Q
                         net (fo=4, routed)           0.861     4.280    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.295     4.575 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8/O
                         net (fo=1, routed)           0.555     5.130    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8_n_0
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.116     5.246 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_4/O
                         net (fo=6, routed)           0.806     6.052    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/output_clk_reg_0
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.320     6.372 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.685     7.057    spi_max_i/spi_tx_w_0/inst/mspi/state__0[1]
    SLICE_X42Y89         LDCE (SetClr_ldce_CLR_Q)     1.102     8.159 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/Q
                         net (fo=7, routed)           0.560     8.719    spi_max_i/spi_tx_w_0/inst/mspi/state[1]
    SLICE_X41Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.843 r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter[6]_i_1/O
                         net (fo=6, routed)           0.352     9.195    spi_max_i/spi_tx_w_0/inst/mspi/data_counter[6]_i_1_n_0
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.477    12.656    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[5]/C
                         clock pessimism              0.262    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X40Y90         FDRE (Setup_fdre_C_R)       -0.429    12.335    spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 2.435ns (38.936%)  route 3.819ns (61.064%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.647     2.941    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/clk
    SLICE_X42Y87         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/Q
                         net (fo=4, routed)           0.861     4.280    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.295     4.575 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8/O
                         net (fo=1, routed)           0.555     5.130    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8_n_0
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.116     5.246 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_4/O
                         net (fo=6, routed)           0.806     6.052    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/output_clk_reg_0
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.320     6.372 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.685     7.057    spi_max_i/spi_tx_w_0/inst/mspi/state__0[1]
    SLICE_X42Y89         LDCE (SetClr_ldce_CLR_Q)     1.102     8.159 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/Q
                         net (fo=7, routed)           0.560     8.719    spi_max_i/spi_tx_w_0/inst/mspi/state[1]
    SLICE_X41Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.843 r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter[6]_i_1/O
                         net (fo=6, routed)           0.352     9.195    spi_max_i/spi_tx_w_0/inst/mspi/data_counter[6]_i_1_n_0
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.477    12.656    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[6]/C
                         clock pessimism              0.262    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X40Y90         FDRE (Setup_fdre_C_R)       -0.429    12.335    spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 2.435ns (38.963%)  route 3.815ns (61.037%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.647     2.941    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/clk
    SLICE_X42Y87         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/Q
                         net (fo=4, routed)           0.861     4.280    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.295     4.575 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8/O
                         net (fo=1, routed)           0.555     5.130    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8_n_0
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.116     5.246 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_4/O
                         net (fo=6, routed)           0.806     6.052    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/output_clk_reg_0
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.320     6.372 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.685     7.057    spi_max_i/spi_tx_w_0/inst/mspi/state__0[1]
    SLICE_X42Y89         LDCE (SetClr_ldce_CLR_Q)     1.102     8.159 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/Q
                         net (fo=7, routed)           0.560     8.719    spi_max_i/spi_tx_w_0/inst/mspi/state[1]
    SLICE_X41Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.843 r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter[6]_i_1/O
                         net (fo=6, routed)           0.347     9.191    spi_max_i/spi_tx_w_0/inst/mspi/data_counter[6]_i_1_n_0
    SLICE_X41Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.477    12.656    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X41Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[2]/C
                         clock pessimism              0.262    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X41Y90         FDRE (Setup_fdre_C_R)       -0.429    12.335    spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 2.435ns (38.963%)  route 3.815ns (61.037%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.647     2.941    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/clk
    SLICE_X42Y87         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/Q
                         net (fo=4, routed)           0.861     4.280    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.295     4.575 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8/O
                         net (fo=1, routed)           0.555     5.130    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8_n_0
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.116     5.246 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_4/O
                         net (fo=6, routed)           0.806     6.052    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/output_clk_reg_0
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.320     6.372 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.685     7.057    spi_max_i/spi_tx_w_0/inst/mspi/state__0[1]
    SLICE_X42Y89         LDCE (SetClr_ldce_CLR_Q)     1.102     8.159 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/Q
                         net (fo=7, routed)           0.560     8.719    spi_max_i/spi_tx_w_0/inst/mspi/state[1]
    SLICE_X41Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.843 r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter[6]_i_1/O
                         net (fo=6, routed)           0.347     9.191    spi_max_i/spi_tx_w_0/inst/mspi/data_counter[6]_i_1_n_0
    SLICE_X41Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.477    12.656    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X41Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[3]/C
                         clock pessimism              0.262    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X41Y90         FDRE (Setup_fdre_C_R)       -0.429    12.335    spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 2.427ns (39.677%)  route 3.690ns (60.323%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.647     2.941    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/clk
    SLICE_X42Y87         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/Q
                         net (fo=4, routed)           0.861     4.280    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.295     4.575 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8/O
                         net (fo=1, routed)           0.555     5.130    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8_n_0
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.116     5.246 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_4/O
                         net (fo=6, routed)           0.806     6.052    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/output_clk_reg_0
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.320     6.372 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.685     7.057    spi_max_i/spi_tx_w_0/inst/mspi/state__0[1]
    SLICE_X42Y89         LDCE (SetClr_ldce_CLR_Q)     1.102     8.159 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/Q
                         net (fo=7, routed)           0.447     8.607    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/Q[1]
    SLICE_X42Y90         LUT5 (Prop_lut5_I4_O)        0.116     8.723 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/data_counter[6]_i_2/O
                         net (fo=6, routed)           0.335     9.058    spi_max_i/spi_tx_w_0/inst/mspi/data_clock_n_1
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.477    12.656    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[1]/C
                         clock pessimism              0.262    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X40Y90         FDRE (Setup_fdre_C_CE)      -0.409    12.355    spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 2.427ns (39.677%)  route 3.690ns (60.323%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.647     2.941    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/clk
    SLICE_X42Y87         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/Q
                         net (fo=4, routed)           0.861     4.280    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.295     4.575 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8/O
                         net (fo=1, routed)           0.555     5.130    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8_n_0
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.116     5.246 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_4/O
                         net (fo=6, routed)           0.806     6.052    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/output_clk_reg_0
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.320     6.372 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.685     7.057    spi_max_i/spi_tx_w_0/inst/mspi/state__0[1]
    SLICE_X42Y89         LDCE (SetClr_ldce_CLR_Q)     1.102     8.159 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/Q
                         net (fo=7, routed)           0.447     8.607    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/Q[1]
    SLICE_X42Y90         LUT5 (Prop_lut5_I4_O)        0.116     8.723 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/data_counter[6]_i_2/O
                         net (fo=6, routed)           0.335     9.058    spi_max_i/spi_tx_w_0/inst/mspi/data_clock_n_1
    SLICE_X41Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.477    12.656    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X41Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[2]/C
                         clock pessimism              0.262    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X41Y90         FDRE (Setup_fdre_C_CE)      -0.409    12.355    spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 2.427ns (39.677%)  route 3.690ns (60.323%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.647     2.941    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/clk
    SLICE_X42Y87         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]/Q
                         net (fo=4, routed)           0.861     4.280    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/counter_reg[4]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.295     4.575 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8/O
                         net (fo=1, routed)           0.555     5.130    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_8_n_0
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.116     5.246 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_4/O
                         net (fo=6, routed)           0.806     6.052    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/output_clk_reg_0
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.320     6.372 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.685     7.057    spi_max_i/spi_tx_w_0/inst/mspi/state__0[1]
    SLICE_X42Y89         LDCE (SetClr_ldce_CLR_Q)     1.102     8.159 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/Q
                         net (fo=7, routed)           0.447     8.607    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/Q[1]
    SLICE_X42Y90         LUT5 (Prop_lut5_I4_O)        0.116     8.723 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/data_counter[6]_i_2/O
                         net (fo=6, routed)           0.335     9.058    spi_max_i/spi_tx_w_0/inst/mspi/data_clock_n_1
    SLICE_X41Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.477    12.656    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X41Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[3]/C
                         clock pessimism              0.262    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X41Y90         FDRE (Setup_fdre_C_CE)      -0.409    12.355    spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  3.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.444%)  route 0.136ns (51.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.656     0.992    <hidden>
    SLICE_X27Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  <hidden>
                         net (fo=2, routed)           0.136     1.256    <hidden>
    SLICE_X27Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.844     1.210    <hidden>
    SLICE_X27Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.025     1.200    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.722%)  route 0.135ns (51.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.656     0.992    <hidden>
    SLICE_X27Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  <hidden>
                         net (fo=2, routed)           0.135     1.255    <hidden>
    SLICE_X29Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.845     1.211    <hidden>
    SLICE_X29Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.016     1.192    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.583%)  route 0.183ns (56.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.656     0.992    <hidden>
    SLICE_X27Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  <hidden>
                         net (fo=2, routed)           0.183     1.316    <hidden>
    SLICE_X27Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.844     1.210    <hidden>
    SLICE_X27Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.076     1.251    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.460%)  route 0.183ns (56.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.656     0.992    <hidden>
    SLICE_X27Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  <hidden>
                         net (fo=2, routed)           0.183     1.316    <hidden>
    SLICE_X27Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.844     1.210    <hidden>
    SLICE_X27Y98         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.070     1.245    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.538%)  route 0.216ns (60.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.656     0.992    <hidden>
    SLICE_X27Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  <hidden>
                         net (fo=2, routed)           0.216     1.349    <hidden>
    SLICE_X27Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.844     1.210    <hidden>
    SLICE_X27Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.075     1.250    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.551     0.887    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X37Y83         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.094    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/p_1_in
    SLICE_X36Y83         LUT5 (Prop_lut5_I1_O)        0.045     1.139 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.139    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.817     1.183    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X36Y83         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.283     0.900    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.121     1.021    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.845%)  route 0.193ns (60.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.656     0.992    <hidden>
    SLICE_X27Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  <hidden>
                         net (fo=2, routed)           0.193     1.313    <hidden>
    SLICE_X29Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.845     1.211    <hidden>
    SLICE_X29Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.019     1.195    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.175%)  route 0.191ns (59.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.656     0.992    <hidden>
    SLICE_X27Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  <hidden>
                         net (fo=2, routed)           0.191     1.311    <hidden>
    SLICE_X27Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.844     1.210    <hidden>
    SLICE_X27Y98         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.017     1.192    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.016%)  route 0.192ns (59.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.656     0.992    <hidden>
    SLICE_X27Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  <hidden>
                         net (fo=2, routed)           0.192     1.312    <hidden>
    SLICE_X29Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.845     1.211    <hidden>
    SLICE_X29Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.017     1.193    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.554     0.890    <hidden>
    SLICE_X35Y84         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  <hidden>
                         net (fo=1, routed)           0.056     1.086    <hidden>
    SLICE_X35Y84         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.819     1.185    <hidden>
    SLICE_X35Y84         FDCE                                         r  <hidden>
                         clock pessimism             -0.295     0.890    
    SLICE_X35Y84         FDCE (Hold_fdce_C_D)         0.075     0.965    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y82    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y83    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y83    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y83    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y81    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y83    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y81    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y81    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y81    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y80    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y80    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y80    spi_max_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y80    spi_max_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y82    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y82    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y83    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y83    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y83    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y83    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y80    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y80    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y80    spi_max_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y80    spi_max_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y82    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y82    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y83    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y83    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y83    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y83    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_max_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            spi_max_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.760ns  (logic 0.124ns (7.045%)  route 1.636ns (92.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  spi_max_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.636     1.636    spi_max_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X34Y79         LUT1 (Prop_lut1_I0_O)        0.124     1.760 r  spi_max_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.760    spi_max_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X34Y79         FDRE                                         r  spi_max_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.469     2.648    spi_max_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X34Y79         FDRE                                         r  spi_max_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_max_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            spi_max_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.045ns (6.429%)  route 0.655ns (93.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  spi_max_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.655     0.655    spi_max_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X34Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.700 r  spi_max_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     0.700    spi_max_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X34Y79         FDRE                                         r  spi_max_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.814     1.180    spi_max_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X34Y79         FDRE                                         r  spi_max_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.723ns  (logic 0.672ns (24.680%)  route 2.051ns (75.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.643     2.937    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.285     4.740    <hidden>
    SLICE_X33Y85         LUT1 (Prop_lut1_I0_O)        0.154     4.894 f  <hidden>
                         net (fo=3, routed)           0.766     5.660    <hidden>
    SLICE_X32Y88         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.476     2.655    <hidden>
    SLICE_X32Y88         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.723ns  (logic 0.672ns (24.680%)  route 2.051ns (75.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.643     2.937    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.285     4.740    <hidden>
    SLICE_X33Y85         LUT1 (Prop_lut1_I0_O)        0.154     4.894 f  <hidden>
                         net (fo=3, routed)           0.766     5.660    <hidden>
    SLICE_X32Y88         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.476     2.655    <hidden>
    SLICE_X32Y88         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.723ns  (logic 0.672ns (24.680%)  route 2.051ns (75.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.643     2.937    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.285     4.740    <hidden>
    SLICE_X33Y85         LUT1 (Prop_lut1_I0_O)        0.154     4.894 f  <hidden>
                         net (fo=3, routed)           0.766     5.660    <hidden>
    SLICE_X32Y88         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.476     2.655    <hidden>
    SLICE_X32Y88         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.549ns  (logic 0.642ns (25.185%)  route 1.907ns (74.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.643     2.937    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.285     4.740    <hidden>
    SLICE_X33Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.864 f  <hidden>
                         net (fo=3, routed)           0.622     5.486    <hidden>
    SLICE_X33Y85         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.474     2.653    <hidden>
    SLICE_X33Y85         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.549ns  (logic 0.642ns (25.185%)  route 1.907ns (74.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.643     2.937    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.285     4.740    <hidden>
    SLICE_X33Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.864 f  <hidden>
                         net (fo=3, routed)           0.622     5.486    <hidden>
    SLICE_X33Y85         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.474     2.653    <hidden>
    SLICE_X33Y85         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.549ns  (logic 0.642ns (25.185%)  route 1.907ns (74.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.643     2.937    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.285     4.740    <hidden>
    SLICE_X33Y85         LUT1 (Prop_lut1_I0_O)        0.124     4.864 f  <hidden>
                         net (fo=3, routed)           0.622     5.486    <hidden>
    SLICE_X33Y85         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.474     2.653    <hidden>
    SLICE_X33Y85         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.520ns  (logic 0.642ns (25.478%)  route 1.878ns (74.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.643     2.937    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.120     4.575    <hidden>
    SLICE_X35Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.699 f  <hidden>
                         net (fo=3, routed)           0.758     5.457    <hidden>
    SLICE_X35Y87         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.476     2.655    <hidden>
    SLICE_X35Y87         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.520ns  (logic 0.642ns (25.478%)  route 1.878ns (74.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.643     2.937    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.120     4.575    <hidden>
    SLICE_X35Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.699 f  <hidden>
                         net (fo=3, routed)           0.758     5.457    <hidden>
    SLICE_X35Y87         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.476     2.655    <hidden>
    SLICE_X35Y87         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.520ns  (logic 0.642ns (25.478%)  route 1.878ns (74.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.643     2.937    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.120     4.575    <hidden>
    SLICE_X35Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.699 f  <hidden>
                         net (fo=3, routed)           0.758     5.457    <hidden>
    SLICE_X35Y87         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.476     2.655    <hidden>
    SLICE_X35Y87         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.481ns  (logic 0.672ns (27.084%)  route 1.809ns (72.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.643     2.937    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.277     4.732    <hidden>
    SLICE_X33Y83         LUT1 (Prop_lut1_I0_O)        0.154     4.886 f  <hidden>
                         net (fo=3, routed)           0.532     5.418    <hidden>
    SLICE_X33Y83         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.472     2.651    <hidden>
    SLICE_X33Y83         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.209ns (28.063%)  route 0.536ns (71.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.550     0.886    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.361     1.411    <hidden>
    SLICE_X36Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.456 f  <hidden>
                         net (fo=3, routed)           0.174     1.630    <hidden>
    SLICE_X36Y84         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.818     1.184    <hidden>
    SLICE_X36Y84         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.209ns (28.063%)  route 0.536ns (71.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.550     0.886    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.361     1.411    <hidden>
    SLICE_X36Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.456 f  <hidden>
                         net (fo=3, routed)           0.174     1.630    <hidden>
    SLICE_X36Y84         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.818     1.184    <hidden>
    SLICE_X36Y84         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.209ns (28.063%)  route 0.536ns (71.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.550     0.886    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.361     1.411    <hidden>
    SLICE_X36Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.456 f  <hidden>
                         net (fo=3, routed)           0.174     1.630    <hidden>
    SLICE_X36Y84         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.818     1.184    <hidden>
    SLICE_X36Y84         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.208ns (27.876%)  route 0.538ns (72.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.550     0.886    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.361     1.411    <hidden>
    SLICE_X36Y85         LUT1 (Prop_lut1_I0_O)        0.044     1.455 f  <hidden>
                         net (fo=3, routed)           0.177     1.632    <hidden>
    SLICE_X36Y85         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.819     1.185    <hidden>
    SLICE_X36Y85         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.208ns (27.876%)  route 0.538ns (72.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.550     0.886    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.361     1.411    <hidden>
    SLICE_X36Y85         LUT1 (Prop_lut1_I0_O)        0.044     1.455 f  <hidden>
                         net (fo=3, routed)           0.177     1.632    <hidden>
    SLICE_X36Y85         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.819     1.185    <hidden>
    SLICE_X36Y85         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.208ns (27.876%)  route 0.538ns (72.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.550     0.886    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.361     1.411    <hidden>
    SLICE_X36Y85         LUT1 (Prop_lut1_I0_O)        0.044     1.455 f  <hidden>
                         net (fo=3, routed)           0.177     1.632    <hidden>
    SLICE_X36Y85         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.819     1.185    <hidden>
    SLICE_X36Y85         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.207ns (25.588%)  route 0.602ns (74.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.550     0.886    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.425     1.475    <hidden>
    SLICE_X35Y84         LUT1 (Prop_lut1_I0_O)        0.043     1.518 f  <hidden>
                         net (fo=3, routed)           0.177     1.695    <hidden>
    SLICE_X35Y84         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.819     1.185    <hidden>
    SLICE_X35Y84         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.207ns (25.588%)  route 0.602ns (74.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.550     0.886    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.425     1.475    <hidden>
    SLICE_X35Y84         LUT1 (Prop_lut1_I0_O)        0.043     1.518 f  <hidden>
                         net (fo=3, routed)           0.177     1.695    <hidden>
    SLICE_X35Y84         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.819     1.185    <hidden>
    SLICE_X35Y84         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.207ns (25.588%)  route 0.602ns (74.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.550     0.886    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.425     1.475    <hidden>
    SLICE_X35Y84         LUT1 (Prop_lut1_I0_O)        0.043     1.518 f  <hidden>
                         net (fo=3, routed)           0.177     1.695    <hidden>
    SLICE_X35Y84         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.819     1.185    <hidden>
    SLICE_X35Y84         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.209ns (25.473%)  route 0.611ns (74.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.550     0.886    spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y82         FDRE                                         r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  spi_max_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.359     1.408    <hidden>
    SLICE_X36Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.453 f  <hidden>
                         net (fo=3, routed)           0.253     1.706    <hidden>
    SLICE_X36Y87         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.820     1.186    <hidden>
    SLICE_X36Y87         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.026ns  (logic 4.048ns (50.435%)  route 3.978ns (49.565%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.650     2.944    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y90         FDRE                                         r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.978     7.440    lopt
    R14                  OBUF (Prop_obuf_I_O)         3.530    10.970 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.970    leds[0]
    R14                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/data_clock/output_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.997ns  (logic 4.142ns (51.788%)  route 3.856ns (48.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.648     2.942    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/clk
    SLICE_X42Y88         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/output_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/output_clk_reg/Q
                         net (fo=3, routed)           3.856     7.316    dclk_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.624    10.939 r  dclk_OBUF_inst/O
                         net (fo=0)                   0.000    10.939    dclk
    U13                                                               r  dclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/copi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.903ns  (logic 4.082ns (51.645%)  route 3.822ns (48.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.650     2.944    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X41Y91         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/copi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  spi_max_i/spi_tx_w_0/inst/mspi/copi_reg/Q
                         net (fo=1, routed)           3.822     7.222    data_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.626    10.847 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    10.847    data
    U12                                                               r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.878ns  (logic 4.075ns (51.732%)  route 3.802ns (48.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.650     2.944    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y90         FDRE                                         r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.802     7.264    lopt_1
    P14                  OBUF (Prop_obuf_I_O)         3.557    10.822 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.822    leds[1]
    P14                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/cs_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.802ns  (logic 4.039ns (51.771%)  route 3.763ns (48.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.649     2.943    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X41Y89         FDSE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDSE (Prop_fdse_C_Q)         0.456     3.399 r  spi_max_i/spi_tx_w_0/inst/mspi/cs_reg/Q
                         net (fo=1, routed)           3.763     7.162    cs_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.583    10.745 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000    10.745    cs
    T14                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.636ns  (logic 4.236ns (55.474%)  route 3.400ns (44.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.651     2.945    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y91         FDRE                                         r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.400     6.823    lopt_3
    M14                  OBUF (Prop_obuf_I_O)         3.758    10.581 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.581    leds[3]
    M14                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.399ns  (logic 4.090ns (55.286%)  route 3.308ns (44.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.651     2.945    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y91         FDRE                                         r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.308     6.771    lopt_2
    N16                  OBUF (Prop_obuf_I_O)         3.572    10.344 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.344    leds[2]
    N16                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[53]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.136ns  (logic 0.966ns (18.809%)  route 4.170ns (81.191%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.653     2.947    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y99         FDRE                                         r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.419     3.366 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[31]/Q
                         net (fo=2, routed)           1.345     4.711    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]
    SLICE_X36Y90         LUT4 (Prop_lut4_I2_O)        0.299     5.010 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/command[63]_INST_0_i_6/O
                         net (fo=1, routed)           0.403     5.414    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/command[63]_INST_0_i_6_n_0
    SLICE_X37Y90         LUT5 (Prop_lut5_I4_O)        0.124     5.538 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/command[63]_INST_0_i_2/O
                         net (fo=32, routed)          1.853     7.391    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/command[63]_INST_0_i_2_n_0
    SLICE_X40Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.515 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/command[53]_INST_0/O
                         net (fo=1, routed)           0.568     8.083    spi_max_i/spi_tx_w_0/inst/mspi/data_in[53]
    SLICE_X41Y96         LDCE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[53]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[51]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.838ns  (logic 0.966ns (19.967%)  route 3.872ns (80.033%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.653     2.947    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y99         FDRE                                         r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.419     3.366 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[31]/Q
                         net (fo=2, routed)           1.345     4.711    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]
    SLICE_X36Y90         LUT4 (Prop_lut4_I2_O)        0.299     5.010 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/command[63]_INST_0_i_6/O
                         net (fo=1, routed)           0.403     5.414    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/command[63]_INST_0_i_6_n_0
    SLICE_X37Y90         LUT5 (Prop_lut5_I4_O)        0.124     5.538 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/command[63]_INST_0_i_2/O
                         net (fo=32, routed)          1.461     6.999    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/command[63]_INST_0_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/command[51]_INST_0/O
                         net (fo=1, routed)           0.662     7.785    spi_max_i/spi_tx_w_0/inst/mspi/data_in[51]
    SLICE_X42Y95         LDCE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[51]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[58]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.835ns  (logic 0.966ns (19.981%)  route 3.869ns (80.019%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.653     2.947    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y99         FDRE                                         r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.419     3.366 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[31]/Q
                         net (fo=2, routed)           1.345     4.711    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]
    SLICE_X36Y90         LUT4 (Prop_lut4_I2_O)        0.299     5.010 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/command[63]_INST_0_i_6/O
                         net (fo=1, routed)           0.403     5.414    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/command[63]_INST_0_i_6_n_0
    SLICE_X37Y90         LUT5 (Prop_lut5_I4_O)        0.124     5.538 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/command[63]_INST_0_i_2/O
                         net (fo=32, routed)          1.625     7.163    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/command[63]_INST_0_i_2_n_0
    SLICE_X41Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.287 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/command[58]_INST_0/O
                         net (fo=1, routed)           0.495     7.782    spi_max_i/spi_tx_w_0/inst/mspi/data_in[58]
    SLICE_X41Y95         LDCE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[58]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.128ns (58.905%)  route 0.089ns (41.095%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.556     0.892    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y93         FDRE                                         r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[14]/Q
                         net (fo=3, routed)           0.089     1.109    spi_max_i/spi_tx_w_0/inst/mspi/data_in[14]
    SLICE_X41Y93         LDCE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.212%)  route 0.140ns (49.788%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.556     0.892    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y96         FDRE                                         r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[24]/Q
                         net (fo=3, routed)           0.140     1.172    spi_max_i/spi_tx_w_0/inst/mspi/data_in[24]
    SLICE_X40Y96         LDCE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.202%)  route 0.140ns (49.798%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.556     0.892    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y96         FDRE                                         r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[25]/Q
                         net (fo=3, routed)           0.140     1.172    spi_max_i/spi_tx_w_0/inst/mspi/data_in[25]
    SLICE_X40Y96         LDCE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (49.959%)  route 0.141ns (50.041%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.556     0.892    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y93         FDRE                                         r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[11]/Q
                         net (fo=3, routed)           0.141     1.174    spi_max_i/spi_tx_w_0/inst/mspi/data_in[11]
    SLICE_X41Y93         LDCE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.767%)  route 0.142ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.556     0.892    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y93         FDRE                                         r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[12]/Q
                         net (fo=3, routed)           0.142     1.175    spi_max_i/spi_tx_w_0/inst/mspi/data_in[12]
    SLICE_X41Y93         LDCE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.547%)  route 0.180ns (58.453%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.556     0.892    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y96         FDRE                                         r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[30]/Q
                         net (fo=3, routed)           0.180     1.200    spi_max_i/spi_tx_w_0/inst/mspi/data_in[30]
    SLICE_X42Y96         LDCE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.128ns (41.048%)  route 0.184ns (58.952%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.556     0.892    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y93         FDRE                                         r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[8]/Q
                         net (fo=3, routed)           0.184     1.203    spi_max_i/spi_tx_w_0/inst/mspi/data_in[8]
    SLICE_X42Y92         LDCE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.148ns (46.881%)  route 0.168ns (53.119%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.555     0.891    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y91         FDRE                                         r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[4]/Q
                         net (fo=3, routed)           0.168     1.206    spi_max_i/spi_tx_w_0/inst/mspi/data_in[4]
    SLICE_X39Y90         LDCE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.246%)  route 0.178ns (55.754%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.556     0.892    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y93         FDRE                                         r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[13]/Q
                         net (fo=3, routed)           0.178     1.210    spi_max_i/spi_tx_w_0/inst/mspi/data_in[13]
    SLICE_X42Y93         LDCE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.128ns (39.355%)  route 0.197ns (60.645%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.556     0.892    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y96         FDRE                                         r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[29]/Q
                         net (fo=3, routed)           0.197     1.217    spi_max_i/spi_tx_w_0/inst/mspi/data_in[29]
    SLICE_X42Y96         LDCE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[29]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns[0]
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.538ns  (logic 1.796ns (27.475%)  route 4.742ns (72.525%))
  Logic Levels:           3  (IBUF=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btns[0] (IN)
                         net (fo=0)                   0.000     0.000    btns[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btns_IBUF[0]_inst/O
                         net (fo=1, routed)           4.742     6.205    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/btns[0]
    SLICE_X38Y92         LUT5 (Prop_lut5_I3_O)        0.124     6.329 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.329    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[0]_INST_0_i_1_n_0
    SLICE_X38Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     6.538 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[0]_INST_0/O
                         net (fo=1, routed)           0.000     6.538    <hidden>
    SLICE_X38Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.478     2.657    <hidden>
    SLICE_X38Y92         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 btns[1]
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.533ns  (logic 1.797ns (27.504%)  route 4.736ns (72.496%))
  Logic Levels:           3  (IBUF=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btns[1] (IN)
                         net (fo=0)                   0.000     0.000    btns[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btns_IBUF[1]_inst/O
                         net (fo=1, routed)           4.736     6.200    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/btns[1]
    SLICE_X36Y91         LUT5 (Prop_lut5_I3_O)        0.124     6.324 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.324    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[1]_INST_0_i_1_n_0
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I0_O)      0.209     6.533 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[1]_INST_0/O
                         net (fo=1, routed)           0.000     6.533    <hidden>
    SLICE_X36Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.478     2.657    <hidden>
    SLICE_X36Y91         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 btns[2]
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.518ns  (logic 1.878ns (28.815%)  route 4.640ns (71.185%))
  Logic Levels:           3  (IBUF=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btns[2] (IN)
                         net (fo=0)                   0.000     0.000    btns[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  btns_IBUF[2]_inst/O
                         net (fo=1, routed)           4.640     6.153    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/btns[2]
    SLICE_X36Y91         LUT5 (Prop_lut5_I3_O)        0.124     6.277 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.277    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[2]_INST_0_i_1_n_0
    SLICE_X36Y91         MUXF7 (Prop_muxf7_I0_O)      0.241     6.518 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[2]_INST_0/O
                         net (fo=1, routed)           0.000     6.518    <hidden>
    SLICE_X36Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.478     2.657    <hidden>
    SLICE_X36Y91         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 btns[3]
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.183ns  (logic 1.844ns (29.819%)  route 4.339ns (70.181%))
  Logic Levels:           3  (IBUF=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btns[3] (IN)
                         net (fo=0)                   0.000     0.000    btns[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  btns_IBUF[3]_inst/O
                         net (fo=1, routed)           4.339     5.847    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/btns[3]
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.124     5.971 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.971    spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[3]_INST_0_i_1_n_0
    SLICE_X35Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     6.183 r  spi_max_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[3]_INST_0/O
                         net (fo=1, routed)           0.000     6.183    <hidden>
    SLICE_X35Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.478     2.657    <hidden>
    SLICE_X35Y90         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/copi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.059ns  (logic 1.318ns (32.470%)  route 2.741ns (67.530%))
  Logic Levels:           5  (LDCE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         LDCE                         0.000     0.000 r  spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[24]/G
    SLICE_X40Y96         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[24]/Q
                         net (fo=1, routed)           0.658     1.217    spi_max_i/spi_tx_w_0/inst/mspi/data_store[24]
    SLICE_X40Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.341 r  spi_max_i/spi_tx_w_0/inst/mspi/copi_i_17/O
                         net (fo=1, routed)           1.357     2.697    spi_max_i/spi_tx_w_0/inst/mspi/copi_i_17_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I3_O)        0.124     2.821 r  spi_max_i/spi_tx_w_0/inst/mspi/copi_i_10/O
                         net (fo=1, routed)           0.000     2.821    spi_max_i/spi_tx_w_0/inst/mspi/copi_i_10_n_0
    SLICE_X40Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     3.033 r  spi_max_i/spi_tx_w_0/inst/mspi/copi_reg_i_5/O
                         net (fo=1, routed)           0.727     3.760    spi_max_i/spi_tx_w_0/inst/mspi/copi_reg_i_5_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I2_O)        0.299     4.059 r  spi_max_i/spi_tx_w_0/inst/mspi/copi_i_3/O
                         net (fo=1, routed)           0.000     4.059    spi_max_i/spi_tx_w_0/inst/mspi/copi_i_3_n_0
    SLICE_X41Y91         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/copi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.478     2.657    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X41Y91         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/copi_reg/C

Slack:                    inf
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/G
                            (positive level-sensitive latch)
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/copi_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.327ns  (logic 0.749ns (32.193%)  route 1.578ns (67.807%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         LDCE                         0.000     0.000 r  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/G
    SLICE_X42Y90         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/Q
                         net (fo=6, routed)           1.111     1.736    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/Q[0]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.124     1.860 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/copi_i_2/O
                         net (fo=1, routed)           0.466     2.327    spi_max_i/spi_tx_w_0/inst/mspi/data_clock_n_6
    SLICE_X41Y91         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/copi_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.478     2.657    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X41Y91         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/copi_reg/C

Slack:                    inf
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/G
                            (positive level-sensitive latch)
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 0.775ns (34.883%)  route 1.447ns (65.117%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         LDCE                         0.000     0.000 r  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/G
    SLICE_X42Y90         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/Q
                         net (fo=6, routed)           1.111     1.736    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/Q[0]
    SLICE_X42Y90         LUT5 (Prop_lut5_I1_O)        0.150     1.886 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/data_counter[6]_i_2/O
                         net (fo=6, routed)           0.335     2.222    spi_max_i/spi_tx_w_0/inst/mspi/data_clock_n_1
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.477     2.656    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[1]/C

Slack:                    inf
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/G
                            (positive level-sensitive latch)
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 0.775ns (34.883%)  route 1.447ns (65.117%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         LDCE                         0.000     0.000 r  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/G
    SLICE_X42Y90         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/Q
                         net (fo=6, routed)           1.111     1.736    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/Q[0]
    SLICE_X42Y90         LUT5 (Prop_lut5_I1_O)        0.150     1.886 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/data_counter[6]_i_2/O
                         net (fo=6, routed)           0.335     2.222    spi_max_i/spi_tx_w_0/inst/mspi/data_clock_n_1
    SLICE_X41Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.477     2.656    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X41Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[2]/C

Slack:                    inf
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/G
                            (positive level-sensitive latch)
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 0.775ns (34.883%)  route 1.447ns (65.117%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         LDCE                         0.000     0.000 r  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/G
    SLICE_X42Y90         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/Q
                         net (fo=6, routed)           1.111     1.736    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/Q[0]
    SLICE_X42Y90         LUT5 (Prop_lut5_I1_O)        0.150     1.886 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/data_counter[6]_i_2/O
                         net (fo=6, routed)           0.335     2.222    spi_max_i/spi_tx_w_0/inst/mspi/data_clock_n_1
    SLICE_X41Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.477     2.656    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X41Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[3]/C

Slack:                    inf
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/G
                            (positive level-sensitive latch)
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 0.775ns (34.883%)  route 1.447ns (65.117%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         LDCE                         0.000     0.000 r  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/G
    SLICE_X42Y90         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/Q
                         net (fo=6, routed)           1.111     1.736    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/Q[0]
    SLICE_X42Y90         LUT5 (Prop_lut5_I1_O)        0.150     1.886 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/data_counter[6]_i_2/O
                         net (fo=6, routed)           0.335     2.222    spi_max_i/spi_tx_w_0/inst/mspi/data_clock_n_1
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.477     2.656    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/G
                            (positive level-sensitive latch)
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/busy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.223ns (67.904%)  route 0.105ns (32.096%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         LDCE                         0.000     0.000 r  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/G
    SLICE_X42Y90         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/Q
                         net (fo=6, routed)           0.105     0.283    spi_max_i/spi_tx_w_0/inst/mspi/state[0]
    SLICE_X43Y90         LUT4 (Prop_lut4_I2_O)        0.045     0.328 r  spi_max_i/spi_tx_w_0/inst/mspi/busy_i_1/O
                         net (fo=1, routed)           0.000     0.328    spi_max_i/spi_tx_w_0/inst/mspi/busy_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.823     1.189    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X43Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/busy_reg/C

Slack:                    inf
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/G
                            (positive level-sensitive latch)
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.223ns (67.698%)  route 0.106ns (32.302%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         LDCE                         0.000     0.000 r  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/G
    SLICE_X42Y90         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/Q
                         net (fo=6, routed)           0.106     0.284    spi_max_i/spi_tx_w_0/inst/mspi/state[0]
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.045     0.329 r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.329    spi_max_i/spi_tx_w_0/inst/mspi/data_counter[0]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.823     1.189    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X43Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[0]/C

Slack:                    inf
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/G
                            (positive level-sensitive latch)
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/cs_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.434ns  (logic 0.223ns (51.413%)  route 0.211ns (48.587%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         LDCE                         0.000     0.000 r  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/G
    SLICE_X42Y90         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L7/Q
                         net (fo=6, routed)           0.211     0.389    spi_max_i/spi_tx_w_0/inst/mspi/state[0]
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.434 r  spi_max_i/spi_tx_w_0/inst/mspi/cs_i_2/O
                         net (fo=1, routed)           0.000     0.434    spi_max_i/spi_tx_w_0/inst/mspi/cs_i_2_n_0
    SLICE_X41Y89         FDSE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/cs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.822     1.188    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X41Y89         FDSE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/cs_reg/C

Slack:                    inf
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[63]/G
                            (positive level-sensitive latch)
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/copi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.203ns (41.335%)  route 0.288ns (58.665%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         LDCE                         0.000     0.000 r  spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[63]/G
    SLICE_X40Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  spi_max_i/spi_tx_w_0/inst/mspi/data_store_reg[63]/Q
                         net (fo=2, routed)           0.288     0.446    spi_max_i/spi_tx_w_0/inst/mspi/data_store[63]
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.045     0.491 r  spi_max_i/spi_tx_w_0/inst/mspi/copi_i_3/O
                         net (fo=1, routed)           0.000     0.491    spi_max_i/spi_tx_w_0/inst/mspi/copi_i_3_n_0
    SLICE_X41Y91         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/copi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.823     1.189    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X41Y91         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/copi_reg/C

Slack:                    inf
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.226ns (44.166%)  route 0.286ns (55.834%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         LDCE                         0.000     0.000 r  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/G
    SLICE_X42Y89         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/Q
                         net (fo=7, routed)           0.173     0.351    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/Q[1]
    SLICE_X42Y90         LUT5 (Prop_lut5_I4_O)        0.048     0.399 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/data_counter[6]_i_2/O
                         net (fo=6, routed)           0.112     0.512    spi_max_i/spi_tx_w_0/inst/mspi/data_clock_n_1
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.823     1.189    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[1]/C

Slack:                    inf
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.226ns (44.166%)  route 0.286ns (55.834%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         LDCE                         0.000     0.000 r  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/G
    SLICE_X42Y89         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/Q
                         net (fo=7, routed)           0.173     0.351    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/Q[1]
    SLICE_X42Y90         LUT5 (Prop_lut5_I4_O)        0.048     0.399 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/data_counter[6]_i_2/O
                         net (fo=6, routed)           0.112     0.512    spi_max_i/spi_tx_w_0/inst/mspi/data_clock_n_1
    SLICE_X41Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.823     1.189    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X41Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[2]/C

Slack:                    inf
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.226ns (44.166%)  route 0.286ns (55.834%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         LDCE                         0.000     0.000 r  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/G
    SLICE_X42Y89         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/Q
                         net (fo=7, routed)           0.173     0.351    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/Q[1]
    SLICE_X42Y90         LUT5 (Prop_lut5_I4_O)        0.048     0.399 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/data_counter[6]_i_2/O
                         net (fo=6, routed)           0.112     0.512    spi_max_i/spi_tx_w_0/inst/mspi/data_clock_n_1
    SLICE_X41Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.823     1.189    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X41Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[3]/C

Slack:                    inf
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.226ns (44.166%)  route 0.286ns (55.834%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         LDCE                         0.000     0.000 r  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/G
    SLICE_X42Y89         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/Q
                         net (fo=7, routed)           0.173     0.351    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/Q[1]
    SLICE_X42Y90         LUT5 (Prop_lut5_I4_O)        0.048     0.399 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/data_counter[6]_i_2/O
                         net (fo=6, routed)           0.112     0.512    spi_max_i/spi_tx_w_0/inst/mspi/data_clock_n_1
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.823     1.189    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[4]/C

Slack:                    inf
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.226ns (44.166%)  route 0.286ns (55.834%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         LDCE                         0.000     0.000 r  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/G
    SLICE_X42Y89         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/Q
                         net (fo=7, routed)           0.173     0.351    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/Q[1]
    SLICE_X42Y90         LUT5 (Prop_lut5_I4_O)        0.048     0.399 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/data_counter[6]_i_2/O
                         net (fo=6, routed)           0.112     0.512    spi_max_i/spi_tx_w_0/inst/mspi/data_clock_n_1
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.823     1.189    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[5]/C

Slack:                    inf
  Source:                 spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.226ns (44.166%)  route 0.286ns (55.834%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         LDCE                         0.000     0.000 r  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/G
    SLICE_X42Y89         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  spi_max_i/spi_tx_w_0/inst/mspi/state_reg[1]/Q
                         net (fo=7, routed)           0.173     0.351    spi_max_i/spi_tx_w_0/inst/mspi/data_clock/Q[1]
    SLICE_X42Y90         LUT5 (Prop_lut5_I4_O)        0.048     0.399 r  spi_max_i/spi_tx_w_0/inst/mspi/data_clock/data_counter[6]_i_2/O
                         net (fo=6, routed)           0.112     0.512    spi_max_i/spi_tx_w_0/inst/mspi/data_clock_n_1
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spi_max_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    spi_max_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  spi_max_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.823     1.189    spi_max_i/spi_tx_w_0/inst/mspi/clk
    SLICE_X40Y90         FDRE                                         r  spi_max_i/spi_tx_w_0/inst/mspi/data_counter_reg[6]/C





