BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//brianc.xyz//CUED Calendars//EN
BEGIN:VEVENT
SUMMARY:15: Sequential logic\, memory & counting
DTSTART:20240430T100000Z
DTEND:20240430T120000Z
LOCATION:EIETL
END:VEVENT
BEGIN:VEVENT
SUMMARY:Microprocessors (am)
DTSTART:20240429T080000Z
DTEND:20240429T100000Z
LOCATION:DPO
END:VEVENT
BEGIN:VEVENT
SUMMARY:2: Stirling Engine
DTSTART:20240510T080000Z
DTEND:20240510T100000Z
LOCATION:Inglis Thermodynamics Lab
END:VEVENT
BEGIN:VEVENT
SUMMARY:Structural Design Feedback Session (am)
DTSTART:20240509T100000Z
DTEND:20240509T120000Z
LOCATION:Inglis Structures Teaching Lab
END:VEVENT
BEGIN:VEVENT
SUMMARY:14: Combinational logic
DTSTART:20240507T100000Z
DTEND:20240507T120000Z
LOCATION:EIETL
END:VEVENT
BEGIN:VEVENT
SUMMARY:Structural Design Test (am)                            
DTSTART:20240425T100000Z
DTEND:20240425T120000Z
LOCATION:Inglis Structures Teaching Lab
END:VEVENT
BEGIN:VEVENT
SUMMARY:13: AC Power
DTSTART:20240517T080000Z
DTEND:20240517T100000Z
LOCATION:EIETL
END:VEVENT
END:VCALENDAR
