void F_1 ( struct V_1 * V_2 )\r\n{\r\nint V_3 ;\r\nF_2 ( V_2 , L_1 ) ;\r\nF_3 (i)\r\nF_2 ( V_2 , L_2 , V_3 ) ;\r\n}\r\nvoid F_4 ( struct V_1 * V_2 )\r\n{\r\nint V_3 ;\r\nF_3 (i)\r\nF_2 ( V_2 ,\r\nL_3 ,\r\nV_3 , F_5 ( V_3 ) . V_4 ) ;\r\n}\r\nvoid F_6 ( void )\r\n{\r\nint V_5 = F_7 () ;\r\nV_6 = F_8 ( V_5 ) ;\r\nif ( V_7 == V_8 )\r\nF_9 () ;\r\nF_10 () ;\r\nF_11 () ;\r\nif ( V_9 )\r\nF_12 () ;\r\nV_10 = 1 ;\r\n__asm__ __volatile__("membar #Sync\n\t"\r\n"flush %%g6" : : : "memory");\r\nF_13 () -> V_11 = 0 ;\r\nF_14 ( & V_12 . V_13 ) ;\r\nV_14 -> V_15 = & V_12 ;\r\nF_15 ( V_5 ) ;\r\nwhile ( ! F_16 ( V_5 , & V_16 ) )\r\nF_17 () ;\r\nF_18 ( V_5 , true ) ;\r\nF_19 () ;\r\nF_20 () ;\r\nF_21 ( V_17 ) ;\r\n}\r\nvoid F_22 ( void )\r\n{\r\nF_23 ( L_4 , F_24 () ) ;\r\nF_25 ( L_5 ) ;\r\n}\r\nstatic inline long F_26 ( long * V_18 , long * V_19 )\r\n{\r\nunsigned long V_20 = 0 , V_21 = ~ 0UL , V_22 = 0 ;\r\nunsigned long V_23 , V_24 , V_25 , V_26 ;\r\nunsigned long V_3 ;\r\nfor ( V_3 = 0 ; V_3 < V_27 ; V_3 ++ ) {\r\nV_24 = V_28 -> V_29 () ;\r\nV_30 [ V_31 ] = 1 ;\r\nF_27 ( L_6 ) ;\r\nwhile ( ! ( V_26 = V_30 [ V_32 ] ) )\r\nF_17 () ;\r\nV_30 [ V_32 ] = 0 ;\r\nF_28 () ;\r\nV_25 = V_28 -> V_29 () ;\r\nif ( V_25 - V_24 < V_21 - V_20 )\r\nV_20 = V_24 , V_21 = V_25 , V_22 = V_26 ;\r\n}\r\n* V_18 = V_21 - V_20 ;\r\n* V_19 = V_22 - V_20 ;\r\nV_23 = ( V_20 / 2 + V_21 / 2 ) ;\r\nif ( V_20 % 2 + V_21 % 2 == 2 )\r\nV_23 ++ ;\r\nreturn V_23 - V_22 ;\r\n}\r\nvoid F_29 ( void )\r\n{\r\nlong V_3 , V_33 , V_34 , V_35 = 0 , V_36 = 0 ;\r\nunsigned long V_37 , V_18 , V_38 ;\r\n#if V_39\r\nstruct {\r\nlong V_18 ;\r\nlong V_19 ;\r\nlong V_40 ;\r\nlong V_41 ;\r\n} V_42 [ V_43 ] ;\r\n#endif\r\nV_30 [ V_31 ] = 1 ;\r\nwhile ( V_30 [ V_31 ] )\r\nF_17 () ;\r\nF_30 ( V_37 ) ;\r\n{\r\nfor ( V_3 = 0 ; V_3 < V_43 ; V_3 ++ ) {\r\nV_33 = F_26 ( & V_18 , & V_38 ) ;\r\nif ( V_33 == 0 )\r\nV_36 = 1 ;\r\nif ( ! V_36 ) {\r\nif ( V_3 > 0 ) {\r\nV_35 += - V_33 ;\r\nV_34 = - V_33 + V_35 / 4 ;\r\n} else\r\nV_34 = - V_33 ;\r\nV_28 -> V_44 ( V_34 ) ;\r\n}\r\n#if V_39\r\nV_42 [ V_3 ] . V_18 = V_18 ;\r\nV_42 [ V_3 ] . V_19 = V_38 ;\r\nV_42 [ V_3 ] . V_40 = V_33 ;\r\nV_42 [ V_3 ] . V_41 = V_35 / 4 ;\r\n#endif\r\n}\r\n}\r\nF_31 ( V_37 ) ;\r\n#if V_39\r\nfor ( V_3 = 0 ; V_3 < V_43 ; V_3 ++ )\r\nF_23 ( L_7 ,\r\nV_42 [ V_3 ] . V_18 , V_42 [ V_3 ] . V_19 , V_42 [ V_3 ] . V_40 , V_42 [ V_3 ] . V_41 ) ;\r\n#endif\r\nF_23 ( V_45 L_8\r\nL_9 ,\r\nF_24 () , V_33 , V_18 ) ;\r\n}\r\nstatic void F_32 ( int V_46 )\r\n{\r\nunsigned long V_37 , V_3 ;\r\nV_30 [ V_31 ] = 0 ;\r\nF_33 ( V_46 ) ;\r\nwhile ( ! V_30 [ V_31 ] )\r\nF_17 () ;\r\nV_30 [ V_31 ] = 0 ;\r\nF_27 ( L_6 ) ;\r\nF_34 ( & V_47 , V_37 ) ;\r\n{\r\nfor ( V_3 = 0 ; V_3 < V_43 * V_27 ; V_3 ++ ) {\r\nwhile ( ! V_30 [ V_31 ] )\r\nF_17 () ;\r\nV_30 [ V_31 ] = 0 ;\r\nF_28 () ;\r\nV_30 [ V_32 ] = V_28 -> V_29 () ;\r\nF_27 ( L_6 ) ;\r\n}\r\n}\r\nF_35 ( & V_47 , V_37 ) ;\r\n}\r\nstatic unsigned long F_36 ( void * V_48 )\r\n{\r\nunsigned long V_49 = ( unsigned long ) V_48 ;\r\nreturn V_50 + ( V_49 - V_51 ) ;\r\n}\r\nstatic void F_37 ( unsigned int V_46 , unsigned long V_52 ,\r\nvoid * * V_53 )\r\n{\r\nextern unsigned long V_54 ;\r\nextern unsigned long V_55 ;\r\nstruct V_56 * V_57 ;\r\nunsigned long V_58 ;\r\nstruct V_59 * V_60 ;\r\nT_1 V_61 , V_62 ;\r\nunsigned long V_63 ;\r\nint V_3 ;\r\nV_57 = F_38 ( sizeof( * V_57 ) +\r\n( sizeof( struct V_64 ) *\r\nV_65 - 1 ) ,\r\nV_66 ) ;\r\nif ( ! V_57 ) {\r\nF_23 ( V_67 L_10\r\nL_11 ) ;\r\nreturn;\r\n}\r\n* V_53 = V_57 ;\r\nV_57 -> V_46 = V_46 ;\r\nV_57 -> V_68 = V_65 ;\r\nV_60 = & V_69 [ V_46 ] ;\r\nV_57 -> V_70 = ( unsigned long ) & V_60 -> V_71 ;\r\nV_57 -> V_72 = F_36 ( & V_60 -> V_71 ) ;\r\nV_57 -> V_52 = V_52 ;\r\nV_61 = ( unsigned long ) V_51 ;\r\nV_62 = V_55 ;\r\nfor ( V_3 = 0 ; V_3 < V_57 -> V_68 ; V_3 ++ ) {\r\nV_57 -> V_73 [ V_3 ] . V_74 = V_61 ;\r\nV_57 -> V_73 [ V_3 ] . V_75 = V_62 ;\r\nV_61 += 0x400000 ;\r\nV_62 += 0x400000 ;\r\n}\r\nV_58 = F_36 ( V_76 ) ;\r\nV_63 = F_39 ( V_46 , V_58 ,\r\nF_36 ( & V_54 ) ,\r\nF_40 ( V_57 ) ) ;\r\nif ( V_63 )\r\nF_23 ( V_67 L_12\r\nL_13 , V_63 ) ;\r\n}\r\nstatic int F_41 ( unsigned int V_46 , struct V_77 * V_78 )\r\n{\r\nunsigned long V_79 =\r\n( unsigned long ) ( & V_80 ) ;\r\nunsigned long V_81 =\r\n( unsigned long ) ( & V_82 ) ;\r\nvoid * V_83 = NULL ;\r\nint V_84 , V_85 ;\r\nV_10 = 0 ;\r\nV_82 = F_42 ( V_78 ) ;\r\nif ( V_7 == V_8 ) {\r\n#if F_43 ( V_86 ) && F_43 ( V_87 )\r\nif ( V_88 )\r\nF_37 ( V_46 ,\r\n( unsigned long ) V_82 ,\r\n& V_83 ) ;\r\nelse\r\n#endif\r\nF_44 ( V_46 , V_79 , V_81 ) ;\r\n} else {\r\nstruct V_89 * V_90 = F_45 ( V_46 ) ;\r\nF_46 ( V_90 -> V_91 , V_79 , V_81 ) ;\r\n}\r\nfor ( V_84 = 0 ; V_84 < 50000 ; V_84 ++ ) {\r\nif ( V_10 )\r\nbreak;\r\nF_47 ( 100 ) ;\r\n}\r\nif ( V_10 ) {\r\nV_85 = 0 ;\r\n} else {\r\nF_23 ( L_14 , V_46 ) ;\r\nV_85 = - V_92 ;\r\n}\r\nV_82 = NULL ;\r\nF_48 ( V_83 ) ;\r\nreturn V_85 ;\r\n}\r\nstatic void F_49 ( T_1 V_93 , T_1 V_94 , T_1 V_95 , T_1 V_96 , unsigned long V_46 )\r\n{\r\nT_1 V_97 , V_98 ;\r\nint V_99 , V_100 ;\r\nif ( V_101 ) {\r\nV_46 = ( ( ( V_46 & 0x3c ) << 1 ) |\r\n( ( V_46 & 0x40 ) >> 4 ) |\r\n( V_46 & 0x3 ) ) ;\r\n}\r\nV_98 = ( V_46 << 14 ) | 0x70 ;\r\nV_102:\r\nV_100 = 0x40 ;\r\n__asm__ __volatile__(\r\n"wrpr %1, %2, %%pstate\n\t"\r\n"stxa %4, [%0] %3\n\t"\r\n"stxa %5, [%0+%8] %3\n\t"\r\n"add %0, %8, %0\n\t"\r\n"stxa %6, [%0+%8] %3\n\t"\r\n"membar #Sync\n\t"\r\n"stxa %%g0, [%7] %3\n\t"\r\n"membar #Sync\n\t"\r\n"mov 0x20, %%g1\n\t"\r\n"ldxa [%%g1] 0x7f, %%g0\n\t"\r\n"membar #Sync"\r\n: "=r" (tmp)\r\n: "r" (pstate), "i" (PSTATE_IE), "i" (ASI_INTR_W),\r\n"r" (data0), "r" (data1), "r" (data2), "r" (target),\r\n"r" (0x10), "0" (tmp)\r\n: "g1");\r\nV_99 = 100000 ;\r\ndo {\r\n__asm__ __volatile__("ldxa [%%g0] %1, %0"\r\n: "=r" (result)\r\n: "i" (ASI_INTR_DISPATCH_STAT));\r\nif ( V_97 == 0 ) {\r\n__asm__ __volatile__("wrpr %0, 0x0, %%pstate"\r\n: : "r" (pstate));\r\nreturn;\r\n}\r\nV_99 -= 1 ;\r\nif ( V_99 == 0 )\r\nbreak;\r\n} while ( V_97 & 0x1 );\r\n__asm__ __volatile__("wrpr %0, 0x0, %%pstate"\r\n: : "r" (pstate));\r\nif ( V_99 == 0 ) {\r\nF_23 ( L_15 ,\r\nF_24 () , V_97 ) ;\r\n} else {\r\nF_47 ( 2 ) ;\r\ngoto V_102;\r\n}\r\n}\r\nstatic void F_50 ( struct V_59 * V_60 , int V_103 )\r\n{\r\nT_1 * V_104 , V_93 , V_94 , V_95 ;\r\nT_2 * V_105 ;\r\nT_1 V_96 ;\r\nint V_3 ;\r\n__asm__ __volatile__("rdpr %%pstate, %0" : "=r" (pstate));\r\nV_105 = F_51 ( V_60 -> V_106 ) ;\r\nV_104 = F_51 ( V_60 -> V_107 ) ;\r\nV_93 = V_104 [ 0 ] ;\r\nV_94 = V_104 [ 1 ] ;\r\nV_95 = V_104 [ 2 ] ;\r\nfor ( V_3 = 0 ; V_3 < V_103 ; V_3 ++ )\r\nF_49 ( V_93 , V_94 , V_95 , V_96 , V_105 [ V_3 ] ) ;\r\n}\r\nstatic void F_52 ( struct V_59 * V_60 , int V_103 )\r\n{\r\nint V_108 , V_109 , V_110 ;\r\nT_1 * V_104 , V_96 , V_111 , V_112 ;\r\nT_2 * V_105 ;\r\nV_105 = F_51 ( V_60 -> V_106 ) ;\r\nV_104 = F_51 ( V_60 -> V_107 ) ;\r\n__asm__ ("rdpr %%ver, %0" : "=r" (ver));\r\nV_109 = ( ( V_111 >> 32 ) == V_113 ||\r\n( V_111 >> 32 ) == V_114 ) ;\r\n__asm__ __volatile__("rdpr %%pstate, %0" : "=r" (pstate));\r\nV_115:\r\nV_110 = 0 ;\r\n__asm__ __volatile__("wrpr %0, %1, %%pstate\n\t"\r\n: : "r" (pstate), "i" (PSTATE_IE));\r\n__asm__ __volatile__("stxa %0, [%3] %6\n\t"\r\n"stxa %1, [%4] %6\n\t"\r\n"stxa %2, [%5] %6\n\t"\r\n"membar #Sync\n\t"\r\n:\r\n: "r" (mondo[0]), "r" (mondo[1]), "r" (mondo[2]),\r\n"r" (0x40), "r" (0x50), "r" (0x60),\r\n"i" (ASI_INTR_W));\r\nV_108 = 0 ;\r\nV_112 = 0 ;\r\n{\r\nint V_3 ;\r\nfor ( V_3 = 0 ; V_3 < V_103 ; V_3 ++ ) {\r\nT_1 V_98 , V_116 ;\r\nV_116 = V_105 [ V_3 ] ;\r\nif ( V_116 == 0xffff )\r\ncontinue;\r\nV_98 = ( V_116 << 14 ) | 0x70 ;\r\nif ( V_109 ) {\r\nV_112 |= ( 0x1UL << ( V_116 * 2 ) ) ;\r\n} else {\r\nV_98 |= ( V_108 << 24 ) ;\r\nV_112 |= ( 0x1UL <<\r\n( V_108 * 2 ) ) ;\r\n}\r\n__asm__ __volatile__(\r\n"stxa %%g0, [%0] %1\n\t"\r\n"membar #Sync\n\t"\r\n:\r\n: "r" (target), "i" (ASI_INTR_W));\r\nV_108 ++ ;\r\nif ( V_108 == 32 ) {\r\nV_110 = 1 ;\r\nbreak;\r\n}\r\n}\r\n}\r\n{\r\nT_1 V_117 , V_118 ;\r\nlong V_99 ;\r\nV_99 = 100000 * V_108 ;\r\nV_118 = V_112 << 1 ;\r\ndo {\r\n__asm__ __volatile__("ldxa [%%g0] %1, %0"\r\n: "=r" (dispatch_stat)\r\n: "i" (ASI_INTR_DISPATCH_STAT));\r\nif ( ! ( V_117 & ( V_112 | V_118 ) ) ) {\r\n__asm__ __volatile__("wrpr %0, 0x0, %%pstate"\r\n: : "r" (pstate));\r\nif ( F_53 ( V_110 ) ) {\r\nint V_3 , V_119 = 0 ;\r\nfor ( V_3 = 0 ; V_3 < V_103 ; V_3 ++ ) {\r\nif ( V_105 [ V_3 ] == 0xffff )\r\ncontinue;\r\nV_105 [ V_3 ] = 0xffff ;\r\nV_119 ++ ;\r\nif ( V_119 == 32 )\r\nbreak;\r\n}\r\ngoto V_115;\r\n}\r\nreturn;\r\n}\r\nif ( ! -- V_99 )\r\nbreak;\r\n} while ( V_117 & V_112 );\r\n__asm__ __volatile__("wrpr %0, 0x0, %%pstate"\r\n: : "r" (pstate));\r\nif ( V_117 & V_112 ) {\r\nF_23 ( L_15 ,\r\nF_24 () , V_117 ) ;\r\n} else {\r\nint V_3 , V_120 = 0 ;\r\nF_47 ( 2 * V_108 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_103 ; V_3 ++ ) {\r\nT_1 V_121 , V_116 ;\r\nV_116 = V_105 [ V_3 ] ;\r\nif ( V_116 == 0xffff )\r\ncontinue;\r\nif ( V_109 )\r\nV_121 = ( 0x2UL << ( 2 * V_116 ) ) ;\r\nelse\r\nV_121 = ( 0x2UL <<\r\nV_120 ) ;\r\nif ( ( V_117 & V_121 ) == 0 )\r\nV_105 [ V_3 ] = 0xffff ;\r\nV_120 += 2 ;\r\nif ( V_120 == 64 )\r\nbreak;\r\n}\r\ngoto V_115;\r\n}\r\n}\r\n}\r\nstatic void F_54 ( struct V_59 * V_60 , int V_103 )\r\n{\r\nint V_122 , V_123 , V_124 , V_3 , V_125 ;\r\nunsigned long V_126 ;\r\nT_2 * V_105 ;\r\nV_123 = F_24 () ;\r\nV_105 = F_51 ( V_60 -> V_106 ) ;\r\nV_125 = 0 ;\r\nV_122 = 0 ;\r\nV_124 = 0 ;\r\ndo {\r\nint V_127 , V_128 ;\r\nV_126 = F_55 ( V_103 ,\r\nV_60 -> V_106 ,\r\nV_60 -> V_107 ) ;\r\nif ( F_56 ( V_126 == V_129 ) )\r\nbreak;\r\nV_128 = 0 ;\r\nfor ( V_3 = 0 ; V_3 < V_103 ; V_3 ++ ) {\r\nif ( F_56 ( V_105 [ V_3 ] == 0xffff ) )\r\nV_128 ++ ;\r\n}\r\nV_127 = 0 ;\r\nif ( V_128 > V_124 )\r\nV_127 = 1 ;\r\nV_124 = V_128 ;\r\nif ( F_53 ( V_126 == V_130 ) ) {\r\nfor ( V_3 = 0 ; V_3 < V_103 ; V_3 ++ ) {\r\nlong V_131 ;\r\nT_2 V_46 ;\r\nV_46 = V_105 [ V_3 ] ;\r\nif ( V_46 == 0xffff )\r\ncontinue;\r\nV_131 = F_57 ( V_46 ) ;\r\nif ( V_131 == V_132 ) {\r\nV_125 = ( V_46 + 1 ) ;\r\nV_105 [ V_3 ] = 0xffff ;\r\n}\r\n}\r\n} else if ( F_53 ( V_126 != V_133 ) )\r\ngoto V_134;\r\nif ( F_53 ( ! V_127 ) ) {\r\nif ( F_53 ( ++ V_122 > 10000 ) )\r\ngoto V_135;\r\nF_47 ( 2 * V_103 ) ;\r\n}\r\n} while ( 1 );\r\nif ( F_53 ( V_125 ) )\r\ngoto V_136;\r\nreturn;\r\nV_136:\r\nF_23 ( V_137 L_16\r\nL_17 ,\r\nV_123 , V_125 - 1 ) ;\r\nreturn;\r\nV_135:\r\nF_23 ( V_137 L_18\r\nL_19 ,\r\nV_123 , V_122 ) ;\r\ngoto V_138;\r\nV_134:\r\nF_23 ( V_137 L_20 ,\r\nV_123 , V_126 ) ;\r\nF_23 ( V_137 L_21\r\nL_22 ,\r\nV_123 , V_103 , V_60 -> V_106 , V_60 -> V_107 ) ;\r\nV_138:\r\nF_23 ( V_137 L_23 , V_123 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_103 ; V_3 ++ )\r\nF_23 ( L_24 , V_105 [ V_3 ] ) ;\r\nF_23 ( L_25 ) ;\r\n}\r\nstatic void F_58 ( T_1 V_93 , T_1 V_94 , T_1 V_95 , const T_3 * V_139 )\r\n{\r\nstruct V_59 * V_60 ;\r\nint V_123 , V_3 , V_103 ;\r\nunsigned long V_37 ;\r\nT_2 * V_105 ;\r\nT_1 * V_104 ;\r\nF_30 ( V_37 ) ;\r\nV_123 = F_24 () ;\r\nV_60 = & V_69 [ V_123 ] ;\r\nV_104 = F_51 ( V_60 -> V_107 ) ;\r\nV_104 [ 0 ] = V_93 ;\r\nV_104 [ 1 ] = V_94 ;\r\nV_104 [ 2 ] = V_95 ;\r\nF_28 () ;\r\nV_105 = F_51 ( V_60 -> V_106 ) ;\r\nV_103 = 0 ;\r\nF_59 (i, mask) {\r\nif ( V_3 == V_123 || ! F_60 ( V_3 ) )\r\ncontinue;\r\nV_105 [ V_103 ++ ] = V_3 ;\r\n}\r\nif ( V_103 )\r\nF_61 ( V_60 , V_103 ) ;\r\nF_31 ( V_37 ) ;\r\n}\r\nstatic void F_62 ( unsigned long * V_140 , T_4 V_141 , T_1 V_94 , T_1 V_95 , const T_3 * V_139 )\r\n{\r\nT_1 V_93 = ( ( ( T_1 ) V_141 ) << 32 | ( ( ( T_1 ) V_140 ) & 0xffffffff ) ) ;\r\nF_58 ( V_93 , V_94 , V_95 , V_139 ) ;\r\n}\r\nstatic void F_63 ( unsigned long * V_140 , T_4 V_141 , T_1 V_94 , T_1 V_95 )\r\n{\r\nF_62 ( V_140 , V_141 , V_94 , V_95 , V_142 ) ;\r\n}\r\nstatic void F_33 ( int V_46 )\r\n{\r\nF_58 ( ( T_1 ) & V_143 , 0 , 0 ,\r\nF_64 ( V_46 ) ) ;\r\n}\r\nvoid F_65 ( const struct V_144 * V_139 )\r\n{\r\nF_58 ( ( T_1 ) & V_145 , 0 , 0 , V_139 ) ;\r\n}\r\nvoid F_66 ( int V_46 )\r\n{\r\nF_58 ( ( T_1 ) & V_146 , 0 , 0 ,\r\nF_64 ( V_46 ) ) ;\r\n}\r\nvoid T_5 F_67 ( int V_147 , struct V_148 * V_149 )\r\n{\r\nF_68 ( 1 << V_147 ) ;\r\nF_69 () ;\r\n}\r\nvoid T_5 F_70 ( int V_147 , struct V_148 * V_149 )\r\n{\r\nF_68 ( 1 << V_147 ) ;\r\nF_71 () ;\r\n}\r\nstatic void F_72 ( void * V_150 )\r\n{\r\nstruct V_59 * V_151 = & V_69 [ F_73 () ] ;\r\nstruct V_152 * V_153 = V_150 ;\r\nif ( V_151 -> V_154 == F_40 ( V_153 -> V_155 ) )\r\nF_74 ( V_153 ) ;\r\n}\r\nvoid F_75 ( struct V_152 * V_153 )\r\n{\r\nF_76 ( F_77 ( V_153 ) , F_72 , V_153 , 1 ) ;\r\n}\r\nstatic inline void F_78 ( struct V_156 * V_156 )\r\n{\r\n#ifdef F_79\r\nF_80 ( F_81 ( V_156 ) ,\r\n( ( V_7 == V_157 ) &&\r\nF_82 ( V_156 ) != NULL ) ) ;\r\n#else\r\nif ( F_82 ( V_156 ) != NULL &&\r\nV_7 == V_157 )\r\nF_83 ( F_40 ( F_81 ( V_156 ) ) ) ;\r\n#endif\r\n}\r\nvoid F_84 ( struct V_156 * V_156 , int V_46 )\r\n{\r\nint V_123 ;\r\nif ( V_7 == V_8 )\r\nreturn;\r\n#ifdef F_85\r\nF_14 ( & V_158 ) ;\r\n#endif\r\nV_123 = F_86 () ;\r\nif ( V_46 == V_123 ) {\r\nF_78 ( V_156 ) ;\r\n} else if ( F_60 ( V_46 ) ) {\r\nvoid * V_159 = F_81 ( V_156 ) ;\r\nT_1 V_93 = 0 ;\r\nif ( V_7 == V_157 ) {\r\nV_93 = ( ( T_1 ) & V_160 ) ;\r\nif ( F_82 ( V_156 ) != NULL )\r\nV_93 |= ( ( T_1 ) 1 << 32 ) ;\r\n} else if ( V_7 == V_161 || V_7 == V_162 ) {\r\n#ifdef F_79\r\nV_93 = ( ( T_1 ) & V_163 ) ;\r\n#endif\r\n}\r\nif ( V_93 ) {\r\nF_58 ( V_93 , F_40 ( V_159 ) ,\r\n( T_1 ) V_159 , F_64 ( V_46 ) ) ;\r\n#ifdef F_85\r\nF_14 ( & V_164 ) ;\r\n#endif\r\n}\r\n}\r\nF_87 () ;\r\n}\r\nvoid F_88 ( struct V_152 * V_153 , struct V_156 * V_156 )\r\n{\r\nvoid * V_159 ;\r\nT_1 V_93 ;\r\nif ( V_7 == V_8 )\r\nreturn;\r\nF_20 () ;\r\n#ifdef F_85\r\nF_14 ( & V_158 ) ;\r\n#endif\r\nV_93 = 0 ;\r\nV_159 = F_81 ( V_156 ) ;\r\nif ( V_7 == V_157 ) {\r\nV_93 = ( ( T_1 ) & V_160 ) ;\r\nif ( F_82 ( V_156 ) != NULL )\r\nV_93 |= ( ( T_1 ) 1 << 32 ) ;\r\n} else if ( V_7 == V_161 || V_7 == V_162 ) {\r\n#ifdef F_79\r\nV_93 = ( ( T_1 ) & V_163 ) ;\r\n#endif\r\n}\r\nif ( V_93 ) {\r\nF_58 ( V_93 , F_40 ( V_159 ) ,\r\n( T_1 ) V_159 , V_142 ) ;\r\n#ifdef F_85\r\nF_14 ( & V_164 ) ;\r\n#endif\r\n}\r\nF_78 ( V_156 ) ;\r\nF_89 () ;\r\n}\r\nvoid T_5 F_90 ( int V_147 , struct V_148 * V_149 )\r\n{\r\nstruct V_152 * V_153 ;\r\nunsigned long V_37 ;\r\nF_68 ( 1 << V_147 ) ;\r\nV_153 = V_14 -> V_15 ;\r\nif ( F_53 ( ! V_153 || ( V_153 == & V_12 ) ) )\r\nreturn;\r\nF_34 ( & V_153 -> V_165 . V_166 , V_37 ) ;\r\nif ( F_53 ( ! F_91 ( V_153 -> V_165 ) ) )\r\nF_92 ( V_153 ) ;\r\nF_35 ( & V_153 -> V_165 . V_166 , V_37 ) ;\r\nF_93 ( V_153 ) ;\r\nF_94 ( F_95 ( V_153 -> V_165 ) ,\r\nV_167 ) ;\r\n}\r\nvoid F_96 ( void )\r\n{\r\nF_63 ( & V_168 , 0 , 0 , 0 ) ;\r\n}\r\nvoid F_97 ( unsigned long V_37 )\r\n{\r\nF_63 ( & V_169 , 0 , 0 , 0 ) ;\r\n}\r\nvoid F_98 ( void )\r\n{\r\nF_63 ( & V_170 , 0 , 0 , 0 ) ;\r\n}\r\nvoid F_99 ( void )\r\n{\r\nif ( V_7 == V_8 &&\r\nV_171 >= V_172 )\r\nF_63 ( & V_173 , 0 , 0 , 0 ) ;\r\nelse\r\nF_63 ( & V_174 , 0 , 0 , 0 ) ;\r\n}\r\nvoid F_100 ( struct V_152 * V_153 )\r\n{\r\nT_4 V_141 = F_95 ( V_153 -> V_165 ) ;\r\nint V_46 = F_86 () ;\r\nif ( F_101 ( & V_153 -> V_175 ) == 1 ) {\r\nF_102 ( F_77 ( V_153 ) , F_64 ( V_46 ) ) ;\r\ngoto V_176;\r\n}\r\nF_62 ( & V_177 ,\r\nV_141 , 0 , 0 ,\r\nF_77 ( V_153 ) ) ;\r\nV_176:\r\nF_94 ( V_141 , V_167 ) ;\r\nF_87 () ;\r\n}\r\nstatic void F_103 ( void * V_150 )\r\n{\r\nstruct V_178 * V_42 = V_150 ;\r\nF_104 ( V_42 -> V_141 , V_42 -> V_116 , V_42 -> V_179 ) ;\r\n}\r\nvoid F_105 ( struct V_152 * V_153 , unsigned long V_116 , unsigned long * V_179 )\r\n{\r\nT_4 V_141 = F_95 ( V_153 -> V_165 ) ;\r\nstruct V_178 V_150 ;\r\nint V_46 = F_86 () ;\r\nV_150 . V_141 = V_141 ;\r\nV_150 . V_116 = V_116 ;\r\nV_150 . V_179 = V_179 ;\r\nif ( V_153 == V_14 -> V_153 && F_101 ( & V_153 -> V_175 ) == 1 )\r\nF_102 ( F_77 ( V_153 ) , F_64 ( V_46 ) ) ;\r\nelse\r\nF_76 ( F_77 ( V_153 ) , F_103 ,\r\n& V_150 , 1 ) ;\r\nF_104 ( V_141 , V_116 , V_179 ) ;\r\nF_87 () ;\r\n}\r\nvoid F_106 ( struct V_152 * V_153 , unsigned long V_74 )\r\n{\r\nunsigned long V_165 = F_95 ( V_153 -> V_165 ) ;\r\nint V_46 = F_86 () ;\r\nif ( V_153 == V_14 -> V_153 && F_101 ( & V_153 -> V_175 ) == 1 )\r\nF_102 ( F_77 ( V_153 ) , F_64 ( V_46 ) ) ;\r\nelse\r\nF_62 ( & V_180 ,\r\nV_165 , V_74 , 0 ,\r\nF_77 ( V_153 ) ) ;\r\nF_107 ( V_165 , V_74 ) ;\r\nF_87 () ;\r\n}\r\nvoid F_108 ( unsigned long V_181 , unsigned long V_182 )\r\n{\r\nV_181 &= V_183 ;\r\nV_182 = F_109 ( V_182 ) ;\r\nif ( V_181 != V_182 ) {\r\nF_63 ( & V_184 ,\r\n0 , V_181 , V_182 ) ;\r\nF_110 ( V_181 , V_182 ) ;\r\n}\r\n}\r\nvoid F_111 ( void )\r\n{\r\nint V_97 = F_112 ( 1 , & V_185 ) ;\r\nif ( V_97 == 1 ) {\r\nint V_186 = F_113 () ;\r\n#ifdef F_114\r\nF_23 ( L_26 ,\r\nF_24 () ) ;\r\n#endif\r\nV_187 = 1 ;\r\nF_14 ( & V_188 ) ;\r\nF_63 ( & V_189 , 0 , 0 , 0 ) ;\r\nwhile ( F_101 ( & V_188 ) != V_186 )\r\nF_17 () ;\r\n#ifdef F_114\r\nF_23 ( L_27 ) ;\r\n#endif\r\n}\r\n}\r\nvoid F_115 ( void )\r\n{\r\nif ( F_116 ( & V_185 ) ) {\r\n#ifdef F_114\r\nF_23 ( L_28\r\nL_29 ,\r\nF_24 () ) ;\r\n#endif\r\nV_187 = 0 ;\r\nF_27 ( L_6 ) ;\r\nF_117 ( & V_188 ) ;\r\n}\r\n}\r\nvoid T_5 F_118 ( int V_147 , struct V_148 * V_149 )\r\n{\r\nF_68 ( 1 << V_147 ) ;\r\nF_20 () ;\r\n__asm__ __volatile__("flushw");\r\nF_119 ( 1 ) ;\r\nF_14 ( & V_188 ) ;\r\nF_27 ( L_6 ) ;\r\nwhile ( V_187 )\r\nF_17 () ;\r\nF_117 ( & V_188 ) ;\r\nF_119 ( 0 ) ;\r\nF_89 () ;\r\n}\r\nint F_120 ( unsigned int V_190 )\r\n{\r\nreturn - V_191 ;\r\n}\r\nvoid T_6 F_121 ( unsigned int V_192 )\r\n{\r\n}\r\nvoid F_122 ( void )\r\n{\r\n}\r\nvoid T_6 F_123 ( void )\r\n{\r\nif ( V_7 == V_157 )\r\nF_61 = F_50 ;\r\nelse if ( V_7 == V_161 || V_7 == V_162 )\r\nF_61 = F_52 ;\r\nelse\r\nF_61 = F_54 ;\r\n}\r\nvoid F_124 ( void )\r\n{\r\nunsigned int V_3 ;\r\nF_125 (i) {\r\nunsigned int V_193 ;\r\nF_126 ( & V_194 [ V_3 ] ) ;\r\nif ( F_5 ( V_3 ) . V_195 == 0 ) {\r\nF_127 ( V_3 , & V_194 [ V_3 ] ) ;\r\ncontinue;\r\n}\r\nF_125 (j) {\r\nif ( F_5 ( V_3 ) . V_195 ==\r\nF_5 ( V_193 ) . V_195 )\r\nF_127 ( V_193 , & V_194 [ V_3 ] ) ;\r\n}\r\n}\r\nF_125 (i) {\r\nunsigned int V_193 ;\r\nF_126 ( & F_128 ( V_196 , V_3 ) ) ;\r\nif ( F_5 ( V_3 ) . V_197 == - 1 ) {\r\nF_127 ( V_3 , & F_128 ( V_196 , V_3 ) ) ;\r\ncontinue;\r\n}\r\nF_125 (j) {\r\nif ( F_5 ( V_3 ) . V_197 ==\r\nF_5 ( V_193 ) . V_197 )\r\nF_127 ( V_193 , & F_128 ( V_196 , V_3 ) ) ;\r\n}\r\n}\r\n}\r\nint F_129 ( unsigned int V_46 , struct V_77 * V_198 )\r\n{\r\nint V_85 = F_41 ( V_46 , V_198 ) ;\r\nif ( ! V_85 ) {\r\nF_127 ( V_46 , & V_16 ) ;\r\nwhile ( ! F_60 ( V_46 ) )\r\nF_130 () ;\r\nif ( ! F_60 ( V_46 ) ) {\r\nV_85 = - V_92 ;\r\n} else {\r\nif ( V_7 != V_8 )\r\nF_32 ( V_46 ) ;\r\n}\r\n}\r\nreturn V_85 ;\r\n}\r\nvoid F_131 ( void )\r\n{\r\nint V_46 = F_24 () ;\r\nunsigned long V_96 ;\r\nF_132 () ;\r\nif ( V_7 == V_8 ) {\r\nstruct V_59 * V_60 = & V_69 [ V_46 ] ;\r\nF_133 ( V_199 ,\r\nV_60 -> V_200 , 0 ) ;\r\nF_133 ( V_201 ,\r\nV_60 -> V_202 , 0 ) ;\r\nF_133 ( V_203 ,\r\nV_60 -> V_204 , 0 ) ;\r\nF_133 ( V_205 ,\r\nV_60 -> V_206 , 0 ) ;\r\n}\r\nF_134 ( V_46 , & V_16 ) ;\r\nF_27 ( L_30 ) ;\r\nF_135 () ;\r\n__asm__ __volatile__(\r\n"rdpr %%pstate, %0\n\t"\r\n"wrpr %0, %1, %%pstate"\r\n: "=r" (pstate)\r\n: "i" (PSTATE_IE));\r\nwhile ( 1 )\r\nF_136 () ;\r\n}\r\nint F_137 ( void )\r\n{\r\nint V_46 = F_24 () ;\r\nT_7 * V_207 ;\r\nint V_3 ;\r\nF_59 (i, &cpu_core_map[cpu])\r\nF_134 ( V_46 , & V_194 [ V_3 ] ) ;\r\nF_126 ( & V_194 [ V_46 ] ) ;\r\nF_59 (i, &per_cpu(cpu_sibling_map, cpu))\r\nF_134 ( V_46 , & F_128 ( V_196 , V_3 ) ) ;\r\nF_126 ( & F_128 ( V_196 , V_46 ) ) ;\r\nV_207 = & F_5 ( V_46 ) ;\r\nV_207 -> V_195 = 0 ;\r\nV_207 -> V_197 = - 1 ;\r\nF_138 () ;\r\nF_139 () ;\r\nF_19 () ;\r\nF_140 ( 1 ) ;\r\nF_135 () ;\r\nF_18 ( V_46 , false ) ;\r\nF_141 () ;\r\nreturn 0 ;\r\n}\r\nvoid F_142 ( unsigned int V_46 )\r\n{\r\nint V_3 ;\r\nfor ( V_3 = 0 ; V_3 < 100 ; V_3 ++ ) {\r\nF_143 () ;\r\nif ( ! F_16 ( V_46 , & V_16 ) )\r\nbreak;\r\nF_144 ( 100 ) ;\r\n}\r\nif ( F_16 ( V_46 , & V_16 ) ) {\r\nF_23 ( V_67 L_31 , V_46 ) ;\r\n} else {\r\n#if F_43 ( V_86 )\r\nunsigned long V_63 ;\r\nint V_208 = 100 ;\r\ndo {\r\nV_63 = F_145 ( V_46 ) ;\r\nif ( V_63 == V_129 ) {\r\nF_146 ( V_46 , false ) ;\r\nbreak;\r\n}\r\n} while ( -- V_208 > 0 );\r\nif ( V_208 <= 0 ) {\r\nF_23 ( V_67 L_32 ,\r\nV_63 ) ;\r\n}\r\n#endif\r\n}\r\n}\r\nvoid T_6 F_147 ( unsigned int V_192 )\r\n{\r\nF_148 () ;\r\n}\r\nvoid F_149 ( int V_46 )\r\n{\r\nF_58 ( ( T_1 ) & V_209 , 0 , 0 ,\r\nF_64 ( V_46 ) ) ;\r\n}\r\nvoid T_5 F_150 ( int V_147 , struct V_148 * V_149 )\r\n{\r\nF_68 ( 1 << V_147 ) ;\r\nF_151 () ;\r\n}\r\nvoid F_152 ( void )\r\n{\r\n}\r\nstatic void * T_6 F_153 ( unsigned int V_46 , T_8 V_210 ,\r\nT_8 V_211 )\r\n{\r\nconst unsigned long V_212 = F_40 ( V_213 ) ;\r\n#ifdef F_154\r\nint V_214 = F_155 ( V_46 ) ;\r\nvoid * V_215 ;\r\nif ( ! F_156 ( V_214 ) || ! F_157 ( V_214 ) ) {\r\nV_215 = F_158 ( V_210 , V_211 , V_212 ) ;\r\nF_159 ( L_33 ,\r\nV_46 , V_214 ) ;\r\nF_160 ( L_34 ,\r\nV_46 , V_210 , F_40 ( V_215 ) ) ;\r\n} else {\r\nV_215 = F_161 ( F_157 ( V_214 ) ,\r\nV_210 , V_211 , V_212 ) ;\r\nF_160 ( L_35\r\nL_36 , V_46 , V_210 , V_214 , F_40 ( V_215 ) ) ;\r\n}\r\nreturn V_215 ;\r\n#else\r\nreturn F_158 ( V_210 , V_211 , V_212 ) ;\r\n#endif\r\n}\r\nstatic void T_6 F_162 ( void * V_215 , T_8 V_210 )\r\n{\r\nF_163 ( F_40 ( V_215 ) , V_210 ) ;\r\n}\r\nstatic int T_6 F_164 ( unsigned int V_216 , unsigned int V_217 )\r\n{\r\nif ( F_155 ( V_216 ) == F_155 ( V_217 ) )\r\nreturn V_218 ;\r\nelse\r\nreturn V_219 ;\r\n}\r\nstatic void T_6 F_165 ( unsigned long V_220 )\r\n{\r\nT_9 * V_155 = F_166 ( V_220 ) ;\r\nT_10 * V_221 ;\r\nT_11 * V_222 ;\r\nV_221 = F_167 ( V_155 , V_220 ) ;\r\nif ( F_168 ( * V_221 ) ) {\r\nT_11 * V_223 ;\r\nV_223 = F_158 ( V_224 , V_224 , V_224 ) ;\r\nF_169 ( & V_12 , V_221 , V_223 ) ;\r\n}\r\nV_222 = F_170 ( V_221 , V_220 ) ;\r\nif ( ! F_171 ( * V_222 ) ) {\r\nT_12 * V_223 ;\r\nV_223 = F_158 ( V_224 , V_224 , V_224 ) ;\r\nF_172 ( & V_12 , V_222 , V_223 ) ;\r\n}\r\n}\r\nvoid T_6 F_173 ( void )\r\n{\r\nunsigned long V_33 ;\r\nunsigned int V_46 ;\r\nint V_225 = - V_191 ;\r\nif ( V_226 != V_227 ) {\r\nV_225 = F_174 ( V_228 ,\r\nV_229 , 4 << 20 ,\r\nF_164 ,\r\nF_153 ,\r\nF_162 ) ;\r\nif ( V_225 )\r\nF_175 ( L_37\r\nL_38 ,\r\nV_230 [ V_226 ] , V_225 ) ;\r\n}\r\nif ( V_225 < 0 )\r\nV_225 = F_176 ( V_228 ,\r\nF_153 ,\r\nF_162 ,\r\nF_165 ) ;\r\nif ( V_225 < 0 )\r\nF_25 ( L_39 , V_225 ) ;\r\nV_33 = ( unsigned long ) V_231 - ( unsigned long ) V_232 ;\r\nF_177 (cpu)\r\nF_8 ( V_46 ) = V_33 + V_233 [ V_46 ] ;\r\nV_6 = F_8 ( F_24 () ) ;\r\nF_178 () ;\r\nif ( V_7 == V_8 )\r\nF_179 ( V_234 ) ;\r\n}
