// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="modulation,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu21dr-ffvd1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=7.774000,HLS_SYN_LAT=8,HLS_SYN_TPT=8,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=987,HLS_SYN_LUT=6999,HLS_VERSION=2018_3}" *)

module modulation (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sym_real_TREADY,
        sym_imag_TREADY,
        bit_in_TDATA,
        bit_in_TVALID,
        bit_in_TREADY,
        bit_in_TLAST,
        sym_real_TDATA,
        sym_real_TVALID,
        sym_real_TLAST,
        sym_imag_TDATA,
        sym_imag_TVALID,
        sym_imag_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   sym_real_TREADY;
input   sym_imag_TREADY;
input  [127:0] bit_in_TDATA;
input   bit_in_TVALID;
output   bit_in_TREADY;
input  [0:0] bit_in_TLAST;
output  [127:0] sym_real_TDATA;
output   sym_real_TVALID;
output  [0:0] sym_real_TLAST;
output  [127:0] sym_imag_TDATA;
output   sym_imag_TVALID;
output  [0:0] sym_imag_TLAST;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    sym_real_V_data_V_1_ack_in;
wire    sym_imag_V_data_V_1_ack_in;
reg    ap_block_state8_io;
reg    ap_block_pp0_stage7_11001;
reg   [127:0] bit_in_V_data_V_0_data_out;
wire    bit_in_V_data_V_0_vld_in;
wire    bit_in_V_data_V_0_vld_out;
wire    bit_in_V_data_V_0_ack_in;
reg    bit_in_V_data_V_0_ack_out;
reg   [127:0] bit_in_V_data_V_0_payload_A;
reg   [127:0] bit_in_V_data_V_0_payload_B;
reg    bit_in_V_data_V_0_sel_rd;
reg    bit_in_V_data_V_0_sel_wr;
wire    bit_in_V_data_V_0_sel;
wire    bit_in_V_data_V_0_load_A;
wire    bit_in_V_data_V_0_load_B;
reg   [1:0] bit_in_V_data_V_0_state;
wire    bit_in_V_data_V_0_state_cmp_full;
wire    bit_in_V_last_V_0_vld_in;
reg    bit_in_V_last_V_0_ack_out;
reg   [1:0] bit_in_V_last_V_0_state;
reg   [127:0] sym_real_V_data_V_1_data_in;
reg   [127:0] sym_real_V_data_V_1_data_out;
reg    sym_real_V_data_V_1_vld_in;
wire    sym_real_V_data_V_1_vld_out;
wire    sym_real_V_data_V_1_ack_out;
reg   [127:0] sym_real_V_data_V_1_payload_A;
reg   [127:0] sym_real_V_data_V_1_payload_B;
reg    sym_real_V_data_V_1_sel_rd;
reg    sym_real_V_data_V_1_sel_wr;
wire    sym_real_V_data_V_1_sel;
wire    sym_real_V_data_V_1_load_A;
wire    sym_real_V_data_V_1_load_B;
reg   [1:0] sym_real_V_data_V_1_state;
wire    sym_real_V_data_V_1_state_cmp_full;
reg   [0:0] sym_real_V_last_V_1_data_in;
reg   [0:0] sym_real_V_last_V_1_data_out;
reg    sym_real_V_last_V_1_vld_in;
wire    sym_real_V_last_V_1_vld_out;
wire    sym_real_V_last_V_1_ack_in;
wire    sym_real_V_last_V_1_ack_out;
reg   [0:0] sym_real_V_last_V_1_payload_A;
reg   [0:0] sym_real_V_last_V_1_payload_B;
reg    sym_real_V_last_V_1_sel_rd;
reg    sym_real_V_last_V_1_sel_wr;
wire    sym_real_V_last_V_1_sel;
wire    sym_real_V_last_V_1_load_A;
wire    sym_real_V_last_V_1_load_B;
reg   [1:0] sym_real_V_last_V_1_state;
wire    sym_real_V_last_V_1_state_cmp_full;
reg   [127:0] sym_imag_V_data_V_1_data_in;
reg   [127:0] sym_imag_V_data_V_1_data_out;
reg    sym_imag_V_data_V_1_vld_in;
wire    sym_imag_V_data_V_1_vld_out;
wire    sym_imag_V_data_V_1_ack_out;
reg   [127:0] sym_imag_V_data_V_1_payload_A;
reg   [127:0] sym_imag_V_data_V_1_payload_B;
reg    sym_imag_V_data_V_1_sel_rd;
reg    sym_imag_V_data_V_1_sel_wr;
wire    sym_imag_V_data_V_1_sel;
wire    sym_imag_V_data_V_1_load_A;
wire    sym_imag_V_data_V_1_load_B;
reg   [1:0] sym_imag_V_data_V_1_state;
wire    sym_imag_V_data_V_1_state_cmp_full;
reg   [0:0] sym_imag_V_last_V_1_data_in;
reg   [0:0] sym_imag_V_last_V_1_data_out;
reg    sym_imag_V_last_V_1_vld_in;
wire    sym_imag_V_last_V_1_vld_out;
wire    sym_imag_V_last_V_1_ack_in;
wire    sym_imag_V_last_V_1_ack_out;
reg   [0:0] sym_imag_V_last_V_1_payload_A;
reg   [0:0] sym_imag_V_last_V_1_payload_B;
reg    sym_imag_V_last_V_1_sel_rd;
reg    sym_imag_V_last_V_1_sel_wr;
wire    sym_imag_V_last_V_1_sel;
wire    sym_imag_V_last_V_1_load_A;
wire    sym_imag_V_last_V_1_load_B;
reg   [1:0] sym_imag_V_last_V_1_state;
wire    sym_imag_V_last_V_1_state_cmp_full;
reg   [31:0] axi_txn;
reg    bit_in_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    sym_real_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
reg    sym_imag_TDATA_blk_n;
reg   [1:0] p_Result_34_8_reg_5950;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state1_io;
reg    ap_block_state9_pp0_stage0_iter1;
reg    ap_block_state9_io;
reg    ap_block_pp0_stage0_11001;
reg   [1:0] p_Result_34_9_reg_5957;
reg   [1:0] p_Result_34_s_reg_5964;
reg   [1:0] p_Result_34_10_reg_5971;
reg   [1:0] p_Result_34_11_reg_5978;
reg   [1:0] p_Result_34_12_reg_5985;
reg   [1:0] p_Result_34_13_reg_5992;
reg   [1:0] p_Result_34_14_reg_5999;
reg   [1:0] p_Result_34_15_reg_6006;
reg   [1:0] p_Result_34_16_reg_6013;
reg   [1:0] p_Result_34_17_reg_6020;
reg   [1:0] p_Result_34_18_reg_6027;
reg   [1:0] p_Result_34_19_reg_6034;
reg   [1:0] p_Result_34_20_reg_6041;
reg   [1:0] p_Result_34_21_reg_6048;
reg   [1:0] p_Result_34_22_reg_6055;
reg   [1:0] p_Result_34_23_reg_6062;
reg   [1:0] p_Result_34_24_reg_6069;
reg   [1:0] p_Result_34_25_reg_6076;
reg   [1:0] p_Result_34_26_reg_6083;
reg   [1:0] p_Result_34_27_reg_6090;
reg   [1:0] p_Result_34_28_reg_6097;
reg   [1:0] p_Result_34_29_reg_6104;
reg   [1:0] p_Result_34_30_reg_6111;
reg   [1:0] p_Result_34_31_reg_6118;
reg   [1:0] p_Result_34_32_reg_6125;
reg   [1:0] p_Result_34_33_reg_6132;
reg   [1:0] p_Result_34_34_reg_6139;
reg   [1:0] p_Result_34_35_reg_6146;
reg   [1:0] p_Result_34_36_reg_6153;
reg   [1:0] p_Result_34_37_reg_6160;
reg   [1:0] p_Result_34_38_reg_6167;
reg   [1:0] p_Result_34_39_reg_6174;
reg   [1:0] p_Result_34_40_reg_6181;
reg   [1:0] p_Result_34_41_reg_6188;
reg   [1:0] p_Result_34_42_reg_6195;
reg   [1:0] p_Result_34_43_reg_6202;
reg   [1:0] p_Result_34_44_reg_6209;
reg   [1:0] p_Result_34_45_reg_6216;
reg   [1:0] p_Result_34_46_reg_6223;
reg   [1:0] p_Result_34_47_reg_6230;
reg   [1:0] p_Result_34_48_reg_6237;
reg   [1:0] p_Result_34_49_reg_6244;
reg   [1:0] p_Result_34_50_reg_6251;
reg   [1:0] p_Result_34_51_reg_6258;
reg   [1:0] p_Result_34_52_reg_6265;
reg   [1:0] p_Result_34_53_reg_6272;
reg   [1:0] p_Result_34_54_reg_6279;
reg   [1:0] p_Result_34_55_reg_6286;
reg   [1:0] p_Result_34_56_reg_6293;
reg   [1:0] p_Result_34_57_reg_6300;
reg   [1:0] p_Result_34_58_reg_6307;
reg   [1:0] p_Result_34_59_reg_6314;
reg   [1:0] p_Result_34_60_reg_6321;
reg   [1:0] p_Result_34_61_reg_6328;
reg   [1:0] p_Result_34_62_reg_6335;
wire  signed [127:0] tmp_data_V_fu_1570_p1;
wire  signed [127:0] tmp_data_V_1_fu_1595_p1;
wire   [0:0] tmp_last_V_fu_1604_p2;
wire   [0:0] tmp_last_V_1_fu_1620_p2;
reg   [0:0] tmp_last_V_1_reg_6358;
wire   [0:0] tmp_last_V_2_fu_1640_p2;
reg   [0:0] tmp_last_V_2_reg_6364;
wire   [31:0] tmp_22_1_op_fu_1646_p2;
reg   [31:0] tmp_22_1_op_reg_6371;
wire  signed [127:0] tmp_data_V_2_fu_2220_p1;
wire    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state2_io;
reg    ap_block_pp0_stage1_11001;
wire  signed [127:0] tmp_data_V_3_fu_2245_p1;
wire   [0:0] tmp_last_V_3_fu_2256_p2;
reg   [0:0] tmp_last_V_3_reg_6386;
wire   [0:0] tmp_last_V_4_fu_2276_p2;
reg   [0:0] tmp_last_V_4_reg_6392;
wire   [0:0] tmp_last_V_5_fu_2296_p2;
reg   [0:0] tmp_last_V_5_reg_6398;
wire   [0:0] tmp_last_V_6_fu_2316_p2;
reg   [0:0] tmp_last_V_6_reg_6404;
wire   [0:0] tmp_last_V_7_fu_2336_p2;
reg   [0:0] tmp_last_V_7_reg_6410;
wire  signed [127:0] tmp_data_V_4_fu_2930_p1;
wire    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage2_11001;
wire  signed [127:0] tmp_data_V_5_fu_2955_p1;
wire  signed [127:0] tmp_data_V_6_fu_3528_p1;
wire    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_state4_io;
reg    ap_block_pp0_stage3_11001;
wire  signed [127:0] tmp_data_V_7_fu_3553_p1;
wire  signed [127:0] tmp_data_V_9_fu_4126_p1;
wire    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_state5_io;
reg    ap_block_pp0_stage4_11001;
wire  signed [127:0] tmp_data_V_8_fu_4151_p1;
wire  signed [127:0] tmp_data_V_11_fu_4724_p1;
wire    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_state6_io;
reg    ap_block_pp0_stage5_11001;
wire  signed [127:0] tmp_data_V_10_fu_4749_p1;
wire  signed [127:0] tmp_data_V_13_fu_5322_p1;
wire    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_state7_io;
reg    ap_block_pp0_stage6_11001;
wire  signed [127:0] tmp_data_V_12_fu_5347_p1;
wire  signed [127:0] tmp_data_V_15_fu_5920_p1;
wire  signed [127:0] tmp_data_V_14_fu_5945_p1;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage7_subdone;
wire   [31:0] tmp_22_7_fu_2348_p3;
reg    ap_block_pp0_stage0_01001;
wire    ap_block_pp0_stage1_01001;
wire    ap_block_pp0_stage2_01001;
wire    ap_block_pp0_stage3_01001;
wire    ap_block_pp0_stage4_01001;
wire    ap_block_pp0_stage5_01001;
wire    ap_block_pp0_stage6_01001;
wire    ap_block_pp0_stage7_01001;
wire   [1:0] tmp_fu_344_p1;
wire   [0:0] tmp_2_fu_348_p2;
wire   [0:0] tmp_5_fu_354_p2;
wire   [0:0] sel_tmp1_fu_366_p2;
wire   [0:0] sel_tmp2_fu_372_p2;
wire   [0:0] tmp_s_fu_360_p2;
wire   [0:0] or_cond_fu_386_p2;
wire   [14:0] newSel_fu_378_p3;
wire   [14:0] newSel1_fu_392_p3;
wire   [14:0] newSel2_fu_400_p3;
wire   [1:0] p_Result_34_1_fu_420_p4;
wire   [0:0] tmp_2_1_fu_430_p2;
wire   [0:0] tmp_5_1_fu_436_p2;
wire   [0:0] sel_tmp9_fu_448_p2;
wire   [0:0] sel_tmp_fu_454_p2;
wire   [0:0] tmp_21_1_fu_442_p2;
wire   [0:0] or_cond1_fu_468_p2;
wire   [14:0] newSel3_fu_460_p3;
wire   [14:0] newSel4_fu_474_p3;
wire   [14:0] newSel5_fu_482_p3;
wire   [1:0] p_Result_34_2_fu_502_p4;
wire   [0:0] tmp_2_2_fu_512_p2;
wire   [0:0] tmp_5_2_fu_518_p2;
wire   [0:0] sel_tmp3_fu_530_p2;
wire   [0:0] sel_tmp4_fu_536_p2;
wire   [0:0] tmp_21_2_fu_524_p2;
wire   [0:0] or_cond2_fu_550_p2;
wire   [14:0] newSel6_fu_542_p3;
wire   [14:0] newSel7_fu_556_p3;
wire   [14:0] newSel8_fu_564_p3;
wire   [1:0] p_Result_34_3_fu_584_p4;
wire   [0:0] tmp_2_3_fu_594_p2;
wire   [0:0] tmp_5_3_fu_600_p2;
wire   [0:0] sel_tmp5_fu_612_p2;
wire   [0:0] sel_tmp6_fu_618_p2;
wire   [0:0] tmp_21_3_fu_606_p2;
wire   [0:0] or_cond3_fu_632_p2;
wire   [14:0] newSel9_fu_624_p3;
wire   [14:0] newSel10_fu_638_p3;
wire   [14:0] newSel11_fu_646_p3;
wire   [1:0] p_Result_34_4_fu_666_p4;
wire   [0:0] tmp_2_4_fu_676_p2;
wire   [0:0] tmp_5_4_fu_682_p2;
wire   [0:0] sel_tmp7_fu_694_p2;
wire   [0:0] sel_tmp8_fu_700_p2;
wire   [0:0] tmp_21_4_fu_688_p2;
wire   [0:0] or_cond4_fu_714_p2;
wire   [14:0] newSel12_fu_706_p3;
wire   [14:0] newSel13_fu_720_p3;
wire   [14:0] newSel14_fu_728_p3;
wire   [1:0] p_Result_34_5_fu_748_p4;
wire   [0:0] tmp_2_5_fu_758_p2;
wire   [0:0] tmp_5_5_fu_764_p2;
wire   [0:0] sel_tmp10_fu_776_p2;
wire   [0:0] sel_tmp11_fu_782_p2;
wire   [0:0] tmp_21_5_fu_770_p2;
wire   [0:0] or_cond5_fu_796_p2;
wire   [14:0] newSel15_fu_788_p3;
wire   [14:0] newSel16_fu_802_p3;
wire   [14:0] newSel17_fu_810_p3;
wire   [1:0] p_Result_34_6_fu_830_p4;
wire   [0:0] tmp_2_6_fu_840_p2;
wire   [0:0] tmp_5_6_fu_846_p2;
wire   [0:0] sel_tmp12_fu_858_p2;
wire   [0:0] sel_tmp13_fu_864_p2;
wire   [0:0] tmp_21_6_fu_852_p2;
wire   [0:0] or_cond6_fu_878_p2;
wire   [14:0] newSel18_fu_870_p3;
wire   [14:0] newSel19_fu_884_p3;
wire   [14:0] newSel20_fu_892_p3;
wire   [1:0] p_Result_34_7_fu_912_p4;
wire   [0:0] tmp_2_7_fu_922_p2;
wire   [0:0] tmp_5_7_fu_928_p2;
wire   [0:0] sel_tmp14_fu_940_p2;
wire   [0:0] sel_tmp15_fu_946_p2;
wire   [0:0] tmp_21_7_fu_934_p2;
wire   [0:0] or_cond7_fu_960_p2;
wire   [14:0] newSel21_fu_952_p3;
wire   [14:0] newSel22_fu_966_p3;
wire   [14:0] real_V_7_fu_982_p3;
wire   [15:0] real_V_6_cast_cast_fu_904_p3;
wire   [15:0] real_V_5_cast_cast_fu_822_p3;
wire   [15:0] real_V_4_cast_cast_fu_740_p3;
wire   [15:0] real_V_3_cast_cast_fu_658_p3;
wire   [15:0] real_V_2_cast_cast_fu_576_p3;
wire   [15:0] real_V_1_cast_cast_fu_494_p3;
wire   [15:0] real_V_cast_cast_fu_412_p3;
wire   [126:0] tmp_1_fu_1550_p9;
wire   [14:0] newSel23_fu_974_p3;
wire  signed [15:0] newSel550_cast_fu_900_p1;
wire  signed [15:0] newSel544_cast_fu_818_p1;
wire  signed [15:0] newSel538_cast_fu_736_p1;
wire  signed [15:0] newSel532_cast_fu_654_p1;
wire  signed [15:0] newSel526_cast_fu_572_p1;
wire  signed [15:0] newSel520_cast_fu_490_p1;
wire  signed [15:0] newSel514_cast_fu_408_p1;
wire   [126:0] tmp_3_fu_1575_p9;
wire   [31:0] p_axi_txn_load_fu_1612_p3;
wire   [31:0] tmp_22_op_fu_1626_p2;
wire   [31:0] tmp_22_1_fu_1632_p3;
wire   [0:0] tmp_2_8_fu_1652_p2;
wire   [0:0] tmp_5_8_fu_1657_p2;
wire   [0:0] sel_tmp16_fu_1667_p2;
wire   [0:0] sel_tmp17_fu_1673_p2;
wire   [0:0] tmp_21_8_fu_1662_p2;
wire   [0:0] or_cond8_fu_1687_p2;
wire   [14:0] newSel24_fu_1679_p3;
wire   [14:0] newSel25_fu_1693_p3;
wire   [14:0] newSel26_fu_1701_p3;
wire   [0:0] tmp_2_9_fu_1721_p2;
wire   [0:0] tmp_5_9_fu_1726_p2;
wire   [0:0] sel_tmp18_fu_1736_p2;
wire   [0:0] sel_tmp19_fu_1742_p2;
wire   [0:0] tmp_21_9_fu_1731_p2;
wire   [0:0] or_cond9_fu_1756_p2;
wire   [14:0] newSel27_fu_1748_p3;
wire   [14:0] newSel28_fu_1762_p3;
wire   [14:0] newSel29_fu_1770_p3;
wire   [0:0] tmp_2_s_fu_1790_p2;
wire   [0:0] tmp_5_s_fu_1795_p2;
wire   [0:0] sel_tmp20_fu_1805_p2;
wire   [0:0] sel_tmp21_fu_1811_p2;
wire   [0:0] tmp_21_s_fu_1800_p2;
wire   [0:0] or_cond10_fu_1825_p2;
wire   [14:0] newSel30_fu_1817_p3;
wire   [14:0] newSel31_fu_1831_p3;
wire   [14:0] newSel32_fu_1839_p3;
wire   [0:0] tmp_2_10_fu_1859_p2;
wire   [0:0] tmp_5_10_fu_1864_p2;
wire   [0:0] sel_tmp22_fu_1874_p2;
wire   [0:0] sel_tmp23_fu_1880_p2;
wire   [0:0] tmp_21_10_fu_1869_p2;
wire   [0:0] or_cond11_fu_1894_p2;
wire   [14:0] newSel33_fu_1886_p3;
wire   [14:0] newSel34_fu_1900_p3;
wire   [14:0] newSel35_fu_1908_p3;
wire   [0:0] tmp_2_11_fu_1928_p2;
wire   [0:0] tmp_5_11_fu_1933_p2;
wire   [0:0] sel_tmp24_fu_1943_p2;
wire   [0:0] sel_tmp25_fu_1949_p2;
wire   [0:0] tmp_21_11_fu_1938_p2;
wire   [0:0] or_cond12_fu_1963_p2;
wire   [14:0] newSel36_fu_1955_p3;
wire   [14:0] newSel37_fu_1969_p3;
wire   [14:0] newSel38_fu_1977_p3;
wire   [0:0] tmp_2_12_fu_1997_p2;
wire   [0:0] tmp_5_12_fu_2002_p2;
wire   [0:0] sel_tmp26_fu_2012_p2;
wire   [0:0] sel_tmp27_fu_2018_p2;
wire   [0:0] tmp_21_12_fu_2007_p2;
wire   [0:0] or_cond13_fu_2032_p2;
wire   [14:0] newSel39_fu_2024_p3;
wire   [14:0] newSel40_fu_2038_p3;
wire   [14:0] newSel41_fu_2046_p3;
wire   [0:0] tmp_2_13_fu_2066_p2;
wire   [0:0] tmp_5_13_fu_2071_p2;
wire   [0:0] sel_tmp28_fu_2081_p2;
wire   [0:0] sel_tmp29_fu_2087_p2;
wire   [0:0] tmp_21_13_fu_2076_p2;
wire   [0:0] or_cond14_fu_2101_p2;
wire   [14:0] newSel42_fu_2093_p3;
wire   [14:0] newSel43_fu_2107_p3;
wire   [14:0] newSel44_fu_2115_p3;
wire   [0:0] tmp_2_14_fu_2135_p2;
wire   [0:0] tmp_5_14_fu_2140_p2;
wire   [0:0] sel_tmp30_fu_2150_p2;
wire   [0:0] sel_tmp31_fu_2156_p2;
wire   [0:0] tmp_21_14_fu_2145_p2;
wire   [0:0] or_cond15_fu_2170_p2;
wire   [14:0] newSel45_fu_2162_p3;
wire   [14:0] newSel46_fu_2176_p3;
wire   [14:0] real_V_s_fu_2192_p3;
wire   [15:0] real_V_13_cast_cast_fu_2127_p3;
wire   [15:0] real_V_12_cast_cast_fu_2058_p3;
wire   [15:0] real_V_11_cast_cast_fu_1989_p3;
wire   [15:0] real_V_10_cast_cast_fu_1920_p3;
wire   [15:0] real_V_cast_cast_4_fu_1851_p3;
wire   [15:0] real_V_9_cast_cast_fu_1782_p3;
wire   [15:0] real_V_8_cast_cast_fu_1713_p3;
wire   [126:0] tmp_4_fu_2200_p9;
wire   [14:0] newSel47_fu_2184_p3;
wire  signed [15:0] newSel598_cast_fu_2123_p1;
wire  signed [15:0] newSel592_cast_fu_2054_p1;
wire  signed [15:0] newSel586_cast_fu_1985_p1;
wire  signed [15:0] newSel580_cast_fu_1916_p1;
wire  signed [15:0] newSel574_cast_fu_1847_p1;
wire  signed [15:0] newSel568_cast_fu_1778_p1;
wire  signed [15:0] newSel562_cast_fu_1709_p1;
wire   [126:0] tmp_6_fu_2225_p9;
wire   [31:0] tmp_22_2_fu_2250_p3;
wire   [31:0] tmp_22_2_op_fu_2262_p2;
wire   [31:0] tmp_22_3_fu_2268_p3;
wire   [31:0] tmp_22_3_op_fu_2282_p2;
wire   [31:0] tmp_22_4_fu_2288_p3;
wire   [31:0] tmp_22_4_op_fu_2302_p2;
wire   [31:0] tmp_22_5_fu_2308_p3;
wire   [31:0] tmp_22_5_op_fu_2322_p2;
wire   [31:0] tmp_22_6_fu_2328_p3;
wire   [31:0] tmp_22_6_op_fu_2342_p2;
wire   [0:0] tmp_2_15_fu_2362_p2;
wire   [0:0] tmp_5_15_fu_2367_p2;
wire   [0:0] sel_tmp32_fu_2377_p2;
wire   [0:0] sel_tmp33_fu_2383_p2;
wire   [0:0] tmp_21_15_fu_2372_p2;
wire   [0:0] or_cond16_fu_2397_p2;
wire   [14:0] newSel48_fu_2389_p3;
wire   [14:0] newSel49_fu_2403_p3;
wire   [14:0] newSel50_fu_2411_p3;
wire   [0:0] tmp_2_16_fu_2431_p2;
wire   [0:0] tmp_5_16_fu_2436_p2;
wire   [0:0] sel_tmp34_fu_2446_p2;
wire   [0:0] sel_tmp35_fu_2452_p2;
wire   [0:0] tmp_21_16_fu_2441_p2;
wire   [0:0] or_cond17_fu_2466_p2;
wire   [14:0] newSel51_fu_2458_p3;
wire   [14:0] newSel52_fu_2472_p3;
wire   [14:0] newSel53_fu_2480_p3;
wire   [0:0] tmp_2_17_fu_2500_p2;
wire   [0:0] tmp_5_17_fu_2505_p2;
wire   [0:0] sel_tmp36_fu_2515_p2;
wire   [0:0] sel_tmp37_fu_2521_p2;
wire   [0:0] tmp_21_17_fu_2510_p2;
wire   [0:0] or_cond18_fu_2535_p2;
wire   [14:0] newSel54_fu_2527_p3;
wire   [14:0] newSel55_fu_2541_p3;
wire   [14:0] newSel56_fu_2549_p3;
wire   [0:0] tmp_2_18_fu_2569_p2;
wire   [0:0] tmp_5_18_fu_2574_p2;
wire   [0:0] sel_tmp38_fu_2584_p2;
wire   [0:0] sel_tmp39_fu_2590_p2;
wire   [0:0] tmp_21_18_fu_2579_p2;
wire   [0:0] or_cond19_fu_2604_p2;
wire   [14:0] newSel57_fu_2596_p3;
wire   [14:0] newSel58_fu_2610_p3;
wire   [14:0] newSel59_fu_2618_p3;
wire   [0:0] tmp_2_19_fu_2638_p2;
wire   [0:0] tmp_5_19_fu_2643_p2;
wire   [0:0] sel_tmp40_fu_2653_p2;
wire   [0:0] sel_tmp41_fu_2659_p2;
wire   [0:0] tmp_21_19_fu_2648_p2;
wire   [0:0] or_cond20_fu_2673_p2;
wire   [14:0] newSel60_fu_2665_p3;
wire   [14:0] newSel61_fu_2679_p3;
wire   [14:0] newSel62_fu_2687_p3;
wire   [0:0] tmp_2_20_fu_2707_p2;
wire   [0:0] tmp_5_20_fu_2712_p2;
wire   [0:0] sel_tmp42_fu_2722_p2;
wire   [0:0] sel_tmp43_fu_2728_p2;
wire   [0:0] tmp_21_20_fu_2717_p2;
wire   [0:0] or_cond21_fu_2742_p2;
wire   [14:0] newSel63_fu_2734_p3;
wire   [14:0] newSel64_fu_2748_p3;
wire   [14:0] newSel65_fu_2756_p3;
wire   [0:0] tmp_2_21_fu_2776_p2;
wire   [0:0] tmp_5_21_fu_2781_p2;
wire   [0:0] sel_tmp44_fu_2791_p2;
wire   [0:0] sel_tmp45_fu_2797_p2;
wire   [0:0] tmp_21_21_fu_2786_p2;
wire   [0:0] or_cond22_fu_2811_p2;
wire   [14:0] newSel66_fu_2803_p3;
wire   [14:0] newSel67_fu_2817_p3;
wire   [14:0] newSel68_fu_2825_p3;
wire   [0:0] tmp_2_22_fu_2845_p2;
wire   [0:0] tmp_5_22_fu_2850_p2;
wire   [0:0] sel_tmp46_fu_2860_p2;
wire   [0:0] sel_tmp47_fu_2866_p2;
wire   [0:0] tmp_21_22_fu_2855_p2;
wire   [0:0] or_cond23_fu_2880_p2;
wire   [14:0] newSel69_fu_2872_p3;
wire   [14:0] newSel70_fu_2886_p3;
wire   [14:0] real_V_1_fu_2902_p3;
wire   [15:0] real_V_21_cast_cast_fu_2837_p3;
wire   [15:0] real_V_20_cast_cast_fu_2768_p3;
wire   [15:0] real_V_19_cast_cast_fu_2699_p3;
wire   [15:0] real_V_18_cast_cast_fu_2630_p3;
wire   [15:0] real_V_17_cast_cast_fu_2561_p3;
wire   [15:0] real_V_16_cast_cast_fu_2492_p3;
wire   [15:0] real_V_15_cast_cast_fu_2423_p3;
wire   [126:0] tmp_7_fu_2910_p9;
wire   [14:0] newSel71_fu_2894_p3;
wire  signed [15:0] newSel646_cast_fu_2833_p1;
wire  signed [15:0] newSel640_cast_fu_2764_p1;
wire  signed [15:0] newSel634_cast_fu_2695_p1;
wire  signed [15:0] newSel628_cast_fu_2626_p1;
wire  signed [15:0] newSel622_cast_fu_2557_p1;
wire  signed [15:0] newSel616_cast_fu_2488_p1;
wire  signed [15:0] newSel610_cast_fu_2419_p1;
wire   [126:0] tmp_8_fu_2935_p9;
wire   [0:0] tmp_2_23_fu_2960_p2;
wire   [0:0] tmp_5_23_fu_2965_p2;
wire   [0:0] sel_tmp48_fu_2975_p2;
wire   [0:0] sel_tmp49_fu_2981_p2;
wire   [0:0] tmp_21_23_fu_2970_p2;
wire   [0:0] or_cond24_fu_2995_p2;
wire   [14:0] newSel72_fu_2987_p3;
wire   [14:0] newSel73_fu_3001_p3;
wire   [14:0] newSel74_fu_3009_p3;
wire   [0:0] tmp_2_24_fu_3029_p2;
wire   [0:0] tmp_5_24_fu_3034_p2;
wire   [0:0] sel_tmp50_fu_3044_p2;
wire   [0:0] sel_tmp51_fu_3050_p2;
wire   [0:0] tmp_21_24_fu_3039_p2;
wire   [0:0] or_cond25_fu_3064_p2;
wire   [14:0] newSel75_fu_3056_p3;
wire   [14:0] newSel76_fu_3070_p3;
wire   [14:0] newSel77_fu_3078_p3;
wire   [0:0] tmp_2_25_fu_3098_p2;
wire   [0:0] tmp_5_25_fu_3103_p2;
wire   [0:0] sel_tmp52_fu_3113_p2;
wire   [0:0] sel_tmp53_fu_3119_p2;
wire   [0:0] tmp_21_25_fu_3108_p2;
wire   [0:0] or_cond26_fu_3133_p2;
wire   [14:0] newSel78_fu_3125_p3;
wire   [14:0] newSel79_fu_3139_p3;
wire   [14:0] newSel80_fu_3147_p3;
wire   [0:0] tmp_2_26_fu_3167_p2;
wire   [0:0] tmp_5_26_fu_3172_p2;
wire   [0:0] sel_tmp54_fu_3182_p2;
wire   [0:0] sel_tmp55_fu_3188_p2;
wire   [0:0] tmp_21_26_fu_3177_p2;
wire   [0:0] or_cond27_fu_3202_p2;
wire   [14:0] newSel81_fu_3194_p3;
wire   [14:0] newSel82_fu_3208_p3;
wire   [14:0] newSel83_fu_3216_p3;
wire   [0:0] tmp_2_27_fu_3236_p2;
wire   [0:0] tmp_5_27_fu_3241_p2;
wire   [0:0] sel_tmp56_fu_3251_p2;
wire   [0:0] sel_tmp57_fu_3257_p2;
wire   [0:0] tmp_21_27_fu_3246_p2;
wire   [0:0] or_cond28_fu_3271_p2;
wire   [14:0] newSel84_fu_3263_p3;
wire   [14:0] newSel85_fu_3277_p3;
wire   [14:0] newSel86_fu_3285_p3;
wire   [0:0] tmp_2_28_fu_3305_p2;
wire   [0:0] tmp_5_28_fu_3310_p2;
wire   [0:0] sel_tmp58_fu_3320_p2;
wire   [0:0] sel_tmp59_fu_3326_p2;
wire   [0:0] tmp_21_28_fu_3315_p2;
wire   [0:0] or_cond29_fu_3340_p2;
wire   [14:0] newSel87_fu_3332_p3;
wire   [14:0] newSel88_fu_3346_p3;
wire   [14:0] newSel89_fu_3354_p3;
wire   [0:0] tmp_2_29_fu_3374_p2;
wire   [0:0] tmp_5_29_fu_3379_p2;
wire   [0:0] sel_tmp60_fu_3389_p2;
wire   [0:0] sel_tmp61_fu_3395_p2;
wire   [0:0] tmp_21_29_fu_3384_p2;
wire   [0:0] or_cond30_fu_3409_p2;
wire   [14:0] newSel90_fu_3401_p3;
wire   [14:0] newSel91_fu_3415_p3;
wire   [14:0] newSel92_fu_3423_p3;
wire   [0:0] tmp_2_30_fu_3443_p2;
wire   [0:0] tmp_5_30_fu_3448_p2;
wire   [0:0] sel_tmp62_fu_3458_p2;
wire   [0:0] sel_tmp63_fu_3464_p2;
wire   [0:0] tmp_21_30_fu_3453_p2;
wire   [0:0] or_cond31_fu_3478_p2;
wire   [14:0] newSel93_fu_3470_p3;
wire   [14:0] newSel94_fu_3484_p3;
wire   [14:0] real_V_2_fu_3500_p3;
wire   [15:0] real_V_29_cast_cast_fu_3435_p3;
wire   [15:0] real_V_28_cast_cast_fu_3366_p3;
wire   [15:0] real_V_27_cast_cast_fu_3297_p3;
wire   [15:0] real_V_26_cast_cast_fu_3228_p3;
wire   [15:0] real_V_25_cast_cast_fu_3159_p3;
wire   [15:0] real_V_24_cast_cast_fu_3090_p3;
wire   [15:0] real_V_23_cast_cast_fu_3021_p3;
wire   [126:0] tmp_9_fu_3508_p9;
wire   [14:0] newSel95_fu_3492_p3;
wire  signed [15:0] newSel694_cast_fu_3431_p1;
wire  signed [15:0] newSel688_cast_fu_3362_p1;
wire  signed [15:0] newSel682_cast_fu_3293_p1;
wire  signed [15:0] newSel676_cast_fu_3224_p1;
wire  signed [15:0] newSel670_cast_fu_3155_p1;
wire  signed [15:0] newSel664_cast_fu_3086_p1;
wire  signed [15:0] newSel658_cast_fu_3017_p1;
wire   [126:0] tmp_10_fu_3533_p9;
wire   [0:0] tmp_2_31_fu_3558_p2;
wire   [0:0] tmp_5_31_fu_3563_p2;
wire   [0:0] sel_tmp64_fu_3573_p2;
wire   [0:0] sel_tmp65_fu_3579_p2;
wire   [0:0] tmp_21_31_fu_3568_p2;
wire   [0:0] or_cond32_fu_3593_p2;
wire   [14:0] newSel96_fu_3585_p3;
wire   [14:0] newSel97_fu_3599_p3;
wire   [14:0] newSel98_fu_3607_p3;
wire   [0:0] tmp_2_32_fu_3627_p2;
wire   [0:0] tmp_5_32_fu_3632_p2;
wire   [0:0] sel_tmp66_fu_3642_p2;
wire   [0:0] sel_tmp67_fu_3648_p2;
wire   [0:0] tmp_21_32_fu_3637_p2;
wire   [0:0] or_cond33_fu_3662_p2;
wire   [14:0] newSel99_fu_3654_p3;
wire   [14:0] newSel100_fu_3668_p3;
wire   [14:0] newSel101_fu_3676_p3;
wire   [0:0] tmp_2_33_fu_3696_p2;
wire   [0:0] tmp_5_33_fu_3701_p2;
wire   [0:0] sel_tmp68_fu_3711_p2;
wire   [0:0] sel_tmp69_fu_3717_p2;
wire   [0:0] tmp_21_33_fu_3706_p2;
wire   [0:0] or_cond34_fu_3731_p2;
wire   [14:0] newSel102_fu_3723_p3;
wire   [14:0] newSel103_fu_3737_p3;
wire   [14:0] newSel104_fu_3745_p3;
wire   [0:0] tmp_2_34_fu_3765_p2;
wire   [0:0] tmp_5_34_fu_3770_p2;
wire   [0:0] sel_tmp70_fu_3780_p2;
wire   [0:0] sel_tmp71_fu_3786_p2;
wire   [0:0] tmp_21_34_fu_3775_p2;
wire   [0:0] or_cond35_fu_3800_p2;
wire   [14:0] newSel105_fu_3792_p3;
wire   [14:0] newSel106_fu_3806_p3;
wire   [14:0] newSel107_fu_3814_p3;
wire   [0:0] tmp_2_35_fu_3834_p2;
wire   [0:0] tmp_5_35_fu_3839_p2;
wire   [0:0] sel_tmp72_fu_3849_p2;
wire   [0:0] sel_tmp73_fu_3855_p2;
wire   [0:0] tmp_21_35_fu_3844_p2;
wire   [0:0] or_cond36_fu_3869_p2;
wire   [14:0] newSel108_fu_3861_p3;
wire   [14:0] newSel109_fu_3875_p3;
wire   [14:0] newSel110_fu_3883_p3;
wire   [0:0] tmp_2_36_fu_3903_p2;
wire   [0:0] tmp_5_36_fu_3908_p2;
wire   [0:0] sel_tmp74_fu_3918_p2;
wire   [0:0] sel_tmp75_fu_3924_p2;
wire   [0:0] tmp_21_36_fu_3913_p2;
wire   [0:0] or_cond37_fu_3938_p2;
wire   [14:0] newSel111_fu_3930_p3;
wire   [14:0] newSel112_fu_3944_p3;
wire   [14:0] newSel113_fu_3952_p3;
wire   [0:0] tmp_2_37_fu_3972_p2;
wire   [0:0] tmp_5_37_fu_3977_p2;
wire   [0:0] sel_tmp76_fu_3987_p2;
wire   [0:0] sel_tmp77_fu_3993_p2;
wire   [0:0] tmp_21_37_fu_3982_p2;
wire   [0:0] or_cond38_fu_4007_p2;
wire   [14:0] newSel114_fu_3999_p3;
wire   [14:0] newSel115_fu_4013_p3;
wire   [14:0] newSel116_fu_4021_p3;
wire   [0:0] tmp_2_38_fu_4041_p2;
wire   [0:0] tmp_5_38_fu_4046_p2;
wire   [0:0] sel_tmp78_fu_4056_p2;
wire   [0:0] sel_tmp79_fu_4062_p2;
wire   [0:0] tmp_21_38_fu_4051_p2;
wire   [0:0] or_cond39_fu_4076_p2;
wire   [14:0] newSel117_fu_4068_p3;
wire   [14:0] newSel118_fu_4082_p3;
wire   [14:0] real_V_3_fu_4098_p3;
wire   [15:0] real_V_37_cast_cast_fu_4033_p3;
wire   [15:0] real_V_36_cast_cast_fu_3964_p3;
wire   [15:0] real_V_35_cast_cast_fu_3895_p3;
wire   [15:0] real_V_34_cast_cast_fu_3826_p3;
wire   [15:0] real_V_33_cast_cast_fu_3757_p3;
wire   [15:0] real_V_32_cast_cast_fu_3688_p3;
wire   [15:0] real_V_31_cast_cast_fu_3619_p3;
wire   [126:0] tmp_11_fu_4106_p9;
wire   [14:0] newSel119_fu_4090_p3;
wire  signed [15:0] newSel742_cast_fu_4029_p1;
wire  signed [15:0] newSel736_cast_fu_3960_p1;
wire  signed [15:0] newSel730_cast_fu_3891_p1;
wire  signed [15:0] newSel724_cast_fu_3822_p1;
wire  signed [15:0] newSel718_cast_fu_3753_p1;
wire  signed [15:0] newSel712_cast_fu_3684_p1;
wire  signed [15:0] newSel706_cast_fu_3615_p1;
wire   [126:0] tmp_12_fu_4131_p9;
wire   [0:0] tmp_2_39_fu_4156_p2;
wire   [0:0] tmp_5_39_fu_4161_p2;
wire   [0:0] sel_tmp80_fu_4171_p2;
wire   [0:0] sel_tmp81_fu_4177_p2;
wire   [0:0] tmp_21_39_fu_4166_p2;
wire   [0:0] or_cond40_fu_4191_p2;
wire   [14:0] newSel120_fu_4183_p3;
wire   [14:0] newSel121_fu_4197_p3;
wire   [14:0] newSel122_fu_4205_p3;
wire   [0:0] tmp_2_40_fu_4225_p2;
wire   [0:0] tmp_5_40_fu_4230_p2;
wire   [0:0] sel_tmp82_fu_4240_p2;
wire   [0:0] sel_tmp83_fu_4246_p2;
wire   [0:0] tmp_21_40_fu_4235_p2;
wire   [0:0] or_cond41_fu_4260_p2;
wire   [14:0] newSel123_fu_4252_p3;
wire   [14:0] newSel124_fu_4266_p3;
wire   [14:0] newSel125_fu_4274_p3;
wire   [0:0] tmp_2_41_fu_4294_p2;
wire   [0:0] tmp_5_41_fu_4299_p2;
wire   [0:0] sel_tmp84_fu_4309_p2;
wire   [0:0] sel_tmp85_fu_4315_p2;
wire   [0:0] tmp_21_41_fu_4304_p2;
wire   [0:0] or_cond42_fu_4329_p2;
wire   [14:0] newSel126_fu_4321_p3;
wire   [14:0] newSel127_fu_4335_p3;
wire   [14:0] newSel128_fu_4343_p3;
wire   [0:0] tmp_2_42_fu_4363_p2;
wire   [0:0] tmp_5_42_fu_4368_p2;
wire   [0:0] sel_tmp86_fu_4378_p2;
wire   [0:0] sel_tmp87_fu_4384_p2;
wire   [0:0] tmp_21_42_fu_4373_p2;
wire   [0:0] or_cond43_fu_4398_p2;
wire   [14:0] newSel129_fu_4390_p3;
wire   [14:0] newSel130_fu_4404_p3;
wire   [14:0] newSel131_fu_4412_p3;
wire   [0:0] tmp_2_43_fu_4432_p2;
wire   [0:0] tmp_5_43_fu_4437_p2;
wire   [0:0] sel_tmp88_fu_4447_p2;
wire   [0:0] sel_tmp89_fu_4453_p2;
wire   [0:0] tmp_21_43_fu_4442_p2;
wire   [0:0] or_cond44_fu_4467_p2;
wire   [14:0] newSel132_fu_4459_p3;
wire   [14:0] newSel133_fu_4473_p3;
wire   [14:0] newSel134_fu_4481_p3;
wire   [0:0] tmp_2_44_fu_4501_p2;
wire   [0:0] tmp_5_44_fu_4506_p2;
wire   [0:0] sel_tmp90_fu_4516_p2;
wire   [0:0] sel_tmp91_fu_4522_p2;
wire   [0:0] tmp_21_44_fu_4511_p2;
wire   [0:0] or_cond45_fu_4536_p2;
wire   [14:0] newSel135_fu_4528_p3;
wire   [14:0] newSel136_fu_4542_p3;
wire   [14:0] newSel137_fu_4550_p3;
wire   [0:0] tmp_2_45_fu_4570_p2;
wire   [0:0] tmp_5_45_fu_4575_p2;
wire   [0:0] sel_tmp92_fu_4585_p2;
wire   [0:0] sel_tmp93_fu_4591_p2;
wire   [0:0] tmp_21_45_fu_4580_p2;
wire   [0:0] or_cond46_fu_4605_p2;
wire   [14:0] newSel138_fu_4597_p3;
wire   [14:0] newSel139_fu_4611_p3;
wire   [14:0] newSel140_fu_4619_p3;
wire   [0:0] tmp_2_46_fu_4639_p2;
wire   [0:0] tmp_5_46_fu_4644_p2;
wire   [0:0] sel_tmp94_fu_4654_p2;
wire   [0:0] sel_tmp95_fu_4660_p2;
wire   [0:0] tmp_21_46_fu_4649_p2;
wire   [0:0] or_cond47_fu_4674_p2;
wire   [14:0] newSel141_fu_4666_p3;
wire   [14:0] newSel142_fu_4680_p3;
wire   [14:0] real_V_4_fu_4696_p3;
wire   [15:0] real_V_45_cast_cast_fu_4631_p3;
wire   [15:0] real_V_44_cast_cast_fu_4562_p3;
wire   [15:0] real_V_43_cast_cast_fu_4493_p3;
wire   [15:0] real_V_42_cast_cast_fu_4424_p3;
wire   [15:0] real_V_41_cast_cast_fu_4355_p3;
wire   [15:0] real_V_40_cast_cast_fu_4286_p3;
wire   [15:0] real_V_39_cast_cast_fu_4217_p3;
wire   [126:0] tmp_13_fu_4704_p9;
wire   [14:0] newSel143_fu_4688_p3;
wire  signed [15:0] newSel790_cast_fu_4627_p1;
wire  signed [15:0] newSel784_cast_fu_4558_p1;
wire  signed [15:0] newSel778_cast_fu_4489_p1;
wire  signed [15:0] newSel772_cast_fu_4420_p1;
wire  signed [15:0] newSel766_cast_fu_4351_p1;
wire  signed [15:0] newSel760_cast_fu_4282_p1;
wire  signed [15:0] newSel754_cast_fu_4213_p1;
wire   [126:0] tmp_14_fu_4729_p9;
wire   [0:0] tmp_2_47_fu_4754_p2;
wire   [0:0] tmp_5_47_fu_4759_p2;
wire   [0:0] sel_tmp96_fu_4769_p2;
wire   [0:0] sel_tmp97_fu_4775_p2;
wire   [0:0] tmp_21_47_fu_4764_p2;
wire   [0:0] or_cond48_fu_4789_p2;
wire   [14:0] newSel144_fu_4781_p3;
wire   [14:0] newSel145_fu_4795_p3;
wire   [14:0] newSel146_fu_4803_p3;
wire   [0:0] tmp_2_48_fu_4823_p2;
wire   [0:0] tmp_5_48_fu_4828_p2;
wire   [0:0] sel_tmp98_fu_4838_p2;
wire   [0:0] sel_tmp99_fu_4844_p2;
wire   [0:0] tmp_21_48_fu_4833_p2;
wire   [0:0] or_cond49_fu_4858_p2;
wire   [14:0] newSel147_fu_4850_p3;
wire   [14:0] newSel148_fu_4864_p3;
wire   [14:0] newSel149_fu_4872_p3;
wire   [0:0] tmp_2_49_fu_4892_p2;
wire   [0:0] tmp_5_49_fu_4897_p2;
wire   [0:0] sel_tmp100_fu_4907_p2;
wire   [0:0] sel_tmp101_fu_4913_p2;
wire   [0:0] tmp_21_49_fu_4902_p2;
wire   [0:0] or_cond50_fu_4927_p2;
wire   [14:0] newSel150_fu_4919_p3;
wire   [14:0] newSel151_fu_4933_p3;
wire   [14:0] newSel152_fu_4941_p3;
wire   [0:0] tmp_2_50_fu_4961_p2;
wire   [0:0] tmp_5_50_fu_4966_p2;
wire   [0:0] sel_tmp102_fu_4976_p2;
wire   [0:0] sel_tmp103_fu_4982_p2;
wire   [0:0] tmp_21_50_fu_4971_p2;
wire   [0:0] or_cond51_fu_4996_p2;
wire   [14:0] newSel153_fu_4988_p3;
wire   [14:0] newSel154_fu_5002_p3;
wire   [14:0] newSel155_fu_5010_p3;
wire   [0:0] tmp_2_51_fu_5030_p2;
wire   [0:0] tmp_5_51_fu_5035_p2;
wire   [0:0] sel_tmp104_fu_5045_p2;
wire   [0:0] sel_tmp105_fu_5051_p2;
wire   [0:0] tmp_21_51_fu_5040_p2;
wire   [0:0] or_cond52_fu_5065_p2;
wire   [14:0] newSel156_fu_5057_p3;
wire   [14:0] newSel157_fu_5071_p3;
wire   [14:0] newSel158_fu_5079_p3;
wire   [0:0] tmp_2_52_fu_5099_p2;
wire   [0:0] tmp_5_52_fu_5104_p2;
wire   [0:0] sel_tmp106_fu_5114_p2;
wire   [0:0] sel_tmp107_fu_5120_p2;
wire   [0:0] tmp_21_52_fu_5109_p2;
wire   [0:0] or_cond53_fu_5134_p2;
wire   [14:0] newSel159_fu_5126_p3;
wire   [14:0] newSel160_fu_5140_p3;
wire   [14:0] newSel161_fu_5148_p3;
wire   [0:0] tmp_2_53_fu_5168_p2;
wire   [0:0] tmp_5_53_fu_5173_p2;
wire   [0:0] sel_tmp108_fu_5183_p2;
wire   [0:0] sel_tmp109_fu_5189_p2;
wire   [0:0] tmp_21_53_fu_5178_p2;
wire   [0:0] or_cond54_fu_5203_p2;
wire   [14:0] newSel162_fu_5195_p3;
wire   [14:0] newSel163_fu_5209_p3;
wire   [14:0] newSel164_fu_5217_p3;
wire   [0:0] tmp_2_54_fu_5237_p2;
wire   [0:0] tmp_5_54_fu_5242_p2;
wire   [0:0] sel_tmp110_fu_5252_p2;
wire   [0:0] sel_tmp111_fu_5258_p2;
wire   [0:0] tmp_21_54_fu_5247_p2;
wire   [0:0] or_cond55_fu_5272_p2;
wire   [14:0] newSel165_fu_5264_p3;
wire   [14:0] newSel166_fu_5278_p3;
wire   [14:0] real_V_5_fu_5294_p3;
wire   [15:0] real_V_53_cast_cast_fu_5229_p3;
wire   [15:0] real_V_52_cast_cast_fu_5160_p3;
wire   [15:0] real_V_51_cast_cast_fu_5091_p3;
wire   [15:0] real_V_50_cast_cast_fu_5022_p3;
wire   [15:0] real_V_49_cast_cast_fu_4953_p3;
wire   [15:0] real_V_48_cast_cast_fu_4884_p3;
wire   [15:0] real_V_47_cast_cast_fu_4815_p3;
wire   [126:0] tmp_15_fu_5302_p9;
wire   [14:0] newSel167_fu_5286_p3;
wire  signed [15:0] newSel838_cast_fu_5225_p1;
wire  signed [15:0] newSel832_cast_fu_5156_p1;
wire  signed [15:0] newSel826_cast_fu_5087_p1;
wire  signed [15:0] newSel820_cast_fu_5018_p1;
wire  signed [15:0] newSel814_cast_fu_4949_p1;
wire  signed [15:0] newSel808_cast_fu_4880_p1;
wire  signed [15:0] newSel802_cast_fu_4811_p1;
wire   [126:0] tmp_16_fu_5327_p9;
wire   [0:0] tmp_2_55_fu_5352_p2;
wire   [0:0] tmp_5_55_fu_5357_p2;
wire   [0:0] sel_tmp112_fu_5367_p2;
wire   [0:0] sel_tmp113_fu_5373_p2;
wire   [0:0] tmp_21_55_fu_5362_p2;
wire   [0:0] or_cond56_fu_5387_p2;
wire   [14:0] newSel168_fu_5379_p3;
wire   [14:0] newSel169_fu_5393_p3;
wire   [14:0] newSel170_fu_5401_p3;
wire   [0:0] tmp_2_56_fu_5421_p2;
wire   [0:0] tmp_5_56_fu_5426_p2;
wire   [0:0] sel_tmp114_fu_5436_p2;
wire   [0:0] sel_tmp115_fu_5442_p2;
wire   [0:0] tmp_21_56_fu_5431_p2;
wire   [0:0] or_cond57_fu_5456_p2;
wire   [14:0] newSel171_fu_5448_p3;
wire   [14:0] newSel172_fu_5462_p3;
wire   [14:0] newSel173_fu_5470_p3;
wire   [0:0] tmp_2_57_fu_5490_p2;
wire   [0:0] tmp_5_57_fu_5495_p2;
wire   [0:0] sel_tmp116_fu_5505_p2;
wire   [0:0] sel_tmp117_fu_5511_p2;
wire   [0:0] tmp_21_57_fu_5500_p2;
wire   [0:0] or_cond58_fu_5525_p2;
wire   [14:0] newSel174_fu_5517_p3;
wire   [14:0] newSel175_fu_5531_p3;
wire   [14:0] newSel176_fu_5539_p3;
wire   [0:0] tmp_2_58_fu_5559_p2;
wire   [0:0] tmp_5_58_fu_5564_p2;
wire   [0:0] sel_tmp118_fu_5574_p2;
wire   [0:0] sel_tmp119_fu_5580_p2;
wire   [0:0] tmp_21_58_fu_5569_p2;
wire   [0:0] or_cond59_fu_5594_p2;
wire   [14:0] newSel177_fu_5586_p3;
wire   [14:0] newSel178_fu_5600_p3;
wire   [14:0] newSel179_fu_5608_p3;
wire   [0:0] tmp_2_59_fu_5628_p2;
wire   [0:0] tmp_5_59_fu_5633_p2;
wire   [0:0] sel_tmp120_fu_5643_p2;
wire   [0:0] sel_tmp121_fu_5649_p2;
wire   [0:0] tmp_21_59_fu_5638_p2;
wire   [0:0] or_cond60_fu_5663_p2;
wire   [14:0] newSel180_fu_5655_p3;
wire   [14:0] newSel181_fu_5669_p3;
wire   [14:0] newSel182_fu_5677_p3;
wire   [0:0] tmp_2_60_fu_5697_p2;
wire   [0:0] tmp_5_60_fu_5702_p2;
wire   [0:0] sel_tmp122_fu_5712_p2;
wire   [0:0] sel_tmp123_fu_5718_p2;
wire   [0:0] tmp_21_60_fu_5707_p2;
wire   [0:0] or_cond61_fu_5732_p2;
wire   [14:0] newSel183_fu_5724_p3;
wire   [14:0] newSel184_fu_5738_p3;
wire   [14:0] newSel185_fu_5746_p3;
wire   [0:0] tmp_2_61_fu_5766_p2;
wire   [0:0] tmp_5_61_fu_5771_p2;
wire   [0:0] sel_tmp124_fu_5781_p2;
wire   [0:0] sel_tmp125_fu_5787_p2;
wire   [0:0] tmp_21_61_fu_5776_p2;
wire   [0:0] or_cond62_fu_5801_p2;
wire   [14:0] newSel186_fu_5793_p3;
wire   [14:0] newSel187_fu_5807_p3;
wire   [14:0] newSel188_fu_5815_p3;
wire   [0:0] tmp_2_62_fu_5835_p2;
wire   [0:0] tmp_5_62_fu_5840_p2;
wire   [0:0] sel_tmp126_fu_5850_p2;
wire   [0:0] sel_tmp127_fu_5856_p2;
wire   [0:0] tmp_21_62_fu_5845_p2;
wire   [0:0] or_cond63_fu_5870_p2;
wire   [14:0] newSel189_fu_5862_p3;
wire   [14:0] newSel190_fu_5876_p3;
wire   [14:0] real_V_6_fu_5892_p3;
wire   [15:0] real_V_61_cast_cast_fu_5827_p3;
wire   [15:0] real_V_60_cast_cast_fu_5758_p3;
wire   [15:0] real_V_59_cast_cast_fu_5689_p3;
wire   [15:0] real_V_58_cast_cast_fu_5620_p3;
wire   [15:0] real_V_57_cast_cast_fu_5551_p3;
wire   [15:0] real_V_56_cast_cast_fu_5482_p3;
wire   [15:0] real_V_55_cast_cast_fu_5413_p3;
wire   [126:0] tmp_17_fu_5900_p9;
wire   [14:0] newSel191_fu_5884_p3;
wire  signed [15:0] newSel886_cast_fu_5823_p1;
wire  signed [15:0] newSel880_cast_fu_5754_p1;
wire  signed [15:0] newSel874_cast_fu_5685_p1;
wire  signed [15:0] newSel868_cast_fu_5616_p1;
wire  signed [15:0] newSel862_cast_fu_5547_p1;
wire  signed [15:0] newSel856_cast_fu_5478_p1;
wire  signed [15:0] newSel850_cast_fu_5409_p1;
wire   [126:0] tmp_18_fu_5925_p9;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 bit_in_V_data_V_0_sel_rd = 1'b0;
#0 bit_in_V_data_V_0_sel_wr = 1'b0;
#0 bit_in_V_data_V_0_state = 2'd0;
#0 bit_in_V_last_V_0_state = 2'd0;
#0 sym_real_V_data_V_1_sel_rd = 1'b0;
#0 sym_real_V_data_V_1_sel_wr = 1'b0;
#0 sym_real_V_data_V_1_state = 2'd0;
#0 sym_real_V_last_V_1_sel_rd = 1'b0;
#0 sym_real_V_last_V_1_sel_wr = 1'b0;
#0 sym_real_V_last_V_1_state = 2'd0;
#0 sym_imag_V_data_V_1_sel_rd = 1'b0;
#0 sym_imag_V_data_V_1_sel_wr = 1'b0;
#0 sym_imag_V_data_V_1_state = 2'd0;
#0 sym_imag_V_last_V_1_sel_rd = 1'b0;
#0 sym_imag_V_last_V_1_sel_wr = 1'b0;
#0 sym_imag_V_last_V_1_state = 2'd0;
#0 axi_txn = 32'd1;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        bit_in_V_data_V_0_sel_rd <= 1'b0;
    end else begin
        if (((bit_in_V_data_V_0_ack_out == 1'b1) & (bit_in_V_data_V_0_vld_out == 1'b1))) begin
            bit_in_V_data_V_0_sel_rd <= ~bit_in_V_data_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        bit_in_V_data_V_0_sel_wr <= 1'b0;
    end else begin
        if (((bit_in_V_data_V_0_ack_in == 1'b1) & (bit_in_V_data_V_0_vld_in == 1'b1))) begin
            bit_in_V_data_V_0_sel_wr <= ~bit_in_V_data_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        bit_in_V_data_V_0_state <= 2'd0;
    end else begin
        if ((((bit_in_V_data_V_0_state == 2'd2) & (bit_in_V_data_V_0_vld_in == 1'b0)) | ((bit_in_V_data_V_0_state == 2'd3) & (bit_in_V_data_V_0_vld_in == 1'b0) & (bit_in_V_data_V_0_ack_out == 1'b1)))) begin
            bit_in_V_data_V_0_state <= 2'd2;
        end else if ((((bit_in_V_data_V_0_state == 2'd1) & (bit_in_V_data_V_0_ack_out == 1'b0)) | ((bit_in_V_data_V_0_state == 2'd3) & (bit_in_V_data_V_0_ack_out == 1'b0) & (bit_in_V_data_V_0_vld_in == 1'b1)))) begin
            bit_in_V_data_V_0_state <= 2'd1;
        end else if (((~((bit_in_V_data_V_0_vld_in == 1'b0) & (bit_in_V_data_V_0_ack_out == 1'b1)) & ~((bit_in_V_data_V_0_ack_out == 1'b0) & (bit_in_V_data_V_0_vld_in == 1'b1)) & (bit_in_V_data_V_0_state == 2'd3)) | ((bit_in_V_data_V_0_state == 2'd1) & (bit_in_V_data_V_0_ack_out == 1'b1)) | ((bit_in_V_data_V_0_state == 2'd2) & (bit_in_V_data_V_0_vld_in == 1'b1)))) begin
            bit_in_V_data_V_0_state <= 2'd3;
        end else begin
            bit_in_V_data_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        bit_in_V_last_V_0_state <= 2'd0;
    end else begin
        if ((((bit_in_V_last_V_0_state == 2'd2) & (bit_in_V_last_V_0_vld_in == 1'b0)) | ((bit_in_V_last_V_0_state == 2'd3) & (bit_in_V_last_V_0_vld_in == 1'b0) & (bit_in_V_last_V_0_ack_out == 1'b1)))) begin
            bit_in_V_last_V_0_state <= 2'd2;
        end else if ((((bit_in_V_last_V_0_state == 2'd1) & (bit_in_V_last_V_0_ack_out == 1'b0)) | ((bit_in_V_last_V_0_state == 2'd3) & (bit_in_V_last_V_0_ack_out == 1'b0) & (bit_in_V_last_V_0_vld_in == 1'b1)))) begin
            bit_in_V_last_V_0_state <= 2'd1;
        end else if (((~((bit_in_V_last_V_0_vld_in == 1'b0) & (bit_in_V_last_V_0_ack_out == 1'b1)) & ~((bit_in_V_last_V_0_ack_out == 1'b0) & (bit_in_V_last_V_0_vld_in == 1'b1)) & (bit_in_V_last_V_0_state == 2'd3)) | ((bit_in_V_last_V_0_state == 2'd1) & (bit_in_V_last_V_0_ack_out == 1'b1)) | ((bit_in_V_last_V_0_state == 2'd2) & (bit_in_V_last_V_0_vld_in == 1'b1)))) begin
            bit_in_V_last_V_0_state <= 2'd3;
        end else begin
            bit_in_V_last_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sym_imag_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((sym_imag_V_data_V_1_ack_out == 1'b1) & (sym_imag_V_data_V_1_vld_out == 1'b1))) begin
            sym_imag_V_data_V_1_sel_rd <= ~sym_imag_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sym_imag_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((sym_imag_V_data_V_1_ack_in == 1'b1) & (sym_imag_V_data_V_1_vld_in == 1'b1))) begin
            sym_imag_V_data_V_1_sel_wr <= ~sym_imag_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sym_imag_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((sym_imag_V_data_V_1_state == 2'd2) & (sym_imag_V_data_V_1_vld_in == 1'b0)) | ((sym_imag_V_data_V_1_state == 2'd3) & (sym_imag_V_data_V_1_vld_in == 1'b0) & (sym_imag_V_data_V_1_ack_out == 1'b1)))) begin
            sym_imag_V_data_V_1_state <= 2'd2;
        end else if ((((sym_imag_V_data_V_1_state == 2'd1) & (sym_imag_V_data_V_1_ack_out == 1'b0)) | ((sym_imag_V_data_V_1_state == 2'd3) & (sym_imag_V_data_V_1_ack_out == 1'b0) & (sym_imag_V_data_V_1_vld_in == 1'b1)))) begin
            sym_imag_V_data_V_1_state <= 2'd1;
        end else if (((~((sym_imag_V_data_V_1_vld_in == 1'b0) & (sym_imag_V_data_V_1_ack_out == 1'b1)) & ~((sym_imag_V_data_V_1_ack_out == 1'b0) & (sym_imag_V_data_V_1_vld_in == 1'b1)) & (sym_imag_V_data_V_1_state == 2'd3)) | ((sym_imag_V_data_V_1_state == 2'd1) & (sym_imag_V_data_V_1_ack_out == 1'b1)) | ((sym_imag_V_data_V_1_state == 2'd2) & (sym_imag_V_data_V_1_vld_in == 1'b1)))) begin
            sym_imag_V_data_V_1_state <= 2'd3;
        end else begin
            sym_imag_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sym_imag_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((sym_imag_V_last_V_1_ack_out == 1'b1) & (sym_imag_V_last_V_1_vld_out == 1'b1))) begin
            sym_imag_V_last_V_1_sel_rd <= ~sym_imag_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sym_imag_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((sym_imag_V_last_V_1_ack_in == 1'b1) & (sym_imag_V_last_V_1_vld_in == 1'b1))) begin
            sym_imag_V_last_V_1_sel_wr <= ~sym_imag_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sym_imag_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((sym_imag_V_last_V_1_state == 2'd2) & (sym_imag_V_last_V_1_vld_in == 1'b0)) | ((sym_imag_V_last_V_1_state == 2'd3) & (sym_imag_V_last_V_1_vld_in == 1'b0) & (sym_imag_V_last_V_1_ack_out == 1'b1)))) begin
            sym_imag_V_last_V_1_state <= 2'd2;
        end else if ((((sym_imag_V_last_V_1_state == 2'd1) & (sym_imag_V_last_V_1_ack_out == 1'b0)) | ((sym_imag_V_last_V_1_state == 2'd3) & (sym_imag_V_last_V_1_ack_out == 1'b0) & (sym_imag_V_last_V_1_vld_in == 1'b1)))) begin
            sym_imag_V_last_V_1_state <= 2'd1;
        end else if (((~((sym_imag_V_last_V_1_vld_in == 1'b0) & (sym_imag_V_last_V_1_ack_out == 1'b1)) & ~((sym_imag_V_last_V_1_ack_out == 1'b0) & (sym_imag_V_last_V_1_vld_in == 1'b1)) & (sym_imag_V_last_V_1_state == 2'd3)) | ((sym_imag_V_last_V_1_state == 2'd1) & (sym_imag_V_last_V_1_ack_out == 1'b1)) | ((sym_imag_V_last_V_1_state == 2'd2) & (sym_imag_V_last_V_1_vld_in == 1'b1)))) begin
            sym_imag_V_last_V_1_state <= 2'd3;
        end else begin
            sym_imag_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sym_real_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((sym_real_V_data_V_1_ack_out == 1'b1) & (sym_real_V_data_V_1_vld_out == 1'b1))) begin
            sym_real_V_data_V_1_sel_rd <= ~sym_real_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sym_real_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((sym_real_V_data_V_1_ack_in == 1'b1) & (sym_real_V_data_V_1_vld_in == 1'b1))) begin
            sym_real_V_data_V_1_sel_wr <= ~sym_real_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sym_real_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((sym_real_V_data_V_1_state == 2'd2) & (sym_real_V_data_V_1_vld_in == 1'b0)) | ((sym_real_V_data_V_1_state == 2'd3) & (sym_real_V_data_V_1_vld_in == 1'b0) & (sym_real_V_data_V_1_ack_out == 1'b1)))) begin
            sym_real_V_data_V_1_state <= 2'd2;
        end else if ((((sym_real_V_data_V_1_state == 2'd1) & (sym_real_V_data_V_1_ack_out == 1'b0)) | ((sym_real_V_data_V_1_state == 2'd3) & (sym_real_V_data_V_1_ack_out == 1'b0) & (sym_real_V_data_V_1_vld_in == 1'b1)))) begin
            sym_real_V_data_V_1_state <= 2'd1;
        end else if (((~((sym_real_V_data_V_1_vld_in == 1'b0) & (sym_real_V_data_V_1_ack_out == 1'b1)) & ~((sym_real_V_data_V_1_ack_out == 1'b0) & (sym_real_V_data_V_1_vld_in == 1'b1)) & (sym_real_V_data_V_1_state == 2'd3)) | ((sym_real_V_data_V_1_state == 2'd1) & (sym_real_V_data_V_1_ack_out == 1'b1)) | ((sym_real_V_data_V_1_state == 2'd2) & (sym_real_V_data_V_1_vld_in == 1'b1)))) begin
            sym_real_V_data_V_1_state <= 2'd3;
        end else begin
            sym_real_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sym_real_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((sym_real_V_last_V_1_ack_out == 1'b1) & (sym_real_V_last_V_1_vld_out == 1'b1))) begin
            sym_real_V_last_V_1_sel_rd <= ~sym_real_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sym_real_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((sym_real_V_last_V_1_ack_in == 1'b1) & (sym_real_V_last_V_1_vld_in == 1'b1))) begin
            sym_real_V_last_V_1_sel_wr <= ~sym_real_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sym_real_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((sym_real_V_last_V_1_state == 2'd2) & (sym_real_V_last_V_1_vld_in == 1'b0)) | ((sym_real_V_last_V_1_state == 2'd3) & (sym_real_V_last_V_1_vld_in == 1'b0) & (sym_real_V_last_V_1_ack_out == 1'b1)))) begin
            sym_real_V_last_V_1_state <= 2'd2;
        end else if ((((sym_real_V_last_V_1_state == 2'd1) & (sym_real_V_last_V_1_ack_out == 1'b0)) | ((sym_real_V_last_V_1_state == 2'd3) & (sym_real_V_last_V_1_ack_out == 1'b0) & (sym_real_V_last_V_1_vld_in == 1'b1)))) begin
            sym_real_V_last_V_1_state <= 2'd1;
        end else if (((~((sym_real_V_last_V_1_vld_in == 1'b0) & (sym_real_V_last_V_1_ack_out == 1'b1)) & ~((sym_real_V_last_V_1_ack_out == 1'b0) & (sym_real_V_last_V_1_vld_in == 1'b1)) & (sym_real_V_last_V_1_state == 2'd3)) | ((sym_real_V_last_V_1_state == 2'd1) & (sym_real_V_last_V_1_ack_out == 1'b1)) | ((sym_real_V_last_V_1_state == 2'd2) & (sym_real_V_last_V_1_vld_in == 1'b1)))) begin
            sym_real_V_last_V_1_state <= 2'd3;
        end else begin
            sym_real_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        axi_txn <= tmp_22_7_fu_2348_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((bit_in_V_data_V_0_load_A == 1'b1)) begin
        bit_in_V_data_V_0_payload_A <= bit_in_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((bit_in_V_data_V_0_load_B == 1'b1)) begin
        bit_in_V_data_V_0_payload_B <= bit_in_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_34_10_reg_5971 <= {{bit_in_V_data_V_0_data_out[23:22]}};
        p_Result_34_11_reg_5978 <= {{bit_in_V_data_V_0_data_out[25:24]}};
        p_Result_34_12_reg_5985 <= {{bit_in_V_data_V_0_data_out[27:26]}};
        p_Result_34_13_reg_5992 <= {{bit_in_V_data_V_0_data_out[29:28]}};
        p_Result_34_14_reg_5999 <= {{bit_in_V_data_V_0_data_out[31:30]}};
        p_Result_34_15_reg_6006 <= {{bit_in_V_data_V_0_data_out[33:32]}};
        p_Result_34_16_reg_6013 <= {{bit_in_V_data_V_0_data_out[35:34]}};
        p_Result_34_17_reg_6020 <= {{bit_in_V_data_V_0_data_out[37:36]}};
        p_Result_34_18_reg_6027 <= {{bit_in_V_data_V_0_data_out[39:38]}};
        p_Result_34_19_reg_6034 <= {{bit_in_V_data_V_0_data_out[41:40]}};
        p_Result_34_20_reg_6041 <= {{bit_in_V_data_V_0_data_out[43:42]}};
        p_Result_34_21_reg_6048 <= {{bit_in_V_data_V_0_data_out[45:44]}};
        p_Result_34_22_reg_6055 <= {{bit_in_V_data_V_0_data_out[47:46]}};
        p_Result_34_23_reg_6062 <= {{bit_in_V_data_V_0_data_out[49:48]}};
        p_Result_34_24_reg_6069 <= {{bit_in_V_data_V_0_data_out[51:50]}};
        p_Result_34_25_reg_6076 <= {{bit_in_V_data_V_0_data_out[53:52]}};
        p_Result_34_26_reg_6083 <= {{bit_in_V_data_V_0_data_out[55:54]}};
        p_Result_34_27_reg_6090 <= {{bit_in_V_data_V_0_data_out[57:56]}};
        p_Result_34_28_reg_6097 <= {{bit_in_V_data_V_0_data_out[59:58]}};
        p_Result_34_29_reg_6104 <= {{bit_in_V_data_V_0_data_out[61:60]}};
        p_Result_34_30_reg_6111 <= {{bit_in_V_data_V_0_data_out[63:62]}};
        p_Result_34_31_reg_6118 <= {{bit_in_V_data_V_0_data_out[65:64]}};
        p_Result_34_32_reg_6125 <= {{bit_in_V_data_V_0_data_out[67:66]}};
        p_Result_34_33_reg_6132 <= {{bit_in_V_data_V_0_data_out[69:68]}};
        p_Result_34_34_reg_6139 <= {{bit_in_V_data_V_0_data_out[71:70]}};
        p_Result_34_35_reg_6146 <= {{bit_in_V_data_V_0_data_out[73:72]}};
        p_Result_34_36_reg_6153 <= {{bit_in_V_data_V_0_data_out[75:74]}};
        p_Result_34_37_reg_6160 <= {{bit_in_V_data_V_0_data_out[77:76]}};
        p_Result_34_38_reg_6167 <= {{bit_in_V_data_V_0_data_out[79:78]}};
        p_Result_34_39_reg_6174 <= {{bit_in_V_data_V_0_data_out[81:80]}};
        p_Result_34_40_reg_6181 <= {{bit_in_V_data_V_0_data_out[83:82]}};
        p_Result_34_41_reg_6188 <= {{bit_in_V_data_V_0_data_out[85:84]}};
        p_Result_34_42_reg_6195 <= {{bit_in_V_data_V_0_data_out[87:86]}};
        p_Result_34_43_reg_6202 <= {{bit_in_V_data_V_0_data_out[89:88]}};
        p_Result_34_44_reg_6209 <= {{bit_in_V_data_V_0_data_out[91:90]}};
        p_Result_34_45_reg_6216 <= {{bit_in_V_data_V_0_data_out[93:92]}};
        p_Result_34_46_reg_6223 <= {{bit_in_V_data_V_0_data_out[95:94]}};
        p_Result_34_47_reg_6230 <= {{bit_in_V_data_V_0_data_out[97:96]}};
        p_Result_34_48_reg_6237 <= {{bit_in_V_data_V_0_data_out[99:98]}};
        p_Result_34_49_reg_6244 <= {{bit_in_V_data_V_0_data_out[101:100]}};
        p_Result_34_50_reg_6251 <= {{bit_in_V_data_V_0_data_out[103:102]}};
        p_Result_34_51_reg_6258 <= {{bit_in_V_data_V_0_data_out[105:104]}};
        p_Result_34_52_reg_6265 <= {{bit_in_V_data_V_0_data_out[107:106]}};
        p_Result_34_53_reg_6272 <= {{bit_in_V_data_V_0_data_out[109:108]}};
        p_Result_34_54_reg_6279 <= {{bit_in_V_data_V_0_data_out[111:110]}};
        p_Result_34_55_reg_6286 <= {{bit_in_V_data_V_0_data_out[113:112]}};
        p_Result_34_56_reg_6293 <= {{bit_in_V_data_V_0_data_out[115:114]}};
        p_Result_34_57_reg_6300 <= {{bit_in_V_data_V_0_data_out[117:116]}};
        p_Result_34_58_reg_6307 <= {{bit_in_V_data_V_0_data_out[119:118]}};
        p_Result_34_59_reg_6314 <= {{bit_in_V_data_V_0_data_out[121:120]}};
        p_Result_34_60_reg_6321 <= {{bit_in_V_data_V_0_data_out[123:122]}};
        p_Result_34_61_reg_6328 <= {{bit_in_V_data_V_0_data_out[125:124]}};
        p_Result_34_62_reg_6335 <= {{bit_in_V_data_V_0_data_out[127:126]}};
        p_Result_34_8_reg_5950 <= {{bit_in_V_data_V_0_data_out[17:16]}};
        p_Result_34_9_reg_5957 <= {{bit_in_V_data_V_0_data_out[19:18]}};
        p_Result_34_s_reg_5964 <= {{bit_in_V_data_V_0_data_out[21:20]}};
        tmp_22_1_op_reg_6371 <= tmp_22_1_op_fu_1646_p2;
        tmp_last_V_1_reg_6358 <= tmp_last_V_1_fu_1620_p2;
        tmp_last_V_2_reg_6364 <= tmp_last_V_2_fu_1640_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((sym_imag_V_data_V_1_load_A == 1'b1)) begin
        sym_imag_V_data_V_1_payload_A <= sym_imag_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((sym_imag_V_data_V_1_load_B == 1'b1)) begin
        sym_imag_V_data_V_1_payload_B <= sym_imag_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((sym_imag_V_last_V_1_load_A == 1'b1)) begin
        sym_imag_V_last_V_1_payload_A <= sym_imag_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((sym_imag_V_last_V_1_load_B == 1'b1)) begin
        sym_imag_V_last_V_1_payload_B <= sym_imag_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((sym_real_V_data_V_1_load_A == 1'b1)) begin
        sym_real_V_data_V_1_payload_A <= sym_real_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((sym_real_V_data_V_1_load_B == 1'b1)) begin
        sym_real_V_data_V_1_payload_B <= sym_real_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((sym_real_V_last_V_1_load_A == 1'b1)) begin
        sym_real_V_last_V_1_payload_A <= sym_real_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((sym_real_V_last_V_1_load_B == 1'b1)) begin
        sym_real_V_last_V_1_payload_B <= sym_real_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_last_V_3_reg_6386 <= tmp_last_V_3_fu_2256_p2;
        tmp_last_V_4_reg_6392 <= tmp_last_V_4_fu_2276_p2;
        tmp_last_V_5_reg_6398 <= tmp_last_V_5_fu_2296_p2;
        tmp_last_V_6_reg_6404 <= tmp_last_V_6_fu_2316_p2;
        tmp_last_V_7_reg_6410 <= tmp_last_V_7_fu_2336_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b1))) begin
        bit_in_TDATA_blk_n = bit_in_V_data_V_0_state[1'd0];
    end else begin
        bit_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bit_in_V_data_V_0_ack_out = 1'b1;
    end else begin
        bit_in_V_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((bit_in_V_data_V_0_sel == 1'b1)) begin
        bit_in_V_data_V_0_data_out = bit_in_V_data_V_0_payload_B;
    end else begin
        bit_in_V_data_V_0_data_out = bit_in_V_data_V_0_payload_A;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bit_in_V_last_V_0_ack_out = 1'b1;
    end else begin
        bit_in_V_last_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sym_imag_TDATA_blk_n = sym_imag_V_data_V_1_state[1'd1];
    end else begin
        sym_imag_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7_01001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            sym_imag_V_data_V_1_data_in = tmp_data_V_14_fu_5945_p1;
        end else if (((1'b0 == ap_block_pp0_stage6_01001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            sym_imag_V_data_V_1_data_in = tmp_data_V_12_fu_5347_p1;
        end else if (((1'b0 == ap_block_pp0_stage5_01001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            sym_imag_V_data_V_1_data_in = tmp_data_V_10_fu_4749_p1;
        end else if (((1'b0 == ap_block_pp0_stage4_01001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            sym_imag_V_data_V_1_data_in = tmp_data_V_8_fu_4151_p1;
        end else if (((1'b0 == ap_block_pp0_stage3_01001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            sym_imag_V_data_V_1_data_in = tmp_data_V_7_fu_3553_p1;
        end else if (((1'b0 == ap_block_pp0_stage2_01001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            sym_imag_V_data_V_1_data_in = tmp_data_V_5_fu_2955_p1;
        end else if (((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            sym_imag_V_data_V_1_data_in = tmp_data_V_3_fu_2245_p1;
        end else if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            sym_imag_V_data_V_1_data_in = tmp_data_V_1_fu_1595_p1;
        end else begin
            sym_imag_V_data_V_1_data_in = 'bx;
        end
    end else begin
        sym_imag_V_data_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((sym_imag_V_data_V_1_sel == 1'b1)) begin
        sym_imag_V_data_V_1_data_out = sym_imag_V_data_V_1_payload_B;
    end else begin
        sym_imag_V_data_V_1_data_out = sym_imag_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sym_imag_V_data_V_1_vld_in = 1'b1;
    end else begin
        sym_imag_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7_01001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            sym_imag_V_last_V_1_data_in = tmp_last_V_7_reg_6410;
        end else if (((1'b0 == ap_block_pp0_stage6_01001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            sym_imag_V_last_V_1_data_in = tmp_last_V_6_reg_6404;
        end else if (((1'b0 == ap_block_pp0_stage5_01001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            sym_imag_V_last_V_1_data_in = tmp_last_V_5_reg_6398;
        end else if (((1'b0 == ap_block_pp0_stage4_01001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            sym_imag_V_last_V_1_data_in = tmp_last_V_4_reg_6392;
        end else if (((1'b0 == ap_block_pp0_stage3_01001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            sym_imag_V_last_V_1_data_in = tmp_last_V_3_reg_6386;
        end else if (((1'b0 == ap_block_pp0_stage2_01001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            sym_imag_V_last_V_1_data_in = tmp_last_V_2_reg_6364;
        end else if (((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            sym_imag_V_last_V_1_data_in = tmp_last_V_1_reg_6358;
        end else if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            sym_imag_V_last_V_1_data_in = tmp_last_V_fu_1604_p2;
        end else begin
            sym_imag_V_last_V_1_data_in = 'bx;
        end
    end else begin
        sym_imag_V_last_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((sym_imag_V_last_V_1_sel == 1'b1)) begin
        sym_imag_V_last_V_1_data_out = sym_imag_V_last_V_1_payload_B;
    end else begin
        sym_imag_V_last_V_1_data_out = sym_imag_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sym_imag_V_last_V_1_vld_in = 1'b1;
    end else begin
        sym_imag_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sym_real_TDATA_blk_n = sym_real_V_data_V_1_state[1'd1];
    end else begin
        sym_real_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7_01001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            sym_real_V_data_V_1_data_in = tmp_data_V_15_fu_5920_p1;
        end else if (((1'b0 == ap_block_pp0_stage6_01001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            sym_real_V_data_V_1_data_in = tmp_data_V_13_fu_5322_p1;
        end else if (((1'b0 == ap_block_pp0_stage5_01001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            sym_real_V_data_V_1_data_in = tmp_data_V_11_fu_4724_p1;
        end else if (((1'b0 == ap_block_pp0_stage4_01001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            sym_real_V_data_V_1_data_in = tmp_data_V_9_fu_4126_p1;
        end else if (((1'b0 == ap_block_pp0_stage3_01001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            sym_real_V_data_V_1_data_in = tmp_data_V_6_fu_3528_p1;
        end else if (((1'b0 == ap_block_pp0_stage2_01001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            sym_real_V_data_V_1_data_in = tmp_data_V_4_fu_2930_p1;
        end else if (((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            sym_real_V_data_V_1_data_in = tmp_data_V_2_fu_2220_p1;
        end else if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            sym_real_V_data_V_1_data_in = tmp_data_V_fu_1570_p1;
        end else begin
            sym_real_V_data_V_1_data_in = 'bx;
        end
    end else begin
        sym_real_V_data_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((sym_real_V_data_V_1_sel == 1'b1)) begin
        sym_real_V_data_V_1_data_out = sym_real_V_data_V_1_payload_B;
    end else begin
        sym_real_V_data_V_1_data_out = sym_real_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sym_real_V_data_V_1_vld_in = 1'b1;
    end else begin
        sym_real_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7_01001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            sym_real_V_last_V_1_data_in = tmp_last_V_7_reg_6410;
        end else if (((1'b0 == ap_block_pp0_stage6_01001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            sym_real_V_last_V_1_data_in = tmp_last_V_6_reg_6404;
        end else if (((1'b0 == ap_block_pp0_stage5_01001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            sym_real_V_last_V_1_data_in = tmp_last_V_5_reg_6398;
        end else if (((1'b0 == ap_block_pp0_stage4_01001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            sym_real_V_last_V_1_data_in = tmp_last_V_4_reg_6392;
        end else if (((1'b0 == ap_block_pp0_stage3_01001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            sym_real_V_last_V_1_data_in = tmp_last_V_3_reg_6386;
        end else if (((1'b0 == ap_block_pp0_stage2_01001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            sym_real_V_last_V_1_data_in = tmp_last_V_2_reg_6364;
        end else if (((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            sym_real_V_last_V_1_data_in = tmp_last_V_1_reg_6358;
        end else if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            sym_real_V_last_V_1_data_in = tmp_last_V_fu_1604_p2;
        end else begin
            sym_real_V_last_V_1_data_in = 'bx;
        end
    end else begin
        sym_real_V_last_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((sym_real_V_last_V_1_sel == 1'b1)) begin
        sym_real_V_last_V_1_data_out = sym_real_V_last_V_1_payload_B;
    end else begin
        sym_real_V_last_V_1_data_out = sym_real_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sym_real_V_last_V_1_vld_in = 1'b1;
    end else begin
        sym_real_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((sym_imag_V_data_V_1_ack_in == 1'b0) | (sym_real_V_data_V_1_ack_in == 1'b0) | (sym_imag_V_last_V_1_ack_in == 1'b0) | (sym_real_V_last_V_1_ack_in == 1'b0))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((bit_in_V_data_V_0_vld_out == 1'b0) | (ap_start == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((sym_imag_V_data_V_1_ack_in == 1'b0) | (sym_real_V_data_V_1_ack_in == 1'b0) | (sym_imag_V_last_V_1_ack_in == 1'b0) | (sym_real_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state9_io))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((bit_in_V_data_V_0_vld_out == 1'b0) | (ap_start == 1'b0) | (1'b1 == ap_block_state1_io))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((sym_imag_V_data_V_1_ack_in == 1'b0) | (sym_real_V_data_V_1_ack_in == 1'b0) | (sym_imag_V_last_V_1_ack_in == 1'b0) | (sym_real_V_last_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state9_io))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((bit_in_V_data_V_0_vld_out == 1'b0) | (ap_start == 1'b0) | (1'b1 == ap_block_state1_io))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((1'b1 == ap_block_state2_io) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b1 == ap_block_state2_io) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((1'b1 == ap_block_state3_io) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((1'b1 == ap_block_state3_io) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((1'b1 == ap_block_state4_io) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((1'b1 == ap_block_state4_io) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((1'b1 == ap_block_state5_io) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((1'b1 == ap_block_state5_io) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((1'b1 == ap_block_state6_io) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((1'b1 == ap_block_state6_io) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((1'b1 == ap_block_state7_io) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((1'b1 == ap_block_state7_io) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((1'b1 == ap_block_state8_io) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((1'b1 == ap_block_state8_io) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_state1_io = ((sym_imag_V_data_V_1_ack_in == 1'b0) | (sym_real_V_data_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((bit_in_V_data_V_0_vld_out == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state2_io = ((sym_imag_V_data_V_1_ack_in == 1'b0) | (sym_real_V_data_V_1_ack_in == 1'b0));
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = ((sym_imag_V_data_V_1_ack_in == 1'b0) | (sym_real_V_data_V_1_ack_in == 1'b0));
end

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = ((sym_imag_V_data_V_1_ack_in == 1'b0) | (sym_real_V_data_V_1_ack_in == 1'b0));
end

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((sym_imag_V_data_V_1_ack_in == 1'b0) | (sym_real_V_data_V_1_ack_in == 1'b0));
end

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_io = ((sym_imag_V_data_V_1_ack_in == 1'b0) | (sym_real_V_data_V_1_ack_in == 1'b0));
end

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_io = ((sym_imag_V_data_V_1_ack_in == 1'b0) | (sym_real_V_data_V_1_ack_in == 1'b0));
end

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_io = ((sym_imag_V_data_V_1_ack_in == 1'b0) | (sym_real_V_data_V_1_ack_in == 1'b0));
end

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_io = ((sym_imag_V_data_V_1_ack_in == 1'b0) | (sym_real_V_data_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter1 = ((sym_imag_V_data_V_1_ack_in == 1'b0) | (sym_real_V_data_V_1_ack_in == 1'b0) | (sym_imag_V_last_V_1_ack_in == 1'b0) | (sym_real_V_last_V_1_ack_in == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bit_in_TREADY = bit_in_V_last_V_0_state[1'd1];

assign bit_in_V_data_V_0_ack_in = bit_in_V_data_V_0_state[1'd1];

assign bit_in_V_data_V_0_load_A = (~bit_in_V_data_V_0_sel_wr & bit_in_V_data_V_0_state_cmp_full);

assign bit_in_V_data_V_0_load_B = (bit_in_V_data_V_0_state_cmp_full & bit_in_V_data_V_0_sel_wr);

assign bit_in_V_data_V_0_sel = bit_in_V_data_V_0_sel_rd;

assign bit_in_V_data_V_0_state_cmp_full = ((bit_in_V_data_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign bit_in_V_data_V_0_vld_in = bit_in_TVALID;

assign bit_in_V_data_V_0_vld_out = bit_in_V_data_V_0_state[1'd0];

assign bit_in_V_last_V_0_vld_in = bit_in_TVALID;

assign newSel100_fu_3668_p3 = ((tmp_21_32_fu_3637_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel101_fu_3676_p3 = ((or_cond33_fu_3662_p2[0:0] === 1'b1) ? newSel99_fu_3654_p3 : newSel100_fu_3668_p3);

assign newSel102_fu_3723_p3 = ((sel_tmp69_fu_3717_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel103_fu_3737_p3 = ((tmp_21_33_fu_3706_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel104_fu_3745_p3 = ((or_cond34_fu_3731_p2[0:0] === 1'b1) ? newSel102_fu_3723_p3 : newSel103_fu_3737_p3);

assign newSel105_fu_3792_p3 = ((sel_tmp71_fu_3786_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel106_fu_3806_p3 = ((tmp_21_34_fu_3775_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel107_fu_3814_p3 = ((or_cond35_fu_3800_p2[0:0] === 1'b1) ? newSel105_fu_3792_p3 : newSel106_fu_3806_p3);

assign newSel108_fu_3861_p3 = ((sel_tmp73_fu_3855_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel109_fu_3875_p3 = ((tmp_21_35_fu_3844_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel10_fu_638_p3 = ((tmp_21_3_fu_606_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel110_fu_3883_p3 = ((or_cond36_fu_3869_p2[0:0] === 1'b1) ? newSel108_fu_3861_p3 : newSel109_fu_3875_p3);

assign newSel111_fu_3930_p3 = ((sel_tmp75_fu_3924_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel112_fu_3944_p3 = ((tmp_21_36_fu_3913_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel113_fu_3952_p3 = ((or_cond37_fu_3938_p2[0:0] === 1'b1) ? newSel111_fu_3930_p3 : newSel112_fu_3944_p3);

assign newSel114_fu_3999_p3 = ((sel_tmp77_fu_3993_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel115_fu_4013_p3 = ((tmp_21_37_fu_3982_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel116_fu_4021_p3 = ((or_cond38_fu_4007_p2[0:0] === 1'b1) ? newSel114_fu_3999_p3 : newSel115_fu_4013_p3);

assign newSel117_fu_4068_p3 = ((sel_tmp79_fu_4062_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel118_fu_4082_p3 = ((tmp_21_38_fu_4051_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel119_fu_4090_p3 = ((or_cond39_fu_4076_p2[0:0] === 1'b1) ? newSel117_fu_4068_p3 : newSel118_fu_4082_p3);

assign newSel11_fu_646_p3 = ((or_cond3_fu_632_p2[0:0] === 1'b1) ? newSel9_fu_624_p3 : newSel10_fu_638_p3);

assign newSel120_fu_4183_p3 = ((sel_tmp81_fu_4177_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel121_fu_4197_p3 = ((tmp_21_39_fu_4166_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel122_fu_4205_p3 = ((or_cond40_fu_4191_p2[0:0] === 1'b1) ? newSel120_fu_4183_p3 : newSel121_fu_4197_p3);

assign newSel123_fu_4252_p3 = ((sel_tmp83_fu_4246_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel124_fu_4266_p3 = ((tmp_21_40_fu_4235_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel125_fu_4274_p3 = ((or_cond41_fu_4260_p2[0:0] === 1'b1) ? newSel123_fu_4252_p3 : newSel124_fu_4266_p3);

assign newSel126_fu_4321_p3 = ((sel_tmp85_fu_4315_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel127_fu_4335_p3 = ((tmp_21_41_fu_4304_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel128_fu_4343_p3 = ((or_cond42_fu_4329_p2[0:0] === 1'b1) ? newSel126_fu_4321_p3 : newSel127_fu_4335_p3);

assign newSel129_fu_4390_p3 = ((sel_tmp87_fu_4384_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel12_fu_706_p3 = ((sel_tmp8_fu_700_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel130_fu_4404_p3 = ((tmp_21_42_fu_4373_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel131_fu_4412_p3 = ((or_cond43_fu_4398_p2[0:0] === 1'b1) ? newSel129_fu_4390_p3 : newSel130_fu_4404_p3);

assign newSel132_fu_4459_p3 = ((sel_tmp89_fu_4453_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel133_fu_4473_p3 = ((tmp_21_43_fu_4442_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel134_fu_4481_p3 = ((or_cond44_fu_4467_p2[0:0] === 1'b1) ? newSel132_fu_4459_p3 : newSel133_fu_4473_p3);

assign newSel135_fu_4528_p3 = ((sel_tmp91_fu_4522_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel136_fu_4542_p3 = ((tmp_21_44_fu_4511_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel137_fu_4550_p3 = ((or_cond45_fu_4536_p2[0:0] === 1'b1) ? newSel135_fu_4528_p3 : newSel136_fu_4542_p3);

assign newSel138_fu_4597_p3 = ((sel_tmp93_fu_4591_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel139_fu_4611_p3 = ((tmp_21_45_fu_4580_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel13_fu_720_p3 = ((tmp_21_4_fu_688_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel140_fu_4619_p3 = ((or_cond46_fu_4605_p2[0:0] === 1'b1) ? newSel138_fu_4597_p3 : newSel139_fu_4611_p3);

assign newSel141_fu_4666_p3 = ((sel_tmp95_fu_4660_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel142_fu_4680_p3 = ((tmp_21_46_fu_4649_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel143_fu_4688_p3 = ((or_cond47_fu_4674_p2[0:0] === 1'b1) ? newSel141_fu_4666_p3 : newSel142_fu_4680_p3);

assign newSel144_fu_4781_p3 = ((sel_tmp97_fu_4775_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel145_fu_4795_p3 = ((tmp_21_47_fu_4764_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel146_fu_4803_p3 = ((or_cond48_fu_4789_p2[0:0] === 1'b1) ? newSel144_fu_4781_p3 : newSel145_fu_4795_p3);

assign newSel147_fu_4850_p3 = ((sel_tmp99_fu_4844_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel148_fu_4864_p3 = ((tmp_21_48_fu_4833_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel149_fu_4872_p3 = ((or_cond49_fu_4858_p2[0:0] === 1'b1) ? newSel147_fu_4850_p3 : newSel148_fu_4864_p3);

assign newSel14_fu_728_p3 = ((or_cond4_fu_714_p2[0:0] === 1'b1) ? newSel12_fu_706_p3 : newSel13_fu_720_p3);

assign newSel150_fu_4919_p3 = ((sel_tmp101_fu_4913_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel151_fu_4933_p3 = ((tmp_21_49_fu_4902_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel152_fu_4941_p3 = ((or_cond50_fu_4927_p2[0:0] === 1'b1) ? newSel150_fu_4919_p3 : newSel151_fu_4933_p3);

assign newSel153_fu_4988_p3 = ((sel_tmp103_fu_4982_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel154_fu_5002_p3 = ((tmp_21_50_fu_4971_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel155_fu_5010_p3 = ((or_cond51_fu_4996_p2[0:0] === 1'b1) ? newSel153_fu_4988_p3 : newSel154_fu_5002_p3);

assign newSel156_fu_5057_p3 = ((sel_tmp105_fu_5051_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel157_fu_5071_p3 = ((tmp_21_51_fu_5040_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel158_fu_5079_p3 = ((or_cond52_fu_5065_p2[0:0] === 1'b1) ? newSel156_fu_5057_p3 : newSel157_fu_5071_p3);

assign newSel159_fu_5126_p3 = ((sel_tmp107_fu_5120_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel15_fu_788_p3 = ((sel_tmp11_fu_782_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel160_fu_5140_p3 = ((tmp_21_52_fu_5109_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel161_fu_5148_p3 = ((or_cond53_fu_5134_p2[0:0] === 1'b1) ? newSel159_fu_5126_p3 : newSel160_fu_5140_p3);

assign newSel162_fu_5195_p3 = ((sel_tmp109_fu_5189_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel163_fu_5209_p3 = ((tmp_21_53_fu_5178_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel164_fu_5217_p3 = ((or_cond54_fu_5203_p2[0:0] === 1'b1) ? newSel162_fu_5195_p3 : newSel163_fu_5209_p3);

assign newSel165_fu_5264_p3 = ((sel_tmp111_fu_5258_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel166_fu_5278_p3 = ((tmp_21_54_fu_5247_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel167_fu_5286_p3 = ((or_cond55_fu_5272_p2[0:0] === 1'b1) ? newSel165_fu_5264_p3 : newSel166_fu_5278_p3);

assign newSel168_fu_5379_p3 = ((sel_tmp113_fu_5373_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel169_fu_5393_p3 = ((tmp_21_55_fu_5362_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel16_fu_802_p3 = ((tmp_21_5_fu_770_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel170_fu_5401_p3 = ((or_cond56_fu_5387_p2[0:0] === 1'b1) ? newSel168_fu_5379_p3 : newSel169_fu_5393_p3);

assign newSel171_fu_5448_p3 = ((sel_tmp115_fu_5442_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel172_fu_5462_p3 = ((tmp_21_56_fu_5431_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel173_fu_5470_p3 = ((or_cond57_fu_5456_p2[0:0] === 1'b1) ? newSel171_fu_5448_p3 : newSel172_fu_5462_p3);

assign newSel174_fu_5517_p3 = ((sel_tmp117_fu_5511_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel175_fu_5531_p3 = ((tmp_21_57_fu_5500_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel176_fu_5539_p3 = ((or_cond58_fu_5525_p2[0:0] === 1'b1) ? newSel174_fu_5517_p3 : newSel175_fu_5531_p3);

assign newSel177_fu_5586_p3 = ((sel_tmp119_fu_5580_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel178_fu_5600_p3 = ((tmp_21_58_fu_5569_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel179_fu_5608_p3 = ((or_cond59_fu_5594_p2[0:0] === 1'b1) ? newSel177_fu_5586_p3 : newSel178_fu_5600_p3);

assign newSel17_fu_810_p3 = ((or_cond5_fu_796_p2[0:0] === 1'b1) ? newSel15_fu_788_p3 : newSel16_fu_802_p3);

assign newSel180_fu_5655_p3 = ((sel_tmp121_fu_5649_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel181_fu_5669_p3 = ((tmp_21_59_fu_5638_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel182_fu_5677_p3 = ((or_cond60_fu_5663_p2[0:0] === 1'b1) ? newSel180_fu_5655_p3 : newSel181_fu_5669_p3);

assign newSel183_fu_5724_p3 = ((sel_tmp123_fu_5718_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel184_fu_5738_p3 = ((tmp_21_60_fu_5707_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel185_fu_5746_p3 = ((or_cond61_fu_5732_p2[0:0] === 1'b1) ? newSel183_fu_5724_p3 : newSel184_fu_5738_p3);

assign newSel186_fu_5793_p3 = ((sel_tmp125_fu_5787_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel187_fu_5807_p3 = ((tmp_21_61_fu_5776_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel188_fu_5815_p3 = ((or_cond62_fu_5801_p2[0:0] === 1'b1) ? newSel186_fu_5793_p3 : newSel187_fu_5807_p3);

assign newSel189_fu_5862_p3 = ((sel_tmp127_fu_5856_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel18_fu_870_p3 = ((sel_tmp13_fu_864_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel190_fu_5876_p3 = ((tmp_21_62_fu_5845_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel191_fu_5884_p3 = ((or_cond63_fu_5870_p2[0:0] === 1'b1) ? newSel189_fu_5862_p3 : newSel190_fu_5876_p3);

assign newSel19_fu_884_p3 = ((tmp_21_6_fu_852_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel1_fu_392_p3 = ((tmp_s_fu_360_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel20_fu_892_p3 = ((or_cond6_fu_878_p2[0:0] === 1'b1) ? newSel18_fu_870_p3 : newSel19_fu_884_p3);

assign newSel21_fu_952_p3 = ((sel_tmp15_fu_946_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel22_fu_966_p3 = ((tmp_21_7_fu_934_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel23_fu_974_p3 = ((or_cond7_fu_960_p2[0:0] === 1'b1) ? newSel21_fu_952_p3 : newSel22_fu_966_p3);

assign newSel24_fu_1679_p3 = ((sel_tmp17_fu_1673_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel25_fu_1693_p3 = ((tmp_21_8_fu_1662_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel26_fu_1701_p3 = ((or_cond8_fu_1687_p2[0:0] === 1'b1) ? newSel24_fu_1679_p3 : newSel25_fu_1693_p3);

assign newSel27_fu_1748_p3 = ((sel_tmp19_fu_1742_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel28_fu_1762_p3 = ((tmp_21_9_fu_1731_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel29_fu_1770_p3 = ((or_cond9_fu_1756_p2[0:0] === 1'b1) ? newSel27_fu_1748_p3 : newSel28_fu_1762_p3);

assign newSel2_fu_400_p3 = ((or_cond_fu_386_p2[0:0] === 1'b1) ? newSel_fu_378_p3 : newSel1_fu_392_p3);

assign newSel30_fu_1817_p3 = ((sel_tmp21_fu_1811_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel31_fu_1831_p3 = ((tmp_21_s_fu_1800_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel32_fu_1839_p3 = ((or_cond10_fu_1825_p2[0:0] === 1'b1) ? newSel30_fu_1817_p3 : newSel31_fu_1831_p3);

assign newSel33_fu_1886_p3 = ((sel_tmp23_fu_1880_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel34_fu_1900_p3 = ((tmp_21_10_fu_1869_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel35_fu_1908_p3 = ((or_cond11_fu_1894_p2[0:0] === 1'b1) ? newSel33_fu_1886_p3 : newSel34_fu_1900_p3);

assign newSel36_fu_1955_p3 = ((sel_tmp25_fu_1949_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel37_fu_1969_p3 = ((tmp_21_11_fu_1938_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel38_fu_1977_p3 = ((or_cond12_fu_1963_p2[0:0] === 1'b1) ? newSel36_fu_1955_p3 : newSel37_fu_1969_p3);

assign newSel39_fu_2024_p3 = ((sel_tmp27_fu_2018_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel3_fu_460_p3 = ((sel_tmp_fu_454_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel40_fu_2038_p3 = ((tmp_21_12_fu_2007_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel41_fu_2046_p3 = ((or_cond13_fu_2032_p2[0:0] === 1'b1) ? newSel39_fu_2024_p3 : newSel40_fu_2038_p3);

assign newSel42_fu_2093_p3 = ((sel_tmp29_fu_2087_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel43_fu_2107_p3 = ((tmp_21_13_fu_2076_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel44_fu_2115_p3 = ((or_cond14_fu_2101_p2[0:0] === 1'b1) ? newSel42_fu_2093_p3 : newSel43_fu_2107_p3);

assign newSel45_fu_2162_p3 = ((sel_tmp31_fu_2156_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel46_fu_2176_p3 = ((tmp_21_14_fu_2145_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel47_fu_2184_p3 = ((or_cond15_fu_2170_p2[0:0] === 1'b1) ? newSel45_fu_2162_p3 : newSel46_fu_2176_p3);

assign newSel48_fu_2389_p3 = ((sel_tmp33_fu_2383_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel49_fu_2403_p3 = ((tmp_21_15_fu_2372_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel4_fu_474_p3 = ((tmp_21_1_fu_442_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel50_fu_2411_p3 = ((or_cond16_fu_2397_p2[0:0] === 1'b1) ? newSel48_fu_2389_p3 : newSel49_fu_2403_p3);

assign newSel514_cast_fu_408_p1 = $signed(newSel2_fu_400_p3);

assign newSel51_fu_2458_p3 = ((sel_tmp35_fu_2452_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel520_cast_fu_490_p1 = $signed(newSel5_fu_482_p3);

assign newSel526_cast_fu_572_p1 = $signed(newSel8_fu_564_p3);

assign newSel52_fu_2472_p3 = ((tmp_21_16_fu_2441_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel532_cast_fu_654_p1 = $signed(newSel11_fu_646_p3);

assign newSel538_cast_fu_736_p1 = $signed(newSel14_fu_728_p3);

assign newSel53_fu_2480_p3 = ((or_cond17_fu_2466_p2[0:0] === 1'b1) ? newSel51_fu_2458_p3 : newSel52_fu_2472_p3);

assign newSel544_cast_fu_818_p1 = $signed(newSel17_fu_810_p3);

assign newSel54_fu_2527_p3 = ((sel_tmp37_fu_2521_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel550_cast_fu_900_p1 = $signed(newSel20_fu_892_p3);

assign newSel55_fu_2541_p3 = ((tmp_21_17_fu_2510_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel562_cast_fu_1709_p1 = $signed(newSel26_fu_1701_p3);

assign newSel568_cast_fu_1778_p1 = $signed(newSel29_fu_1770_p3);

assign newSel56_fu_2549_p3 = ((or_cond18_fu_2535_p2[0:0] === 1'b1) ? newSel54_fu_2527_p3 : newSel55_fu_2541_p3);

assign newSel574_cast_fu_1847_p1 = $signed(newSel32_fu_1839_p3);

assign newSel57_fu_2596_p3 = ((sel_tmp39_fu_2590_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel580_cast_fu_1916_p1 = $signed(newSel35_fu_1908_p3);

assign newSel586_cast_fu_1985_p1 = $signed(newSel38_fu_1977_p3);

assign newSel58_fu_2610_p3 = ((tmp_21_18_fu_2579_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel592_cast_fu_2054_p1 = $signed(newSel41_fu_2046_p3);

assign newSel598_cast_fu_2123_p1 = $signed(newSel44_fu_2115_p3);

assign newSel59_fu_2618_p3 = ((or_cond19_fu_2604_p2[0:0] === 1'b1) ? newSel57_fu_2596_p3 : newSel58_fu_2610_p3);

assign newSel5_fu_482_p3 = ((or_cond1_fu_468_p2[0:0] === 1'b1) ? newSel3_fu_460_p3 : newSel4_fu_474_p3);

assign newSel60_fu_2665_p3 = ((sel_tmp41_fu_2659_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel610_cast_fu_2419_p1 = $signed(newSel50_fu_2411_p3);

assign newSel616_cast_fu_2488_p1 = $signed(newSel53_fu_2480_p3);

assign newSel61_fu_2679_p3 = ((tmp_21_19_fu_2648_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel622_cast_fu_2557_p1 = $signed(newSel56_fu_2549_p3);

assign newSel628_cast_fu_2626_p1 = $signed(newSel59_fu_2618_p3);

assign newSel62_fu_2687_p3 = ((or_cond20_fu_2673_p2[0:0] === 1'b1) ? newSel60_fu_2665_p3 : newSel61_fu_2679_p3);

assign newSel634_cast_fu_2695_p1 = $signed(newSel62_fu_2687_p3);

assign newSel63_fu_2734_p3 = ((sel_tmp43_fu_2728_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel640_cast_fu_2764_p1 = $signed(newSel65_fu_2756_p3);

assign newSel646_cast_fu_2833_p1 = $signed(newSel68_fu_2825_p3);

assign newSel64_fu_2748_p3 = ((tmp_21_20_fu_2717_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel658_cast_fu_3017_p1 = $signed(newSel74_fu_3009_p3);

assign newSel65_fu_2756_p3 = ((or_cond21_fu_2742_p2[0:0] === 1'b1) ? newSel63_fu_2734_p3 : newSel64_fu_2748_p3);

assign newSel664_cast_fu_3086_p1 = $signed(newSel77_fu_3078_p3);

assign newSel66_fu_2803_p3 = ((sel_tmp45_fu_2797_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel670_cast_fu_3155_p1 = $signed(newSel80_fu_3147_p3);

assign newSel676_cast_fu_3224_p1 = $signed(newSel83_fu_3216_p3);

assign newSel67_fu_2817_p3 = ((tmp_21_21_fu_2786_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel682_cast_fu_3293_p1 = $signed(newSel86_fu_3285_p3);

assign newSel688_cast_fu_3362_p1 = $signed(newSel89_fu_3354_p3);

assign newSel68_fu_2825_p3 = ((or_cond22_fu_2811_p2[0:0] === 1'b1) ? newSel66_fu_2803_p3 : newSel67_fu_2817_p3);

assign newSel694_cast_fu_3431_p1 = $signed(newSel92_fu_3423_p3);

assign newSel69_fu_2872_p3 = ((sel_tmp47_fu_2866_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel6_fu_542_p3 = ((sel_tmp4_fu_536_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel706_cast_fu_3615_p1 = $signed(newSel98_fu_3607_p3);

assign newSel70_fu_2886_p3 = ((tmp_21_22_fu_2855_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel712_cast_fu_3684_p1 = $signed(newSel101_fu_3676_p3);

assign newSel718_cast_fu_3753_p1 = $signed(newSel104_fu_3745_p3);

assign newSel71_fu_2894_p3 = ((or_cond23_fu_2880_p2[0:0] === 1'b1) ? newSel69_fu_2872_p3 : newSel70_fu_2886_p3);

assign newSel724_cast_fu_3822_p1 = $signed(newSel107_fu_3814_p3);

assign newSel72_fu_2987_p3 = ((sel_tmp49_fu_2981_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel730_cast_fu_3891_p1 = $signed(newSel110_fu_3883_p3);

assign newSel736_cast_fu_3960_p1 = $signed(newSel113_fu_3952_p3);

assign newSel73_fu_3001_p3 = ((tmp_21_23_fu_2970_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel742_cast_fu_4029_p1 = $signed(newSel116_fu_4021_p3);

assign newSel74_fu_3009_p3 = ((or_cond24_fu_2995_p2[0:0] === 1'b1) ? newSel72_fu_2987_p3 : newSel73_fu_3001_p3);

assign newSel754_cast_fu_4213_p1 = $signed(newSel122_fu_4205_p3);

assign newSel75_fu_3056_p3 = ((sel_tmp51_fu_3050_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel760_cast_fu_4282_p1 = $signed(newSel125_fu_4274_p3);

assign newSel766_cast_fu_4351_p1 = $signed(newSel128_fu_4343_p3);

assign newSel76_fu_3070_p3 = ((tmp_21_24_fu_3039_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel772_cast_fu_4420_p1 = $signed(newSel131_fu_4412_p3);

assign newSel778_cast_fu_4489_p1 = $signed(newSel134_fu_4481_p3);

assign newSel77_fu_3078_p3 = ((or_cond25_fu_3064_p2[0:0] === 1'b1) ? newSel75_fu_3056_p3 : newSel76_fu_3070_p3);

assign newSel784_cast_fu_4558_p1 = $signed(newSel137_fu_4550_p3);

assign newSel78_fu_3125_p3 = ((sel_tmp53_fu_3119_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel790_cast_fu_4627_p1 = $signed(newSel140_fu_4619_p3);

assign newSel79_fu_3139_p3 = ((tmp_21_25_fu_3108_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel7_fu_556_p3 = ((tmp_21_2_fu_524_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel802_cast_fu_4811_p1 = $signed(newSel146_fu_4803_p3);

assign newSel808_cast_fu_4880_p1 = $signed(newSel149_fu_4872_p3);

assign newSel80_fu_3147_p3 = ((or_cond26_fu_3133_p2[0:0] === 1'b1) ? newSel78_fu_3125_p3 : newSel79_fu_3139_p3);

assign newSel814_cast_fu_4949_p1 = $signed(newSel152_fu_4941_p3);

assign newSel81_fu_3194_p3 = ((sel_tmp55_fu_3188_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel820_cast_fu_5018_p1 = $signed(newSel155_fu_5010_p3);

assign newSel826_cast_fu_5087_p1 = $signed(newSel158_fu_5079_p3);

assign newSel82_fu_3208_p3 = ((tmp_21_26_fu_3177_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel832_cast_fu_5156_p1 = $signed(newSel161_fu_5148_p3);

assign newSel838_cast_fu_5225_p1 = $signed(newSel164_fu_5217_p3);

assign newSel83_fu_3216_p3 = ((or_cond27_fu_3202_p2[0:0] === 1'b1) ? newSel81_fu_3194_p3 : newSel82_fu_3208_p3);

assign newSel84_fu_3263_p3 = ((sel_tmp57_fu_3257_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel850_cast_fu_5409_p1 = $signed(newSel170_fu_5401_p3);

assign newSel856_cast_fu_5478_p1 = $signed(newSel173_fu_5470_p3);

assign newSel85_fu_3277_p3 = ((tmp_21_27_fu_3246_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel862_cast_fu_5547_p1 = $signed(newSel176_fu_5539_p3);

assign newSel868_cast_fu_5616_p1 = $signed(newSel179_fu_5608_p3);

assign newSel86_fu_3285_p3 = ((or_cond28_fu_3271_p2[0:0] === 1'b1) ? newSel84_fu_3263_p3 : newSel85_fu_3277_p3);

assign newSel874_cast_fu_5685_p1 = $signed(newSel182_fu_5677_p3);

assign newSel87_fu_3332_p3 = ((sel_tmp59_fu_3326_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel880_cast_fu_5754_p1 = $signed(newSel185_fu_5746_p3);

assign newSel886_cast_fu_5823_p1 = $signed(newSel188_fu_5815_p3);

assign newSel88_fu_3346_p3 = ((tmp_21_28_fu_3315_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel89_fu_3354_p3 = ((or_cond29_fu_3340_p2[0:0] === 1'b1) ? newSel87_fu_3332_p3 : newSel88_fu_3346_p3);

assign newSel8_fu_564_p3 = ((or_cond2_fu_550_p2[0:0] === 1'b1) ? newSel6_fu_542_p3 : newSel7_fu_556_p3);

assign newSel90_fu_3401_p3 = ((sel_tmp61_fu_3395_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel91_fu_3415_p3 = ((tmp_21_29_fu_3384_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel92_fu_3423_p3 = ((or_cond30_fu_3409_p2[0:0] === 1'b1) ? newSel90_fu_3401_p3 : newSel91_fu_3415_p3);

assign newSel93_fu_3470_p3 = ((sel_tmp63_fu_3464_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel94_fu_3484_p3 = ((tmp_21_30_fu_3453_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel95_fu_3492_p3 = ((or_cond31_fu_3478_p2[0:0] === 1'b1) ? newSel93_fu_3470_p3 : newSel94_fu_3484_p3);

assign newSel96_fu_3585_p3 = ((sel_tmp65_fu_3579_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel97_fu_3599_p3 = ((tmp_21_31_fu_3568_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign newSel98_fu_3607_p3 = ((or_cond32_fu_3593_p2[0:0] === 1'b1) ? newSel96_fu_3585_p3 : newSel97_fu_3599_p3);

assign newSel99_fu_3654_p3 = ((sel_tmp67_fu_3648_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel9_fu_624_p3 = ((sel_tmp6_fu_618_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign newSel_fu_378_p3 = ((sel_tmp2_fu_372_p2[0:0] === 1'b1) ? 15'd21183 : 15'd11585);

assign or_cond10_fu_1825_p2 = (tmp_2_s_fu_1790_p2 | sel_tmp21_fu_1811_p2);

assign or_cond11_fu_1894_p2 = (tmp_2_10_fu_1859_p2 | sel_tmp23_fu_1880_p2);

assign or_cond12_fu_1963_p2 = (tmp_2_11_fu_1928_p2 | sel_tmp25_fu_1949_p2);

assign or_cond13_fu_2032_p2 = (tmp_2_12_fu_1997_p2 | sel_tmp27_fu_2018_p2);

assign or_cond14_fu_2101_p2 = (tmp_2_13_fu_2066_p2 | sel_tmp29_fu_2087_p2);

assign or_cond15_fu_2170_p2 = (tmp_2_14_fu_2135_p2 | sel_tmp31_fu_2156_p2);

assign or_cond16_fu_2397_p2 = (tmp_2_15_fu_2362_p2 | sel_tmp33_fu_2383_p2);

assign or_cond17_fu_2466_p2 = (tmp_2_16_fu_2431_p2 | sel_tmp35_fu_2452_p2);

assign or_cond18_fu_2535_p2 = (tmp_2_17_fu_2500_p2 | sel_tmp37_fu_2521_p2);

assign or_cond19_fu_2604_p2 = (tmp_2_18_fu_2569_p2 | sel_tmp39_fu_2590_p2);

assign or_cond1_fu_468_p2 = (tmp_2_1_fu_430_p2 | sel_tmp_fu_454_p2);

assign or_cond20_fu_2673_p2 = (tmp_2_19_fu_2638_p2 | sel_tmp41_fu_2659_p2);

assign or_cond21_fu_2742_p2 = (tmp_2_20_fu_2707_p2 | sel_tmp43_fu_2728_p2);

assign or_cond22_fu_2811_p2 = (tmp_2_21_fu_2776_p2 | sel_tmp45_fu_2797_p2);

assign or_cond23_fu_2880_p2 = (tmp_2_22_fu_2845_p2 | sel_tmp47_fu_2866_p2);

assign or_cond24_fu_2995_p2 = (tmp_2_23_fu_2960_p2 | sel_tmp49_fu_2981_p2);

assign or_cond25_fu_3064_p2 = (tmp_2_24_fu_3029_p2 | sel_tmp51_fu_3050_p2);

assign or_cond26_fu_3133_p2 = (tmp_2_25_fu_3098_p2 | sel_tmp53_fu_3119_p2);

assign or_cond27_fu_3202_p2 = (tmp_2_26_fu_3167_p2 | sel_tmp55_fu_3188_p2);

assign or_cond28_fu_3271_p2 = (tmp_2_27_fu_3236_p2 | sel_tmp57_fu_3257_p2);

assign or_cond29_fu_3340_p2 = (tmp_2_28_fu_3305_p2 | sel_tmp59_fu_3326_p2);

assign or_cond2_fu_550_p2 = (tmp_2_2_fu_512_p2 | sel_tmp4_fu_536_p2);

assign or_cond30_fu_3409_p2 = (tmp_2_29_fu_3374_p2 | sel_tmp61_fu_3395_p2);

assign or_cond31_fu_3478_p2 = (tmp_2_30_fu_3443_p2 | sel_tmp63_fu_3464_p2);

assign or_cond32_fu_3593_p2 = (tmp_2_31_fu_3558_p2 | sel_tmp65_fu_3579_p2);

assign or_cond33_fu_3662_p2 = (tmp_2_32_fu_3627_p2 | sel_tmp67_fu_3648_p2);

assign or_cond34_fu_3731_p2 = (tmp_2_33_fu_3696_p2 | sel_tmp69_fu_3717_p2);

assign or_cond35_fu_3800_p2 = (tmp_2_34_fu_3765_p2 | sel_tmp71_fu_3786_p2);

assign or_cond36_fu_3869_p2 = (tmp_2_35_fu_3834_p2 | sel_tmp73_fu_3855_p2);

assign or_cond37_fu_3938_p2 = (tmp_2_36_fu_3903_p2 | sel_tmp75_fu_3924_p2);

assign or_cond38_fu_4007_p2 = (tmp_2_37_fu_3972_p2 | sel_tmp77_fu_3993_p2);

assign or_cond39_fu_4076_p2 = (tmp_2_38_fu_4041_p2 | sel_tmp79_fu_4062_p2);

assign or_cond3_fu_632_p2 = (tmp_2_3_fu_594_p2 | sel_tmp6_fu_618_p2);

assign or_cond40_fu_4191_p2 = (tmp_2_39_fu_4156_p2 | sel_tmp81_fu_4177_p2);

assign or_cond41_fu_4260_p2 = (tmp_2_40_fu_4225_p2 | sel_tmp83_fu_4246_p2);

assign or_cond42_fu_4329_p2 = (tmp_2_41_fu_4294_p2 | sel_tmp85_fu_4315_p2);

assign or_cond43_fu_4398_p2 = (tmp_2_42_fu_4363_p2 | sel_tmp87_fu_4384_p2);

assign or_cond44_fu_4467_p2 = (tmp_2_43_fu_4432_p2 | sel_tmp89_fu_4453_p2);

assign or_cond45_fu_4536_p2 = (tmp_2_44_fu_4501_p2 | sel_tmp91_fu_4522_p2);

assign or_cond46_fu_4605_p2 = (tmp_2_45_fu_4570_p2 | sel_tmp93_fu_4591_p2);

assign or_cond47_fu_4674_p2 = (tmp_2_46_fu_4639_p2 | sel_tmp95_fu_4660_p2);

assign or_cond48_fu_4789_p2 = (tmp_2_47_fu_4754_p2 | sel_tmp97_fu_4775_p2);

assign or_cond49_fu_4858_p2 = (tmp_2_48_fu_4823_p2 | sel_tmp99_fu_4844_p2);

assign or_cond4_fu_714_p2 = (tmp_2_4_fu_676_p2 | sel_tmp8_fu_700_p2);

assign or_cond50_fu_4927_p2 = (tmp_2_49_fu_4892_p2 | sel_tmp101_fu_4913_p2);

assign or_cond51_fu_4996_p2 = (tmp_2_50_fu_4961_p2 | sel_tmp103_fu_4982_p2);

assign or_cond52_fu_5065_p2 = (tmp_2_51_fu_5030_p2 | sel_tmp105_fu_5051_p2);

assign or_cond53_fu_5134_p2 = (tmp_2_52_fu_5099_p2 | sel_tmp107_fu_5120_p2);

assign or_cond54_fu_5203_p2 = (tmp_2_53_fu_5168_p2 | sel_tmp109_fu_5189_p2);

assign or_cond55_fu_5272_p2 = (tmp_2_54_fu_5237_p2 | sel_tmp111_fu_5258_p2);

assign or_cond56_fu_5387_p2 = (tmp_2_55_fu_5352_p2 | sel_tmp113_fu_5373_p2);

assign or_cond57_fu_5456_p2 = (tmp_2_56_fu_5421_p2 | sel_tmp115_fu_5442_p2);

assign or_cond58_fu_5525_p2 = (tmp_2_57_fu_5490_p2 | sel_tmp117_fu_5511_p2);

assign or_cond59_fu_5594_p2 = (tmp_2_58_fu_5559_p2 | sel_tmp119_fu_5580_p2);

assign or_cond5_fu_796_p2 = (tmp_2_5_fu_758_p2 | sel_tmp11_fu_782_p2);

assign or_cond60_fu_5663_p2 = (tmp_2_59_fu_5628_p2 | sel_tmp121_fu_5649_p2);

assign or_cond61_fu_5732_p2 = (tmp_2_60_fu_5697_p2 | sel_tmp123_fu_5718_p2);

assign or_cond62_fu_5801_p2 = (tmp_2_61_fu_5766_p2 | sel_tmp125_fu_5787_p2);

assign or_cond63_fu_5870_p2 = (tmp_2_62_fu_5835_p2 | sel_tmp127_fu_5856_p2);

assign or_cond6_fu_878_p2 = (tmp_2_6_fu_840_p2 | sel_tmp13_fu_864_p2);

assign or_cond7_fu_960_p2 = (tmp_2_7_fu_922_p2 | sel_tmp15_fu_946_p2);

assign or_cond8_fu_1687_p2 = (tmp_2_8_fu_1652_p2 | sel_tmp17_fu_1673_p2);

assign or_cond9_fu_1756_p2 = (tmp_2_9_fu_1721_p2 | sel_tmp19_fu_1742_p2);

assign or_cond_fu_386_p2 = (tmp_2_fu_348_p2 | sel_tmp2_fu_372_p2);

assign p_Result_34_1_fu_420_p4 = {{bit_in_V_data_V_0_data_out[3:2]}};

assign p_Result_34_2_fu_502_p4 = {{bit_in_V_data_V_0_data_out[5:4]}};

assign p_Result_34_3_fu_584_p4 = {{bit_in_V_data_V_0_data_out[7:6]}};

assign p_Result_34_4_fu_666_p4 = {{bit_in_V_data_V_0_data_out[9:8]}};

assign p_Result_34_5_fu_748_p4 = {{bit_in_V_data_V_0_data_out[11:10]}};

assign p_Result_34_6_fu_830_p4 = {{bit_in_V_data_V_0_data_out[13:12]}};

assign p_Result_34_7_fu_912_p4 = {{bit_in_V_data_V_0_data_out[15:14]}};

assign p_axi_txn_load_fu_1612_p3 = ((tmp_last_V_fu_1604_p2[0:0] === 1'b1) ? 32'd0 : axi_txn);

assign real_V_10_cast_cast_fu_1920_p3 = ((or_cond11_fu_1894_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_11_cast_cast_fu_1989_p3 = ((or_cond12_fu_1963_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_12_cast_cast_fu_2058_p3 = ((or_cond13_fu_2032_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_13_cast_cast_fu_2127_p3 = ((or_cond14_fu_2101_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_15_cast_cast_fu_2423_p3 = ((or_cond16_fu_2397_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_16_cast_cast_fu_2492_p3 = ((or_cond17_fu_2466_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_17_cast_cast_fu_2561_p3 = ((or_cond18_fu_2535_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_18_cast_cast_fu_2630_p3 = ((or_cond19_fu_2604_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_19_cast_cast_fu_2699_p3 = ((or_cond20_fu_2673_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_1_cast_cast_fu_494_p3 = ((or_cond1_fu_468_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_1_fu_2902_p3 = ((or_cond23_fu_2880_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign real_V_20_cast_cast_fu_2768_p3 = ((or_cond21_fu_2742_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_21_cast_cast_fu_2837_p3 = ((or_cond22_fu_2811_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_23_cast_cast_fu_3021_p3 = ((or_cond24_fu_2995_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_24_cast_cast_fu_3090_p3 = ((or_cond25_fu_3064_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_25_cast_cast_fu_3159_p3 = ((or_cond26_fu_3133_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_26_cast_cast_fu_3228_p3 = ((or_cond27_fu_3202_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_27_cast_cast_fu_3297_p3 = ((or_cond28_fu_3271_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_28_cast_cast_fu_3366_p3 = ((or_cond29_fu_3340_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_29_cast_cast_fu_3435_p3 = ((or_cond30_fu_3409_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_2_cast_cast_fu_576_p3 = ((or_cond2_fu_550_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_2_fu_3500_p3 = ((or_cond31_fu_3478_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign real_V_31_cast_cast_fu_3619_p3 = ((or_cond32_fu_3593_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_32_cast_cast_fu_3688_p3 = ((or_cond33_fu_3662_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_33_cast_cast_fu_3757_p3 = ((or_cond34_fu_3731_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_34_cast_cast_fu_3826_p3 = ((or_cond35_fu_3800_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_35_cast_cast_fu_3895_p3 = ((or_cond36_fu_3869_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_36_cast_cast_fu_3964_p3 = ((or_cond37_fu_3938_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_37_cast_cast_fu_4033_p3 = ((or_cond38_fu_4007_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_39_cast_cast_fu_4217_p3 = ((or_cond40_fu_4191_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_3_cast_cast_fu_658_p3 = ((or_cond3_fu_632_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_3_fu_4098_p3 = ((or_cond39_fu_4076_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign real_V_40_cast_cast_fu_4286_p3 = ((or_cond41_fu_4260_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_41_cast_cast_fu_4355_p3 = ((or_cond42_fu_4329_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_42_cast_cast_fu_4424_p3 = ((or_cond43_fu_4398_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_43_cast_cast_fu_4493_p3 = ((or_cond44_fu_4467_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_44_cast_cast_fu_4562_p3 = ((or_cond45_fu_4536_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_45_cast_cast_fu_4631_p3 = ((or_cond46_fu_4605_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_47_cast_cast_fu_4815_p3 = ((or_cond48_fu_4789_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_48_cast_cast_fu_4884_p3 = ((or_cond49_fu_4858_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_49_cast_cast_fu_4953_p3 = ((or_cond50_fu_4927_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_4_cast_cast_fu_740_p3 = ((or_cond4_fu_714_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_4_fu_4696_p3 = ((or_cond47_fu_4674_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign real_V_50_cast_cast_fu_5022_p3 = ((or_cond51_fu_4996_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_51_cast_cast_fu_5091_p3 = ((or_cond52_fu_5065_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_52_cast_cast_fu_5160_p3 = ((or_cond53_fu_5134_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_53_cast_cast_fu_5229_p3 = ((or_cond54_fu_5203_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_55_cast_cast_fu_5413_p3 = ((or_cond56_fu_5387_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_56_cast_cast_fu_5482_p3 = ((or_cond57_fu_5456_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_57_cast_cast_fu_5551_p3 = ((or_cond58_fu_5525_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_58_cast_cast_fu_5620_p3 = ((or_cond59_fu_5594_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_59_cast_cast_fu_5689_p3 = ((or_cond60_fu_5663_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_5_cast_cast_fu_822_p3 = ((or_cond5_fu_796_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_5_fu_5294_p3 = ((or_cond55_fu_5272_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign real_V_60_cast_cast_fu_5758_p3 = ((or_cond61_fu_5732_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_61_cast_cast_fu_5827_p3 = ((or_cond62_fu_5801_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_6_cast_cast_fu_904_p3 = ((or_cond6_fu_878_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_6_fu_5892_p3 = ((or_cond63_fu_5870_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign real_V_7_fu_982_p3 = ((or_cond7_fu_960_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign real_V_8_cast_cast_fu_1713_p3 = ((or_cond8_fu_1687_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_9_cast_cast_fu_1782_p3 = ((or_cond9_fu_1756_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_cast_cast_4_fu_1851_p3 = ((or_cond10_fu_1825_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_cast_cast_fu_412_p3 = ((or_cond_fu_386_p2[0:0] === 1'b1) ? 16'd11585 : 16'd53951);

assign real_V_s_fu_2192_p3 = ((or_cond15_fu_2170_p2[0:0] === 1'b1) ? 15'd11585 : 15'd21183);

assign sel_tmp100_fu_4907_p2 = (tmp_2_49_fu_4892_p2 ^ 1'd1);

assign sel_tmp101_fu_4913_p2 = (tmp_5_49_fu_4897_p2 & sel_tmp100_fu_4907_p2);

assign sel_tmp102_fu_4976_p2 = (tmp_2_50_fu_4961_p2 ^ 1'd1);

assign sel_tmp103_fu_4982_p2 = (tmp_5_50_fu_4966_p2 & sel_tmp102_fu_4976_p2);

assign sel_tmp104_fu_5045_p2 = (tmp_2_51_fu_5030_p2 ^ 1'd1);

assign sel_tmp105_fu_5051_p2 = (tmp_5_51_fu_5035_p2 & sel_tmp104_fu_5045_p2);

assign sel_tmp106_fu_5114_p2 = (tmp_2_52_fu_5099_p2 ^ 1'd1);

assign sel_tmp107_fu_5120_p2 = (tmp_5_52_fu_5104_p2 & sel_tmp106_fu_5114_p2);

assign sel_tmp108_fu_5183_p2 = (tmp_2_53_fu_5168_p2 ^ 1'd1);

assign sel_tmp109_fu_5189_p2 = (tmp_5_53_fu_5173_p2 & sel_tmp108_fu_5183_p2);

assign sel_tmp10_fu_776_p2 = (tmp_2_5_fu_758_p2 ^ 1'd1);

assign sel_tmp110_fu_5252_p2 = (tmp_2_54_fu_5237_p2 ^ 1'd1);

assign sel_tmp111_fu_5258_p2 = (tmp_5_54_fu_5242_p2 & sel_tmp110_fu_5252_p2);

assign sel_tmp112_fu_5367_p2 = (tmp_2_55_fu_5352_p2 ^ 1'd1);

assign sel_tmp113_fu_5373_p2 = (tmp_5_55_fu_5357_p2 & sel_tmp112_fu_5367_p2);

assign sel_tmp114_fu_5436_p2 = (tmp_2_56_fu_5421_p2 ^ 1'd1);

assign sel_tmp115_fu_5442_p2 = (tmp_5_56_fu_5426_p2 & sel_tmp114_fu_5436_p2);

assign sel_tmp116_fu_5505_p2 = (tmp_2_57_fu_5490_p2 ^ 1'd1);

assign sel_tmp117_fu_5511_p2 = (tmp_5_57_fu_5495_p2 & sel_tmp116_fu_5505_p2);

assign sel_tmp118_fu_5574_p2 = (tmp_2_58_fu_5559_p2 ^ 1'd1);

assign sel_tmp119_fu_5580_p2 = (tmp_5_58_fu_5564_p2 & sel_tmp118_fu_5574_p2);

assign sel_tmp11_fu_782_p2 = (tmp_5_5_fu_764_p2 & sel_tmp10_fu_776_p2);

assign sel_tmp120_fu_5643_p2 = (tmp_2_59_fu_5628_p2 ^ 1'd1);

assign sel_tmp121_fu_5649_p2 = (tmp_5_59_fu_5633_p2 & sel_tmp120_fu_5643_p2);

assign sel_tmp122_fu_5712_p2 = (tmp_2_60_fu_5697_p2 ^ 1'd1);

assign sel_tmp123_fu_5718_p2 = (tmp_5_60_fu_5702_p2 & sel_tmp122_fu_5712_p2);

assign sel_tmp124_fu_5781_p2 = (tmp_2_61_fu_5766_p2 ^ 1'd1);

assign sel_tmp125_fu_5787_p2 = (tmp_5_61_fu_5771_p2 & sel_tmp124_fu_5781_p2);

assign sel_tmp126_fu_5850_p2 = (tmp_2_62_fu_5835_p2 ^ 1'd1);

assign sel_tmp127_fu_5856_p2 = (tmp_5_62_fu_5840_p2 & sel_tmp126_fu_5850_p2);

assign sel_tmp12_fu_858_p2 = (tmp_2_6_fu_840_p2 ^ 1'd1);

assign sel_tmp13_fu_864_p2 = (tmp_5_6_fu_846_p2 & sel_tmp12_fu_858_p2);

assign sel_tmp14_fu_940_p2 = (tmp_2_7_fu_922_p2 ^ 1'd1);

assign sel_tmp15_fu_946_p2 = (tmp_5_7_fu_928_p2 & sel_tmp14_fu_940_p2);

assign sel_tmp16_fu_1667_p2 = (tmp_2_8_fu_1652_p2 ^ 1'd1);

assign sel_tmp17_fu_1673_p2 = (tmp_5_8_fu_1657_p2 & sel_tmp16_fu_1667_p2);

assign sel_tmp18_fu_1736_p2 = (tmp_2_9_fu_1721_p2 ^ 1'd1);

assign sel_tmp19_fu_1742_p2 = (tmp_5_9_fu_1726_p2 & sel_tmp18_fu_1736_p2);

assign sel_tmp1_fu_366_p2 = (tmp_2_fu_348_p2 ^ 1'd1);

assign sel_tmp20_fu_1805_p2 = (tmp_2_s_fu_1790_p2 ^ 1'd1);

assign sel_tmp21_fu_1811_p2 = (tmp_5_s_fu_1795_p2 & sel_tmp20_fu_1805_p2);

assign sel_tmp22_fu_1874_p2 = (tmp_2_10_fu_1859_p2 ^ 1'd1);

assign sel_tmp23_fu_1880_p2 = (tmp_5_10_fu_1864_p2 & sel_tmp22_fu_1874_p2);

assign sel_tmp24_fu_1943_p2 = (tmp_2_11_fu_1928_p2 ^ 1'd1);

assign sel_tmp25_fu_1949_p2 = (tmp_5_11_fu_1933_p2 & sel_tmp24_fu_1943_p2);

assign sel_tmp26_fu_2012_p2 = (tmp_2_12_fu_1997_p2 ^ 1'd1);

assign sel_tmp27_fu_2018_p2 = (tmp_5_12_fu_2002_p2 & sel_tmp26_fu_2012_p2);

assign sel_tmp28_fu_2081_p2 = (tmp_2_13_fu_2066_p2 ^ 1'd1);

assign sel_tmp29_fu_2087_p2 = (tmp_5_13_fu_2071_p2 & sel_tmp28_fu_2081_p2);

assign sel_tmp2_fu_372_p2 = (tmp_5_fu_354_p2 & sel_tmp1_fu_366_p2);

assign sel_tmp30_fu_2150_p2 = (tmp_2_14_fu_2135_p2 ^ 1'd1);

assign sel_tmp31_fu_2156_p2 = (tmp_5_14_fu_2140_p2 & sel_tmp30_fu_2150_p2);

assign sel_tmp32_fu_2377_p2 = (tmp_2_15_fu_2362_p2 ^ 1'd1);

assign sel_tmp33_fu_2383_p2 = (tmp_5_15_fu_2367_p2 & sel_tmp32_fu_2377_p2);

assign sel_tmp34_fu_2446_p2 = (tmp_2_16_fu_2431_p2 ^ 1'd1);

assign sel_tmp35_fu_2452_p2 = (tmp_5_16_fu_2436_p2 & sel_tmp34_fu_2446_p2);

assign sel_tmp36_fu_2515_p2 = (tmp_2_17_fu_2500_p2 ^ 1'd1);

assign sel_tmp37_fu_2521_p2 = (tmp_5_17_fu_2505_p2 & sel_tmp36_fu_2515_p2);

assign sel_tmp38_fu_2584_p2 = (tmp_2_18_fu_2569_p2 ^ 1'd1);

assign sel_tmp39_fu_2590_p2 = (tmp_5_18_fu_2574_p2 & sel_tmp38_fu_2584_p2);

assign sel_tmp3_fu_530_p2 = (tmp_2_2_fu_512_p2 ^ 1'd1);

assign sel_tmp40_fu_2653_p2 = (tmp_2_19_fu_2638_p2 ^ 1'd1);

assign sel_tmp41_fu_2659_p2 = (tmp_5_19_fu_2643_p2 & sel_tmp40_fu_2653_p2);

assign sel_tmp42_fu_2722_p2 = (tmp_2_20_fu_2707_p2 ^ 1'd1);

assign sel_tmp43_fu_2728_p2 = (tmp_5_20_fu_2712_p2 & sel_tmp42_fu_2722_p2);

assign sel_tmp44_fu_2791_p2 = (tmp_2_21_fu_2776_p2 ^ 1'd1);

assign sel_tmp45_fu_2797_p2 = (tmp_5_21_fu_2781_p2 & sel_tmp44_fu_2791_p2);

assign sel_tmp46_fu_2860_p2 = (tmp_2_22_fu_2845_p2 ^ 1'd1);

assign sel_tmp47_fu_2866_p2 = (tmp_5_22_fu_2850_p2 & sel_tmp46_fu_2860_p2);

assign sel_tmp48_fu_2975_p2 = (tmp_2_23_fu_2960_p2 ^ 1'd1);

assign sel_tmp49_fu_2981_p2 = (tmp_5_23_fu_2965_p2 & sel_tmp48_fu_2975_p2);

assign sel_tmp4_fu_536_p2 = (tmp_5_2_fu_518_p2 & sel_tmp3_fu_530_p2);

assign sel_tmp50_fu_3044_p2 = (tmp_2_24_fu_3029_p2 ^ 1'd1);

assign sel_tmp51_fu_3050_p2 = (tmp_5_24_fu_3034_p2 & sel_tmp50_fu_3044_p2);

assign sel_tmp52_fu_3113_p2 = (tmp_2_25_fu_3098_p2 ^ 1'd1);

assign sel_tmp53_fu_3119_p2 = (tmp_5_25_fu_3103_p2 & sel_tmp52_fu_3113_p2);

assign sel_tmp54_fu_3182_p2 = (tmp_2_26_fu_3167_p2 ^ 1'd1);

assign sel_tmp55_fu_3188_p2 = (tmp_5_26_fu_3172_p2 & sel_tmp54_fu_3182_p2);

assign sel_tmp56_fu_3251_p2 = (tmp_2_27_fu_3236_p2 ^ 1'd1);

assign sel_tmp57_fu_3257_p2 = (tmp_5_27_fu_3241_p2 & sel_tmp56_fu_3251_p2);

assign sel_tmp58_fu_3320_p2 = (tmp_2_28_fu_3305_p2 ^ 1'd1);

assign sel_tmp59_fu_3326_p2 = (tmp_5_28_fu_3310_p2 & sel_tmp58_fu_3320_p2);

assign sel_tmp5_fu_612_p2 = (tmp_2_3_fu_594_p2 ^ 1'd1);

assign sel_tmp60_fu_3389_p2 = (tmp_2_29_fu_3374_p2 ^ 1'd1);

assign sel_tmp61_fu_3395_p2 = (tmp_5_29_fu_3379_p2 & sel_tmp60_fu_3389_p2);

assign sel_tmp62_fu_3458_p2 = (tmp_2_30_fu_3443_p2 ^ 1'd1);

assign sel_tmp63_fu_3464_p2 = (tmp_5_30_fu_3448_p2 & sel_tmp62_fu_3458_p2);

assign sel_tmp64_fu_3573_p2 = (tmp_2_31_fu_3558_p2 ^ 1'd1);

assign sel_tmp65_fu_3579_p2 = (tmp_5_31_fu_3563_p2 & sel_tmp64_fu_3573_p2);

assign sel_tmp66_fu_3642_p2 = (tmp_2_32_fu_3627_p2 ^ 1'd1);

assign sel_tmp67_fu_3648_p2 = (tmp_5_32_fu_3632_p2 & sel_tmp66_fu_3642_p2);

assign sel_tmp68_fu_3711_p2 = (tmp_2_33_fu_3696_p2 ^ 1'd1);

assign sel_tmp69_fu_3717_p2 = (tmp_5_33_fu_3701_p2 & sel_tmp68_fu_3711_p2);

assign sel_tmp6_fu_618_p2 = (tmp_5_3_fu_600_p2 & sel_tmp5_fu_612_p2);

assign sel_tmp70_fu_3780_p2 = (tmp_2_34_fu_3765_p2 ^ 1'd1);

assign sel_tmp71_fu_3786_p2 = (tmp_5_34_fu_3770_p2 & sel_tmp70_fu_3780_p2);

assign sel_tmp72_fu_3849_p2 = (tmp_2_35_fu_3834_p2 ^ 1'd1);

assign sel_tmp73_fu_3855_p2 = (tmp_5_35_fu_3839_p2 & sel_tmp72_fu_3849_p2);

assign sel_tmp74_fu_3918_p2 = (tmp_2_36_fu_3903_p2 ^ 1'd1);

assign sel_tmp75_fu_3924_p2 = (tmp_5_36_fu_3908_p2 & sel_tmp74_fu_3918_p2);

assign sel_tmp76_fu_3987_p2 = (tmp_2_37_fu_3972_p2 ^ 1'd1);

assign sel_tmp77_fu_3993_p2 = (tmp_5_37_fu_3977_p2 & sel_tmp76_fu_3987_p2);

assign sel_tmp78_fu_4056_p2 = (tmp_2_38_fu_4041_p2 ^ 1'd1);

assign sel_tmp79_fu_4062_p2 = (tmp_5_38_fu_4046_p2 & sel_tmp78_fu_4056_p2);

assign sel_tmp7_fu_694_p2 = (tmp_2_4_fu_676_p2 ^ 1'd1);

assign sel_tmp80_fu_4171_p2 = (tmp_2_39_fu_4156_p2 ^ 1'd1);

assign sel_tmp81_fu_4177_p2 = (tmp_5_39_fu_4161_p2 & sel_tmp80_fu_4171_p2);

assign sel_tmp82_fu_4240_p2 = (tmp_2_40_fu_4225_p2 ^ 1'd1);

assign sel_tmp83_fu_4246_p2 = (tmp_5_40_fu_4230_p2 & sel_tmp82_fu_4240_p2);

assign sel_tmp84_fu_4309_p2 = (tmp_2_41_fu_4294_p2 ^ 1'd1);

assign sel_tmp85_fu_4315_p2 = (tmp_5_41_fu_4299_p2 & sel_tmp84_fu_4309_p2);

assign sel_tmp86_fu_4378_p2 = (tmp_2_42_fu_4363_p2 ^ 1'd1);

assign sel_tmp87_fu_4384_p2 = (tmp_5_42_fu_4368_p2 & sel_tmp86_fu_4378_p2);

assign sel_tmp88_fu_4447_p2 = (tmp_2_43_fu_4432_p2 ^ 1'd1);

assign sel_tmp89_fu_4453_p2 = (tmp_5_43_fu_4437_p2 & sel_tmp88_fu_4447_p2);

assign sel_tmp8_fu_700_p2 = (tmp_5_4_fu_682_p2 & sel_tmp7_fu_694_p2);

assign sel_tmp90_fu_4516_p2 = (tmp_2_44_fu_4501_p2 ^ 1'd1);

assign sel_tmp91_fu_4522_p2 = (tmp_5_44_fu_4506_p2 & sel_tmp90_fu_4516_p2);

assign sel_tmp92_fu_4585_p2 = (tmp_2_45_fu_4570_p2 ^ 1'd1);

assign sel_tmp93_fu_4591_p2 = (tmp_5_45_fu_4575_p2 & sel_tmp92_fu_4585_p2);

assign sel_tmp94_fu_4654_p2 = (tmp_2_46_fu_4639_p2 ^ 1'd1);

assign sel_tmp95_fu_4660_p2 = (tmp_5_46_fu_4644_p2 & sel_tmp94_fu_4654_p2);

assign sel_tmp96_fu_4769_p2 = (tmp_2_47_fu_4754_p2 ^ 1'd1);

assign sel_tmp97_fu_4775_p2 = (tmp_5_47_fu_4759_p2 & sel_tmp96_fu_4769_p2);

assign sel_tmp98_fu_4838_p2 = (tmp_2_48_fu_4823_p2 ^ 1'd1);

assign sel_tmp99_fu_4844_p2 = (tmp_5_48_fu_4828_p2 & sel_tmp98_fu_4838_p2);

assign sel_tmp9_fu_448_p2 = (tmp_2_1_fu_430_p2 ^ 1'd1);

assign sel_tmp_fu_454_p2 = (tmp_5_1_fu_436_p2 & sel_tmp9_fu_448_p2);

assign sym_imag_TDATA = sym_imag_V_data_V_1_data_out;

assign sym_imag_TLAST = sym_imag_V_last_V_1_data_out;

assign sym_imag_TVALID = sym_imag_V_last_V_1_state[1'd0];

assign sym_imag_V_data_V_1_ack_in = sym_imag_V_data_V_1_state[1'd1];

assign sym_imag_V_data_V_1_ack_out = sym_imag_TREADY;

assign sym_imag_V_data_V_1_load_A = (sym_imag_V_data_V_1_state_cmp_full & ~sym_imag_V_data_V_1_sel_wr);

assign sym_imag_V_data_V_1_load_B = (sym_imag_V_data_V_1_state_cmp_full & sym_imag_V_data_V_1_sel_wr);

assign sym_imag_V_data_V_1_sel = sym_imag_V_data_V_1_sel_rd;

assign sym_imag_V_data_V_1_state_cmp_full = ((sym_imag_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign sym_imag_V_data_V_1_vld_out = sym_imag_V_data_V_1_state[1'd0];

assign sym_imag_V_last_V_1_ack_in = sym_imag_V_last_V_1_state[1'd1];

assign sym_imag_V_last_V_1_ack_out = sym_imag_TREADY;

assign sym_imag_V_last_V_1_load_A = (sym_imag_V_last_V_1_state_cmp_full & ~sym_imag_V_last_V_1_sel_wr);

assign sym_imag_V_last_V_1_load_B = (sym_imag_V_last_V_1_state_cmp_full & sym_imag_V_last_V_1_sel_wr);

assign sym_imag_V_last_V_1_sel = sym_imag_V_last_V_1_sel_rd;

assign sym_imag_V_last_V_1_state_cmp_full = ((sym_imag_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign sym_imag_V_last_V_1_vld_out = sym_imag_V_last_V_1_state[1'd0];

assign sym_real_TDATA = sym_real_V_data_V_1_data_out;

assign sym_real_TLAST = sym_real_V_last_V_1_data_out;

assign sym_real_TVALID = sym_real_V_last_V_1_state[1'd0];

assign sym_real_V_data_V_1_ack_in = sym_real_V_data_V_1_state[1'd1];

assign sym_real_V_data_V_1_ack_out = sym_real_TREADY;

assign sym_real_V_data_V_1_load_A = (sym_real_V_data_V_1_state_cmp_full & ~sym_real_V_data_V_1_sel_wr);

assign sym_real_V_data_V_1_load_B = (sym_real_V_data_V_1_state_cmp_full & sym_real_V_data_V_1_sel_wr);

assign sym_real_V_data_V_1_sel = sym_real_V_data_V_1_sel_rd;

assign sym_real_V_data_V_1_state_cmp_full = ((sym_real_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign sym_real_V_data_V_1_vld_out = sym_real_V_data_V_1_state[1'd0];

assign sym_real_V_last_V_1_ack_in = sym_real_V_last_V_1_state[1'd1];

assign sym_real_V_last_V_1_ack_out = sym_real_TREADY;

assign sym_real_V_last_V_1_load_A = (sym_real_V_last_V_1_state_cmp_full & ~sym_real_V_last_V_1_sel_wr);

assign sym_real_V_last_V_1_load_B = (sym_real_V_last_V_1_state_cmp_full & sym_real_V_last_V_1_sel_wr);

assign sym_real_V_last_V_1_sel = sym_real_V_last_V_1_sel_rd;

assign sym_real_V_last_V_1_state_cmp_full = ((sym_real_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign sym_real_V_last_V_1_vld_out = sym_real_V_last_V_1_state[1'd0];

assign tmp_10_fu_3533_p9 = {{{{{{{{newSel95_fu_3492_p3}, {newSel694_cast_fu_3431_p1}}, {newSel688_cast_fu_3362_p1}}, {newSel682_cast_fu_3293_p1}}, {newSel676_cast_fu_3224_p1}}, {newSel670_cast_fu_3155_p1}}, {newSel664_cast_fu_3086_p1}}, {newSel658_cast_fu_3017_p1}};

assign tmp_11_fu_4106_p9 = {{{{{{{{real_V_3_fu_4098_p3}, {real_V_37_cast_cast_fu_4033_p3}}, {real_V_36_cast_cast_fu_3964_p3}}, {real_V_35_cast_cast_fu_3895_p3}}, {real_V_34_cast_cast_fu_3826_p3}}, {real_V_33_cast_cast_fu_3757_p3}}, {real_V_32_cast_cast_fu_3688_p3}}, {real_V_31_cast_cast_fu_3619_p3}};

assign tmp_12_fu_4131_p9 = {{{{{{{{newSel119_fu_4090_p3}, {newSel742_cast_fu_4029_p1}}, {newSel736_cast_fu_3960_p1}}, {newSel730_cast_fu_3891_p1}}, {newSel724_cast_fu_3822_p1}}, {newSel718_cast_fu_3753_p1}}, {newSel712_cast_fu_3684_p1}}, {newSel706_cast_fu_3615_p1}};

assign tmp_13_fu_4704_p9 = {{{{{{{{real_V_4_fu_4696_p3}, {real_V_45_cast_cast_fu_4631_p3}}, {real_V_44_cast_cast_fu_4562_p3}}, {real_V_43_cast_cast_fu_4493_p3}}, {real_V_42_cast_cast_fu_4424_p3}}, {real_V_41_cast_cast_fu_4355_p3}}, {real_V_40_cast_cast_fu_4286_p3}}, {real_V_39_cast_cast_fu_4217_p3}};

assign tmp_14_fu_4729_p9 = {{{{{{{{newSel143_fu_4688_p3}, {newSel790_cast_fu_4627_p1}}, {newSel784_cast_fu_4558_p1}}, {newSel778_cast_fu_4489_p1}}, {newSel772_cast_fu_4420_p1}}, {newSel766_cast_fu_4351_p1}}, {newSel760_cast_fu_4282_p1}}, {newSel754_cast_fu_4213_p1}};

assign tmp_15_fu_5302_p9 = {{{{{{{{real_V_5_fu_5294_p3}, {real_V_53_cast_cast_fu_5229_p3}}, {real_V_52_cast_cast_fu_5160_p3}}, {real_V_51_cast_cast_fu_5091_p3}}, {real_V_50_cast_cast_fu_5022_p3}}, {real_V_49_cast_cast_fu_4953_p3}}, {real_V_48_cast_cast_fu_4884_p3}}, {real_V_47_cast_cast_fu_4815_p3}};

assign tmp_16_fu_5327_p9 = {{{{{{{{newSel167_fu_5286_p3}, {newSel838_cast_fu_5225_p1}}, {newSel832_cast_fu_5156_p1}}, {newSel826_cast_fu_5087_p1}}, {newSel820_cast_fu_5018_p1}}, {newSel814_cast_fu_4949_p1}}, {newSel808_cast_fu_4880_p1}}, {newSel802_cast_fu_4811_p1}};

assign tmp_17_fu_5900_p9 = {{{{{{{{real_V_6_fu_5892_p3}, {real_V_61_cast_cast_fu_5827_p3}}, {real_V_60_cast_cast_fu_5758_p3}}, {real_V_59_cast_cast_fu_5689_p3}}, {real_V_58_cast_cast_fu_5620_p3}}, {real_V_57_cast_cast_fu_5551_p3}}, {real_V_56_cast_cast_fu_5482_p3}}, {real_V_55_cast_cast_fu_5413_p3}};

assign tmp_18_fu_5925_p9 = {{{{{{{{newSel191_fu_5884_p3}, {newSel886_cast_fu_5823_p1}}, {newSel880_cast_fu_5754_p1}}, {newSel874_cast_fu_5685_p1}}, {newSel868_cast_fu_5616_p1}}, {newSel862_cast_fu_5547_p1}}, {newSel856_cast_fu_5478_p1}}, {newSel850_cast_fu_5409_p1}};

assign tmp_1_fu_1550_p9 = {{{{{{{{real_V_7_fu_982_p3}, {real_V_6_cast_cast_fu_904_p3}}, {real_V_5_cast_cast_fu_822_p3}}, {real_V_4_cast_cast_fu_740_p3}}, {real_V_3_cast_cast_fu_658_p3}}, {real_V_2_cast_cast_fu_576_p3}}, {real_V_1_cast_cast_fu_494_p3}}, {real_V_cast_cast_fu_412_p3}};

assign tmp_21_10_fu_1869_p2 = ((p_Result_34_10_reg_5971 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_11_fu_1938_p2 = ((p_Result_34_11_reg_5978 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_12_fu_2007_p2 = ((p_Result_34_12_reg_5985 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_13_fu_2076_p2 = ((p_Result_34_13_reg_5992 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_14_fu_2145_p2 = ((p_Result_34_14_reg_5999 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_15_fu_2372_p2 = ((p_Result_34_15_reg_6006 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_16_fu_2441_p2 = ((p_Result_34_16_reg_6013 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_17_fu_2510_p2 = ((p_Result_34_17_reg_6020 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_18_fu_2579_p2 = ((p_Result_34_18_reg_6027 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_19_fu_2648_p2 = ((p_Result_34_19_reg_6034 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_1_fu_442_p2 = ((p_Result_34_1_fu_420_p4 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_20_fu_2717_p2 = ((p_Result_34_20_reg_6041 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_21_fu_2786_p2 = ((p_Result_34_21_reg_6048 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_22_fu_2855_p2 = ((p_Result_34_22_reg_6055 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_23_fu_2970_p2 = ((p_Result_34_23_reg_6062 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_24_fu_3039_p2 = ((p_Result_34_24_reg_6069 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_25_fu_3108_p2 = ((p_Result_34_25_reg_6076 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_26_fu_3177_p2 = ((p_Result_34_26_reg_6083 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_27_fu_3246_p2 = ((p_Result_34_27_reg_6090 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_28_fu_3315_p2 = ((p_Result_34_28_reg_6097 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_29_fu_3384_p2 = ((p_Result_34_29_reg_6104 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_2_fu_524_p2 = ((p_Result_34_2_fu_502_p4 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_30_fu_3453_p2 = ((p_Result_34_30_reg_6111 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_31_fu_3568_p2 = ((p_Result_34_31_reg_6118 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_32_fu_3637_p2 = ((p_Result_34_32_reg_6125 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_33_fu_3706_p2 = ((p_Result_34_33_reg_6132 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_34_fu_3775_p2 = ((p_Result_34_34_reg_6139 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_35_fu_3844_p2 = ((p_Result_34_35_reg_6146 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_36_fu_3913_p2 = ((p_Result_34_36_reg_6153 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_37_fu_3982_p2 = ((p_Result_34_37_reg_6160 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_38_fu_4051_p2 = ((p_Result_34_38_reg_6167 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_39_fu_4166_p2 = ((p_Result_34_39_reg_6174 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_3_fu_606_p2 = ((p_Result_34_3_fu_584_p4 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_40_fu_4235_p2 = ((p_Result_34_40_reg_6181 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_41_fu_4304_p2 = ((p_Result_34_41_reg_6188 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_42_fu_4373_p2 = ((p_Result_34_42_reg_6195 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_43_fu_4442_p2 = ((p_Result_34_43_reg_6202 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_44_fu_4511_p2 = ((p_Result_34_44_reg_6209 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_45_fu_4580_p2 = ((p_Result_34_45_reg_6216 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_46_fu_4649_p2 = ((p_Result_34_46_reg_6223 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_47_fu_4764_p2 = ((p_Result_34_47_reg_6230 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_48_fu_4833_p2 = ((p_Result_34_48_reg_6237 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_49_fu_4902_p2 = ((p_Result_34_49_reg_6244 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_4_fu_688_p2 = ((p_Result_34_4_fu_666_p4 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_50_fu_4971_p2 = ((p_Result_34_50_reg_6251 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_51_fu_5040_p2 = ((p_Result_34_51_reg_6258 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_52_fu_5109_p2 = ((p_Result_34_52_reg_6265 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_53_fu_5178_p2 = ((p_Result_34_53_reg_6272 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_54_fu_5247_p2 = ((p_Result_34_54_reg_6279 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_55_fu_5362_p2 = ((p_Result_34_55_reg_6286 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_56_fu_5431_p2 = ((p_Result_34_56_reg_6293 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_57_fu_5500_p2 = ((p_Result_34_57_reg_6300 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_58_fu_5569_p2 = ((p_Result_34_58_reg_6307 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_59_fu_5638_p2 = ((p_Result_34_59_reg_6314 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_5_fu_770_p2 = ((p_Result_34_5_fu_748_p4 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_60_fu_5707_p2 = ((p_Result_34_60_reg_6321 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_61_fu_5776_p2 = ((p_Result_34_61_reg_6328 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_62_fu_5845_p2 = ((p_Result_34_62_reg_6335 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_6_fu_852_p2 = ((p_Result_34_6_fu_830_p4 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_7_fu_934_p2 = ((p_Result_34_7_fu_912_p4 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_8_fu_1662_p2 = ((p_Result_34_8_reg_5950 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_9_fu_1731_p2 = ((p_Result_34_9_reg_5957 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_21_s_fu_1800_p2 = ((p_Result_34_s_reg_5964 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_22_1_fu_1632_p3 = ((tmp_last_V_1_fu_1620_p2[0:0] === 1'b1) ? 32'd1 : tmp_22_op_fu_1626_p2);

assign tmp_22_1_op_fu_1646_p2 = (32'd1 + tmp_22_1_fu_1632_p3);

assign tmp_22_2_fu_2250_p3 = ((tmp_last_V_2_reg_6364[0:0] === 1'b1) ? 32'd1 : tmp_22_1_op_reg_6371);

assign tmp_22_2_op_fu_2262_p2 = (32'd1 + tmp_22_2_fu_2250_p3);

assign tmp_22_3_fu_2268_p3 = ((tmp_last_V_3_fu_2256_p2[0:0] === 1'b1) ? 32'd1 : tmp_22_2_op_fu_2262_p2);

assign tmp_22_3_op_fu_2282_p2 = (32'd1 + tmp_22_3_fu_2268_p3);

assign tmp_22_4_fu_2288_p3 = ((tmp_last_V_4_fu_2276_p2[0:0] === 1'b1) ? 32'd1 : tmp_22_3_op_fu_2282_p2);

assign tmp_22_4_op_fu_2302_p2 = (32'd1 + tmp_22_4_fu_2288_p3);

assign tmp_22_5_fu_2308_p3 = ((tmp_last_V_5_fu_2296_p2[0:0] === 1'b1) ? 32'd1 : tmp_22_4_op_fu_2302_p2);

assign tmp_22_5_op_fu_2322_p2 = (32'd1 + tmp_22_5_fu_2308_p3);

assign tmp_22_6_fu_2328_p3 = ((tmp_last_V_6_fu_2316_p2[0:0] === 1'b1) ? 32'd1 : tmp_22_5_op_fu_2322_p2);

assign tmp_22_6_op_fu_2342_p2 = (32'd1 + tmp_22_6_fu_2328_p3);

assign tmp_22_7_fu_2348_p3 = ((tmp_last_V_7_fu_2336_p2[0:0] === 1'b1) ? 32'd1 : tmp_22_6_op_fu_2342_p2);

assign tmp_22_op_fu_1626_p2 = (32'd2 + p_axi_txn_load_fu_1612_p3);

assign tmp_2_10_fu_1859_p2 = ((p_Result_34_10_reg_5971 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_11_fu_1928_p2 = ((p_Result_34_11_reg_5978 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_12_fu_1997_p2 = ((p_Result_34_12_reg_5985 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_13_fu_2066_p2 = ((p_Result_34_13_reg_5992 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_14_fu_2135_p2 = ((p_Result_34_14_reg_5999 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_15_fu_2362_p2 = ((p_Result_34_15_reg_6006 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_16_fu_2431_p2 = ((p_Result_34_16_reg_6013 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_17_fu_2500_p2 = ((p_Result_34_17_reg_6020 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_18_fu_2569_p2 = ((p_Result_34_18_reg_6027 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_19_fu_2638_p2 = ((p_Result_34_19_reg_6034 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_1_fu_430_p2 = ((p_Result_34_1_fu_420_p4 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_20_fu_2707_p2 = ((p_Result_34_20_reg_6041 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_21_fu_2776_p2 = ((p_Result_34_21_reg_6048 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_22_fu_2845_p2 = ((p_Result_34_22_reg_6055 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_23_fu_2960_p2 = ((p_Result_34_23_reg_6062 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_24_fu_3029_p2 = ((p_Result_34_24_reg_6069 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_25_fu_3098_p2 = ((p_Result_34_25_reg_6076 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_26_fu_3167_p2 = ((p_Result_34_26_reg_6083 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_27_fu_3236_p2 = ((p_Result_34_27_reg_6090 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_28_fu_3305_p2 = ((p_Result_34_28_reg_6097 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_29_fu_3374_p2 = ((p_Result_34_29_reg_6104 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_2_fu_512_p2 = ((p_Result_34_2_fu_502_p4 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_30_fu_3443_p2 = ((p_Result_34_30_reg_6111 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_31_fu_3558_p2 = ((p_Result_34_31_reg_6118 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_32_fu_3627_p2 = ((p_Result_34_32_reg_6125 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_33_fu_3696_p2 = ((p_Result_34_33_reg_6132 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_34_fu_3765_p2 = ((p_Result_34_34_reg_6139 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_35_fu_3834_p2 = ((p_Result_34_35_reg_6146 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_36_fu_3903_p2 = ((p_Result_34_36_reg_6153 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_37_fu_3972_p2 = ((p_Result_34_37_reg_6160 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_38_fu_4041_p2 = ((p_Result_34_38_reg_6167 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_39_fu_4156_p2 = ((p_Result_34_39_reg_6174 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_3_fu_594_p2 = ((p_Result_34_3_fu_584_p4 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_40_fu_4225_p2 = ((p_Result_34_40_reg_6181 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_41_fu_4294_p2 = ((p_Result_34_41_reg_6188 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_42_fu_4363_p2 = ((p_Result_34_42_reg_6195 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_43_fu_4432_p2 = ((p_Result_34_43_reg_6202 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_44_fu_4501_p2 = ((p_Result_34_44_reg_6209 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_45_fu_4570_p2 = ((p_Result_34_45_reg_6216 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_46_fu_4639_p2 = ((p_Result_34_46_reg_6223 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_47_fu_4754_p2 = ((p_Result_34_47_reg_6230 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_48_fu_4823_p2 = ((p_Result_34_48_reg_6237 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_49_fu_4892_p2 = ((p_Result_34_49_reg_6244 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_4_fu_676_p2 = ((p_Result_34_4_fu_666_p4 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_50_fu_4961_p2 = ((p_Result_34_50_reg_6251 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_51_fu_5030_p2 = ((p_Result_34_51_reg_6258 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_52_fu_5099_p2 = ((p_Result_34_52_reg_6265 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_53_fu_5168_p2 = ((p_Result_34_53_reg_6272 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_54_fu_5237_p2 = ((p_Result_34_54_reg_6279 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_55_fu_5352_p2 = ((p_Result_34_55_reg_6286 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_56_fu_5421_p2 = ((p_Result_34_56_reg_6293 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_57_fu_5490_p2 = ((p_Result_34_57_reg_6300 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_58_fu_5559_p2 = ((p_Result_34_58_reg_6307 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_59_fu_5628_p2 = ((p_Result_34_59_reg_6314 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_5_fu_758_p2 = ((p_Result_34_5_fu_748_p4 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_60_fu_5697_p2 = ((p_Result_34_60_reg_6321 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_61_fu_5766_p2 = ((p_Result_34_61_reg_6328 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_62_fu_5835_p2 = ((p_Result_34_62_reg_6335 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_6_fu_840_p2 = ((p_Result_34_6_fu_830_p4 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_7_fu_922_p2 = ((p_Result_34_7_fu_912_p4 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_8_fu_1652_p2 = ((p_Result_34_8_reg_5950 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_9_fu_1721_p2 = ((p_Result_34_9_reg_5957 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_fu_348_p2 = ((tmp_fu_344_p1 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_2_s_fu_1790_p2 = ((p_Result_34_s_reg_5964 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_3_fu_1575_p9 = {{{{{{{{newSel23_fu_974_p3}, {newSel550_cast_fu_900_p1}}, {newSel544_cast_fu_818_p1}}, {newSel538_cast_fu_736_p1}}, {newSel532_cast_fu_654_p1}}, {newSel526_cast_fu_572_p1}}, {newSel520_cast_fu_490_p1}}, {newSel514_cast_fu_408_p1}};

assign tmp_4_fu_2200_p9 = {{{{{{{{real_V_s_fu_2192_p3}, {real_V_13_cast_cast_fu_2127_p3}}, {real_V_12_cast_cast_fu_2058_p3}}, {real_V_11_cast_cast_fu_1989_p3}}, {real_V_10_cast_cast_fu_1920_p3}}, {real_V_cast_cast_4_fu_1851_p3}}, {real_V_9_cast_cast_fu_1782_p3}}, {real_V_8_cast_cast_fu_1713_p3}};

assign tmp_5_10_fu_1864_p2 = ((p_Result_34_10_reg_5971 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_11_fu_1933_p2 = ((p_Result_34_11_reg_5978 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_12_fu_2002_p2 = ((p_Result_34_12_reg_5985 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_13_fu_2071_p2 = ((p_Result_34_13_reg_5992 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_14_fu_2140_p2 = ((p_Result_34_14_reg_5999 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_15_fu_2367_p2 = ((p_Result_34_15_reg_6006 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_16_fu_2436_p2 = ((p_Result_34_16_reg_6013 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_17_fu_2505_p2 = ((p_Result_34_17_reg_6020 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_18_fu_2574_p2 = ((p_Result_34_18_reg_6027 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_19_fu_2643_p2 = ((p_Result_34_19_reg_6034 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_1_fu_436_p2 = ((p_Result_34_1_fu_420_p4 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_20_fu_2712_p2 = ((p_Result_34_20_reg_6041 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_21_fu_2781_p2 = ((p_Result_34_21_reg_6048 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_22_fu_2850_p2 = ((p_Result_34_22_reg_6055 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_23_fu_2965_p2 = ((p_Result_34_23_reg_6062 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_24_fu_3034_p2 = ((p_Result_34_24_reg_6069 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_25_fu_3103_p2 = ((p_Result_34_25_reg_6076 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_26_fu_3172_p2 = ((p_Result_34_26_reg_6083 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_27_fu_3241_p2 = ((p_Result_34_27_reg_6090 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_28_fu_3310_p2 = ((p_Result_34_28_reg_6097 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_29_fu_3379_p2 = ((p_Result_34_29_reg_6104 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_2_fu_518_p2 = ((p_Result_34_2_fu_502_p4 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_30_fu_3448_p2 = ((p_Result_34_30_reg_6111 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_31_fu_3563_p2 = ((p_Result_34_31_reg_6118 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_32_fu_3632_p2 = ((p_Result_34_32_reg_6125 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_33_fu_3701_p2 = ((p_Result_34_33_reg_6132 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_34_fu_3770_p2 = ((p_Result_34_34_reg_6139 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_35_fu_3839_p2 = ((p_Result_34_35_reg_6146 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_36_fu_3908_p2 = ((p_Result_34_36_reg_6153 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_37_fu_3977_p2 = ((p_Result_34_37_reg_6160 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_38_fu_4046_p2 = ((p_Result_34_38_reg_6167 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_39_fu_4161_p2 = ((p_Result_34_39_reg_6174 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_3_fu_600_p2 = ((p_Result_34_3_fu_584_p4 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_40_fu_4230_p2 = ((p_Result_34_40_reg_6181 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_41_fu_4299_p2 = ((p_Result_34_41_reg_6188 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_42_fu_4368_p2 = ((p_Result_34_42_reg_6195 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_43_fu_4437_p2 = ((p_Result_34_43_reg_6202 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_44_fu_4506_p2 = ((p_Result_34_44_reg_6209 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_45_fu_4575_p2 = ((p_Result_34_45_reg_6216 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_46_fu_4644_p2 = ((p_Result_34_46_reg_6223 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_47_fu_4759_p2 = ((p_Result_34_47_reg_6230 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_48_fu_4828_p2 = ((p_Result_34_48_reg_6237 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_49_fu_4897_p2 = ((p_Result_34_49_reg_6244 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_4_fu_682_p2 = ((p_Result_34_4_fu_666_p4 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_50_fu_4966_p2 = ((p_Result_34_50_reg_6251 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_51_fu_5035_p2 = ((p_Result_34_51_reg_6258 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_52_fu_5104_p2 = ((p_Result_34_52_reg_6265 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_53_fu_5173_p2 = ((p_Result_34_53_reg_6272 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_54_fu_5242_p2 = ((p_Result_34_54_reg_6279 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_55_fu_5357_p2 = ((p_Result_34_55_reg_6286 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_56_fu_5426_p2 = ((p_Result_34_56_reg_6293 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_57_fu_5495_p2 = ((p_Result_34_57_reg_6300 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_58_fu_5564_p2 = ((p_Result_34_58_reg_6307 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_59_fu_5633_p2 = ((p_Result_34_59_reg_6314 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_5_fu_764_p2 = ((p_Result_34_5_fu_748_p4 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_60_fu_5702_p2 = ((p_Result_34_60_reg_6321 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_61_fu_5771_p2 = ((p_Result_34_61_reg_6328 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_62_fu_5840_p2 = ((p_Result_34_62_reg_6335 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_6_fu_846_p2 = ((p_Result_34_6_fu_830_p4 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_7_fu_928_p2 = ((p_Result_34_7_fu_912_p4 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_8_fu_1657_p2 = ((p_Result_34_8_reg_5950 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_9_fu_1726_p2 = ((p_Result_34_9_reg_5957 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_fu_354_p2 = ((tmp_fu_344_p1 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_5_s_fu_1795_p2 = ((p_Result_34_s_reg_5964 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_6_fu_2225_p9 = {{{{{{{{newSel47_fu_2184_p3}, {newSel598_cast_fu_2123_p1}}, {newSel592_cast_fu_2054_p1}}, {newSel586_cast_fu_1985_p1}}, {newSel580_cast_fu_1916_p1}}, {newSel574_cast_fu_1847_p1}}, {newSel568_cast_fu_1778_p1}}, {newSel562_cast_fu_1709_p1}};

assign tmp_7_fu_2910_p9 = {{{{{{{{real_V_1_fu_2902_p3}, {real_V_21_cast_cast_fu_2837_p3}}, {real_V_20_cast_cast_fu_2768_p3}}, {real_V_19_cast_cast_fu_2699_p3}}, {real_V_18_cast_cast_fu_2630_p3}}, {real_V_17_cast_cast_fu_2561_p3}}, {real_V_16_cast_cast_fu_2492_p3}}, {real_V_15_cast_cast_fu_2423_p3}};

assign tmp_8_fu_2935_p9 = {{{{{{{{newSel71_fu_2894_p3}, {newSel646_cast_fu_2833_p1}}, {newSel640_cast_fu_2764_p1}}, {newSel634_cast_fu_2695_p1}}, {newSel628_cast_fu_2626_p1}}, {newSel622_cast_fu_2557_p1}}, {newSel616_cast_fu_2488_p1}}, {newSel610_cast_fu_2419_p1}};

assign tmp_9_fu_3508_p9 = {{{{{{{{real_V_2_fu_3500_p3}, {real_V_29_cast_cast_fu_3435_p3}}, {real_V_28_cast_cast_fu_3366_p3}}, {real_V_27_cast_cast_fu_3297_p3}}, {real_V_26_cast_cast_fu_3228_p3}}, {real_V_25_cast_cast_fu_3159_p3}}, {real_V_24_cast_cast_fu_3090_p3}}, {real_V_23_cast_cast_fu_3021_p3}};

assign tmp_data_V_10_fu_4749_p1 = $signed(tmp_14_fu_4729_p9);

assign tmp_data_V_11_fu_4724_p1 = $signed(tmp_13_fu_4704_p9);

assign tmp_data_V_12_fu_5347_p1 = $signed(tmp_16_fu_5327_p9);

assign tmp_data_V_13_fu_5322_p1 = $signed(tmp_15_fu_5302_p9);

assign tmp_data_V_14_fu_5945_p1 = $signed(tmp_18_fu_5925_p9);

assign tmp_data_V_15_fu_5920_p1 = $signed(tmp_17_fu_5900_p9);

assign tmp_data_V_1_fu_1595_p1 = $signed(tmp_3_fu_1575_p9);

assign tmp_data_V_2_fu_2220_p1 = $signed(tmp_4_fu_2200_p9);

assign tmp_data_V_3_fu_2245_p1 = $signed(tmp_6_fu_2225_p9);

assign tmp_data_V_4_fu_2930_p1 = $signed(tmp_7_fu_2910_p9);

assign tmp_data_V_5_fu_2955_p1 = $signed(tmp_8_fu_2935_p9);

assign tmp_data_V_6_fu_3528_p1 = $signed(tmp_9_fu_3508_p9);

assign tmp_data_V_7_fu_3553_p1 = $signed(tmp_10_fu_3533_p9);

assign tmp_data_V_8_fu_4151_p1 = $signed(tmp_12_fu_4131_p9);

assign tmp_data_V_9_fu_4126_p1 = $signed(tmp_11_fu_4106_p9);

assign tmp_data_V_fu_1570_p1 = $signed(tmp_1_fu_1550_p9);

assign tmp_fu_344_p1 = bit_in_V_data_V_0_data_out[1:0];

assign tmp_last_V_1_fu_1620_p2 = ((p_axi_txn_load_fu_1612_p3 == 32'd55) ? 1'b1 : 1'b0);

assign tmp_last_V_2_fu_1640_p2 = ((tmp_22_1_fu_1632_p3 == 32'd56) ? 1'b1 : 1'b0);

assign tmp_last_V_3_fu_2256_p2 = ((tmp_22_2_fu_2250_p3 == 32'd56) ? 1'b1 : 1'b0);

assign tmp_last_V_4_fu_2276_p2 = ((tmp_22_3_fu_2268_p3 == 32'd56) ? 1'b1 : 1'b0);

assign tmp_last_V_5_fu_2296_p2 = ((tmp_22_4_fu_2288_p3 == 32'd56) ? 1'b1 : 1'b0);

assign tmp_last_V_6_fu_2316_p2 = ((tmp_22_5_fu_2308_p3 == 32'd56) ? 1'b1 : 1'b0);

assign tmp_last_V_7_fu_2336_p2 = ((tmp_22_6_fu_2328_p3 == 32'd56) ? 1'b1 : 1'b0);

assign tmp_last_V_fu_1604_p2 = ((axi_txn == 32'd56) ? 1'b1 : 1'b0);

assign tmp_s_fu_360_p2 = ((tmp_fu_344_p1 == 2'd2) ? 1'b1 : 1'b0);

endmodule //modulation
