#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jul 25 18:26:18 2020
# Process ID: 9604
# Current directory: F:/FPGA/sea_azpr-master/sea_azpr-master/hw/project/vivado201802
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16188 F:\FPGA\sea_azpr-master\sea_azpr-master\hw\project\vivado201802\vivado201802.xpr
# Log file: F:/FPGA/sea_azpr-master/sea_azpr-master/hw/project/vivado201802/vivado.log
# Journal file: F:/FPGA/sea_azpr-master/sea_azpr-master/hw/project/vivado201802\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA/sea_azpr-master/sea_azpr-master/hw/project/vivado201802/vivado201802.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/cho/Desktop/SEA_AZPR/hw/project/vivado201802' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'vivado201802.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 792.809 ; gain = 196.477
update_compile_order -fileset sources_1
set_property target_simulator ModelSim [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/io/uart/rtl/uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/FPGA/sea_azpr-master/sea_azpr-master/hw/rtl_sea/top/rtl/chip_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation -install_path D:/QuartusII13/modelsim_ase/win32aloem
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/sea_azpr-master/sea_azpr-master/hw/project/vivado201802/vivado201802.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/QuartusII13/modelsim_ase/win32aloem/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'chip_top_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/FPGA/sea_azpr-master/sea_azpr-master/hw/project/vivado201802/vivado201802.sim/sim_1/behav/modelsim/test_binary.dat'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/sea_azpr-master/sea_azpr-master/hw/project/vivado201802/vivado201802.sim/sim_1/behav/modelsim'
Reading D:/QuartusII13/modelsim_ase/tcl/vsim/pref.tcl 

# 10.1d

# do {chip_top_test_compile.do} 
# ** Error: Copying D:\QuartusII13\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\QuartusII13\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
#          MODELSIM set to D:\QuartusII13\modelsim_ase\win32aloem/../modelsim.ini.
#          The MODELSIM environment variable is used to find the modelsim.ini
#          file, so this local copy will not be used.
# Error in macro ./chip_top_test_compile.do line 14
# Copying D:\QuartusII13\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\QuartusII13\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
#          MODELSIM set to D:\QuartusII13\modelsim_ase\win32aloem/../modelsim.ini.
#          The MODELSIM environment variable is used to find the modelsim.ini
#          file, so this local copy will not be used.
#     while executing
# "exec {D:\QuartusII13\modelsim_ase\win32aloem\vmap.EXE} xil_defaultlib modelsim_lib/msim/xil_defaultlib"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 115)
#     invoked from within
# "D:\\QuartusII13\\modelsim_ase\\win32aloem\\vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib"
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:16 ; elapsed = 00:08:18 . Memory (MB): peak = 899.777 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:08:21 . Memory (MB): peak = 899.777 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Jul 25 19:15:30 2020] Launched synth_1...
Run output will be captured here: F:/FPGA/sea_azpr-master/sea_azpr-master/hw/project/vivado201802/vivado201802.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Jul 25 19:17:56 2020] Launched impl_1...
Run output will be captured here: F:/FPGA/sea_azpr-master/sea_azpr-master/hw/project/vivado201802/vivado201802.runs/impl_1/runme.log
launch_simulation -install_path D:/QuartusII13/modelsim_ase/win32aloem
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/sea_azpr-master/sea_azpr-master/hw/project/vivado201802/vivado201802.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/QuartusII13/modelsim_ase/win32aloem/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [SIM-utils-54] Inspecting design source files for 'chip_top_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/FPGA/sea_azpr-master/sea_azpr-master/hw/project/vivado201802/vivado201802.sim/sim_1/behav/modelsim/test_binary.dat'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/sea_azpr-master/sea_azpr-master/hw/project/vivado201802/vivado201802.sim/sim_1/behav/modelsim'
Reading D:/QuartusII13/modelsim_ase/tcl/vsim/pref.tcl 

# 10.1d

# do {chip_top_test_compile.do} 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Modifying modelsim.ini
# ** Error: Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu
# -- Compiling module bus
# -- Compiling module bus_addr_dec
# -- Compiling module bus_arbiter
# -- Compiling module bus_if
# -- Compiling module bus_master_mux
# -- Compiling module bus_slave_mux
# -- Compiling module chip
# -- Compiling module chip_top
# -- Compiling module clk_gen
# -- Compiling module cpu
# -- Compiling module ctrl
# -- Compiling module decoder
# -- Compiling module ex_reg
# -- Compiling module ex_stage
# -- Compiling module gpio
# -- Compiling module gpr
# -- Compiling module id_reg
# -- Compiling module id_stage
# -- Compiling module if_reg
# -- Compiling module if_stage
# -- Compiling module mem_ctrl
# -- Compiling module mem_reg
# -- Compiling module mem_stage
# -- Compiling module rom
# -- Compiling module spm
# -- Compiling module timer
# -- Compiling module x_s3e_dcm
# ** Error: ../../../../../../rtl_sea/top/lib/x_s3e_dpram.v(40): 'doa' already declared in this scope (x_s3e_dpram).
# ** Error: ../../../../../../rtl_sea/top/lib/x_s3e_dpram.v(40): 'dob' already declared in this scope (x_s3e_dpram).
# -- Compiling module x_s3e_sprom
# -- Compiling module chip_top_test
# child process exited abnormally
# Error in macro ./chip_top_test_compile.do line 48
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu
# -- Compiling module bus
# -- Compiling module bus_addr_dec
# -- Compiling module bus_arbiter
# -- Compiling module bus_if
# -- Compiling module bus_master_mux
# -- Compiling module bus_slave_mux
# -- Compiling module chip
# -- Compiling module chip_top
# -- Compiling module clk_gen
# -- Compiling module cpu
# -- Compiling module ctrl
# -- Compiling module decoder
# -- Compiling module ex_reg
# -- Compiling module ex_stage
# -- Compiling module gpio
# -- Compiling module gpr
# -- Compiling module id_reg
# -- Compiling module id_stage
# -- Compiling module if_reg
# -- Compiling module if_stage
# -- Compiling module mem_ctrl
# -- Compiling module mem_reg
# -- Compiling module mem_stage
# -- Compiling module rom
# -- Compiling module spm
# -- Compiling module timer
# -- Compiling module x_s3e_dcm
# ** Error: ../../../../../../rtl_sea/top/lib/x_s3e_dpram.v(40): 'doa' already declared in this scope (x_s3e_dpram).
# ** Error: ../../../../../../rtl_sea/top/lib/x_s3e_dpram.v(40): 'dob' already declared in this scope (x_s3e_dpram).
# -- Compiling module x_s3e_sprom
# -- Compiling module chip_top_test
# child process exited abnormally
#     while executing
# "exec {D:\QuartusII13\modelsim_ase\win32aloem\vlog.EXE} -64 -incr -work xil_defaultlib +incdir+../../../../../../rtl_sea/top/include +incdir+../../../...."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 115)
#     invoked from within
# "D:\\QuartusII13\\modelsim_ase\\win32aloem\\vlog -64 -incr -work xil_defaultlib  "+incdir+../../../../../../rtl_sea/top/include" "+incdir+../../../../...."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:55 ; elapsed = 00:21:22 . Memory (MB): peak = 899.777 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:56 ; elapsed = 00:21:26 . Memory (MB): peak = 899.777 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
