`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 04/10/2018 05:14:12 PM
// Design Name: 
// Module Name: 4bit_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module ThirtyTwobit_tb();
reg [31:0] inNum1;
reg [31:0] inNum2;
wire [63:0] outNum;

DaddaMultiplier mult(inNum1,inNum2,outNum);

initial begin
    inNum1 <= 32'b00011101010011010101110000111010;
    inNum2 <= 32'b00001101010011010010010100111010;
    #10;
    inNum1 <= 32'b00000000000000000000000000110010;//50
    inNum2 <= 32'b00000000000000000000000000011010;//26
    #10;
    inNum1 <= 32'b00000000000000000000000000000001;//1
    inNum2 <= 32'b00000000000000000000000000000001;//1
    #10;
    inNum1 <= 32'b00000000000000000000000000000010;//2
    inNum2 <= 32'b00000000000000000000000000000010;//2
    #10;
    inNum1 <= 32'b00000000000000000000000000000100;//4
    inNum2 <= 32'b00000000000000000000000000000100;//4
    #10;   
    inNum1 <= 32'b00000000000000000000000000001000;//8
    inNum2 <= 32'b00000000000000000000000000001000;//8
    #10;
    inNum1 <= 32'b00000000000000000000000000010000;//16
    inNum2 <= 32'b00000000000000000000000000010000;//16
    #10;
    
end
endmodule
