--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf Nexys3_Master.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 131054 paths analyzed, 3490 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.178ns.
--------------------------------------------------------------------------------

Paths for end point _core/data_from_reg_2_0 (SLICE_X10Y13.C1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.099ns (Levels of Logic = 4)
  Clock Path Skew:      -0.044ns (0.437 - 0.481)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y28.DOB0    Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X28Y23.A3      net (fanout=1)        2.980   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb
    SLICE_X28Y23.AMUX    Tilo                  0.251   _core/immediateL<5>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71
    SLICE_X19Y18.C5      net (fanout=108)      0.922   data_from_ram_b<6>
    SLICE_X19Y18.C       Tilo                  0.259   _core/core_state_read_index_2<1>1
                                                       _core/core_state_read_index_2<1>1_1
    SLICE_X10Y13.A5      net (fanout=15)       1.805   _core/core_state_read_index_2<1>1
    SLICE_X10Y13.A       Tilo                  0.203   _core/data_from_reg_2<0>
                                                       _core/_RegisterFile/mux24_91
    SLICE_X10Y13.C1      net (fanout=1)        0.456   _core/_RegisterFile/mux24_91
    SLICE_X10Y13.CLK     Tas                   0.373   _core/data_from_reg_2<0>
                                                       _core/_RegisterFile/mux24_2_f7_G
                                                       _core/_RegisterFile/mux24_2_f7
                                                       _core/data_from_reg_2_0
    -------------------------------------------------  ---------------------------
    Total                                      9.099ns (2.936ns logic, 6.163ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.778ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.350 - 0.390)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X28Y23.A5      net (fanout=1)        1.659   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb
    SLICE_X28Y23.AMUX    Tilo                  0.251   _core/immediateL<5>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71
    SLICE_X19Y18.C5      net (fanout=108)      0.922   data_from_ram_b<6>
    SLICE_X19Y18.C       Tilo                  0.259   _core/core_state_read_index_2<1>1
                                                       _core/core_state_read_index_2<1>1_1
    SLICE_X10Y13.A5      net (fanout=15)       1.805   _core/core_state_read_index_2<1>1
    SLICE_X10Y13.A       Tilo                  0.203   _core/data_from_reg_2<0>
                                                       _core/_RegisterFile/mux24_91
    SLICE_X10Y13.C1      net (fanout=1)        0.456   _core/_RegisterFile/mux24_91
    SLICE_X10Y13.CLK     Tas                   0.373   _core/data_from_reg_2<0>
                                                       _core/_RegisterFile/mux24_2_f7_G
                                                       _core/_RegisterFile/mux24_2_f7
                                                       _core/data_from_reg_2_0
    -------------------------------------------------  ---------------------------
    Total                                      7.778ns (2.936ns logic, 4.842ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.485ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.350 - 0.398)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X28Y23.A4      net (fanout=1)        2.388   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb
    SLICE_X28Y23.A       Tilo                  0.205   _core/immediateL<5>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux61
    SLICE_X19Y18.B6      net (fanout=108)      0.839   data_from_ram_b<5>
    SLICE_X19Y18.B       Tilo                  0.259   _core/core_state_read_index_2<1>1
                                                       _core/core_state_read_index_2<0>1_1
    SLICE_X10Y13.A6      net (fanout=15)       0.912   _core/core_state_read_index_2<0>1
    SLICE_X10Y13.A       Tilo                  0.203   _core/data_from_reg_2<0>
                                                       _core/_RegisterFile/mux24_91
    SLICE_X10Y13.C1      net (fanout=1)        0.456   _core/_RegisterFile/mux24_91
    SLICE_X10Y13.CLK     Tas                   0.373   _core/data_from_reg_2<0>
                                                       _core/_RegisterFile/mux24_2_f7_G
                                                       _core/_RegisterFile/mux24_2_f7
                                                       _core/data_from_reg_2_0
    -------------------------------------------------  ---------------------------
    Total                                      7.485ns (2.890ns logic, 4.595ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point _core/data_from_reg_2_10 (SLICE_X12Y29.C1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.042ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.433 - 0.481)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y28.DOB0    Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X28Y23.A3      net (fanout=1)        2.980   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb
    SLICE_X28Y23.AMUX    Tilo                  0.251   _core/immediateL<5>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71
    SLICE_X19Y18.C5      net (fanout=108)      0.922   data_from_ram_b<6>
    SLICE_X19Y18.C       Tilo                  0.259   _core/core_state_read_index_2<1>1
                                                       _core/core_state_read_index_2<1>1_1
    SLICE_X12Y29.A5      net (fanout=15)       1.722   _core/core_state_read_index_2<1>1
    SLICE_X12Y29.A       Tilo                  0.205   _core/data_from_reg_2<10>
                                                       _core/_RegisterFile/mux25_91
    SLICE_X12Y29.C1      net (fanout=1)        0.441   _core/_RegisterFile/mux25_91
    SLICE_X12Y29.CLK     Tas                   0.412   _core/data_from_reg_2<10>
                                                       _core/_RegisterFile/mux25_2_f7_G
                                                       _core/_RegisterFile/mux25_2_f7
                                                       _core/data_from_reg_2_10
    -------------------------------------------------  ---------------------------
    Total                                      9.042ns (2.977ns logic, 6.065ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.008ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.256 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X28Y23.A4      net (fanout=1)        2.388   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb
    SLICE_X28Y23.A       Tilo                  0.205   _core/immediateL<5>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux61
    SLICE_X19Y18.B6      net (fanout=108)      0.839   data_from_ram_b<5>
    SLICE_X19Y18.B       Tilo                  0.259   _core/core_state_read_index_2<1>1
                                                       _core/core_state_read_index_2<0>1_1
    SLICE_X12Y29.A6      net (fanout=15)       1.409   _core/core_state_read_index_2<0>1
    SLICE_X12Y29.A       Tilo                  0.205   _core/data_from_reg_2<10>
                                                       _core/_RegisterFile/mux25_91
    SLICE_X12Y29.C1      net (fanout=1)        0.441   _core/_RegisterFile/mux25_91
    SLICE_X12Y29.CLK     Tas                   0.412   _core/data_from_reg_2<10>
                                                       _core/_RegisterFile/mux25_2_f7_G
                                                       _core/_RegisterFile/mux25_2_f7
                                                       _core/data_from_reg_2_10
    -------------------------------------------------  ---------------------------
    Total                                      8.008ns (2.931ns logic, 5.077ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.741ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.346 - 0.393)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X28Y23.A2      net (fanout=1)        2.121   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb
    SLICE_X28Y23.A       Tilo                  0.205   _core/immediateL<5>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux61
    SLICE_X19Y18.B6      net (fanout=108)      0.839   data_from_ram_b<5>
    SLICE_X19Y18.B       Tilo                  0.259   _core/core_state_read_index_2<1>1
                                                       _core/core_state_read_index_2<0>1_1
    SLICE_X12Y29.A6      net (fanout=15)       1.409   _core/core_state_read_index_2<0>1
    SLICE_X12Y29.A       Tilo                  0.205   _core/data_from_reg_2<10>
                                                       _core/_RegisterFile/mux25_91
    SLICE_X12Y29.C1      net (fanout=1)        0.441   _core/_RegisterFile/mux25_91
    SLICE_X12Y29.CLK     Tas                   0.412   _core/data_from_reg_2<10>
                                                       _core/_RegisterFile/mux25_2_f7_G
                                                       _core/_RegisterFile/mux25_2_f7
                                                       _core/data_from_reg_2_10
    -------------------------------------------------  ---------------------------
    Total                                      7.741ns (2.931ns logic, 4.810ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point _core/data_from_reg_1_0 (SLICE_X16Y13.C1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_1_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.969ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.423 - 0.490)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y30.DOB0    Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X24Y26.A3      net (fanout=1)        3.139   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb
    SLICE_X24Y26.A       Tilo                  0.205   _core/dest_reg_index<0>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11
    SLICE_X12Y15.C2      net (fanout=137)      2.055   data_from_ram_b<0>
    SLICE_X12Y15.C       Tilo                  0.205   _core/_RegisterFile/r23<3>
                                                       _core/_RegisterFile/mux_8
    SLICE_X16Y13.C1      net (fanout=1)        1.103   _core/_RegisterFile/mux_8
    SLICE_X16Y13.CLK     Tas                   0.412   _core/data_from_reg_1<0>
                                                       _core/_RegisterFile/mux_3
                                                       _core/_RegisterFile/mux_2_f7
                                                       _core/data_from_reg_1_0
    -------------------------------------------------  ---------------------------
    Total                                      8.969ns (2.672ns logic, 6.297ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_1_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.743ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.246 - 0.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X24Y26.A6      net (fanout=1)        2.913   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb
    SLICE_X24Y26.A       Tilo                  0.205   _core/dest_reg_index<0>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11
    SLICE_X12Y15.C2      net (fanout=137)      2.055   data_from_ram_b<0>
    SLICE_X12Y15.C       Tilo                  0.205   _core/_RegisterFile/r23<3>
                                                       _core/_RegisterFile/mux_8
    SLICE_X16Y13.C1      net (fanout=1)        1.103   _core/_RegisterFile/mux_8
    SLICE_X16Y13.CLK     Tas                   0.412   _core/data_from_reg_1<0>
                                                       _core/_RegisterFile/mux_3
                                                       _core/_RegisterFile/mux_2_f7
                                                       _core/data_from_reg_1_0
    -------------------------------------------------  ---------------------------
    Total                                      8.743ns (2.672ns logic, 6.071ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_1_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.023ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.336 - 0.400)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y17.B2      net (fanout=1)        2.603   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb
    SLICE_X14Y17.B       Tilo                  0.203   _core/dest_reg_index<1>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux21
    SLICE_X12Y15.C5      net (fanout=138)      0.647   data_from_ram_b<1>
    SLICE_X12Y15.C       Tilo                  0.205   _core/_RegisterFile/r23<3>
                                                       _core/_RegisterFile/mux_8
    SLICE_X16Y13.C1      net (fanout=1)        1.103   _core/_RegisterFile/mux_8
    SLICE_X16Y13.CLK     Tas                   0.412   _core/data_from_reg_1<0>
                                                       _core/_RegisterFile/mux_3
                                                       _core/_RegisterFile/mux_2_f7
                                                       _core/data_from_reg_1_0
    -------------------------------------------------  ---------------------------
    Total                                      7.023ns (2.670ns logic, 4.353ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _core/data_from_reg_2_19 (SLICE_X22Y28.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _core/core_state_FSM_FFd5 (FF)
  Destination:          _core/data_from_reg_2_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.087 - 0.085)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _core/core_state_FSM_FFd5 to _core/data_from_reg_2_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y27.DQ      Tcko                  0.200   _core/core_state_FSM_FFd5
                                                       _core/core_state_FSM_FFd5
    SLICE_X22Y28.CE      net (fanout=281)      0.333   _core/core_state_FSM_FFd5
    SLICE_X22Y28.CLK     Tckce       (-Th)     0.104   _core/data_from_reg_2<19>
                                                       _core/data_from_reg_2_19
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.096ns logic, 0.333ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point _vgaController/_pixelGenerator/random_number_3 (SLICE_X10Y16.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _vgaController/_pixelGenerator/random_number_2 (FF)
  Destination:          _vgaController/_pixelGenerator/random_number_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _vgaController/_pixelGenerator/random_number_2 to _vgaController/_pixelGenerator/random_number_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.CQ      Tcko                  0.234   _vgaController/_pixelGenerator/random_number<3>
                                                       _vgaController/_pixelGenerator/random_number_2
    SLICE_X10Y16.DX      net (fanout=2)        0.163   _vgaController/_pixelGenerator/random_number<2>
    SLICE_X10Y16.CLK     Tckdi       (-Th)    -0.041   _vgaController/_pixelGenerator/random_number<3>
                                                       _vgaController/_pixelGenerator/random_number_3
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.275ns logic, 0.163ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point _core/data_from_reg_2_18 (SLICE_X22Y28.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _core/core_state_FSM_FFd5 (FF)
  Destination:          _core/data_from_reg_2_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.087 - 0.085)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _core/core_state_FSM_FFd5 to _core/data_from_reg_2_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y27.DQ      Tcko                  0.200   _core/core_state_FSM_FFd5
                                                       _core/core_state_FSM_FFd5
    SLICE_X22Y28.CE      net (fanout=281)      0.333   _core/core_state_FSM_FFd5
    SLICE_X22Y28.CLK     Tckce       (-Th)     0.092   _core/data_from_reg_2<19>
                                                       _core/data_from_reg_2_18
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.108ns logic, 0.333ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y14.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.178|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 131054 paths, 0 nets, and 7711 connections

Design statistics:
   Minimum period:   9.178ns{1}   (Maximum frequency: 108.956MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  9 10:22:49 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 424 MB



