Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/www/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot display_7seg_func_synth xil_defaultlib.display_7seg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.hex7seg
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.display_7seg
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_7seg_func_synth
