 
****************************************
Report : area
Design : mini_mips_test_design
Version: O-2018.06-SP1
Date   : Tue Apr 15 13:25:52 2025
****************************************

Library(s) Used:

    osu05_stdcells (File: /apps/design_kits/osu_stdcells_v2p7/synopsys/lib/ami05/osu05_stdcells.db)

Number of ports:                          481
Number of nets:                          1368
Number of cells:                          918
Number of combinational cells:            670
Number of sequential cells:               231
Number of macros/black boxes:               0
Number of buf/inv:                        207
Number of references:                       4

Combinational area:             189063.000000
Buf/Inv area:                    31320.000000
Noncombinational area:          180000.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                369063.000000
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  --------------------
mini_mips_test_design             369063.0000    100.0     432.0000       0.0000  0.0000  mini_mips_test_design
cont                               24939.0000      6.8   16920.0000    6336.0000  0.0000  controller
cont/alucontt                       1683.0000      0.5    1683.0000       0.0000  0.0000  alucontrol
dp                                343692.0000     93.1   17424.0000   25056.0000  0.0000  datapath_test_design
dp/alu                             23265.0000      6.3   14625.0000       0.0000  0.0000  alu
dp/alu/add_1_root_add_16_2          8640.0000      2.3    8640.0000       0.0000  0.0000  alu_DW01_add_0
dp/aluout_ff                        9360.0000      2.5    2448.0000    6912.0000  0.0000  flop_0
dp/memdata_flop                     9648.0000      2.6    2736.0000    6912.0000  0.0000  flop_3
dp/mux2_a                           4608.0000      1.2    4608.0000       0.0000  0.0000  mux2_0
dp/mux2_a3                          2880.0000      0.8    2880.0000       0.0000  0.0000  mux2_DATA_WIDTH5
dp/mux2_pc                          4608.0000      1.2    4608.0000       0.0000  0.0000  mux2_2
dp/mux2_w3                          4608.0000      1.2    4608.0000       0.0000  0.0000  mux2_1
dp/mux3_pc                          6840.0000      1.9    6840.0000       0.0000  0.0000  mux3
dp/mux4_b                           8640.0000      2.3    8640.0000       0.0000  0.0000  mux4
dp/pc_flop                         11520.0000      3.1    4608.0000    6912.0000  0.0000  flop_en
dp/rdata1_flop                      9648.0000      2.6    2736.0000    6912.0000  0.0000  flop_2
dp/rdata2_flop                      9360.0000      2.5    2448.0000    6912.0000  0.0000  flop_1
dp/regfile                        196227.0000     53.2   82179.0000  114048.0000  0.0000  register_file
--------------------------------  -----------  -------  -----------  -----------  ------  --------------------
Total                                                   189063.0000  180000.0000  0.0000

1
