=====
SETUP
26.587
17.747
44.335
uvga/inputCmdMemWrEn_s0
2.716
3.220
uvga/charBufferWrEn_s2
6.806
7.941
uvga/charBufferRdRow_1_s1
9.406
10.310
uvga/charBufferRdRow_1_s0
10.316
11.005
uvga/ucharBuffer/sp_inst_1
17.747
=====
SETUP
26.763
17.572
44.335
uvga/inputCmdMemWrEn_s0
2.716
3.220
uvga/charBufferWrEn_s2
6.806
7.941
uvga/charBufferRdRow_0_s1
9.406
10.310
uvga/charBufferRdRow_0_s0
10.316
11.525
uvga/ucharBuffer/sp_inst_1
17.572
=====
SETUP
26.768
17.566
44.335
uvga/rowDMARdCol_0_s1
2.716
3.220
uvga/n102_s6
5.754
6.883
uvga/nextRowDMAState_1_s6
7.348
8.036
uvga/n537_s3
11.258
11.946
uvga/currentCursorRow_4_s14
12.865
14.000
uvga/currentCursorRow_4_s6
15.605
16.293
uvga/currentCursorRow_0_s1
17.566
=====
SETUP
26.768
17.566
44.335
uvga/rowDMARdCol_0_s1
2.716
3.220
uvga/n102_s6
5.754
6.883
uvga/nextRowDMAState_1_s6
7.348
8.036
uvga/n537_s3
11.258
11.946
uvga/currentCursorRow_4_s14
12.865
14.000
uvga/currentCursorRow_4_s6
15.605
16.293
uvga/currentCursorRow_2_s1
17.566
=====
SETUP
26.805
17.530
44.335
uvga/rowDMARdCol_0_s1
2.716
3.220
uvga/n102_s6
5.754
6.883
uvga/nextRowDMAState_1_s6
7.348
8.036
uvga/n537_s3
11.258
11.946
uvga/currentCursorRow_4_s14
12.865
14.000
uvga/currentCursorRow_4_s6
15.605
16.293
uvga/currentCursorRow_1_s1
17.530
=====
SETUP
27.352
16.983
44.335
uuart0/rxClockDividerReg_1_s1
2.716
3.220
uuart0/n159_s2
4.135
5.270
uuart0/n223_s4
6.167
7.049
uuart0/n154_s3
7.520
8.729
uuart0/n221_s7
10.169
10.858
uuart0/rxClockDividerReg_10_s4
12.315
13.004
uuart0/rxDataReg_7_s4
14.982
16.110
uuart0/rxDataReg_0_s0
16.983
=====
SETUP
27.352
16.983
44.335
uuart0/rxClockDividerReg_1_s1
2.716
3.220
uuart0/n159_s2
4.135
5.270
uuart0/n223_s4
6.167
7.049
uuart0/n154_s3
7.520
8.729
uuart0/n221_s7
10.169
10.858
uuart0/rxClockDividerReg_10_s4
12.315
13.004
uuart0/rxDataReg_7_s4
14.982
16.110
uuart0/rxDataReg_1_s0
16.983
=====
SETUP
27.352
16.983
44.335
uuart0/rxClockDividerReg_1_s1
2.716
3.220
uuart0/n159_s2
4.135
5.270
uuart0/n223_s4
6.167
7.049
uuart0/n154_s3
7.520
8.729
uuart0/n221_s7
10.169
10.858
uuart0/rxClockDividerReg_10_s4
12.315
13.004
uuart0/rxDataReg_7_s4
14.982
16.110
uuart0/rxDataReg_7_s0
16.983
=====
SETUP
27.668
16.667
44.335
uvga/rowDMARdCol_0_s1
2.716
3.220
uvga/n102_s6
5.754
6.883
uvga/nextRowDMAState_1_s6
7.348
8.036
uvga/n537_s3
11.258
11.946
uvga/currentCursorRow_4_s14
12.865
14.000
uvga/currentCursorRow_4_s6
15.605
16.293
uvga/currentCursorRow_3_s1
16.667
=====
SETUP
27.668
16.667
44.335
uvga/rowDMARdCol_0_s1
2.716
3.220
uvga/n102_s6
5.754
6.883
uvga/nextRowDMAState_1_s6
7.348
8.036
uvga/n537_s3
11.258
11.946
uvga/currentCursorRow_4_s14
12.865
14.000
uvga/currentCursorRow_4_s6
15.605
16.293
uvga/currentCursorRow_4_s1
16.667
=====
SETUP
27.705
16.630
44.335
uvga/currentCursorCol_5_s0
2.716
3.220
uvga/n702_s
7.168
7.939
uvga/nextRowDMARdCol_5_s13
8.714
9.596
uvga/nextRowDMARdCol_5_s8
10.057
11.185
uvga/n825_s1
11.648
12.815
uvga/n825_s0
13.276
13.965
uvga/ucharBuffer/sp_inst_1
16.630
=====
SETUP
27.777
16.558
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n561_s10
4.667
5.803
uvga/n45_s3
8.297
9.506
uvga/currentCursorCol_6_s13
10.779
11.987
uvga/currentCursorCol_6_s11
12.890
14.057
uvga/currentCursorCol_2_s8
14.520
15.688
uvga/currentCursorCol_0_s0
16.558
=====
SETUP
27.777
16.558
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n561_s10
4.667
5.803
uvga/n45_s3
8.297
9.506
uvga/currentCursorCol_6_s13
10.779
11.987
uvga/currentCursorCol_6_s11
12.890
14.057
uvga/currentCursorCol_2_s8
14.520
15.688
uvga/currentCursorCol_1_s0
16.558
=====
SETUP
27.777
16.558
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n561_s10
4.667
5.803
uvga/n45_s3
8.297
9.506
uvga/currentCursorCol_6_s13
10.779
11.987
uvga/currentCursorCol_6_s11
12.890
14.057
uvga/currentCursorCol_2_s8
14.520
15.688
uvga/currentCursorCol_2_s0
16.558
=====
SETUP
27.812
16.523
44.335
uvga/inputCmdMemWrEn_s0
2.716
3.220
uvga/charBufferWrEn_s2
6.806
7.941
uvga/charBufferRdRow_1_s1
9.406
10.310
uvga/charBufferRdRow_1_s0
10.316
11.005
uvga/ucharBuffer/sp_inst_0
16.523
=====
SETUP
27.817
16.518
44.335
uvga/inputCmdMemWrEn_s0
2.716
3.220
uvga/charBufferWrEn_s2
6.806
7.941
uvga/charBufferRdRow_0_s1
9.406
10.310
uvga/charBufferRdRow_0_s0
10.316
11.525
uvga/ucharBuffer/sp_inst_0
16.518
=====
SETUP
27.836
16.499
44.335
uuart0/rxClockDividerReg_1_s1
2.716
3.220
uuart0/n159_s2
4.135
5.270
uuart0/n223_s4
6.167
7.049
uuart0/n154_s3
7.520
8.729
uuart0/n221_s7
10.169
10.858
uuart0/rxClockDividerReg_10_s4
12.315
13.004
uuart0/rxDataReg_7_s4
14.982
16.110
uuart0/rxDataReg_2_s0
16.499
=====
SETUP
27.836
16.499
44.335
uuart0/rxClockDividerReg_1_s1
2.716
3.220
uuart0/n159_s2
4.135
5.270
uuart0/n223_s4
6.167
7.049
uuart0/n154_s3
7.520
8.729
uuart0/n221_s7
10.169
10.858
uuart0/rxClockDividerReg_10_s4
12.315
13.004
uuart0/rxDataReg_7_s4
14.982
16.110
uuart0/rxDataReg_3_s0
16.499
=====
SETUP
27.836
16.499
44.335
uuart0/rxClockDividerReg_1_s1
2.716
3.220
uuart0/n159_s2
4.135
5.270
uuart0/n223_s4
6.167
7.049
uuart0/n154_s3
7.520
8.729
uuart0/n221_s7
10.169
10.858
uuart0/rxClockDividerReg_10_s4
12.315
13.004
uuart0/rxDataReg_7_s4
14.982
16.110
uuart0/rxDataReg_4_s0
16.499
=====
SETUP
27.836
16.499
44.335
uuart0/rxClockDividerReg_1_s1
2.716
3.220
uuart0/n159_s2
4.135
5.270
uuart0/n223_s4
6.167
7.049
uuart0/n154_s3
7.520
8.729
uuart0/n221_s7
10.169
10.858
uuart0/rxClockDividerReg_10_s4
12.315
13.004
uuart0/rxDataReg_7_s4
14.982
16.110
uuart0/rxDataReg_5_s0
16.499
=====
SETUP
27.836
16.499
44.335
uuart0/rxClockDividerReg_1_s1
2.716
3.220
uuart0/n159_s2
4.135
5.270
uuart0/n223_s4
6.167
7.049
uuart0/n154_s3
7.520
8.729
uuart0/n221_s7
10.169
10.858
uuart0/rxClockDividerReg_10_s4
12.315
13.004
uuart0/rxDataReg_7_s4
14.982
16.110
uuart0/rxDataReg_6_s0
16.499
=====
SETUP
28.169
16.165
44.335
uvga/uhvsync/counterY_8_s0
2.716
3.220
uvga/n1052_s3
4.131
5.266
uvga/uhvsync/n116_s30
6.156
7.284
uvga/uhvsync/inDisplayArea_Z_s0
7.749
8.438
uvga/n1229_s0
8.983
9.672
uvga/n899_s1
13.251
14.380
uvga/charHeightCounter_2_s0
16.165
=====
SETUP
28.169
16.165
44.335
uvga/uhvsync/counterY_8_s0
2.716
3.220
uvga/n1052_s3
4.131
5.266
uvga/uhvsync/n116_s30
6.156
7.284
uvga/uhvsync/inDisplayArea_Z_s0
7.749
8.438
uvga/n1229_s0
8.983
9.672
uvga/n899_s1
13.251
14.380
uvga/charHeightCounter_3_s0
16.165
=====
SETUP
28.668
15.666
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n561_s10
4.667
5.803
uvga/n45_s3
8.297
9.506
uvga/currentCursorCol_6_s13
10.779
11.987
uvga/currentCursorCol_6_s11
12.890
14.099
uvga/currentCursorCol_6_s9
14.111
14.799
uvga/currentCursorCol_3_s0
15.666
=====
SETUP
28.718
15.617
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n561_s10
4.667
5.803
uvga/n45_s3
8.297
9.506
uvga/currentCursorCol_6_s13
10.779
11.987
uvga/currentCursorCol_6_s11
12.890
14.099
uvga/currentCursorCol_6_s9
14.111
14.799
uvga/currentCursorCol_5_s0
15.617
=====
HOLD
0.622
3.286
2.664
uvga/uheartbeat/heartbeatCounter_1_s1
2.650
3.017
uvga/uheartbeat/userResetn_s1
3.286
=====
HOLD
0.778
3.429
2.650
uvga/ucharbufinit/initData_2_s1
2.650
3.017
uvga/ucharbufinit/n175_s2
3.019
3.429
uvga/ucharbufinit/initData_2_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/ucharbufinit/initData_3_s1
2.650
3.017
uvga/ucharbufinit/n174_s2
3.019
3.429
uvga/ucharbufinit/initData_3_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/ucharbufinit/initData_6_s1
2.650
3.017
uvga/ucharbufinit/n171_s2
3.019
3.429
uvga/ucharbufinit/initData_6_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/uheartbeat/heartbeatCounter_0_s1
2.650
3.017
uvga/uheartbeat/n15_s3
3.019
3.429
uvga/uheartbeat/heartbeatCounter_0_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/uheartbeat/heartbeatCounter_3_s0
2.650
3.017
uvga/uheartbeat/n12_s0
3.019
3.429
uvga/uheartbeat/heartbeatCounter_3_s0
3.429
=====
HOLD
0.778
3.429
2.650
uvga/cursorInvisible_s2
2.650
3.017
uvga/n258_s3
3.019
3.429
uvga/cursorInvisible_s2
3.429
=====
HOLD
0.778
3.429
2.650
uvga/insertMode_s2
2.650
3.017
uvga/n260_s3
3.019
3.429
uvga/insertMode_s2
3.429
=====
HOLD
0.778
3.429
2.650
uvga/charHeightCounter_2_s0
2.650
3.017
uvga/nextCharHeightCounter_2_s0
3.019
3.429
uvga/charHeightCounter_2_s0
3.429
=====
HOLD
0.778
3.429
2.650
uarb/dfifo1/cnt_3_s1
2.650
3.017
uarb/dfifo1/n35_s3
3.019
3.429
uarb/dfifo1/cnt_3_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_13_s1
2.650
3.017
uuart0/n217_s2
3.019
3.429
uuart0/rxClockDividerReg_13_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_16_s1
2.650
3.017
uuart0/n214_s2
3.019
3.429
uuart0/rxClockDividerReg_16_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_7_s1
2.650
3.017
uuart0/n477_s1
3.019
3.429
uuart0/txClockDividerReg_7_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_8_s1
2.650
3.017
uuart0/n476_s2
3.019
3.429
uuart0/txClockDividerReg_8_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_10_s1
2.650
3.017
uuart0/n474_s2
3.019
3.429
uuart0/txClockDividerReg_10_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_15_s1
2.650
3.017
uuart0/n469_s1
3.019
3.429
uuart0/txClockDividerReg_15_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_18_s1
2.650
3.017
uuart0/n466_s1
3.019
3.429
uuart0/txClockDividerReg_18_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_19_s1
2.650
3.017
uuart0/n465_s1
3.019
3.429
uuart0/txClockDividerReg_19_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_5_s1
2.650
3.017
uuart0/n159_s1
3.019
3.429
uuart0/rxClockDividerReg_5_s1
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/ps2kbd/data_count_3_s1
2.650
3.017
ukbd/ps2kbd/n49_s1
3.019
3.429
ukbd/ps2kbd/data_count_3_s1
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/kbdfifo/fifo_rptr_1_s0
2.650
3.017
ukbd/kbdfifo/fifo_rptr_inc_1_s3
3.019
3.429
ukbd/kbdfifo/fifo_rptr_1_s0
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/specialCodeValid_s0
2.650
3.017
ukbd/n202_s1
3.019
3.429
ukbd/specialCodeValid_s0
3.429
=====
HOLD
0.780
3.430
2.650
uvga/uhvsync/counterX_0_s0
2.650
3.017
uvga/uhvsync/n25_s2
3.021
3.430
uvga/uhvsync/counterX_0_s0
3.430
=====
HOLD
0.780
3.430
2.650
uvga/ucharbufinit/initCursorCol_0_s1
2.650
3.017
uvga/ucharbufinit/n85_s0
3.021
3.430
uvga/ucharbufinit/initCursorCol_0_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/ucharbufinit/initCursorRow_2_s1
2.650
3.017
uvga/ucharbufinit/n161_s0
3.021
3.430
uvga/ucharbufinit/initCursorRow_2_s1
3.430
