$date
	Tue May 09 03:22:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Top_module_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module Top_module $end
$var wire 1 ! clk $end
$var wire 1 # inject_error $end
$var wire 1 " rst $end
$var wire 32 $ SrcB [31:0] $end
$var wire 1 % ResultSrc $end
$var wire 32 & Result [31:0] $end
$var wire 1 ' RegWrite $end
$var wire 32 ( ReadData [31:0] $end
$var wire 32 ) RD_Instr [31:0] $end
$var wire 32 * RD2_Top [31:0] $end
$var wire 32 + RD1_Top [31:0] $end
$var wire 32 , PC_Top [31:0] $end
$var wire 32 - PCPlus4 [31:0] $end
$var wire 1 . MemWrite $end
$var wire 32 / Instr_pre_encod [31:0] $end
$var wire 32 0 Imm_Ext_Top [31:0] $end
$var wire 2 1 ImmSrc [1:0] $end
$var wire 32 2 Data_pre_encod [31:0] $end
$var wire 1 3 ALUSrc $end
$var wire 32 4 ALUResult [31:0] $end
$var wire 3 5 ALUControl_Top [2:0] $end
$scope module ALU $end
$var wire 1 6 Carry $end
$var wire 1 7 OverFlow $end
$var wire 1 8 Zero $end
$var wire 33 9 Sum [32:0] $end
$var wire 32 : Result [31:0] $end
$var wire 1 ; Negative $end
$var wire 1 < Cout $end
$var wire 32 = B [31:0] $end
$var wire 3 > ALUControl [2:0] $end
$var wire 32 ? A [31:0] $end
$upscope $end
$scope module Control_Unit_Top $end
$var wire 7 @ Op [6:0] $end
$var wire 3 A funct3 [2:0] $end
$var wire 7 B funct7 [6:0] $end
$var wire 1 % ResultSrc $end
$var wire 1 ' RegWrite $end
$var wire 1 . MemWrite $end
$var wire 2 C ImmSrc [1:0] $end
$var wire 1 D Branch $end
$var wire 1 3 ALUSrc $end
$var wire 2 E ALUOp [1:0] $end
$var wire 3 F ALUControl [2:0] $end
$scope module ALU_Decoder $end
$var wire 3 G funct3 [2:0] $end
$var wire 7 H funct7 [6:0] $end
$var wire 7 I op [6:0] $end
$var wire 2 J ALUOp [1:0] $end
$var wire 3 K ALUControl [2:0] $end
$upscope $end
$scope module Main_Decoder $end
$var wire 7 L Op [6:0] $end
$var wire 1 % ResultSrc $end
$var wire 1 ' RegWrite $end
$var wire 1 . MemWrite $end
$var wire 2 M ImmSrc [1:0] $end
$var wire 1 D Branch $end
$var wire 1 3 ALUSrc $end
$var wire 2 N ALUOp [1:0] $end
$upscope $end
$upscope $end
$scope module Data_Memory $end
$var wire 32 O A [31:0] $end
$var wire 1 . WE $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 P WD [31:0] $end
$var wire 32 Q RD [31:0] $end
$upscope $end
$scope module Hamming_module1 $end
$var wire 1 # inject_error $end
$var wire 38 R og_enc_data [37:0] $end
$var wire 38 S error_in_enc_data [37:0] $end
$var wire 32 T dec_data [31:0] $end
$var wire 32 U data [31:0] $end
$var wire 38 V corrected_enc_data [37:0] $end
$scope module error_correction $end
$var wire 38 W rcvd_error_data [37:0] $end
$var reg 38 X corrected_enc_data [37:0] $end
$var reg 6 Y synd [5:0] $end
$var integer 32 Z i [31:0] $end
$var integer 32 [ j [31:0] $end
$upscope $end
$scope module error_injection $end
$var wire 1 # inject_error $end
$var wire 38 \ enc_data [37:0] $end
$var reg 38 ] error_in_enc_data [37:0] $end
$var reg 7 ^ rnum [6:0] $end
$upscope $end
$scope module hamming_decoder $end
$var wire 38 _ rcvd_data [37:0] $end
$var reg 32 ` dec_data [31:0] $end
$var integer 32 a i [31:0] $end
$var integer 32 b mptr [31:0] $end
$var integer 32 c pptr [31:0] $end
$upscope $end
$scope module hamming_encoder $end
$var wire 32 d data [31:0] $end
$var reg 38 e enc_data [37:0] $end
$var integer 32 f i [31:0] $end
$var integer 32 g j [31:0] $end
$var integer 32 h mptr [31:0] $end
$var integer 32 i pptr [31:0] $end
$upscope $end
$upscope $end
$scope module Hamming_module2 $end
$var wire 32 j data [31:0] $end
$var wire 1 # inject_error $end
$var wire 38 k og_enc_data [37:0] $end
$var wire 38 l error_in_enc_data [37:0] $end
$var wire 32 m dec_data [31:0] $end
$var wire 38 n corrected_enc_data [37:0] $end
$scope module error_correction $end
$var wire 38 o rcvd_error_data [37:0] $end
$var reg 38 p corrected_enc_data [37:0] $end
$var reg 6 q synd [5:0] $end
$var integer 32 r i [31:0] $end
$var integer 32 s j [31:0] $end
$upscope $end
$scope module error_injection $end
$var wire 1 # inject_error $end
$var wire 38 t enc_data [37:0] $end
$var reg 38 u error_in_enc_data [37:0] $end
$var reg 7 v rnum [6:0] $end
$upscope $end
$scope module hamming_decoder $end
$var wire 38 w rcvd_data [37:0] $end
$var reg 32 x dec_data [31:0] $end
$var integer 32 y i [31:0] $end
$var integer 32 z mptr [31:0] $end
$var integer 32 { pptr [31:0] $end
$upscope $end
$scope module hamming_encoder $end
$var wire 32 | data [31:0] $end
$var reg 38 } enc_data [37:0] $end
$var integer 32 ~ i [31:0] $end
$var integer 32 !" j [31:0] $end
$var integer 32 "" mptr [31:0] $end
$var integer 32 #" pptr [31:0] $end
$upscope $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 1 " rst $end
$var wire 32 $" RD [31:0] $end
$var wire 32 %" A [31:0] $end
$upscope $end
$scope module Mux_DataMemory_to_Register $end
$var wire 32 &" a [31:0] $end
$var wire 32 '" b [31:0] $end
$var wire 1 % s $end
$var wire 32 (" c [31:0] $end
$upscope $end
$scope module Mux_Register_to_ALU $end
$var wire 1 3 s $end
$var wire 32 )" c [31:0] $end
$var wire 32 *" b [31:0] $end
$var wire 32 +" a [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 ," PC_Next [31:0] $end
$var reg 32 -" PC [31:0] $end
$upscope $end
$scope module PC_Adder $end
$var wire 32 ." a [31:0] $end
$var wire 32 /" b [31:0] $end
$var wire 32 0" c [31:0] $end
$upscope $end
$scope module Register_File $end
$var wire 5 1" A1 [4:0] $end
$var wire 5 2" A2 [4:0] $end
$var wire 5 3" A3 [4:0] $end
$var wire 32 4" WD3 [31:0] $end
$var wire 1 ' WE3 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 5" RD2 [31:0] $end
$var wire 32 6" RD1 [31:0] $end
$var integer 32 7" i [31:0] $end
$upscope $end
$scope module Sign_Extend $end
$var wire 1 8" ImmSrc $end
$var wire 32 9" In [31:0] $end
$var wire 32 :" Imm_Ext [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 :"
b0 9"
08"
b100000 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
bx 0"
b100 /"
bx ."
bx -"
bx ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
bx %"
b0 $"
b110 #"
b100000 ""
b100111 !"
b110 ~
b0 }
b0 |
b110 {
b100000 z
b100110 y
b0 x
b0 w
b1 v
b10 u
b0 t
b100111 s
b110 r
b10 q
b0 p
b10 o
b0 n
b0 m
b10 l
b0 k
b0 j
b110 i
b100000 h
b100111 g
b110 f
b0 e
b0 d
b110 c
b100000 b
b100110 a
b0 `
b0 _
b100100 ^
b1000000000000000000000000000000000000 ]
b0 \
b100111 [
b110 Z
b100101 Y
b0 X
b1000000000000000000000000000000000000 W
b0 V
b0 U
b0 T
b1000000000000000000000000000000000000 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
0D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
0<
0;
b0 :
b0 9
18
07
06
b0 5
b0 4
03
b0 2
b0 1
b0 0
b0 /
0.
bx -
bx ,
b0 +
b0 *
b0 )
b0 (
0'
b0 &
0%
b0 $
1#
0"
0!
$end
#50
b100 -
b100 ,"
b100 0"
b0 ,
b0 %"
b0 -"
b0 ."
1!
#100
0!
#150
b10 &
b10 ("
b10 4"
1'
13
1%
b10 A
b10 G
b1 3"
b11 @
b11 I
b11 L
b10 (
b10 m
b10 x
b10 '"
b100110 y
b110 {
b100000 z
b10000010000011 )
b10000010000011 T
b10000010000011 `
b10000010000011 9"
b100110 a
b110 c
b100000 b
b100111 s
b110 r
b100110 q
b11001 n
b11001 p
b11001 w
b100111 [
b110 Z
b1010 Y
b1001000100010010101 V
b1001000100010010101 X
b1001000100010010101 _
b10000000000000000000000000000000011001 l
b10000000000000000000000000000000011001 o
b10000000000000000000000000000000011001 u
b100101 v
b1001000101010010101 S
b1001000101010010101 W
b1001000101010010101 ]
b1001 ^
b100111 !"
b11001 k
b11001 t
b11001 }
b110 ~
b110 #"
b100000 ""
b100111 g
b1001000100010010101 R
b1001000100010010101 \
b1001000100010010101 e
b110 f
b110 i
b100000 h
b10 2
b10 Q
b10 j
b10 |
b10000010000011 /
b10000010000011 U
b10000010000011 d
b10000010000011 $"
1"
1!
#200
0!
#250
b11 &
b11 ("
b11 4"
b11 (
b11 m
b11 x
b11 '"
b100110 y
b110 {
b100000 z
b100111 s
b110 r
b1110 q
b11110 n
b11110 p
b11110 w
b10000000011110 l
b10000000011110 o
b10000000011110 u
b1101 v
b100111 !"
b11110 k
b11110 t
b11110 }
b110 ~
b110 #"
b100000 ""
b11 2
b11 Q
b11 j
b11 |
08
b1 4
b1 :
b1 O
b1 &"
b1 9
b1 $
b1 =
b1 )"
b1 0
b1 *"
b1 :"
b10 *
b10 P
b10 +"
b10 5"
b1 2"
b10 3"
b100000010000100000011 )
b100000010000100000011 T
b100000010000100000011 `
b100000010000100000011 9"
b100110 a
b110 c
b100000 b
b100111 [
b110 Z
b1110 Y
b10000001000001000000010110 V
b10000001000001000000010110 X
b10000001000001000000010110 _
b10000001000011000000010110 S
b10000001000011000000010110 W
b10000001000011000000010110 ]
b1101 ^
b100111 g
b10000001000001000000010110 R
b10000001000001000000010110 \
b10000001000001000000010110 e
b110 f
b110 i
b100000 h
b100000010000100000011 /
b100000010000100000011 U
b100000010000100000011 d
b100000010000100000011 $"
b1000 -
b1000 ,"
b1000 0"
b100 ,
b100 %"
b100 -"
b100 ."
1!
#300
0!
#350
b0 (
b0 m
b0 x
b0 '"
b100110 y
b110 {
b100000 z
b100111 s
b110 r
b10 q
b0 n
b0 p
b0 w
b10 l
b10 o
b10 u
b1 v
b100111 !"
b0 k
b0 t
b0 }
b110 ~
b110 #"
b100000 ""
b0 2
b0 Q
b0 j
b0 |
b101 4
b101 :
b101 O
b101 &"
b101 &
b101 ("
b101 4"
b11 $
b11 =
b11 )"
b101 9
03
b10 0
b10 *"
b10 :"
b11 *
b11 P
b11 +"
b11 5"
b10 +
b10 ?
b10 6"
0%
b10 E
b10 J
b10 N
b10 2"
b1 1"
b0 A
b0 G
b11 3"
b110011 @
b110011 I
b110011 L
b1000001000000110110011 )
b1000001000000110110011 T
b1000001000000110110011 `
b1000001000000110110011 9"
b100110 a
b110 c
b100000 b
b100111 [
b110 Z
b100110 Y
b100000100000001101110010110 V
b100000100000001101110010110 X
b100000100000001101110010110 _
b10000000000100000100000001101110010110 S
b10000000000100000100000001101110010110 W
b10000000000100000100000001101110010110 ]
b100101 ^
b100111 g
b100000100000001101110010110 R
b100000100000001101110010110 \
b100000100000001101110010110 e
b110 f
b110 i
b100000 h
b1000001000000110110011 /
b1000001000000110110011 U
b1000001000000110110011 d
b1000001000000110110011 $"
b1100 -
b1100 ,"
b1100 0"
b1000 ,
b1000 %"
b1000 -"
b1000 ."
1!
#400
0!
#450
b10101011110000000000000000000000 (
b10101011110000000000000000000000 m
b10101011110000000000000000000000 x
b10101011110000000000000000000000 '"
b100110 y
b110 {
b100000 z
b100111 s
b110 r
b1101 q
b10101011111000000000000000000000000000 n
b10101011111000000000000000000000000000 p
b10101011111000000000000000000000000000 w
b10101011111000000000000001000000000000 l
b10101011111000000000000001000000000000 o
b10101011111000000000000001000000000000 u
b1100 v
b100111 !"
b10101011111000000000000000000000000000 k
b10101011111000000000000000000000000000 t
b10101011111000000000000000000000000000 }
b110 ~
b110 #"
b100000 ""
b10101011110000000000000000000000 2
b10101011110000000000000000000000 Q
b10101011110000000000000000000000 j
b10101011110000000000000000000000 |
b10 &
b10 ("
b10 4"
b10 4
b10 :
b10 O
b10 &"
b10 $
b10 =
b10 )"
b10 9
0'
18"
13
b10 0
b10 *"
b10 :"
b101 *
b101 P
b101 +"
b101 5"
b0 +
b0 ?
b0 6"
b1 1
b1 C
b1 M
1.
b0 E
b0 J
b0 N
b11 2"
b0 1"
b10 A
b10 G
b10 3"
b100011 @
b100011 I
b100011 L
b1100000010000100100011 )
b1100000010000100100011 T
b1100000010000100100011 `
b1100000010000100100011 9"
b100110 a
b110 c
b100000 b
b100111 [
b110 Z
b1110 Y
b110000001001001001000010111 V
b110000001001001001000010111 X
b110000001001001001000010111 _
b110000001001011001000010111 S
b110000001001011001000010111 W
b110000001001011001000010111 ]
b1101 ^
b100111 g
b110000001001001001000010111 R
b110000001001001001000010111 \
b110000001001001001000010111 e
b110 f
b110 i
b100000 h
b1100000010000100100011 /
b1100000010000100100011 U
b1100000010000100100011 d
b1100000010000100100011 $"
b10000 -
b10000 ,"
b10000 0"
b1100 ,
b1100 %"
b1100 -"
b1100 ."
1!
#500
0!
#550
b1010 &
b1010 ("
b1010 4"
b1010 4
b1010 :
b1010 O
b1010 &"
b1010 9
b101 $
b101 =
b101 )"
1'
08"
03
b101 +
b101 ?
b101 6"
b11 0
b11 *"
b11 :"
b0 1
b0 C
b0 M
0.
b10 E
b10 J
b10 N
b11 1"
b0 A
b0 G
b11 3"
b110011 @
b110011 I
b110011 L
b1100011000000110110011 )
b1100011000000110110011 T
b1100011000000110110011 `
b1100011000000110110011 9"
b100110 a
b110 c
b100000 b
b0 (
b0 m
b0 x
b0 '"
b100110 y
b110 {
b100000 z
b100111 [
b110 Z
b100110 Y
b110001100000001101100011110 V
b110001100000001101100011110 X
b110001100000001101100011110 _
b100111 s
b110 r
b100110 q
b0 n
b0 p
b0 w
b10000000000110001100000001101100011110 S
b10000000000110001100000001101100011110 W
b10000000000110001100000001101100011110 ]
b100101 ^
b10000000000000000000000000000000000000 l
b10000000000000000000000000000000000000 o
b10000000000000000000000000000000000000 u
b100101 v
b100111 g
b110001100000001101100011110 R
b110001100000001101100011110 \
b110001100000001101100011110 e
b110 f
b110 i
b100000 h
b100111 !"
b0 k
b0 t
b0 }
b110 ~
b110 #"
b100000 ""
b1100011000000110110011 /
b1100011000000110110011 U
b1100011000000110110011 d
b1100011000000110110011 $"
b0 2
b0 Q
b0 j
b0 |
b10100 -
b10100 ,"
b10100 0"
b10000 ,
b10000 %"
b10000 -"
b10000 ."
1!
#600
0!
#650
b0 (
b0 m
b0 x
b0 '"
b100110 y
b110 {
b100000 z
b100111 s
b110 r
b100110 q
b0 n
b0 p
b0 w
b10000000000000000000000000000000000000 l
b10000000000000000000000000000000000000 o
b10000000000000000000000000000000000000 u
b100101 v
b100111 !"
b0 k
b0 t
b0 }
b110 ~
b110 #"
b100000 ""
b0 2
b0 Q
b0 j
b0 |
b100 0
b100 *"
b100 :"
0'
18"
13
b1 1
b1 C
b1 M
1.
b0 E
b0 J
b0 N
b0 1"
b10 A
b10 G
b100 3"
b100011 @
b100011 I
b100011 L
b100 &
b100 ("
b100 4"
b1100000010001000100011 )
b1100000010001000100011 T
b1100000010001000100011 `
b1100000010001000100011 9"
b100110 a
b110 c
b100000 b
b100 4
b100 :
b100 O
b100 &"
b100111 [
b110 Z
b100110 Y
b110000001001010001000010100 V
b110000001001010001000010100 X
b110000001001010001000010100 _
b10000000000110000001001010001000010100 S
b10000000000110000001001010001000010100 W
b10000000000110000001001010001000010100 ]
b100101 ^
b100 9
b100 $
b100 =
b100 )"
b100111 g
b110000001001010001000010100 R
b110000001001010001000010100 \
b110000001001010001000010100 e
b110 f
b110 i
b100000 h
b0 +
b0 ?
b0 6"
b1010 *
b1010 P
b1010 +"
b1010 5"
b1100000010001000100011 /
b1100000010001000100011 U
b1100000010001000100011 d
b1100000010001000100011 $"
b11000 -
b11000 ,"
b11000 0"
b10100 ,
b10100 %"
b10100 -"
b10100 ."
1!
#700
0!
#750
b100111 g
bx R
bx \
bx e
b110 f
b110 i
b100000 h
b100111 !"
b1010010 k
b1010010 t
b1010010 }
b110 ~
b110 #"
b100000 ""
bx /
bx U
bx d
bx $"
b1010 2
b1010 Q
b1010 j
b1010 |
b11100 -
b11100 ,"
b11100 0"
b11000 ,
b11000 %"
b11000 -"
b11000 ."
1!
