# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_Line_Shift_RAM_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -lib xil_defaultlib xil_defaultlib.tb_Line_Shift_RAM xil_defaultlib.glbl 
# Start time: 15:22:54 on Jan 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_Line_Shift_RAM(fast)
# Loading work.Line_Shift_RAM(fast)
# Loading work.glbl(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position insertpoint sim:/tb_Line_Shift_RAM/u_Line_Shift_RAM/*
add wave -position insertpoint sim:/tb_Line_Shift_RAM/Gen_Wr_Data_1/*
add wave -position insertpoint sim:/tb_Line_Shift_RAM/Gen_Wr_Data_0/*
add wave -position insertpoint sim:/tb_Line_Shift_RAM/Gen_Rd_Data_1/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_Line_Shift_RAM(fast)
# Loading work.Line_Shift_RAM(fast)
# Loading work.glbl(fast)
run
# End time: 15:26:00 on Jan 02,2024, Elapsed time: 0:03:06
# Errors: 0, Warnings: 0
