________________________________________________________________________
                         Toro - A VPR Front-End                         
       (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)        
________________________________________________________________________
Command is '/vobs/cpp/warpcore/toro/bin.linux_x86_64/toro vpr_tseng_fabric_channels.options'.
Pre-processing...
Reading xml file 'k4_N8_soft_logic_only.xml'...
Reading fabric file 'tseng.4.fabric'...
Reading blif file 'tseng.4.blif'...
Validating architecture file ...
Validating circuit file 'top'...
Processing...
Opening VPR interface...
Exporting architecture spec to VPR...
Exporting fabric model to VPR...
[vpr] Building complex block graph.
[vpr] WARNING(1): io[0].clock[0] unconnected pin in architecture.
[vpr] Swept away 0 nets with no fanout.
[vpr] Removed 0 LUT buffers.
[vpr] BLIF circuit stats:
[vpr] 	0 LUTs of size 0
[vpr] 	0 LUTs of size 1
[vpr] 	132 LUTs of size 2
[vpr] 	283 LUTs of size 3
[vpr] 	631 LUTs of size 4
[vpr] 	52 of type input
[vpr] 	122 of type output
[vpr] 	385 of type latch
[vpr] 	1046 of type names
Executing VPR interface...
[vpr] Initialize packing.
[vpr] Begin packing 'tseng.4.blif'.
[vpr] 
[vpr] After removing unused inputs...
[vpr] 	total blocks: 1605, total nets: 1483, total inputs: 52, total outputs: 122
[vpr] Begin prepacking.
[vpr] Finish prepacking.
[vpr] Using inter-cluster delay: 8.3684e-10
[vpr] 
[vpr] SDC file 'vpr_tseng_fabric_channels.vpr.sdc' blank or not found.
[vpr] 
[vpr] Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
[vpr] Optimize this clock to run as fast as possible.
[vpr] Not enough resources expand FPGA size to x = 2 y = 2.
[vpr] Complex block 0: cb.n_n3184, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 1: cb.n_n3466, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 2: cb.n_n3229, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 3: cb.n_n3016, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 3 y = 3.
[vpr] Complex block 4: cb.n_n3519, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 5: cb.[2264], type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 6: cb.n_n3755, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 7: cb.n_n3015, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 8: cb.[907], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 4 y = 4.
[vpr] Complex block 9: cb.n_n4267, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 10: cb.n_n3292, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 11: cb.n_n3725, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 12: cb.n_n3592, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 13: cb.n_n3235, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 14: cb.n_n3987, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 15: cb.n_n3913, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 5 y = 5.
[vpr] Complex block 16: cb.n_n3444, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 17: cb.n_n132, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 18: cb.n_n3817, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 19: cb.n_n128, type: clb
[vpr] 	...............................................
[vpr] Passed route at end.
[vpr] Complex block 20: cb.n_n3813, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 21: cb.n_n4011, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 22: cb.[1580], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 23: cb.nak3_17, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 24: cb.[6374], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 6 y = 6.
[vpr] Complex block 25: cb.[936], type: clb
[vpr] 	...................................
[vpr] Passed route at end.
[vpr] Complex block 26: cb.[1492], type: clb
[vpr] 	............................................
[vpr] Passed route at end.
[vpr] Complex block 27: cb.n_n4228, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 28: cb.n_n3375, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 29: cb.n_n3582, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 30: cb.n_n4276, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 31: cb.n_n4140, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 32: cb.n_n3526, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 33: cb.[1898], type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 34: cb.n_n3049, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 35: cb.n_n4367, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 7 y = 7.
[vpr] Complex block 36: cb.[6275], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 37: cb.n_n3701, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 38: cb.n_n3530, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 39: cb.n_n3374, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 40: cb.n_n3033, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 41: cb.n_n4094, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 42: cb.n_n4121, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 43: cb.n_n3459, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 44: cb.[6295], type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 45: cb.n_n3981, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 46: cb.[2174], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 47: cb.n_n3399, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 48: cb.n_n4081, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 8 y = 8.
[vpr] Complex block 49: cb.n_n3538, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 50: cb.[2183], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 51: cb.[1901], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 52: cb.[2190], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 53: cb.[2191], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 54: cb.n_n3289, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 55: cb.n_n3552, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 56: cb.n_n3308, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 57: cb.n_n3058, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 58: cb.n_n3147, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 59: cb.n_n3110, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 60: cb.n_n3031, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 61: cb.[2047], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 62: cb.n_n3010, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 63: cb.n_n3236, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 9 y = 9.
[vpr] Complex block 64: cb.n_n3166, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 65: cb.[6312], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 66: cb.[1903], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 67: cb.[1905], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 68: cb.[1904], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 69: cb.n_n4359, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 70: cb.n_n4046, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 71: cb.n_n3579, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 72: cb.n_n3296, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 73: cb.n_n3680, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 74: cb.n_n3693, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 75: cb.n_n3309, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 76: cb.n_n3500, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 77: cb.[1633], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 78: cb.n_n3406, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 79: cb.[6366], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 80: cb.n_n3508, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 81: cb.preset, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 10 y = 10.
[vpr] Complex block 82: cb.n_n3791, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 83: cb.[1773], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 84: cb.[1780], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 85: cb.[1402], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 86: cb.[1173], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 87: cb.preset_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 88: cb.tin_pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 89: cb.n_n4234, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 90: cb.n_n4300, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 91: cb.n_n3134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 92: cb.n_n3677, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 93: cb.n_n3068, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 94: cb.n_n3430, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 95: cb.n_n3392, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 96: cb.n_n3732, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 97: cb.n_n4317, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 98: cb.n_n3106, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 99: cb.n_n3077, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 100: cb.n_n3343, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 101: cb.n_n3011, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 102: cb.n_n3329, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 11 y = 11.
[vpr] Complex block 103: cb.n_n4307, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 104: cb.n_n3721, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 105: cb.n_n3762, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 106: cb.n_n3096, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 107: cb.n_n3547, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 108: cb.n_n3200, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 109: cb.n_n3727, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 110: cb.n_n3523, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 111: cb.n_n4134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 112: cb.n_n3088, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 113: cb.n_n3515, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 114: cb.n_n3881, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 115: cb.n_n3711, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 116: cb.n_n3269, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 117: cb.n_n4370, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 118: cb.n_n3435, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 119: cb.n_n3629, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 120: cb.n_n3402, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 121: cb.n_n3735, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 122: cb.n_n3686, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 123: cb.n_n3983, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 12 y = 12.
[vpr] Complex block 124: cb.n_n3127, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 125: cb.n_n3904, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 126: cb.n_n3318, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 127: cb.n_n3275, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 128: cb.[1021], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 129: cb.[1283], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 130: cb.[6325], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 131: cb.[2166], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 132: cb.[2162], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 133: cb.[1707], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 134: cb.tin_pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 135: cb.tin_pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 136: cb.tin_pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 137: cb.tin_pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 138: cb.tin_pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 139: cb.tin_pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 140: cb.tin_pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 141: cb.tin_pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 142: cb.tin_pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 143: cb.tin_pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 144: cb.tin_pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 145: cb.tin_pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 146: cb.tin_pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 147: cb.tin_pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 148: cb.tin_pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 149: cb.tin_pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 150: cb.tin_pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 151: cb.tin_pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 152: cb.tin_pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 153: cb.tin_pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 154: cb.tin_pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 155: cb.tin_pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 156: cb.tin_pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 157: cb.tin_pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 158: cb.tin_pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 159: cb.tin_pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 160: cb.tin_pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 161: cb.tin_pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 162: cb.tin_pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 163: cb.tin_pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 164: cb.tin_pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 165: cb.tin_pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 166: cb.tin_pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 167: cb.tin_pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 168: cb.tin_pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 169: cb.tin_pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 170: cb.tin_pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 171: cb.tin_pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 172: cb.tin_pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 173: cb.tin_pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 174: cb.tin_pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 175: cb.tin_pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 176: cb.tin_pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 177: cb.tin_pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 178: cb.tin_pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 179: cb.tin_pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 180: cb.tin_pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 181: cb.tin_pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 182: cb.out:pv14_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 183: cb.out:pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 184: cb.out:pv14_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 185: cb.out:pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 186: cb.out:pv3_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 187: cb.out:pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 188: cb.out:pv7_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 189: cb.out:pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 190: cb.out:pv8_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 191: cb.out:pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 192: cb.out:pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 193: cb.out:pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 194: cb.out:pv5_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 195: cb.out:pv9_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 196: cb.out:pv13_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 197: cb.out:pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 198: cb.out:pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 199: cb.out:pv15_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 200: cb.out:pv3_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 201: cb.out:pv7_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 202: cb.out:pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 203: cb.out:pv8_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 204: cb.out:pv3_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 205: cb.out:pv7_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 206: cb.out:pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 207: cb.out:pv5_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 208: cb.out:pv9_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 209: cb.out:pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 210: cb.out:pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 211: cb.out:pv3_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 212: cb.out:pv7_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 213: cb.out:pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 214: cb.out:pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 215: cb.out:pv8_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 216: cb.out:pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 217: cb.out:pv5_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 218: cb.out:pv9_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 219: cb.out:pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 220: cb.out:pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 221: cb.out:pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 222: cb.out:pv3_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 223: cb.out:pv12_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 224: cb.out:pv14_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 225: cb.out:pv7_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 226: cb.out:pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 227: cb.out:pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 228: cb.out:pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 229: cb.out:pv8_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 230: cb.out:pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 231: cb.out:pv13_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 232: cb.out:pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 233: cb.out:pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 234: cb.out:pv5_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 235: cb.out:pv8_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 236: cb.out:pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 237: cb.out:pv9_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 238: cb.out:pv13_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 239: cb.out:pv15_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 240: cb.out:pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 241: cb.out:pv12_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 242: cb.out:pv5_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 243: cb.out:pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 244: cb.out:pv9_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 245: cb.out:pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 246: cb.out:pv12_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 247: cb.out:pv14_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 248: cb.out:pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 249: cb.out:pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 250: cb.out:pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 251: cb.out:pv13_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 252: cb.out:pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 253: cb.out:pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 254: cb.out:pv13_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 255: cb.out:pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 256: cb.out:pv15_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 257: cb.out:pv3_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 258: cb.out:pv15_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 259: cb.out:pv7_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 260: cb.out:pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 261: cb.out:pv3_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 262: cb.out:pv12_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 263: cb.out:pv14_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 264: cb.out:pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 265: cb.out:pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 266: cb.out:pv8_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 267: cb.out:pv7_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 268: cb.out:pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 269: cb.out:pv13_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 270: cb.out:pv12_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 271: cb.out:pv15_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 272: cb.out:pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 273: cb.out:pv14_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 274: cb.out:pv5_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 275: cb.out:pv9_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 276: cb.out:pv8_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 277: cb.out:pv12_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 278: cb.out:pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 279: cb.out:pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 280: cb.out:pv14_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 281: cb.out:pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 282: cb.out:pv13_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 283: cb.out:pv12_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 284: cb.out:pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 285: cb.out:pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 286: cb.out:pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 287: cb.out:pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 288: cb.out:pv9_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 289: cb.out:pv13_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 290: cb.out:pv15_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 291: cb.out:pv3_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 292: cb.out:pv7_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 293: cb.out:pv15_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 294: cb.out:pv12_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 295: cb.out:pv14_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 296: cb.out:pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 297: cb.out:pv8_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 298: cb.out:pv15_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 299: cb.out:pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 300: cb.out:pv5_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 301: cb.out:pv9_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 302: cb.out:pv5_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 303: cb.pv14_3_3_, type: clb
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 304: cb.out:pdn, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 305: cb.pclk, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] 	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
[vpr] 	io: # blocks: 174, average # input + clock pins used: 0.701149, average # output pins used: 0.298851
[vpr] 	clb: # blocks: 132, average # input + clock pins used: 12.1364, average # output pins used: 4.20455
[vpr] Absorbed logical nets 876 out of 1483 nets, 607 nets not absorbed.
[vpr] 
[vpr] Netlist conversion complete.
[vpr] 
[vpr] Packing completed.
[vpr] Begin parsing packed FPGA netlist file.
[vpr] Finished parsing packed FPGA netlist file.
[vpr] Netlist generated from file 'vpr_tseng_fabric_channels.vpr.net'.
[vpr] 
[vpr] Netlist num_nets: 607
[vpr] Netlist num_blocks: 306
[vpr] Netlist <EMPTY> blocks: 0.
[vpr] Netlist clb blocks: 132.
[vpr] Netlist inputs pins: 52
[vpr] Netlist output pins: 122
[vpr] 
[vpr] The circuit will be mapped into a 12 x 12 array of clbs.
[vpr] 
[vpr] Resource usage...
[vpr] 	Netlist      0	blocks of type: <EMPTY>
[vpr] 	Architecture 4	blocks of type: <EMPTY>
[vpr] 	Netlist      174	blocks of type: io
[vpr] 	Architecture 384	blocks of type: io
[vpr] 	Netlist      132	blocks of type: clb
[vpr] 	Architecture 144	blocks of type: clb
[vpr] 
[vpr] Overriding architecture channels based on fabric channel widths...
[vpr] WARNING(2): Replacing architecture x channel[0] width 100 with fabric channel width 44.
[vpr] WARNING(3): Replacing architecture x channel[1] width 100 with fabric channel width 34.
[vpr] WARNING(4): Replacing architecture x channel[2] width 100 with fabric channel width 48.
[vpr] WARNING(5): Replacing architecture x channel[3] width 100 with fabric channel width 40.
[vpr] WARNING(6): Replacing architecture x channel[4] width 100 with fabric channel width 50.
[vpr] WARNING(7): Replacing architecture x channel[5] width 100 with fabric channel width 42.
[vpr] WARNING(8): Replacing architecture x channel[6] width 100 with fabric channel width 50.
[vpr] WARNING(9): Replacing architecture x channel[7] width 100 with fabric channel width 42.
[vpr] WARNING(10): Replacing architecture x channel[8] width 100 with fabric channel width 50.
[vpr] WARNING(11): Replacing architecture x channel[9] width 100 with fabric channel width 40.
[vpr] WARNING(12): Replacing architecture x channel[10] width 100 with fabric channel width 48.
[vpr] WARNING(13): Replacing architecture x channel[11] width 100 with fabric channel width 34.
[vpr] WARNING(14): Replacing architecture x channel[12] width 100 with fabric channel width 44.
[vpr] WARNING(15): Replacing architecture y channel[0] width 100 with fabric channel width 44.
[vpr] WARNING(16): Replacing architecture y channel[1] width 100 with fabric channel width 34.
[vpr] WARNING(17): Replacing architecture y channel[2] width 100 with fabric channel width 48.
[vpr] WARNING(18): Replacing architecture y channel[3] width 100 with fabric channel width 40.
[vpr] WARNING(19): Replacing architecture y channel[4] width 100 with fabric channel width 50.
[vpr] WARNING(20): Replacing architecture y channel[5] width 100 with fabric channel width 42.
[vpr] WARNING(21): Replacing architecture y channel[6] width 100 with fabric channel width 50.
[vpr] WARNING(22): Replacing architecture y channel[7] width 100 with fabric channel width 42.
[vpr] WARNING(23): Replacing architecture y channel[8] width 100 with fabric channel width 50.
[vpr] WARNING(24): Replacing architecture y channel[9] width 100 with fabric channel width 40.
[vpr] WARNING(25): Replacing architecture y channel[10] width 100 with fabric channel width 48.
[vpr] WARNING(26): Replacing architecture y channel[11] width 100 with fabric channel width 34.
[vpr] WARNING(27): Replacing architecture y channel[12] width 100 with fabric channel width 44.
[vpr] 
[vpr] There are 1603 point to point connections in this circuit.
[vpr] 
[vpr] Initial placement cost: 1.02394 bb_cost: 202.487 td_cost: 1.64611e-07 delay_cost: 4.64102e-07
[vpr] 
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr]       T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr] 0.21628 0.97583   198.6956 1.5167e-07 4.584e-07  2.8952e-10  7.6876  0.9970  0.0143 13.0000  1.000     20616  0.500
[vpr] 0.10814 0.98003   198.4576 1.5237e-07 4.581e-07  2.8764e-10  7.7560  0.9953  0.0148 13.0000  1.000     41232  0.500
[vpr] 0.05407 0.97393   197.3731 1.4831e-07 4.5671e-07 2.8483e-10  7.8927  0.9875  0.0130 13.0000  1.000     61848  0.500
[vpr] 0.02704 0.96150   196.8213 1.5624e-07 4.5578e-07 2.8948e-10  7.4031  0.9805  0.0138 13.0000  1.000     82464  0.500
[vpr] 0.01352 1.01091   195.1530 1.5404e-07 4.5272e-07 2.7899e-10  7.3458  0.9586  0.0167 13.0000  1.000    103080  0.900
[vpr] 0.01217 0.99131   195.3684 1.5458e-07 4.5332e-07 2.844e-10   7.3458  0.9548  0.0149 13.0000  1.000    123696  0.900
[vpr] 0.01095 0.98625   194.4425 1.5357e-07 4.5198e-07 2.8594e-10  7.4141  0.9505  0.0139 13.0000  1.000    144312  0.900
[vpr] 0.00985 0.99503   194.3044 1.5317e-07 4.5286e-07 2.8577e-10  7.4825  0.9424  0.0144 13.0000  1.000    164928  0.900
[vpr] 0.00887 0.98425   193.4874 1.6075e-07 4.5048e-07 2.8176e-10  6.9355  0.9350  0.0143 13.0000  1.000    185544  0.900
[vpr] 0.00798 0.99796   193.1547 1.5591e-07 4.5064e-07 2.8095e-10  7.2090  0.9334  0.0125 13.0000  1.000    206160  0.900
[vpr] 0.00718 1.02022   192.2743 1.5647e-07 4.5017e-07 2.7728e-10  7.1407  0.9183  0.0161 13.0000  1.000    226776  0.900
[vpr] 0.00647 0.99613   191.0466 1.5223e-07 4.4864e-07 2.7928e-10  7.2664  0.9101  0.0147 13.0000  1.000    247392  0.900
[vpr] 0.00582 0.97859   191.2754 1.5011e-07 4.494e-07  2.8594e-10  7.4825  0.9059  0.0148 13.0000  1.000    268008  0.900
[vpr] 0.00524 0.97994   190.1175 1.5112e-07 4.4615e-07 2.7988e-10  7.4141  0.8977  0.0157 13.0000  1.000    288624  0.900
[vpr] 0.00471 0.97372   189.2625 1.5353e-07 4.4489e-07 2.8351e-10  7.1980  0.8834  0.0125 13.0000  1.000    309240  0.900
[vpr] 0.00424 0.98139   187.2665 1.4691e-07 4.4323e-07 2.76e-10    7.4141  0.8672  0.0154 13.0000  1.000    329856  0.900
[vpr] 0.00382 0.99873   186.2657 1.4849e-07 4.4229e-07 2.7562e-10  7.2774  0.8543  0.0147 13.0000  1.000    350472  0.900
[vpr] 0.00344 0.99208   185.0409 1.4792e-07 4.4068e-07 2.7114e-10  7.2090  0.8330  0.0131 13.0000  1.000    371088  0.900
[vpr] 0.00309 0.97550   183.5003 1.47e-07   4.3785e-07 2.7656e-10  7.2774  0.8188  0.0134 13.0000  1.000    391704  0.900
[vpr] 0.00278 0.97273   180.9222 1.465e-07  4.356e-07  2.7609e-10  7.2090  0.8032  0.0157 13.0000  1.000    412320  0.900
[vpr] 0.00250 0.98413   177.6494 1.4194e-07 4.3141e-07 2.6918e-10  7.2774  0.7740  0.0161 13.0000  1.000    432936  0.950
[vpr] 0.00238 0.96458   177.7393 1.4031e-07 4.3162e-07 2.757e-10   7.5509  0.7638  0.0177 13.0000  1.000    453552  0.950
[vpr] 0.00226 0.99074   176.0499 1.482e-07  4.2927e-07 2.6828e-10  6.9356  0.7451  0.0164 13.0000  1.000    474168  0.950
[vpr] 0.00215 1.00806   175.1915 1.4508e-07 4.2731e-07 2.6525e-10  6.9356  0.7374  0.0141 13.0000  1.000    494784  0.950
[vpr] 0.00204 0.98444   171.1261 1.4668e-07 4.2242e-07 2.6483e-10  6.7304  0.7133  0.0158 13.0000  1.000    515400  0.950
[vpr] 0.00194 1.00911   170.6550 1.4749e-07 4.216e-07  2.6193e-10  6.7304  0.7003  0.0222 13.0000  1.000    536016  0.950
[vpr] 0.00184 0.96689   168.8723 1.4472e-07 4.1954e-07 2.6764e-10  6.7988  0.6897  0.0125 13.0000  1.000    556632  0.950
[vpr] 0.00175 1.00271   168.1048 1.4392e-07 4.2029e-07 2.6086e-10  6.8672  0.6786  0.0153 13.0000  1.000    577248  0.950
[vpr] 0.00166 0.97591   165.4349 1.4263e-07 4.1461e-07 2.5979e-10  6.7304  0.6693  0.0156 13.0000  1.000    597864  0.950
[vpr] 0.00158 0.98473   164.7132 1.3726e-07 4.1442e-07 2.5937e-10  7.1407  0.6517  0.0148 13.0000  1.000    618480  0.950
[vpr] 0.00150 0.99423   159.1614 1.391e-07  4.0669e-07 2.5331e-10  6.7304  0.6269  0.0164 13.0000  1.000    639096  0.950
[vpr] 0.00142 1.01163   158.6841 1.346e-07  4.0544e-07 2.5114e-10  7.0039  0.6052  0.0120 13.0000  1.000    659712  0.950
[vpr] 0.00135 1.00205   157.5448 1.407e-07  4.0565e-07 2.5463e-10  6.5937  0.6046  0.0155 13.0000  1.000    680328  0.950
[vpr] 0.00129 0.98742   155.6710 1.3616e-07 4.0362e-07 2.5233e-10  6.8562  0.5939  0.0115 13.0000  1.000    700944  0.950
[vpr] 0.00122 0.98873   150.8159 1.3242e-07 3.9785e-07 2.4947e-10  6.8672  0.5628  0.0100 13.0000  1.000    721560  0.950
[vpr] 0.00116 1.00520   150.9183 1.3501e-07 3.9775e-07 2.4551e-10  6.6621  0.5574  0.0118 13.0000  1.000    742176  0.950
[vpr] 0.00110 0.99601   150.0332 1.3718e-07 3.9655e-07 2.5105e-10  6.5937  0.5467  0.0098 13.0000  1.000    762792  0.950
[vpr] 0.00105 0.99088   148.2711 1.2994e-07 3.9338e-07 2.4555e-10  6.8672  0.5237  0.0190 13.0000  1.000    783408  0.950
[vpr] 0.00099 0.99929   143.4190 1.3215e-07 3.8986e-07 2.3979e-10  6.5253  0.5017  0.0099 13.0000  1.000    804024  0.950
[vpr] 0.00095 0.99315   143.6706 1.34e-07   3.8932e-07 2.438e-10   6.5253  0.5069  0.0116 13.0000  1.000    824640  0.950
[vpr] 0.00090 1.00120   140.7239 1.308e-07  3.8677e-07 2.4094e-10  6.6621  0.4790  0.0109 13.0000  1.000    845256  0.950
[vpr] 0.00085 0.98408   141.0250 1.325e-07  3.8655e-07 2.4337e-10  6.5253  0.4742  0.0096 13.0000  1.000    865872  0.950
[vpr] 0.00081 0.98305   139.2963 1.3028e-07 3.8463e-07 2.4346e-10  6.5937  0.4598  0.0086 13.0000  1.000    886488  0.950
[vpr] 0.00077 0.99918   137.8374 1.3176e-07 3.8337e-07 2.3941e-10  6.4570  0.4407  0.0081 13.0000  1.000    907104  0.950
[vpr] 0.00073 0.98658   134.8301 1.274e-07  3.796e-07  2.3988e-10  6.6511  0.4261  0.0102 13.0000  1.000    927720  0.950
[vpr] 0.00069 0.99052   133.2448 1.148e-07  3.7694e-07 2.3638e-10  6.5937  0.4426  0.0073 12.8196  1.105    948336  0.950
[vpr] 0.00066 1.00351   132.9203 1.2058e-07 3.7547e-07 2.3275e-10  6.3202  0.4142  0.0084 12.8526  1.086    968952  0.950
[vpr] 0.00063 0.99184   130.6234 1.0142e-07 3.75e-07   2.3399e-10  6.3886  0.3982  0.0091 12.5215  1.279    989568  0.950
[vpr] 0.00060 0.98747   130.7869 8.124e-08  3.7416e-07 2.3437e-10  6.3886  0.4179  0.0064 11.9979  1.585   1010184  0.950
[vpr] 0.00057 0.99036   129.7481 7.4008e-08 3.7594e-07 2.3386e-10  6.3886  0.3993  0.0064 11.7325  1.739   1030800  0.950
[vpr] 0.00054 1.00112   128.9314 6.1651e-08 3.7603e-07 2.3241e-10  6.3886  0.3818  0.0074 11.2550  2.018   1051416  0.950
[vpr] 0.00051 0.98477   126.8583 5.1388e-08 3.7529e-07 2.354e-10   6.3886  0.3920  0.0095 10.5999  2.400   1072032  0.950
[vpr] 0.00049 0.98262   126.8044 4.5302e-08 3.7823e-07 2.3783e-10  6.3202  0.3961  0.0068 10.0914  2.697   1092648  0.950
[vpr] 0.00046 1.00030   124.2727 3.9993e-08 3.7496e-07 2.3369e-10  6.3202  0.3907  0.0052  9.6488  2.955   1113264  0.950
[vpr] 0.00044 0.99602   122.1254 3.6777e-08 3.7456e-07 2.3463e-10  6.2519  0.3716  0.0047  9.1733  3.232   1133880  0.950
[vpr] 0.00042 0.99718   122.1049 3.3767e-08 3.7433e-07 2.3408e-10  6.2519  0.3807  0.0073  8.5454  3.598   1154496  0.950
[vpr] 0.00040 0.99659   120.0987 3.1612e-08 3.7455e-07 2.313e-10   6.2519  0.3681  0.0048  8.0389  3.894   1175112  0.950
[vpr] 0.00038 0.99288   119.8217 2.9156e-08 3.7545e-07 2.351e-10   6.2519  0.3828  0.0058  7.4610  4.231   1195728  0.950
[vpr] 0.00036 0.99720   117.3920 2.7232e-08 3.7173e-07 2.3096e-10  6.2519  0.3782  0.0044  7.0343  4.480   1216344  0.950
[vpr] 0.00034 0.99303   116.5657 2.6049e-08 3.6954e-07 2.3352e-10  6.2519  0.3836  0.0080  6.5999  4.733   1236960  0.950
[vpr] 0.00032 0.99871   118.0904 2.4977e-08 3.6968e-07 2.2981e-10  6.2519  0.3871  0.0053  6.2276  4.951   1257576  0.950
[vpr] 0.00031 0.99794   114.8516 2.4136e-08 3.6849e-07 2.2768e-10  6.2519  0.3866  0.0051  5.8980  5.143   1278192  0.950
[vpr] 0.00029 0.98935   114.1149 2.384e-08  3.6865e-07 2.3463e-10  6.2519  0.3826  0.0066  5.5830  5.327   1298808  0.950
[vpr] 0.00028 0.99797   112.8770 2.277e-08  3.6394e-07 2.2717e-10  6.2519  0.3646  0.0029  5.2627  5.513   1319424  0.950
[vpr] 0.00026 0.99568   111.7352 2.2263e-08 3.6427e-07 2.2755e-10  6.2519  0.3886  0.0047  4.8657  5.745   1340040  0.950
[vpr] 0.00025 0.99409   108.9602 2.1863e-08 3.6568e-07 2.2597e-10  6.2519  0.3684  0.0043  4.6157  5.891   1360656  0.950
[vpr] 0.00024 0.99691   108.6970 2.1536e-08 3.652e-07  2.2947e-10  6.2519  0.3602  0.0028  4.2850  6.084   1381272  0.950
[vpr] 0.00022 0.99983   107.9370 2.0944e-08 3.6446e-07 2.2776e-10  6.2519  0.3911  0.0026  3.9429  6.283   1401888  0.950
[vpr] 0.00021 0.99596   106.8808 2.0668e-08 3.6291e-07 2.2623e-10  6.2519  0.3727  0.0023  3.7499  6.396   1422504  0.950
[vpr] 0.00020 0.99856   106.2314 2.0278e-08 3.6268e-07 2.2776e-10  6.2519  0.3654  0.0036  3.4976  6.543   1443120  0.950
[vpr] 0.00019 1.00013   105.2076 1.9932e-08 3.6206e-07 2.2712e-10  6.2519  0.3575  0.0024  3.2369  6.695   1463736  0.950
[vpr] 0.00018 0.99616   104.3517 1.9668e-08 3.6115e-07 2.2589e-10  6.2519  0.3974  0.0025  2.9700  6.851   1484352  0.950
[vpr] 0.00017 0.99629   104.1183 1.9347e-08 3.6061e-07 2.2559e-10  6.2519  0.3786  0.0030  2.8433  6.925   1504968  0.950
[vpr] 0.00017 0.99732   103.2132 1.9235e-08 3.6015e-07 2.2277e-10  6.2519  0.3689  0.0019  2.6687  7.027   1525584  0.950
[vpr] 0.00016 0.99876   102.6253 1.8997e-08 3.62e-07   2.2725e-10  6.2519  0.3608  0.0019  2.4789  7.137   1546200  0.950
[vpr] 0.00015 0.99494   102.0900 1.875e-08  3.5877e-07 2.2414e-10  6.2519  0.3479  0.0021  2.2827  7.252   1566816  0.950
[vpr] 0.00014 0.99779   102.0915 1.8456e-08 3.61e-07   2.2405e-10  6.2519  0.3385  0.0023  2.0725  7.374   1587432  0.950
[vpr] 0.00013 0.99846   101.0451 1.8245e-08 3.5869e-07 2.2597e-10  6.2519  0.3976  0.0018  1.8622  7.497   1608048  0.950
[vpr] 0.00013 1.00204   101.1715 1.8131e-08 3.6001e-07 2.2226e-10  6.2519  0.3746  0.0018  1.7832  7.543   1628664  0.950
[vpr] 0.00012 0.99459   100.6117 1.8032e-08 3.5772e-07 2.2461e-10  6.2519  0.3686  0.0030  1.6666  7.611   1649280  0.950
[vpr] 0.00012 0.99765   100.2707 1.7869e-08 3.5842e-07 2.2482e-10  6.2519  0.3490  0.0013  1.5477  7.681   1669896  0.950
[vpr] 0.00011 0.99932    99.8331 1.7756e-08 3.576e-07  2.2397e-10  6.2519  0.3331  0.0016  1.4069  7.763   1690512  0.950
[vpr] 0.00010 0.99550    99.1600 1.7661e-08 3.5993e-07 2.2597e-10  6.2519  0.3215  0.0015  1.2566  7.850   1711128  0.950
[vpr] 0.00010 0.99774    99.1764 1.7471e-08 3.5836e-07 2.2486e-10  6.2519  0.2978  0.0014  1.1077  7.937   1731744  0.950
[vpr] 0.00009 1.00106    98.9508 1.7391e-08 3.5821e-07 2.2213e-10  6.2519  0.2890  0.0014  1.0000  8.000   1752360  0.950
[vpr] 0.00009 0.99776    97.9810 1.743e-08  3.5745e-07 2.2324e-10  6.2519  0.2672  0.0013  1.0000  8.000   1772976  0.950
[vpr] 0.00008 0.99953    98.1321 1.7375e-08 3.5719e-07 2.2435e-10  6.2519  0.2636  0.0012  1.0000  8.000   1793592  0.950
[vpr] 0.00008 0.99692    97.6215 1.7391e-08 3.5923e-07 2.2503e-10  6.2519  0.2416  0.0009  1.0000  8.000   1814208  0.950
[vpr] 0.00008 0.99824    97.7401 1.7334e-08 3.5812e-07 2.2371e-10  6.2519  0.2303  0.0008  1.0000  8.000   1834824  0.950
[vpr] 0.00007 0.99966    97.7042 1.7337e-08 3.5705e-07 2.2371e-10  6.2519  0.2129  0.0011  1.0000  8.000   1855440  0.950
[vpr] 0.00007 0.99731    97.2769 1.7331e-08 3.581e-07  2.2247e-10  6.2519  0.1931  0.0012  1.0000  8.000   1876056  0.950
[vpr] 0.00007 1.00080    97.1432 1.7333e-08 3.5696e-07 2.2286e-10  6.2519  0.1800  0.0009  1.0000  8.000   1896672  0.950
[vpr] 0.00006 0.99957    96.7411 1.7342e-08 3.5746e-07 2.2286e-10  6.2519  0.1640  0.0009  1.0000  8.000   1917288  0.950
[vpr] 0.00006 0.99986    96.5904 1.7339e-08 3.5609e-07 2.238e-10   6.2519  0.1464  0.0008  1.0000  8.000   1937904  0.800
[vpr] 0.00005 0.99839    96.0615 1.7367e-08 3.5739e-07 2.2243e-10  6.2519  0.1072  0.0005  1.0000  8.000   1958520  0.800
[vpr] 0.00004 0.99780    95.8928 1.7351e-08 3.5696e-07 2.2341e-10  6.2519  0.0708  0.0007  1.0000  8.000   1979136  0.800
[vpr] 0.00003 0.99899    95.6998 1.7336e-08 3.5751e-07 2.2252e-10  6.2519  0.0444  0.0004  1.0000  8.000   1999752  0.800
[vpr] 0.00002 0.99944    95.5440 1.7337e-08 3.5576e-07 2.2282e-10  6.2519  0.0284  0.0003  1.0000  8.000   2020368  0.800
[vpr] 0.00002 0.99970    95.4572 1.7347e-08 3.5608e-07 2.2388e-10  6.2519  0.0241  0.0001  1.0000  8.000   2040984  0.800
[vpr] 0.00002 0.99990    95.4496 1.7347e-08 3.551e-07  2.209e-10   6.2519  0.0201  0.0000  1.0000  8.000   2061600  0.800
[vpr] 0.00001 1.00001    95.4483 1.7347e-08 3.584e-07  2.2388e-10  6.2519  0.0198  0.0000  1.0000  8.000   2082216  0.800
[vpr] 0.00001 1.00000    95.4473 1.7347e-08 3.5728e-07 2.2401e-10  6.2519  0.0211  0.0000  1.0000  8.000   2102832  0.800
[vpr] 0.00000 1.00000    95.4470 1.7347e-08 3.5691e-07 2.2422e-10          0.0121  0.0000  1.0000  8.000   2123448
[vpr] 
[vpr] BB estimate of min-dist (placement) wire length: 4219
[vpr] bb_cost recomputed from scratch: 95.447
[vpr] timing_cost recomputed from scratch: 1.73469e-08
[vpr] delay_cost recomputed from scratch: 3.56626e-07
[vpr] 
[vpr] Completed placement consistency check successfully.
[vpr] 
[vpr] Swaps called: 2123754
[vpr] 
[vpr] Placement estimated critical path delay: 6.25185 ns
[vpr] Placement cost: 0.999996, bb_cost: 95.447, td_cost: 1.73469e-08, delay_cost: 3.56626e-07
[vpr] Placement total # of swap attempts: 2123754
[vpr] 	Swap reject rate: 0
[vpr] 	Swap accept rate: 0
[vpr] 	Swap abort rate: 0
[vpr] 
[vpr] Using low: -1, high: -1, current: 28
[vpr] Overriding architecture channels based on fabric channel widths...
[vpr] WARNING(28): Replacing architecture x channel[0] width 28 with fabric channel width 44.
[vpr] WARNING(29): Replacing architecture x channel[1] width 28 with fabric channel width 34.
[vpr] WARNING(30): Replacing architecture x channel[2] width 28 with fabric channel width 48.
[vpr] WARNING(31): Replacing architecture x channel[3] width 28 with fabric channel width 40.
[vpr] WARNING(32): Replacing architecture x channel[4] width 28 with fabric channel width 50.
[vpr] WARNING(33): Replacing architecture x channel[5] width 28 with fabric channel width 42.
[vpr] WARNING(34): Replacing architecture x channel[6] width 28 with fabric channel width 50.
[vpr] WARNING(35): Replacing architecture x channel[7] width 28 with fabric channel width 42.
[vpr] WARNING(36): Replacing architecture x channel[8] width 28 with fabric channel width 50.
[vpr] WARNING(37): Replacing architecture x channel[9] width 28 with fabric channel width 40.
[vpr] WARNING(38): Replacing architecture x channel[10] width 28 with fabric channel width 48.
[vpr] WARNING(39): Replacing architecture x channel[11] width 28 with fabric channel width 34.
[vpr] WARNING(40): Replacing architecture x channel[12] width 28 with fabric channel width 44.
[vpr] WARNING(41): Replacing architecture y channel[0] width 28 with fabric channel width 44.
[vpr] WARNING(42): Replacing architecture y channel[1] width 28 with fabric channel width 34.
[vpr] WARNING(43): Replacing architecture y channel[2] width 28 with fabric channel width 48.
[vpr] WARNING(44): Replacing architecture y channel[3] width 28 with fabric channel width 40.
[vpr] WARNING(45): Replacing architecture y channel[4] width 28 with fabric channel width 50.
[vpr] WARNING(46): Replacing architecture y channel[5] width 28 with fabric channel width 42.
[vpr] WARNING(47): Replacing architecture y channel[6] width 28 with fabric channel width 50.
[vpr] WARNING(48): Replacing architecture y channel[7] width 28 with fabric channel width 42.
[vpr] WARNING(49): Replacing architecture y channel[8] width 28 with fabric channel width 50.
[vpr] WARNING(50): Replacing architecture y channel[9] width 28 with fabric channel width 40.
[vpr] WARNING(51): Replacing architecture y channel[10] width 28 with fabric channel width 48.
[vpr] WARNING(52): Replacing architecture y channel[11] width 28 with fabric channel width 34.
[vpr] WARNING(53): Replacing architecture y channel[12] width 28 with fabric channel width 44.
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7473, total available wire length 13584, ratio 0.550133
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.32022 ns
[vpr] Successfully routed after 20 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: -1, high: 28, current: 14
[vpr] Overriding architecture channels based on fabric channel widths...
[vpr] WARNING(54): Replacing architecture x channel[0] width 14 with fabric channel width 44.
[vpr] WARNING(55): Replacing architecture x channel[1] width 14 with fabric channel width 34.
[vpr] WARNING(56): Replacing architecture x channel[2] width 14 with fabric channel width 48.
[vpr] WARNING(57): Replacing architecture x channel[3] width 14 with fabric channel width 40.
[vpr] WARNING(58): Replacing architecture x channel[4] width 14 with fabric channel width 50.
[vpr] WARNING(59): Replacing architecture x channel[5] width 14 with fabric channel width 42.
[vpr] WARNING(60): Replacing architecture x channel[6] width 14 with fabric channel width 50.
[vpr] WARNING(61): Replacing architecture x channel[7] width 14 with fabric channel width 42.
[vpr] WARNING(62): Replacing architecture x channel[8] width 14 with fabric channel width 50.
[vpr] WARNING(63): Replacing architecture x channel[9] width 14 with fabric channel width 40.
[vpr] WARNING(64): Replacing architecture x channel[10] width 14 with fabric channel width 48.
[vpr] WARNING(65): Replacing architecture x channel[11] width 14 with fabric channel width 34.
[vpr] WARNING(66): Replacing architecture x channel[12] width 14 with fabric channel width 44.
[vpr] WARNING(67): Replacing architecture y channel[0] width 14 with fabric channel width 44.
[vpr] WARNING(68): Replacing architecture y channel[1] width 14 with fabric channel width 34.
[vpr] WARNING(69): Replacing architecture y channel[2] width 14 with fabric channel width 48.
[vpr] WARNING(70): Replacing architecture y channel[3] width 14 with fabric channel width 40.
[vpr] WARNING(71): Replacing architecture y channel[4] width 14 with fabric channel width 50.
[vpr] WARNING(72): Replacing architecture y channel[5] width 14 with fabric channel width 42.
[vpr] WARNING(73): Replacing architecture y channel[6] width 14 with fabric channel width 50.
[vpr] WARNING(74): Replacing architecture y channel[7] width 14 with fabric channel width 42.
[vpr] WARNING(75): Replacing architecture y channel[8] width 14 with fabric channel width 50.
[vpr] WARNING(76): Replacing architecture y channel[9] width 14 with fabric channel width 40.
[vpr] WARNING(77): Replacing architecture y channel[10] width 14 with fabric channel width 48.
[vpr] WARNING(78): Replacing architecture y channel[11] width 14 with fabric channel width 34.
[vpr] WARNING(79): Replacing architecture y channel[12] width 14 with fabric channel width 44.
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7473, total available wire length 13584, ratio 0.550133
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.32022 ns
[vpr] Successfully routed after 20 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: -1, high: 14, current: 8
[vpr] Overriding architecture channels based on fabric channel widths...
[vpr] WARNING(80): Replacing architecture x channel[0] width 8 with fabric channel width 44.
[vpr] WARNING(81): Replacing architecture x channel[1] width 8 with fabric channel width 34.
[vpr] WARNING(82): Replacing architecture x channel[2] width 8 with fabric channel width 48.
[vpr] WARNING(83): Replacing architecture x channel[3] width 8 with fabric channel width 40.
[vpr] WARNING(84): Replacing architecture x channel[4] width 8 with fabric channel width 50.
[vpr] WARNING(85): Replacing architecture x channel[5] width 8 with fabric channel width 42.
[vpr] WARNING(86): Replacing architecture x channel[6] width 8 with fabric channel width 50.
[vpr] WARNING(87): Replacing architecture x channel[7] width 8 with fabric channel width 42.
[vpr] WARNING(88): Replacing architecture x channel[8] width 8 with fabric channel width 50.
[vpr] WARNING(89): Replacing architecture x channel[9] width 8 with fabric channel width 40.
[vpr] WARNING(90): Replacing architecture x channel[10] width 8 with fabric channel width 48.
[vpr] WARNING(91): Replacing architecture x channel[11] width 8 with fabric channel width 34.
[vpr] WARNING(92): Replacing architecture x channel[12] width 8 with fabric channel width 44.
[vpr] WARNING(93): Replacing architecture y channel[0] width 8 with fabric channel width 44.
[vpr] WARNING(94): Replacing architecture y channel[1] width 8 with fabric channel width 34.
[vpr] WARNING(95): Replacing architecture y channel[2] width 8 with fabric channel width 48.
[vpr] WARNING(96): Replacing architecture y channel[3] width 8 with fabric channel width 40.
[vpr] WARNING(97): Replacing architecture y channel[4] width 8 with fabric channel width 50.
[vpr] WARNING(98): Replacing architecture y channel[5] width 8 with fabric channel width 42.
[vpr] WARNING(99): Replacing architecture y channel[6] width 8 with fabric channel width 50.
[vpr] WARNING(100): Replacing architecture y channel[7] width 8 with fabric channel width 42.
[vpr] WARNING(101): Replacing architecture y channel[8] width 8 with fabric channel width 50.
[vpr] WARNING(102): Replacing architecture y channel[9] width 8 with fabric channel width 40.
[vpr] WARNING(103): Replacing architecture y channel[10] width 8 with fabric channel width 48.
[vpr] WARNING(104): Replacing architecture y channel[11] width 8 with fabric channel width 34.
[vpr] WARNING(105): Replacing architecture y channel[12] width 8 with fabric channel width 44.
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7473, total available wire length 13584, ratio 0.550133
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.32022 ns
[vpr] Successfully routed after 20 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: -1, high: 8, current: 4
[vpr] Overriding architecture channels based on fabric channel widths...
[vpr] WARNING(106): Replacing architecture x channel[0] width 4 with fabric channel width 44.
[vpr] WARNING(107): Replacing architecture x channel[1] width 4 with fabric channel width 34.
[vpr] WARNING(108): Replacing architecture x channel[2] width 4 with fabric channel width 48.
[vpr] WARNING(109): Replacing architecture x channel[3] width 4 with fabric channel width 40.
[vpr] WARNING(110): Replacing architecture x channel[4] width 4 with fabric channel width 50.
[vpr] WARNING(111): Replacing architecture x channel[5] width 4 with fabric channel width 42.
[vpr] WARNING(112): Replacing architecture x channel[6] width 4 with fabric channel width 50.
[vpr] WARNING(113): Replacing architecture x channel[7] width 4 with fabric channel width 42.
[vpr] WARNING(114): Replacing architecture x channel[8] width 4 with fabric channel width 50.
[vpr] WARNING(115): Replacing architecture x channel[9] width 4 with fabric channel width 40.
[vpr] WARNING(116): Replacing architecture x channel[10] width 4 with fabric channel width 48.
[vpr] WARNING(117): Replacing architecture x channel[11] width 4 with fabric channel width 34.
[vpr] WARNING(118): Replacing architecture x channel[12] width 4 with fabric channel width 44.
[vpr] WARNING(119): Replacing architecture y channel[0] width 4 with fabric channel width 44.
[vpr] WARNING(120): Replacing architecture y channel[1] width 4 with fabric channel width 34.
[vpr] WARNING(121): Replacing architecture y channel[2] width 4 with fabric channel width 48.
[vpr] WARNING(122): Replacing architecture y channel[3] width 4 with fabric channel width 40.
[vpr] WARNING(123): Replacing architecture y channel[4] width 4 with fabric channel width 50.
[vpr] WARNING(124): Replacing architecture y channel[5] width 4 with fabric channel width 42.
[vpr] WARNING(125): Replacing architecture y channel[6] width 4 with fabric channel width 50.
[vpr] WARNING(126): Replacing architecture y channel[7] width 4 with fabric channel width 42.
[vpr] WARNING(127): Replacing architecture y channel[8] width 4 with fabric channel width 50.
[vpr] WARNING(128): Replacing architecture y channel[9] width 4 with fabric channel width 40.
[vpr] WARNING(129): Replacing architecture y channel[10] width 4 with fabric channel width 48.
[vpr] WARNING(130): Replacing architecture y channel[11] width 4 with fabric channel width 34.
[vpr] WARNING(131): Replacing architecture y channel[12] width 4 with fabric channel width 44.
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7473, total available wire length 13584, ratio 0.550133
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.32022 ns
[vpr] Successfully routed after 20 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: -1, high: 4, current: 2
[vpr] Overriding architecture channels based on fabric channel widths...
[vpr] WARNING(132): Replacing architecture x channel[0] width 2 with fabric channel width 44.
[vpr] WARNING(133): Replacing architecture x channel[1] width 2 with fabric channel width 34.
[vpr] WARNING(134): Replacing architecture x channel[2] width 2 with fabric channel width 48.
[vpr] WARNING(135): Replacing architecture x channel[3] width 2 with fabric channel width 40.
[vpr] WARNING(136): Replacing architecture x channel[4] width 2 with fabric channel width 50.
[vpr] WARNING(137): Replacing architecture x channel[5] width 2 with fabric channel width 42.
[vpr] WARNING(138): Replacing architecture x channel[6] width 2 with fabric channel width 50.
[vpr] WARNING(139): Replacing architecture x channel[7] width 2 with fabric channel width 42.
[vpr] WARNING(140): Replacing architecture x channel[8] width 2 with fabric channel width 50.
[vpr] WARNING(141): Replacing architecture x channel[9] width 2 with fabric channel width 40.
[vpr] WARNING(142): Replacing architecture x channel[10] width 2 with fabric channel width 48.
[vpr] WARNING(143): Replacing architecture x channel[11] width 2 with fabric channel width 34.
[vpr] WARNING(144): Replacing architecture x channel[12] width 2 with fabric channel width 44.
[vpr] WARNING(145): Replacing architecture y channel[0] width 2 with fabric channel width 44.
[vpr] WARNING(146): Replacing architecture y channel[1] width 2 with fabric channel width 34.
[vpr] WARNING(147): Replacing architecture y channel[2] width 2 with fabric channel width 48.
[vpr] WARNING(148): Replacing architecture y channel[3] width 2 with fabric channel width 40.
[vpr] WARNING(149): Replacing architecture y channel[4] width 2 with fabric channel width 50.
[vpr] WARNING(150): Replacing architecture y channel[5] width 2 with fabric channel width 42.
[vpr] WARNING(151): Replacing architecture y channel[6] width 2 with fabric channel width 50.
[vpr] WARNING(152): Replacing architecture y channel[7] width 2 with fabric channel width 42.
[vpr] WARNING(153): Replacing architecture y channel[8] width 2 with fabric channel width 50.
[vpr] WARNING(154): Replacing architecture y channel[9] width 2 with fabric channel width 40.
[vpr] WARNING(155): Replacing architecture y channel[10] width 2 with fabric channel width 48.
[vpr] WARNING(156): Replacing architecture y channel[11] width 2 with fabric channel width 34.
[vpr] WARNING(157): Replacing architecture y channel[12] width 2 with fabric channel width 44.
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7473, total available wire length 13584, ratio 0.550133
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.32022 ns
[vpr] Successfully routed after 20 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: -1, high: 2, current: 2
[vpr] Overriding architecture channels based on fabric channel widths...
[vpr] WARNING(158): Replacing architecture x channel[0] width 2 with fabric channel width 44.
[vpr] WARNING(159): Replacing architecture x channel[1] width 2 with fabric channel width 34.
[vpr] WARNING(160): Replacing architecture x channel[2] width 2 with fabric channel width 48.
[vpr] WARNING(161): Replacing architecture x channel[3] width 2 with fabric channel width 40.
[vpr] WARNING(162): Replacing architecture x channel[4] width 2 with fabric channel width 50.
[vpr] WARNING(163): Replacing architecture x channel[5] width 2 with fabric channel width 42.
[vpr] WARNING(164): Replacing architecture x channel[6] width 2 with fabric channel width 50.
[vpr] WARNING(165): Replacing architecture x channel[7] width 2 with fabric channel width 42.
[vpr] WARNING(166): Replacing architecture x channel[8] width 2 with fabric channel width 50.
[vpr] WARNING(167): Replacing architecture x channel[9] width 2 with fabric channel width 40.
[vpr] WARNING(168): Replacing architecture x channel[10] width 2 with fabric channel width 48.
[vpr] WARNING(169): Replacing architecture x channel[11] width 2 with fabric channel width 34.
[vpr] WARNING(170): Replacing architecture x channel[12] width 2 with fabric channel width 44.
[vpr] WARNING(171): Replacing architecture y channel[0] width 2 with fabric channel width 44.
[vpr] WARNING(172): Replacing architecture y channel[1] width 2 with fabric channel width 34.
[vpr] WARNING(173): Replacing architecture y channel[2] width 2 with fabric channel width 48.
[vpr] WARNING(174): Replacing architecture y channel[3] width 2 with fabric channel width 40.
[vpr] WARNING(175): Replacing architecture y channel[4] width 2 with fabric channel width 50.
[vpr] WARNING(176): Replacing architecture y channel[5] width 2 with fabric channel width 42.
[vpr] WARNING(177): Replacing architecture y channel[6] width 2 with fabric channel width 50.
[vpr] WARNING(178): Replacing architecture y channel[7] width 2 with fabric channel width 42.
[vpr] WARNING(179): Replacing architecture y channel[8] width 2 with fabric channel width 50.
[vpr] WARNING(180): Replacing architecture y channel[9] width 2 with fabric channel width 40.
[vpr] WARNING(181): Replacing architecture y channel[10] width 2 with fabric channel width 48.
[vpr] WARNING(182): Replacing architecture y channel[11] width 2 with fabric channel width 34.
[vpr] WARNING(183): Replacing architecture y channel[12] width 2 with fabric channel width 44.
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7473, total available wire length 13584, ratio 0.550133
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.32022 ns
[vpr] Successfully routed after 20 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] Overriding architecture channels based on fabric channel widths...
[vpr] WARNING(184): Replacing architecture x channel[0] width 2 with fabric channel width 44.
[vpr] WARNING(185): Replacing architecture x channel[1] width 2 with fabric channel width 34.
[vpr] WARNING(186): Replacing architecture x channel[2] width 2 with fabric channel width 48.
[vpr] WARNING(187): Replacing architecture x channel[3] width 2 with fabric channel width 40.
[vpr] WARNING(188): Replacing architecture x channel[4] width 2 with fabric channel width 50.
[vpr] WARNING(189): Replacing architecture x channel[5] width 2 with fabric channel width 42.
[vpr] WARNING(190): Replacing architecture x channel[6] width 2 with fabric channel width 50.
[vpr] WARNING(191): Replacing architecture x channel[7] width 2 with fabric channel width 42.
[vpr] WARNING(192): Replacing architecture x channel[8] width 2 with fabric channel width 50.
[vpr] WARNING(193): Replacing architecture x channel[9] width 2 with fabric channel width 40.
[vpr] WARNING(194): Replacing architecture x channel[10] width 2 with fabric channel width 48.
[vpr] WARNING(195): Replacing architecture x channel[11] width 2 with fabric channel width 34.
[vpr] WARNING(196): Replacing architecture x channel[12] width 2 with fabric channel width 44.
[vpr] WARNING(197): Replacing architecture y channel[0] width 2 with fabric channel width 44.
[vpr] WARNING(198): Replacing architecture y channel[1] width 2 with fabric channel width 34.
[vpr] WARNING(199): Replacing architecture y channel[2] width 2 with fabric channel width 48.
[vpr] WARNING(200): Replacing architecture y channel[3] width 2 with fabric channel width 40.
[vpr] WARNING(201): Replacing architecture y channel[4] width 2 with fabric channel width 50.
[vpr] WARNING(202): Replacing architecture y channel[5] width 2 with fabric channel width 42.
[vpr] WARNING(203): Replacing architecture y channel[6] width 2 with fabric channel width 50.
[vpr] WARNING(204): Replacing architecture y channel[7] width 2 with fabric channel width 42.
[vpr] WARNING(205): Replacing architecture y channel[8] width 2 with fabric channel width 50.
[vpr] WARNING(206): Replacing architecture y channel[9] width 2 with fabric channel width 40.
[vpr] WARNING(207): Replacing architecture y channel[10] width 2 with fabric channel width 48.
[vpr] WARNING(208): Replacing architecture y channel[11] width 2 with fabric channel width 34.
[vpr] WARNING(209): Replacing architecture y channel[12] width 2 with fabric channel width 44.
[vpr] 
[vpr] Checking to ensure routing is legal...
[vpr] Completed routing consistency check successfully.
[vpr] 
[vpr] Serial number (magic cookie) for the routing is: -595972494
[vpr] Best routing used a channel width factor of 2.
[vpr] 
[vpr] Average number of bends per net: 2.54785  Maximum # of bends: 60
[vpr] 
[vpr] Number of routed nets (nonglobal): 606
[vpr] Wire length results (in units of 1 clb segments)...
[vpr] 	Total wirelength: 8934, average net length: 14.7426
[vpr] 	Maximum net length: 272
[vpr] 
[vpr] Wire length results in terms of physical segments...
[vpr] 	Total wiring segments used: 2475, average wire segments per net: 4.08416
[vpr] 	Maximum segments used by a net: 76
[vpr] 	Total local nets with reserved CLB opins: 0
[vpr] 
[vpr] X - Directed channels: j max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      29 19.3333       44
[vpr]                        1      22 14.5833       34
[vpr]                        2      32 24.5833       48
[vpr]                        3      35 27.1667       40
[vpr]                        4      41 33.1667       50
[vpr]                        5      42 32.6667       42
[vpr]                        6      44 35.7500       50
[vpr]                        7      40 31.0833       42
[vpr]                        8      45 34.7500       50
[vpr]                        9      38 30.3333       40
[vpr]                       10      47 34.3333       48
[vpr]                       11      32 23.4167       34
[vpr]                       12      36 26.9167       44
[vpr] Y - Directed channels: i max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      36 23.6667       44
[vpr]                        1      24 19.3333       34
[vpr]                        2      37 29.4167       48
[vpr]                        3      36 27.7500       40
[vpr]                        4      44 34.7500       50
[vpr]                        5      41 32.3333       42
[vpr]                        6      44 35.6667       50
[vpr]                        7      40 30.4167       42
[vpr]                        8      46 35.6667       50
[vpr]                        9      36 28.8333       40
[vpr]                       10      39 30.0000       48
[vpr]                       11      31 23.8333       34
[vpr]                       12      35 24.7500       44
[vpr] 
[vpr] Total tracks in x-direction: 566, in y-direction: 566
[vpr] 
[vpr] Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
[vpr] 	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.13313e+06
[vpr] 	Total used logic block area: 1.95537e+06
[vpr] 
[vpr] Routing area (in minimum width transistor areas)...
[vpr] 	Total routing area: 674466., per logic tile: 4683.79
[vpr] 
[vpr] Segment usage by type (index): type utilization
[vpr]                                ---- -----------
[vpr]                                   0       0.584
[vpr] 
[vpr] Segment usage by length: length utilization
[vpr]                          ------ -----------
[vpr]                               4       0.584
[vpr] 
[vpr] Nets on critical path: 10 normal, 0 global.
[vpr] Total logic delay: 4.5016e-09 (s), total net delay: 1.81862e-09 (s)
[vpr] Final critical path: 6.32022 ns, f_max: 158.222 MHz
[vpr] 
[vpr] Least slack in design: -6.32022 ns
[vpr] 
Closing VPR interface...
Importing fabric model from VPR...
Importing circuit design from VPR...
Post-processing...
Writing options file 'vpr_tseng_fabric_channels.toro.snoitpo'...
Writing xml file 'vpr_tseng_fabric_channels.toro.xml'...
Writing blif file 'vpr_tseng_fabric_channels.toro.blif'...
Writing architecture file 'vpr_tseng_fabric_channels.toro.arch'...
Writing fabric file 'vpr_tseng_fabric_channels.toro.fabric'...
Writing circuit file 'vpr_tseng_fabric_channels.toro.circuit'...
Writing laff file 'vpr_tseng_fabric_channels.toro.laff'...
Exiting...
