// Seed: 3659447024
`celldefine `default_nettype id_1
module module_0 #(
    parameter id_4 = 32'd62
) (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  logic _id_4 (
      id_1,
      id_3,
      id_1
  );
  assign id_2[id_4] = 1;
  assign id_3[1] = 1;
  assign id_3 = 1;
  logic id_5;
  logic id_6 = id_6;
  logic id_7;
  logic id_8;
  assign id_5[1] = 1'b0;
  assign id_8 = 1;
  type_14(
      id_1, id_3, 1
  );
  assign id_2[1] = id_6[1 : 1];
endmodule
