<profile>

<section name = "Vitis HLS Report for 'array_add'" level="0">
<item name = "Date">Sat Nov  2 16:17:13 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">chatGPT_proj</item>
<item name = "Solution">chatGPT_proj (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.196 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10, 10, 0.100 us, 0.100 us, 10, 10, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 41, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 276, 265, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 254, -</column>
<column name="Register">-, -, 12, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="AXI_LITE_s_axi_U">AXI_LITE_s_axi, 0, 0, 276, 265, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="result_d0">+, 0, 0, 39, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_address0">59, 11, 4, 44</column>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="b_address0">59, 11, 4, 44</column>
<column name="result_address0">59, 11, 4, 44</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXI_LITE_AWVALID">in, 1, s_axi, AXI_LITE, array</column>
<column name="s_axi_AXI_LITE_AWREADY">out, 1, s_axi, AXI_LITE, array</column>
<column name="s_axi_AXI_LITE_AWADDR">in, 8, s_axi, AXI_LITE, array</column>
<column name="s_axi_AXI_LITE_WVALID">in, 1, s_axi, AXI_LITE, array</column>
<column name="s_axi_AXI_LITE_WREADY">out, 1, s_axi, AXI_LITE, array</column>
<column name="s_axi_AXI_LITE_WDATA">in, 32, s_axi, AXI_LITE, array</column>
<column name="s_axi_AXI_LITE_WSTRB">in, 4, s_axi, AXI_LITE, array</column>
<column name="s_axi_AXI_LITE_ARVALID">in, 1, s_axi, AXI_LITE, array</column>
<column name="s_axi_AXI_LITE_ARREADY">out, 1, s_axi, AXI_LITE, array</column>
<column name="s_axi_AXI_LITE_ARADDR">in, 8, s_axi, AXI_LITE, array</column>
<column name="s_axi_AXI_LITE_RVALID">out, 1, s_axi, AXI_LITE, array</column>
<column name="s_axi_AXI_LITE_RREADY">in, 1, s_axi, AXI_LITE, array</column>
<column name="s_axi_AXI_LITE_RDATA">out, 32, s_axi, AXI_LITE, array</column>
<column name="s_axi_AXI_LITE_RRESP">out, 2, s_axi, AXI_LITE, array</column>
<column name="s_axi_AXI_LITE_BVALID">out, 1, s_axi, AXI_LITE, array</column>
<column name="s_axi_AXI_LITE_BREADY">in, 1, s_axi, AXI_LITE, array</column>
<column name="s_axi_AXI_LITE_BRESP">out, 2, s_axi, AXI_LITE, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, array_add, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, array_add, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, array_add, return value</column>
</table>
</item>
</section>
</profile>
