
*** Running vivado
    with args -log design_1_srcnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_srcnn_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_srcnn_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 430.629 ; gain = 161.676
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rpais/Desktop/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_srcnn_0_0
Command: synth_design -top design_1_srcnn_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19516
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1852.336 ; gain = 368.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_srcnn_0_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/synth/design_1_srcnn_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'srcnn' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb.v:40]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W.v:41]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_OUT_ROW_COL' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_3_2_32_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mux_3_2_32_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_3_2_32_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mux_3_2_32_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_4ns_6ns_9_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_4ns_6ns_9_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_4ns_6ns_9_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_4ns_6ns_9_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_3ns_8ns_10_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_3ns_8ns_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_3ns_8ns_10_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_3ns_8ns_10_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_8ns_9_13_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_8ns_9_13_1_divider' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_8ns_9_13_1_divider' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_8ns_9_13_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_4ns_8ns_11_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_4ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_4ns_8ns_11_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_4ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_8ns_8ns_8_12_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_8ns_8ns_8_12_1_divider' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_8ns_8ns_8_12_1_divider' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_8ns_8ns_8_12_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_8ns_10ns_17_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_8ns_10ns_17_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_8ns_10ns_17_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_8ns_10ns_17_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_9ns_11ns_19_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_9ns_11ns_19_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_2_1_32_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mux_2_1_32_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_2_1_32_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mux_2_1_32_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_5ns_8ns_11_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_5ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_5ns_8ns_11_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_5ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_4ns_3ns_2_8_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_4ns_3ns_2_8_1_divider' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_4ns_3ns_2_8_1_divider' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_4ns_3ns_2_8_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_flow_control_loop_pipe_sequential_init' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_flow_control_loop_pipe_sequential_init' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_OUT_ROW_COL' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_export_output_buffer_c1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_export_output_buffer_c1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_export_output_buffer_c1_Pipeline_RELU' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_export_output_buffer_c1_Pipeline_RELU.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_export_output_buffer_c1_Pipeline_RELU' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_export_output_buffer_c1_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_export_output_buffer_c1_Pipeline_2' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_export_output_buffer_c1_Pipeline_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_export_output_buffer_c1_Pipeline_2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_export_output_buffer_c1_Pipeline_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_export_output_buffer_c1_Pipeline_RELU1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_export_output_buffer_c1_Pipeline_RELU1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_export_output_buffer_c1_Pipeline_RELU1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_export_output_buffer_c1_Pipeline_RELU1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_export_output_buffer_c1_Pipeline_4' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_export_output_buffer_c1_Pipeline_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_export_output_buffer_c1_Pipeline_4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_export_output_buffer_c1_Pipeline_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_export_output_buffer_c1_Pipeline_BW' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_export_output_buffer_c1_Pipeline_BW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_export_output_buffer_c1_Pipeline_BW' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_export_output_buffer_c1_Pipeline_BW.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_export_output_buffer_c1_Pipeline_BW2' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_export_output_buffer_c1_Pipeline_BW2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_export_output_buffer_c1_Pipeline_BW2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_export_output_buffer_c1_Pipeline_BW2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_7ns_19ns_25_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_7ns_19ns_25_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_7ns_19ns_25_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_7ns_19ns_25_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_fadd_32ns_32ns_32_4_full_dsp_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/ip/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/ip/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_fadd_32ns_32ns_32_4_full_dsp_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_fcmp_32ns_32ns_1_2_no_dsp_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/ip/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/ip/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_export_output_buffer_c1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_export_output_buffer_c1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_OUT_ROW_COL9' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_OUT_ROW_COL9' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL9.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_64s_8ns_64_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_64s_8ns_64_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_64s_8ns_64_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_64s_8ns_64_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_8ns_9_13_seq_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_9ns_8ns_9_13_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_8ns_9_13_seq_1_divseq' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_9ns_8ns_9_13_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_8ns_9_13_seq_1_divseq' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_9ns_8ns_9_13_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_8ns_9_13_seq_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_9ns_8ns_9_13_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_6ns_10ns_15_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_6ns_10ns_15_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_6ns_10ns_15_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_6ns_10ns_15_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_am_addmul_4ns_6ns_9ns_16_4_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_am_addmul_4ns_6ns_9ns_16_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_am_addmul_4ns_6ns_9ns_16_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_am_addmul_4ns_6ns_9ns_16_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_am_addmul_4ns_6ns_9ns_16_4_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_am_addmul_4ns_6ns_9ns_16_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_fmul_32ns_32ns_32_3_max_dsp_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/ip/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/ip/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_fmul_32ns_32ns_32_3_max_dsp_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_weight_buffer_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_weight_buffer_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W.v:41]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_LOAD_INPUT_BH_L' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_LOAD_INPUT_BH_L.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_11s_8ns_14_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_11s_8ns_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_11s_8ns_14_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_11s_8ns_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_LOAD_INPUT_BH_L' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_LOAD_INPUT_BH_L.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_LOAD_WEIGHTS_L' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_LOAD_WEIGHTS_L.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_LOAD_WEIGHTS_L' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_LOAD_WEIGHTS_L.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_COL' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_9ns_11ns_18_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_9ns_11ns_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_9ns_11ns_18_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_9ns_11ns_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_COL' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_RELU' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_RELU.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_RELU' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_5' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_5' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_RELU6' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_RELU6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_RELU6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_RELU6.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_7' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_7' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_BW' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_BW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_BW' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_BW.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_BW7' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_BW7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_BW7' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_BW7.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_BW8' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_BW8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_BW8' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2_Pipeline_BW8.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_7s_8ns_10_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_7s_8ns_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_7s_8ns_10_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_7s_8ns_10_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_5ns_19ns_23_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_5ns_19ns_23_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_5ns_19ns_23_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_5ns_19ns_23_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W.v:41]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg.v:31]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W.v:41]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_load_input_buffer_c3' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_load_input_buffer_c3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_6ns_19ns_24_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_6ns_19ns_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_6ns_19ns_24_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_6ns_19ns_24_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_11s_10ns_21_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_11s_10ns_21_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_11s_10ns_21_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_11s_10ns_21_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_load_input_buffer_c3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_load_input_buffer_c3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_COL' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_Pipeline_COL.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_COL' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_Pipeline_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_RELU' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_Pipeline_RELU.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_RELU' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_4' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_Pipeline_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_Pipeline_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_RELU3' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_Pipeline_RELU3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_RELU3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_Pipeline_RELU3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_CLEARW' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_Pipeline_CLEARW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_CLEARW' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_Pipeline_CLEARW.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_6' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_Pipeline_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_Pipeline_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_CLEARW4' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_Pipeline_CLEARW4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_CLEARW4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_Pipeline_CLEARW4.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_CLEARW5' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_Pipeline_CLEARW5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_CLEARW5' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3_Pipeline_CLEARW5.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_11s_10ns_16_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_11s_10ns_16_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_11s_10ns_16_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_mul_11s_10ns_16_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_control_s_axi' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_control_s_axi.v:295]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_control_s_axi' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_store' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_mem' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_mem' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized2' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl__parameterized1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl__parameterized1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_store' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_load' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized3' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_mem__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_mem__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_load' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_write' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_burst_converter' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_reg_slice' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_reg_slice' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_burst_converter' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized4' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl__parameterized2' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl__parameterized2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_throttle' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_reg_slice__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2366]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_reg_slice__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl__parameterized3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized5' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl__parameterized4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_throttle' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:2140]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_gmem_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_i1_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_i1_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_i1_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_i2_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_i2_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_i2_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_i3_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_i3_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_i3_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_o_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_o_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_o_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_w1_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_w1_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_w1_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_w2_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_w2_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_w2_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_w3_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_w3_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_w3_m_axi.v:1539]
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[3].divisor_tmp_reg[4] was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_9ns_8ns_9_13_seq_1.v:149]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_control_s_axi.v:422]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_15_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2688.816 ; gain = 1204.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 2705.148 ; gain = 1220.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 2705.148 ; gain = 1220.914
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2746.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 856 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/constraints/srcnn_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3164.977 ; gain = 34.883
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/constraints/srcnn_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/design_1_srcnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/design_1_srcnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3164.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 106 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 29 instances
  FDE => FDRE: 77 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3374.656 ; gain = 209.680
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:40 ; elapsed = 00:01:52 . Memory (MB): peak = 3374.656 ; gain = 1890.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '4' to '2' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].dividend_tmp_reg[4]' and it is trimmed from '4' to '2' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '4' to '3' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '4' to '3' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '4' to '3' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'empty_622_reg_12324_reg' and it is trimmed from '10' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:2843]
WARNING: [Synth 8-3936] Found unconnected internal register 'empty_reg_12205_reg' and it is trimmed from '10' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:2942]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln75_reg_823_reg' and it is trimmed from '9' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_export_output_buffer_c1.v:1135]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln140_reg_743_reg' and it is trimmed from '9' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_export_output_buffer_c1.v:1110]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'empty_451_reg_12324_reg' and it is trimmed from '10' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL9.v:2843]
WARNING: [Synth 8-3936] Found unconnected internal register 'empty_reg_12205_reg' and it is trimmed from '10' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL9.v:2942]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln99_1_reg_2225_reg' and it is trimmed from '64' to '11' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_conv1.v:2630]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln97_reg_6940_reg' and it is trimmed from '21' to '16' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_load_input_buffer_c3.v:2695]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'srcnn_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'srcnn_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_o_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_o_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_o_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_o_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 18 for RAM "srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 9 for RAM "srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg:/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'srcnn_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'srcnn_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_i1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_i1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_i1_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_i2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_i2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_i2_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_i3_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_i3_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_i3_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_o_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_o_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_o_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_o_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_o_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_o_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_o_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_w1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_w1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_w1_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_w2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_w2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_w2_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_w3_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_w3_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_w3_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w3_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:17 ; elapsed = 00:02:35 . Memory (MB): peak = 3374.656 ; gain = 1890.422
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'srcnn_fadd_32ns_32ns_32_4_full_dsp_1:/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'srcnn_fadd_32ns_32ns_32_4_full_dsp_1:/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'srcnn_fadd_32ns_32ns_32_4_full_dsp_1:/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'srcnn_fadd_32ns_32ns_32_4_full_dsp_1:/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'srcnn_fadd_32ns_32ns_32_4_full_dsp_1:/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'srcnn_fadd_32ns_32ns_32_4_full_dsp_1:/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'srcnn_fcmp_32ns_32ns_1_2_no_dsp_1:/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'srcnn_fcmp_32ns_32ns_1_2_no_dsp_1:/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'srcnn_fcmp_32ns_32ns_1_2_no_dsp_1:/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'srcnn_fcmp_32ns_32ns_1_2_no_dsp_1:/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'srcnn_fcmp_32ns_32ns_1_2_no_dsp_1:/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'srcnn_fcmp_32ns_32ns_1_2_no_dsp_1:/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'srcnn_fcmp_32ns_32ns_1_2_no_dsp_1:/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'srcnn_fcmp_32ns_32ns_1_2_no_dsp_1:/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'srcnn_fmul_32ns_32ns_32_3_max_dsp_1:/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'srcnn_fmul_32ns_32ns_32_3_max_dsp_1:/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'srcnn_fmul_32ns_32ns_32_3_max_dsp_1:/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'srcnn_fmul_32ns_32ns_32_3_max_dsp_1:/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_i1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_i1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_i1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_i1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_w1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_w1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_w1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_w1_m_axi.
DSP Report: Generating DSP mul_ln54_9_reg_12698_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_9_reg_12698_reg is absorbed into DSP mul_ln54_9_reg_12698_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U62/tmp_product is absorbed into DSP mul_ln54_9_reg_12698_reg.
DSP Report: Generating DSP mul_ln54_8_reg_12661_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_8_reg_12661_reg is absorbed into DSP mul_ln54_8_reg_12661_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U58/tmp_product is absorbed into DSP mul_ln54_8_reg_12661_reg.
DSP Report: Generating DSP mul_ln54_11_reg_12760_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_11_reg_12760_reg is absorbed into DSP mul_ln54_11_reg_12760_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U66/tmp_product is absorbed into DSP mul_ln54_11_reg_12760_reg.
DSP Report: Generating DSP mul_ln40_reg_12775_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln40_reg_12775_reg is absorbed into DSP mul_ln40_reg_12775_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U67/tmp_product is absorbed into DSP mul_ln40_reg_12775_reg.
DSP Report: Generating DSP mul_ln54_6_reg_12604_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_6_reg_12604_reg is absorbed into DSP mul_ln54_6_reg_12604_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U51/tmp_product is absorbed into DSP mul_ln54_6_reg_12604_reg.
DSP Report: Generating DSP mul_ln54_5_reg_12589_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_5_reg_12589_reg is absorbed into DSP mul_ln54_5_reg_12589_reg.
DSP Report: operator mul_4ns_8ns_11_1_1_U50/tmp_product is absorbed into DSP mul_ln54_5_reg_12589_reg.
DSP Report: Generating DSP mul_ln54_reg_12500_reg, operation Mode is: ((A:0x58)*B2)'.
DSP Report: register mul_ln54_reg_12500_reg is absorbed into DSP mul_ln54_reg_12500_reg.
DSP Report: register mul_ln54_reg_12500_reg is absorbed into DSP mul_ln54_reg_12500_reg.
DSP Report: operator mul_4ns_8ns_11_1_1_U43/tmp_product is absorbed into DSP mul_ln54_reg_12500_reg.
DSP Report: Generating DSP mul_ln54_10_reg_12713_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_10_reg_12713_reg is absorbed into DSP mul_ln54_10_reg_12713_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U63/tmp_product is absorbed into DSP mul_ln54_10_reg_12713_reg.
DSP Report: Generating DSP mul_ln54_7_reg_12646_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_7_reg_12646_reg is absorbed into DSP mul_ln54_7_reg_12646_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U57/tmp_product is absorbed into DSP mul_ln54_7_reg_12646_reg.
DSP Report: Generating DSP trunc_ln54_9_reg_12754_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register trunc_ln54_9_reg_12754_reg is absorbed into DSP trunc_ln54_9_reg_12754_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U65/tmp_product is absorbed into DSP trunc_ln54_9_reg_12754_reg.
DSP Report: Generating DSP trunc_ln54_8_reg_12743_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register trunc_ln54_8_reg_12743_reg is absorbed into DSP trunc_ln54_8_reg_12743_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U64/tmp_product is absorbed into DSP trunc_ln54_8_reg_12743_reg.
DSP Report: Generating DSP trunc_ln54_7_reg_12692_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register trunc_ln54_7_reg_12692_reg is absorbed into DSP trunc_ln54_7_reg_12692_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U60/tmp_product is absorbed into DSP trunc_ln54_7_reg_12692_reg.
DSP Report: Generating DSP trunc_ln54_5_reg_12635_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register trunc_ln54_5_reg_12635_reg is absorbed into DSP trunc_ln54_5_reg_12635_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U54/tmp_product is absorbed into DSP trunc_ln54_5_reg_12635_reg.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U47/tmp_product, operation Mode is: (A:0x2e9)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U47/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U47/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U47/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U47/tmp_product.
DSP Report: Generating DSP mul_8ns_10ns_17_1_1_U46/tmp_product, operation Mode is: (A:0x175)*B.
DSP Report: operator mul_8ns_10ns_17_1_1_U46/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U46/tmp_product.
DSP Report: Generating DSP trunc_ln54_4_reg_12624_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register trunc_ln54_4_reg_12624_reg is absorbed into DSP trunc_ln54_4_reg_12624_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U53/tmp_product is absorbed into DSP trunc_ln54_4_reg_12624_reg.
DSP Report: Generating DSP trunc_ln54_6_reg_12681_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register trunc_ln54_6_reg_12681_reg is absorbed into DSP trunc_ln54_6_reg_12681_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U59/tmp_product is absorbed into DSP trunc_ln54_6_reg_12681_reg.
DSP Report: Generating DSP trunc_ln_reg_12515_reg, operation Mode is: ((A:0x175)*B2)'.
DSP Report: register trunc_ln_reg_12515_reg is absorbed into DSP trunc_ln_reg_12515_reg.
DSP Report: register trunc_ln_reg_12515_reg is absorbed into DSP trunc_ln_reg_12515_reg.
DSP Report: operator mul_8ns_10ns_17_1_1_U45/tmp_product is absorbed into DSP trunc_ln_reg_12515_reg.
DSP Report: Generating DSP trunc_ln54_s_reg_12795_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register trunc_ln54_s_reg_12795_reg is absorbed into DSP trunc_ln54_s_reg_12795_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U69/tmp_product is absorbed into DSP trunc_ln54_s_reg_12795_reg.
DSP Report: Generating DSP trunc_ln54_10_reg_12806_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register trunc_ln54_10_reg_12806_reg is absorbed into DSP trunc_ln54_10_reg_12806_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U70/tmp_product is absorbed into DSP trunc_ln54_10_reg_12806_reg.
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/divisor0_reg[0]' (FDE) to 'urem_9ns_8ns_9_13_1_U77/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/divisor0_reg[1]' (FDE) to 'urem_9ns_8ns_9_13_1_U77/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/divisor0_reg[2]' (FDE) to 'urem_9ns_8ns_9_13_1_U77/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/divisor0_reg[3]' (FDE) to 'urem_9ns_8ns_9_13_1_U77/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/divisor0_reg[4]' (FDE) to 'urem_9ns_8ns_9_13_1_U77/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/divisor0_reg[5]' (FDE) to 'urem_9ns_8ns_9_13_1_U77/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U77/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U77/\divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/divisor0_reg[0]' (FDE) to 'urem_9ns_8ns_9_13_1_U76/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/divisor0_reg[1]' (FDE) to 'urem_9ns_8ns_9_13_1_U76/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/divisor0_reg[2]' (FDE) to 'urem_9ns_8ns_9_13_1_U76/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/divisor0_reg[3]' (FDE) to 'urem_9ns_8ns_9_13_1_U76/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/divisor0_reg[4]' (FDE) to 'urem_9ns_8ns_9_13_1_U76/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/divisor0_reg[5]' (FDE) to 'urem_9ns_8ns_9_13_1_U76/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U76/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U76/\divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/divisor0_reg[0]' (FDE) to 'urem_9ns_8ns_9_13_1_U73/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/divisor0_reg[1]' (FDE) to 'urem_9ns_8ns_9_13_1_U73/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/divisor0_reg[2]' (FDE) to 'urem_9ns_8ns_9_13_1_U73/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/divisor0_reg[3]' (FDE) to 'urem_9ns_8ns_9_13_1_U73/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/divisor0_reg[4]' (FDE) to 'urem_9ns_8ns_9_13_1_U73/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/divisor0_reg[5]' (FDE) to 'urem_9ns_8ns_9_13_1_U73/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U73/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U73/\divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U74/divisor0_reg[0]' (FDE) to 'urem_9ns_8ns_9_13_1_U74/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U74/divisor0_reg[1]' (FDE) to 'urem_9ns_8ns_9_13_1_U74/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U74/divisor0_reg[2]' (FDE) to 'urem_9ns_8ns_9_13_1_U74/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U74/divisor0_reg[3]' (FDE) to 'urem_9ns_8ns_9_13_1_U74/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U74/divisor0_reg[4]' (FDE) to 'urem_9ns_8ns_9_13_1_U74/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U74/divisor0_reg[5]' (FDE) to 'urem_9ns_8ns_9_13_1_U74/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U74/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U74/\divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U75/divisor0_reg[0]' (FDE) to 'urem_9ns_8ns_9_13_1_U75/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U75/divisor0_reg[1]' (FDE) to 'urem_9ns_8ns_9_13_1_U75/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U75/divisor0_reg[2]' (FDE) to 'urem_9ns_8ns_9_13_1_U75/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U75/divisor0_reg[3]' (FDE) to 'urem_9ns_8ns_9_13_1_U75/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U75/divisor0_reg[4]' (FDE) to 'urem_9ns_8ns_9_13_1_U75/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U75/divisor0_reg[5]' (FDE) to 'urem_9ns_8ns_9_13_1_U75/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U75/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U75/\divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][0]' (FDE) to 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][0]' (FDRE) to 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][8]' (FDRE) to 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][1]' (FDE) to 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]' (FDRE) to 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][2]' (FDE) to 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][2]' (FDRE) to 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][3]' (FDE) to 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][3]' (FDRE) to 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][4]' (FDE) to 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][4]' (FDRE) to 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][5]' (FDE) to 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][5]' (FDRE) to 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][6]' (FDE) to 'urem_9ns_8ns_9_13_1_U77/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][6]' (FDRE) to 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U77/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]' (FDE) to 'urem_9ns_8ns_9_13_1_U77/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U77/\srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][0]' (FDE) to 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][0]' (FDRE) to 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][8]' (FDRE) to 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][1]' (FDE) to 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]' (FDRE) to 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][2]' (FDE) to 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][2]' (FDRE) to 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][3]' (FDE) to 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][3]' (FDRE) to 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][4]' (FDE) to 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][4]' (FDRE) to 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][5]' (FDE) to 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][5]' (FDRE) to 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][6]' (FDE) to 'urem_9ns_8ns_9_13_1_U76/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][6]' (FDRE) to 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U76/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]' (FDE) to 'urem_9ns_8ns_9_13_1_U76/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U76/\srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U42/divisor0_reg[0]' (FDE) to 'urem_9ns_8ns_9_13_1_U42/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U42/divisor0_reg[1]' (FDE) to 'urem_9ns_8ns_9_13_1_U42/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U42/divisor0_reg[2]' (FDE) to 'urem_9ns_8ns_9_13_1_U42/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U42/divisor0_reg[3]' (FDE) to 'urem_9ns_8ns_9_13_1_U42/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U42/divisor0_reg[4]' (FDE) to 'urem_9ns_8ns_9_13_1_U42/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U42/divisor0_reg[5]' (FDE) to 'urem_9ns_8ns_9_13_1_U42/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U42/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U42/\divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'add_ln52_reg_12521_reg[7]' (FDE) to 'tmp_537_reg_12526_reg[0]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][0]' (FDE) to 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][0]' (FDRE) to 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][8]' (FDRE) to 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][1]' (FDE) to 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]' (FDRE) to 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][2]' (FDE) to 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][2]' (FDRE) to 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][3]' (FDE) to 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][3]' (FDRE) to 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][4]' (FDE) to 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][4]' (FDRE) to 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][5]' (FDE) to 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][5]' (FDRE) to 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][6]' (FDE) to 'urem_9ns_8ns_9_13_1_U73/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][6]' (FDRE) to 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U73/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]' (FDE) to 'urem_9ns_8ns_9_13_1_U73/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U73/\srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U71/divisor0_reg[0]' (FDE) to 'urem_9ns_8ns_9_13_1_U71/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U71/divisor0_reg[1]' (FDE) to 'urem_9ns_8ns_9_13_1_U71/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U71/divisor0_reg[2]' (FDE) to 'urem_9ns_8ns_9_13_1_U71/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U71/divisor0_reg[3]' (FDE) to 'urem_9ns_8ns_9_13_1_U71/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U71/divisor0_reg[4]' (FDE) to 'urem_9ns_8ns_9_13_1_U71/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U71/divisor0_reg[5]' (FDE) to 'urem_9ns_8ns_9_13_1_U71/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U71/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U71/\divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U68/divisor0_reg[0]' (FDE) to 'urem_9ns_8ns_9_13_1_U68/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U68/divisor0_reg[1]' (FDE) to 'urem_9ns_8ns_9_13_1_U68/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U68/divisor0_reg[2]' (FDE) to 'urem_9ns_8ns_9_13_1_U68/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U68/divisor0_reg[3]' (FDE) to 'urem_9ns_8ns_9_13_1_U68/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U68/divisor0_reg[4]' (FDE) to 'urem_9ns_8ns_9_13_1_U68/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U68/divisor0_reg[5]' (FDE) to 'urem_9ns_8ns_9_13_1_U68/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U68/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U68/\divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U72/divisor0_reg[0]' (FDE) to 'urem_9ns_8ns_9_13_1_U72/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U72/divisor0_reg[1]' (FDE) to 'urem_9ns_8ns_9_13_1_U72/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U72/divisor0_reg[2]' (FDE) to 'urem_9ns_8ns_9_13_1_U72/divisor0_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U72/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U72/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U74/\srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U75/\srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U42/\srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_8ns_8ns_8_12_1_U44/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_8ns_8ns_8_12_1_U44/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_8ns_8ns_8_12_1_U52/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_8ns_8ns_8_12_1_U52/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U71/\srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U68/\srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U72/\srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_8ns_8ns_8_12_1_U44/\srcnn_urem_8ns_8ns_8_12_1_divider_u/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_8ns_8ns_8_12_1_U52/\srcnn_urem_8ns_8ns_8_12_1_divider_u/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_4ns_3ns_2_8_1_U56/\divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_4ns_3ns_2_8_1_U56/\divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_4ns_3ns_2_8_1_U61/\divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_4ns_3ns_2_8_1_U61/\divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_4ns_3ns_2_8_1_U56/\srcnn_urem_4ns_3ns_2_8_1_divider_u/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_4ns_3ns_2_8_1_U61/\srcnn_urem_4ns_3ns_2_8_1_divider_u/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln54_188_reg_12941_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\empty_533_reg_12210_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\empty_622_reg_12324_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U77/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U77/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U76/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U76/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U73/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U73/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U74/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U74/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U75/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U75/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U42/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U42/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U71/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U71/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U68/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U68/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U72/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U72/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_8ns_8ns_8_12_1_U44/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_8ns_8ns_8_12_1_U44/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_8ns_8ns_8_12_1_U52/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_8ns_8ns_8_12_1_U52/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_4ns_3ns_2_8_1_U56/\divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_4ns_3ns_2_8_1_U56/\divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_4ns_3ns_2_8_1_U61/\divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_4ns_3ns_2_8_1_U61/\divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\empty_623_reg_12329_pp0_iter1_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U77/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U77/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U76/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U76/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U73/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U73/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U74/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U74/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U75/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U75/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U42/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U42/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U71/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U71/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U68/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U68/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U72/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U72/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_8ns_8ns_8_12_1_U44/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_8ns_8ns_8_12_1_U44/\srcnn_urem_8ns_8ns_8_12_1_divider_u/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_8ns_8ns_8_12_1_U52/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_8ns_8ns_8_12_1_U52/\srcnn_urem_8ns_8ns_8_12_1_divider_u/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_4ns_3ns_2_8_1_U56/\divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_4ns_3ns_2_8_1_U56/\srcnn_urem_4ns_3ns_2_8_1_divider_u/loop[0].remd_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_4ns_3ns_2_8_1_U61/\divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_4ns_3ns_2_8_1_U61/\srcnn_urem_4ns_3ns_2_8_1_divider_u/loop[0].remd_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U77/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U77/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].remd_tmp_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U76/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U76/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].remd_tmp_reg[2][7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln54_28_reg_12698_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_28_reg_12698_reg is absorbed into DSP mul_ln54_28_reg_12698_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U203/tmp_product is absorbed into DSP mul_ln54_28_reg_12698_reg.
DSP Report: Generating DSP mul_ln54_27_reg_12661_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_27_reg_12661_reg is absorbed into DSP mul_ln54_27_reg_12661_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U199/tmp_product is absorbed into DSP mul_ln54_27_reg_12661_reg.
DSP Report: Generating DSP mul_ln54_30_reg_12760_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_30_reg_12760_reg is absorbed into DSP mul_ln54_30_reg_12760_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U207/tmp_product is absorbed into DSP mul_ln54_30_reg_12760_reg.
DSP Report: Generating DSP mul_ln40_reg_12775_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln40_reg_12775_reg is absorbed into DSP mul_ln40_reg_12775_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U208/tmp_product is absorbed into DSP mul_ln40_reg_12775_reg.
DSP Report: Generating DSP mul_ln54_25_reg_12604_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_25_reg_12604_reg is absorbed into DSP mul_ln54_25_reg_12604_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U192/tmp_product is absorbed into DSP mul_ln54_25_reg_12604_reg.
DSP Report: Generating DSP mul_ln54_1_reg_12589_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_1_reg_12589_reg is absorbed into DSP mul_ln54_1_reg_12589_reg.
DSP Report: operator mul_4ns_8ns_11_1_1_U191/tmp_product is absorbed into DSP mul_ln54_1_reg_12589_reg.
DSP Report: Generating DSP mul_ln54_reg_12500_reg, operation Mode is: ((A:0x58)*B2)'.
DSP Report: register mul_ln54_reg_12500_reg is absorbed into DSP mul_ln54_reg_12500_reg.
DSP Report: register mul_ln54_reg_12500_reg is absorbed into DSP mul_ln54_reg_12500_reg.
DSP Report: operator mul_4ns_8ns_11_1_1_U184/tmp_product is absorbed into DSP mul_ln54_reg_12500_reg.
DSP Report: Generating DSP mul_ln54_29_reg_12713_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_29_reg_12713_reg is absorbed into DSP mul_ln54_29_reg_12713_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U204/tmp_product is absorbed into DSP mul_ln54_29_reg_12713_reg.
DSP Report: Generating DSP mul_ln54_26_reg_12646_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_26_reg_12646_reg is absorbed into DSP mul_ln54_26_reg_12646_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U198/tmp_product is absorbed into DSP mul_ln54_26_reg_12646_reg.
DSP Report: Generating DSP trunc_ln54_7_reg_12754_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register trunc_ln54_7_reg_12754_reg is absorbed into DSP trunc_ln54_7_reg_12754_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U206/tmp_product is absorbed into DSP trunc_ln54_7_reg_12754_reg.
DSP Report: Generating DSP trunc_ln54_6_reg_12743_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register trunc_ln54_6_reg_12743_reg is absorbed into DSP trunc_ln54_6_reg_12743_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U205/tmp_product is absorbed into DSP trunc_ln54_6_reg_12743_reg.
DSP Report: Generating DSP trunc_ln54_5_reg_12692_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register trunc_ln54_5_reg_12692_reg is absorbed into DSP trunc_ln54_5_reg_12692_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U201/tmp_product is absorbed into DSP trunc_ln54_5_reg_12692_reg.
DSP Report: Generating DSP trunc_ln54_3_reg_12635_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register trunc_ln54_3_reg_12635_reg is absorbed into DSP trunc_ln54_3_reg_12635_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U195/tmp_product is absorbed into DSP trunc_ln54_3_reg_12635_reg.
DSP Report: Generating DSP trunc_ln54_2_reg_12624_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register trunc_ln54_2_reg_12624_reg is absorbed into DSP trunc_ln54_2_reg_12624_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U194/tmp_product is absorbed into DSP trunc_ln54_2_reg_12624_reg.
DSP Report: Generating DSP trunc_ln54_4_reg_12681_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register trunc_ln54_4_reg_12681_reg is absorbed into DSP trunc_ln54_4_reg_12681_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U200/tmp_product is absorbed into DSP trunc_ln54_4_reg_12681_reg.
DSP Report: Generating DSP trunc_ln54_1_reg_12553_reg, operation Mode is: ((A:0x2e9)*B2)'.
DSP Report: register trunc_ln54_1_reg_12553_reg is absorbed into DSP trunc_ln54_1_reg_12553_reg.
DSP Report: register trunc_ln54_1_reg_12553_reg is absorbed into DSP trunc_ln54_1_reg_12553_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U188/tmp_product is absorbed into DSP trunc_ln54_1_reg_12553_reg.
DSP Report: Generating DSP trunc_ln54_s_reg_12530_reg, operation Mode is: ((A:0x175)*B)'.
DSP Report: register trunc_ln54_s_reg_12530_reg is absorbed into DSP trunc_ln54_s_reg_12530_reg.
DSP Report: operator mul_8ns_10ns_17_1_1_U187/tmp_product is absorbed into DSP trunc_ln54_s_reg_12530_reg.
DSP Report: Generating DSP trunc_ln41_2_reg_12515_reg, operation Mode is: ((A:0x175)*B2)'.
DSP Report: register trunc_ln41_2_reg_12515_reg is absorbed into DSP trunc_ln41_2_reg_12515_reg.
DSP Report: register trunc_ln41_2_reg_12515_reg is absorbed into DSP trunc_ln41_2_reg_12515_reg.
DSP Report: operator mul_8ns_10ns_17_1_1_U186/tmp_product is absorbed into DSP trunc_ln41_2_reg_12515_reg.
DSP Report: Generating DSP trunc_ln54_8_reg_12795_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register trunc_ln54_8_reg_12795_reg is absorbed into DSP trunc_ln54_8_reg_12795_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U210/tmp_product is absorbed into DSP trunc_ln54_8_reg_12795_reg.
DSP Report: Generating DSP trunc_ln54_9_reg_12806_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register trunc_ln54_9_reg_12806_reg is absorbed into DSP trunc_ln54_9_reg_12806_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U211/tmp_product is absorbed into DSP trunc_ln54_9_reg_12806_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mul_7ns_19ns_25_1_1_U129/tmp_product, operation Mode is: (A:0x3f804)*B.
DSP Report: operator mul_7ns_19ns_25_1_1_U129/tmp_product is absorbed into DSP mul_7ns_19ns_25_1_1_U129/tmp_product.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '16' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_am_addmul_4ns_6ns_9ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '16' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fc94/hdl/verilog/srcnn_am_addmul_4ns_6ns_9ns_16_4_1.v:38]
DSP Report: Generating DSP mul_6ns_10ns_15_1_1_U234/tmp_product, operation Mode is: (A:0x144)*B.
DSP Report: operator mul_6ns_10ns_15_1_1_U234/tmp_product is absorbed into DSP mul_6ns_10ns_15_1_1_U234/tmp_product.
DSP Report: Generating DSP am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x144)')'.
DSP Report: register am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP empty_743_fu_1453_p2, operation Mode is: C+(A*(B:0x58))'.
DSP Report: register mul_ln99_1_reg_2225_reg is absorbed into DSP empty_743_fu_1453_p2.
DSP Report: operator empty_743_fu_1453_p2 is absorbed into DSP empty_743_fu_1453_p2.
DSP Report: operator mul_64s_8ns_64_1_1_U227/tmp_product is absorbed into DSP empty_743_fu_1453_p2.
DSP Report: Generating DSP mul_64s_8ns_64_1_1_U227/tmp_product, operation Mode is: A*(B:0x58).
DSP Report: operator mul_64s_8ns_64_1_1_U227/tmp_product is absorbed into DSP mul_64s_8ns_64_1_1_U227/tmp_product.
DSP Report: Generating DSP empty_708_fu_1304_p2, operation Mode is: C+(A*(B:0x58))'.
DSP Report: register trunc_ln99_reg_2189_reg is absorbed into DSP empty_708_fu_1304_p2.
DSP Report: operator empty_708_fu_1304_p2 is absorbed into DSP empty_708_fu_1304_p2.
DSP Report: operator mul_64s_8ns_64_1_1_U227/tmp_product is absorbed into DSP empty_708_fu_1304_p2.
DSP Report: Generating DSP p_cast7_reg_2287_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register p_cast7_reg_2287_reg is absorbed into DSP p_cast7_reg_2287_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U233/tmp_product is absorbed into DSP p_cast7_reg_2287_reg.
DSP Report: Generating DSP p_cast_reg_2221_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register p_cast_reg_2221_reg is absorbed into DSP p_cast_reg_2221_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U230/tmp_product is absorbed into DSP p_cast_reg_2221_reg.
DSP Report: Generating DSP add_ln100_3_fu_1378_p2, operation Mode is: C+(A*(B:0x58))'.
DSP Report: register mul_ln99_1_reg_2225_reg is absorbed into DSP add_ln100_3_fu_1378_p2.
DSP Report: operator add_ln100_3_fu_1378_p2 is absorbed into DSP add_ln100_3_fu_1378_p2.
DSP Report: operator mul_64s_8ns_64_1_1_U227/tmp_product is absorbed into DSP add_ln100_3_fu_1378_p2.
DSP Report: Generating DSP add_ln100_2_fu_1082_p2, operation Mode is: C+(A*(B:0x58))'.
DSP Report: register trunc_ln99_reg_2189_reg is absorbed into DSP add_ln100_2_fu_1082_p2.
DSP Report: operator add_ln100_2_fu_1082_p2 is absorbed into DSP add_ln100_2_fu_1082_p2.
DSP Report: operator mul_64s_8ns_64_1_1_U227/tmp_product is absorbed into DSP add_ln100_2_fu_1082_p2.
INFO: [Synth 8-7124] RAM ("srcnn_conv1__GC0/conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "srcnn_conv1__GC0/conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "srcnn_conv1__GC0/conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv1__GC0/conv1_float_255_255_float_1_9_9_float_float_255_255_in_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "srcnn_conv1__GC0/conv1_float_255_255_float_1_9_9_float_float_255_255_in_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "srcnn_conv1__GC0/conv1_float_255_255_float_1_9_9_float_float_255_255_in_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv1__GC0/conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "srcnn_conv1__GC0/conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "srcnn_conv1__GC0/conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg"
INFO: [Synth 8-3971] The signal "conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg"
INFO: [Synth 8-3971] The signal "conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__3.
DSP Report: Generating DSP mul_ln54_reg_1611_reg, operation Mode is: ((D+A2)*(B:0x103))'.
DSP Report: register mul_ln54_reg_1611_reg is absorbed into DSP mul_ln54_reg_1611_reg.
DSP Report: register mul_ln54_reg_1611_reg is absorbed into DSP mul_ln54_reg_1611_reg.
DSP Report: operator mul_11s_10ns_16_1_1_U475/tmp_product is absorbed into DSP mul_ln54_reg_1611_reg.
DSP Report: operator add_ln54_1_fu_940_p2 is absorbed into DSP mul_ln54_reg_1611_reg.
DSP Report: Generating DSP mul_ln54_1_reg_1626_reg, operation Mode is: ((D+A)*(B:0x103))'.
DSP Report: register mul_ln54_1_reg_1626_reg is absorbed into DSP mul_ln54_1_reg_1626_reg.
DSP Report: operator mul_11s_10ns_16_1_1_U476/tmp_product is absorbed into DSP mul_ln54_1_reg_1626_reg.
DSP Report: operator add_ln54_2_fu_983_p2 is absorbed into DSP mul_ln54_1_reg_1626_reg.
DSP Report: Generating DSP mul_ln54_2_reg_1631_reg, operation Mode is: ((D+A)*(B:0x103))'.
DSP Report: register mul_ln54_2_reg_1631_reg is absorbed into DSP mul_ln54_2_reg_1631_reg.
DSP Report: operator mul_11s_10ns_16_1_1_U477/tmp_product is absorbed into DSP mul_ln54_2_reg_1631_reg.
DSP Report: operator add_ln54_3_fu_1010_p2 is absorbed into DSP mul_ln54_2_reg_1631_reg.
DSP Report: Generating DSP mul_ln41_reg_1636_reg, operation Mode is: ((D+A)*(B:0x103))'.
DSP Report: register mul_ln41_reg_1636_reg is absorbed into DSP mul_ln41_reg_1636_reg.
DSP Report: operator mul_11s_10ns_16_1_1_U478/tmp_product is absorbed into DSP mul_ln41_reg_1636_reg.
DSP Report: operator add_ln54_4_fu_1037_p2 is absorbed into DSP mul_ln41_reg_1636_reg.
DSP Report: Generating DSP mul_ln41_1_reg_1641_reg, operation Mode is: ((D+A)*(B:0x103))'.
DSP Report: register mul_ln41_1_reg_1641_reg is absorbed into DSP mul_ln41_1_reg_1641_reg.
DSP Report: operator mul_11s_10ns_16_1_1_U479/tmp_product is absorbed into DSP mul_ln41_1_reg_1641_reg.
DSP Report: operator add_ln54_5_fu_1065_p2 is absorbed into DSP mul_ln41_1_reg_1641_reg.
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "srcnn_conv3__GB0/input_fm_buffer_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "srcnn_conv3__GB0/input_fm_buffer_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "srcnn_conv3__GB0/input_fm_buffer_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "srcnn_conv3__GB0/input_fm_buffer_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 18 for RAM "srcnn_conv3__GB0/input_fm_buffer_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "srcnn_conv3__GB0/input_fm_buffer_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "srcnn_conv3__GB0/input_fm_buffer_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 9 for RAM "srcnn_conv3__GB0/input_fm_buffer_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 4 for RAM "srcnn_conv3__GB0/input_fm_buffer_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "srcnn_conv3__GB0/input_fm_buffer_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3__GB0/input_fm_buffer_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv3__GB0/output_fm_buffer_0_U/ram_reg") is too shallow (depth = 765) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv3__GB0/output_fm_buffer_0_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3__GB0/output_fm_buffer_0_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "srcnn_conv3__GB0/p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_6ns_19ns_24_1_1_U379/tmp_product, operation Mode is: (A:0x3f804)*B.
DSP Report: operator mul_6ns_19ns_24_1_1_U379/tmp_product is absorbed into DSP mul_6ns_19ns_24_1_1_U379/tmp_product.
DSP Report: Generating DSP trunc_ln97_reg_6945_pp0_iter1_reg_reg, operation Mode is: ((D+A2)*(B:0x103))'.
DSP Report: register trunc_ln97_reg_6945_pp0_iter1_reg_reg is absorbed into DSP trunc_ln97_reg_6945_pp0_iter1_reg_reg.
DSP Report: register trunc_ln97_reg_6945_pp0_iter1_reg_reg is absorbed into DSP trunc_ln97_reg_6945_pp0_iter1_reg_reg.
DSP Report: register mul_ln97_reg_6940_reg is absorbed into DSP trunc_ln97_reg_6945_pp0_iter1_reg_reg.
DSP Report: operator mul_11s_10ns_21_1_1_U380/tmp_product is absorbed into DSP trunc_ln97_reg_6945_pp0_iter1_reg_reg.
DSP Report: operator add_ln97_fu_3017_p2 is absorbed into DSP trunc_ln97_reg_6945_pp0_iter1_reg_reg.
DSP Report: Generating DSP empty_307_fu_6757_p2, operation Mode is: C+((D+A2)*(B:0x103))'.
DSP Report: register empty_307_fu_6757_p2 is absorbed into DSP empty_307_fu_6757_p2.
DSP Report: register mul_ln97_reg_6940_reg is absorbed into DSP empty_307_fu_6757_p2.
DSP Report: operator empty_307_fu_6757_p2 is absorbed into DSP empty_307_fu_6757_p2.
DSP Report: operator mul_11s_10ns_21_1_1_U380/tmp_product is absorbed into DSP empty_307_fu_6757_p2.
DSP Report: operator add_ln97_fu_3017_p2 is absorbed into DSP empty_307_fu_6757_p2.
DSP Report: Generating DSP empty_304_fu_6712_p2, operation Mode is: C+((D+A2)*(B:0x103))'.
DSP Report: register empty_304_fu_6712_p2 is absorbed into DSP empty_304_fu_6712_p2.
DSP Report: register mul_ln97_reg_6940_reg is absorbed into DSP empty_304_fu_6712_p2.
DSP Report: operator empty_304_fu_6712_p2 is absorbed into DSP empty_304_fu_6712_p2.
DSP Report: operator mul_11s_10ns_21_1_1_U380/tmp_product is absorbed into DSP empty_304_fu_6712_p2.
DSP Report: operator add_ln97_fu_3017_p2 is absorbed into DSP empty_304_fu_6712_p2.
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "w3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "w3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "w3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_w3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_w3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_w3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_w3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_w2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_w2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_w2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_w2_m_axi.
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "o_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "o_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "o_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_o_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_o_m_axi.
DSP Report: Generating DSP mul_7ns_19ns_25_1_1_U266/tmp_product, operation Mode is: (A:0x3f804)*B.
DSP Report: operator mul_7ns_19ns_25_1_1_U266/tmp_product is absorbed into DSP mul_7ns_19ns_25_1_1_U266/tmp_product.
DSP Report: Generating DSP empty_343_fu_538_p2, operation Mode is: C'+(D+A)*(B:0x55).
DSP Report: register urem_8ns_8ns_8_12_1_U267/remd_reg is absorbed into DSP empty_343_fu_538_p2.
DSP Report: operator empty_343_fu_538_p2 is absorbed into DSP empty_343_fu_538_p2.
DSP Report: operator mul_11s_8ns_14_1_1_U269/tmp_product is absorbed into DSP empty_343_fu_538_p2.
DSP Report: operator empty_347_fu_518_p2 is absorbed into DSP empty_343_fu_538_p2.
DSP Report: Generating DSP p_cast_reg_646_reg, operation Mode is: ((A:0x182)*B)'.
DSP Report: register p_cast_reg_646_reg is absorbed into DSP p_cast_reg_646_reg.
DSP Report: operator mul_8ns_10ns_17_1_1_U268/tmp_product is absorbed into DSP p_cast_reg_646_reg.
DSP Report: Generating DSP trunc_ln1_reg_1097_reg, operation Mode is: ((A:0x182)*B)'.
DSP Report: register trunc_ln1_reg_1097_reg is absorbed into DSP trunc_ln1_reg_1097_reg.
DSP Report: operator mul_8ns_10ns_17_1_1_U289/tmp_product is absorbed into DSP trunc_ln1_reg_1097_reg.
DSP Report: Generating DSP trunc_ln50_3_reg_1234_reg, operation Mode is: ((A:0x304)*B2)'.
DSP Report: register trunc_ln50_3_reg_1234_reg is absorbed into DSP trunc_ln50_3_reg_1234_reg.
DSP Report: register trunc_ln50_3_reg_1234_reg is absorbed into DSP trunc_ln50_3_reg_1234_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U297/tmp_product is absorbed into DSP trunc_ln50_3_reg_1234_reg.
DSP Report: Generating DSP trunc_ln50_1_reg_1103_reg, operation Mode is: ((A:0x304)*B2)'.
DSP Report: register trunc_ln50_1_reg_1103_reg is absorbed into DSP trunc_ln50_1_reg_1103_reg.
DSP Report: register trunc_ln50_1_reg_1103_reg is absorbed into DSP trunc_ln50_1_reg_1103_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U290/tmp_product is absorbed into DSP trunc_ln50_1_reg_1103_reg.
DSP Report: Generating DSP trunc_ln50_2_reg_1195_reg, operation Mode is: ((A:0x304)*B2)'.
DSP Report: register trunc_ln50_2_reg_1195_reg is absorbed into DSP trunc_ln50_2_reg_1195_reg.
DSP Report: register trunc_ln50_2_reg_1195_reg is absorbed into DSP trunc_ln50_2_reg_1195_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U296/tmp_product is absorbed into DSP trunc_ln50_2_reg_1195_reg.
DSP Report: Generating DSP trunc_ln46_1_reg_1169_reg, operation Mode is: ((A:0x304)*B2)'.
DSP Report: register trunc_ln46_1_reg_1169_reg is absorbed into DSP trunc_ln46_1_reg_1169_reg.
DSP Report: register trunc_ln46_1_reg_1169_reg is absorbed into DSP trunc_ln46_1_reg_1169_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U291/tmp_product is absorbed into DSP trunc_ln46_1_reg_1169_reg.
DSP Report: Generating DSP trunc_ln_reg_1091_reg, operation Mode is: ((A:0x304)*B)'.
DSP Report: register trunc_ln_reg_1091_reg is absorbed into DSP trunc_ln_reg_1091_reg.
DSP Report: operator mul_9ns_11ns_18_1_1_U288/tmp_product is absorbed into DSP trunc_ln_reg_1091_reg.
DSP Report: Generating DSP mul_5ns_19ns_23_1_1_U360/tmp_product, operation Mode is: (A:0x3f804)*B.
DSP Report: operator mul_5ns_19ns_23_1_1_U360/tmp_product is absorbed into DSP mul_5ns_19ns_23_1_1_U360/tmp_product.
DSP Report: Generating DSP mul_ln50_reg_1315_reg, operation Mode is: ((D+A)*(B:0x55))'.
DSP Report: register mul_ln50_reg_1315_reg is absorbed into DSP mul_ln50_reg_1315_reg.
DSP Report: operator mul_11s_8ns_14_1_1_U358/tmp_product is absorbed into DSP mul_ln50_reg_1315_reg.
DSP Report: operator add_ln50_fu_847_p2 is absorbed into DSP mul_ln50_reg_1315_reg.
DSP Report: Generating DSP mul_ln45_reg_1320_reg, operation Mode is: ((D+A)*(B:0x55))'.
DSP Report: register mul_ln45_reg_1320_reg is absorbed into DSP mul_ln45_reg_1320_reg.
DSP Report: operator mul_7s_8ns_10_1_1_U359/tmp_product is absorbed into DSP mul_ln45_reg_1320_reg.
DSP Report: operator add_ln50_1_fu_863_p2 is absorbed into DSP mul_ln45_reg_1320_reg.
DSP Report: Generating DSP mul_ln109_reg_1370_reg, operation Mode is: ((D'+A2)*(B:0x55))'.
DSP Report: register mul_ln109_reg_1370_reg is absorbed into DSP mul_ln109_reg_1370_reg.
DSP Report: register sext_ln108_reg_1354_reg is absorbed into DSP mul_ln109_reg_1370_reg.
DSP Report: register mul_ln109_reg_1370_reg is absorbed into DSP mul_ln109_reg_1370_reg.
DSP Report: operator mul_7s_8ns_10_1_1_U361/tmp_product is absorbed into DSP mul_ln109_reg_1370_reg.
DSP Report: operator add_ln115_fu_984_p2 is absorbed into DSP mul_ln109_reg_1370_reg.
DSP Report: Generating DSP mul_ln109_1_reg_1401_reg, operation Mode is: ((D'+A)*(B:0x55))'.
DSP Report: register sext_ln108_reg_1354_reg is absorbed into DSP mul_ln109_1_reg_1401_reg.
DSP Report: register mul_ln109_1_reg_1401_reg is absorbed into DSP mul_ln109_1_reg_1401_reg.
DSP Report: register add_ln115_1_reg_1387_reg is absorbed into DSP mul_ln109_1_reg_1401_reg.
DSP Report: operator mul_7s_8ns_10_1_1_U362/tmp_product is absorbed into DSP mul_ln109_1_reg_1401_reg.
DSP Report: operator add_ln115_1_fu_1120_p2 is absorbed into DSP mul_ln109_1_reg_1401_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_U/ram_reg"
RAM ("grp_conv2_fu_316/weight_buffer_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_U/ram_reg") is too shallow (depth = 1020) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_U/ram_reg") is too shallow (depth = 1020) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_U/ram_reg"
INFO: [Synth 8-3971] The signal "grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_o_U/ram_reg") is too shallow (depth = 1020) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_o_U/ram_reg"
INFO: [Synth 8-3971] The signal "grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_o_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (mul_ln109_reg_1370_reg) is unused and will be removed from module srcnn_conv2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__6.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:51 ; elapsed = 00:04:11 . Memory (MB): peak = 3374.656 ; gain = 1890.422
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 326, Available = 288. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:11 ; elapsed = 00:04:32 . Memory (MB): peak = 3374.656 ; gain = 1890.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/grp_conv1_fu_280i_0/\grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U /ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/grp_conv1_fu_280i_0/\grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U /ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "inst/grp_conv1_fu_280i_0/\grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U /ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/grp_conv1_fu_280i_0/\grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U /ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/grp_conv1_fu_280i_0/\grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U /ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_conv1_fu_280i_0/\grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U /ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/grp_conv1_fu_280i_0/\grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U /ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/grp_conv1_fu_280i_0/\grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U /ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "inst/grp_conv1_fu_280i_0/\grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U /ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/grp_conv1_fu_280i_0/\grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U /ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/grp_conv1_fu_280i_0/\grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U /ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_conv1_fu_280i_0/\grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U /ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:52 ; elapsed = 00:06:14 . Memory (MB): peak = 3536.109 ; gain = 2051.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_14/i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance inst/i_11/i2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_192_255_35_35 from module srcnn__GCB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_11/i2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_128_191_35_35 from module srcnn__GCB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_11/i2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_64_127_35_35 from module srcnn__GCB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_11/i2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0_63_35_35 from module srcnn__GCB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/i_11/i2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_192_255_35_35 from module srcnn__GCB0_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance inst/i_11/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_U/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_U/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_o_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_o_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/grp_conv3_fu_346/input_fm_buffer_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/grp_conv3_fu_346/input_fm_buffer_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/grp_conv3_fu_346/input_fm_buffer_U/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/grp_conv3_fu_346/input_fm_buffer_U/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/grp_conv3_fu_346/input_fm_buffer_U/ram_reg_bram_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/grp_conv3_fu_346/input_fm_buffer_U/ram_reg_bram_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/grp_conv3_fu_346/input_fm_buffer_U/ram_reg_bram_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/grp_conv3_fu_346/input_fm_buffer_U/ram_reg_bram_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/grp_conv3_fu_346/input_fm_buffer_U/ram_reg_bram_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/grp_conv3_fu_346/input_fm_buffer_U/ram_reg_bram_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/grp_conv3_fu_346/input_fm_buffer_U/ram_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/grp_conv3_fu_346/input_fm_buffer_U/ram_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/grp_conv3_fu_346/input_fm_buffer_U/ram_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/grp_conv3_fu_346/input_fm_buffer_U/ram_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/grp_conv3_fu_346/input_fm_buffer_U/ram_reg_bram_53 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/grp_conv3_fu_346/input_fm_buffer_U/ram_reg_bram_53 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/grp_conv3_fu_346/output_fm_buffer_0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280i_0/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280i_0/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280i_0/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280i_0/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280i_0/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280i_0/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280i_0/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280i_0/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280i_0/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280i_0/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280i_0/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280i_0/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280i_0/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280i_0/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280i_0/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280i_0/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:39 ; elapsed = 00:07:19 . Memory (MB): peak = 3536.109 ; gain = 2051.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_280/conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_316/conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:02 ; elapsed = 00:07:42 . Memory (MB): peak = 3575.520 ; gain = 2091.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:02 ; elapsed = 00:07:43 . Memory (MB): peak = 3575.520 ; gain = 2091.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:13 ; elapsed = 00:07:54 . Memory (MB): peak = 3575.520 ; gain = 2091.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:14 ; elapsed = 00:07:54 . Memory (MB): peak = 3575.520 ; gain = 2091.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:18 ; elapsed = 00:07:59 . Memory (MB): peak = 3575.520 ; gain = 2091.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:19 ; elapsed = 00:07:59 . Memory (MB): peak = 3575.520 ; gain = 2091.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_749                        | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_699        | C+A*B           | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_682                        | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_632        | C+A*B           | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_615                        | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_565        | C+A*B           | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_548                        | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_498        | C+A*B           | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_462        | A*B             | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_463        | PCIN>>17+A*B    | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_460        | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_443        | A*B             | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_444        | PCIN>>17+A*B    | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_441        | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_424        | A*B             | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_425        | PCIN>>17+A*B    | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_422        | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1__GC0                           | C'+(A*B)'       | 30     | 7      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                           | (A*B)'          | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1__GC0                           | C'+(A*B)'       | 30     | 7      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                           | C'+(A*B)'       | 30     | 7      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                           | (A*B)'          | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1__GC0                           | C'+(A*B)'       | 30     | 7      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0 | (((D+A')'*B)')' | 4      | 9      | -      | 6      | 16     | 1    | 0    | -    | 0    | 1     | 1    | 1    | 
|dsp48e1_wrapper_407                        | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_357        | C+A*B           | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_340                        | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_290        | C+A*B           | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_270        | A*B             | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_271        | PCIN>>17+A*B    | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_268        | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1            | A*B             | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2            | PCIN>>17+A*B    | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3            | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A*B)'          | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A*B)'          | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A*B)'          | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A*B)'          | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A*B)'          | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A*B)'          | 4      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A'*B)'         | 4      | 7      | -      | -      | 11     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A*B)'          | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A*B)'          | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A*B)'          | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A*B)'          | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A*B)'          | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A*B)'          | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A*B)'          | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A*B)'          | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A'*B)'         | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A*B)'          | 8      | 9      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A'*B)'         | 8      | 9      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A*B)'          | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL9__GB2     | (A*B)'          | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB4      | (A*B)'          | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB4      | (A*B)'          | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB4      | (A*B)'          | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB4      | (A*B)'          | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB4      | (A*B)'          | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB4      | (A*B)'          | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB4      | (A'*B)'         | 8      | 9      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB4      | (A*B)'          | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB4      | (A*B)'          | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB4      | (A*B)'          | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB4      | (A*B)'          | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB4      | (A*B)'          | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB4      | (A*B)'          | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB4      | (A*B)'          | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB4      | (A*B)'          | 4      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB4      | (A'*B)'         | 4      | 7      | -      | -      | 11     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB4      | (A*B)'          | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB4      | (A*B)'          | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_mul_8ns_10ns_17_1_1                  | (A*B)'          | 8      | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB4      | (A'*B)'         | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper                            | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0            | C+A*B           | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|srcnn_mul_7ns_19ns_25_1_1                  | A*B             | 18     | 7      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1__GC0                           | A*B             | 30     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_6ns_10ns_15_1_1                  | A*B             | 6      | 9      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2                                | (D+A*B)'        | 2      | 7      | -      | 27     | 14     | 0    | 0    | -    | 0    | 0     | 1    | 0    | 
|srcnn_conv2                                | (D+A*B)'        | 2      | 7      | -      | 5      | 10     | 0    | 0    | -    | 0    | 0     | 1    | 0    | 
|srcnn_conv2                                | (D'+A'*B)'      | 3      | 7      | -      | 5      | 10     | 1    | 0    | -    | 0    | 0     | 0    | 1    | 
|srcnn_conv2                                | ((D'+A)'*B)'    | 2      | 7      | -      | 5      | 10     | 0    | 0    | -    | 0    | 1     | 1    | 0    | 
|srcnn_conv2_Pipeline_COL                   | (A*B)'          | 8      | 9      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_COL                   | (A'*B)'         | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_COL                   | (A'*B)'         | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_COL                   | (A'*B)'         | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_COL                   | (A'*B)'         | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_COL                   | (A'*B)'         | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_LOAD_INPUT_BH_L       | C'+D+A*B        | 2      | 7      | 8      | 9      | 14     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|srcnn_conv2_Pipeline_LOAD_INPUT_BH_L       | ((A*B)')'       | 8      | 9      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|srcnn_mul_7ns_19ns_25_1_1                  | A*B             | 18     | 7      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_5ns_19ns_23_1_1                  | A*B             | 18     | 5      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3__GB0                           | (D+A'*B)'       | 2      | 9      | -      | 9      | 16     | 1    | 0    | -    | 0    | 0     | 0    | 1    | 
|srcnn_conv3__GB0                           | (D+A*B)'        | 2      | 9      | -      | 9      | 16     | 0    | 0    | -    | 0    | 0     | 1    | 0    | 
|srcnn_conv3__GB0                           | (D+A*B)'        | 3      | 9      | -      | 9      | 16     | 0    | 0    | -    | 0    | 0     | 1    | 0    | 
|srcnn_conv3__GB0                           | (D+A*B)'        | 3      | 9      | -      | 9      | 16     | 0    | 0    | -    | 0    | 0     | 1    | 0    | 
|srcnn_conv3__GB0                           | (D+A*B)'        | 3      | 9      | -      | 9      | 16     | 0    | 0    | -    | 0    | 0     | 1    | 0    | 
|srcnn_load_input_buffer_c3                 | ((D+A'*B)')'    | 3      | 9      | -      | 9      | 16     | 1    | 0    | -    | 0    | 0     | 1    | 1    | 
|srcnn_load_input_buffer_c3                 | C+(D+A'*B)'     | 3      | 9      | 8      | 9      | 16     | 1    | 0    | 0    | 0    | 0     | 1    | 0    | 
|srcnn_load_input_buffer_c3                 | C+(D+A'*B)'     | 3      | 9      | 8      | 9      | 16     | 1    | 0    | 0    | 0    | 0     | 1    | 0    | 
|srcnn_mul_6ns_19ns_24_1_1                  | A*B             | 18     | 6      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   801|
|2     |DSP48E1         |    29|
|3     |DSP_ALU         |    73|
|5     |DSP_A_B_DATA    |    73|
|7     |DSP_C_DATA      |    73|
|9     |DSP_MULTIPLIER  |    73|
|11    |DSP_M_DATA      |    73|
|13    |DSP_OUTPUT      |    73|
|15    |DSP_PREADD      |    73|
|16    |DSP_PREADD_DATA |    73|
|21    |LUT1            |   962|
|22    |LUT2            |  3315|
|23    |LUT3            |  6702|
|24    |LUT4            |  5365|
|25    |LUT5            | 10298|
|26    |LUT6            | 28219|
|27    |MUXCY           |   570|
|28    |MUXF7           |  1427|
|29    |MUXF8           |   624|
|30    |RAM128X1D       |   192|
|31    |RAM16X1D        |   288|
|32    |RAM256X1D       |   672|
|33    |RAM256X1S       |    32|
|34    |RAM32X1D        |   192|
|35    |RAM32X1S        |   800|
|36    |RAM64M8         |  1040|
|37    |RAM64X1D        |   192|
|38    |RAMB18E2        |     5|
|40    |RAMB36E2        |   140|
|73    |SRL16E          |  1443|
|74    |SRLC32E         |   888|
|75    |XORCY           |   159|
|76    |FDE             |    77|
|77    |FDRE            | 36505|
|78    |FDSE            |    52|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:19 ; elapsed = 00:08:00 . Memory (MB): peak = 3575.520 ; gain = 2091.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 257 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:47 ; elapsed = 00:07:15 . Memory (MB): peak = 3575.520 ; gain = 1421.777
Synthesis Optimization Complete : Time (s): cpu = 00:07:19 ; elapsed = 00:08:07 . Memory (MB): peak = 3575.520 ; gain = 2091.285
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3575.520 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.049 . Memory (MB): peak = 3575.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3686 instances were transformed.
  (CARRY4) => CARRY8: 99 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 29 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 73 instances
  FDE => FDRE: 77 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 192 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 288 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 672 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 192 instances
  RAM32X1S => RAM32X1S (RAMS32): 800 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 1040 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 192 instances

Synth Design complete | Checksum: d29c7cb3
INFO: [Common 17-83] Releasing license: Synthesis
856 Infos, 189 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:57 ; elapsed = 00:08:52 . Memory (MB): peak = 3575.520 ; gain = 3069.367
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/design_1_srcnn_0_0_synth_1/design_1_srcnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3575.520 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3575.520 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3575.520 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_srcnn_0_0, cache-ID = 43c51edaf37ac733
INFO: [Coretcl 2-1174] Renamed 1063 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/design_1_srcnn_0_0_synth_1/design_1_srcnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3575.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_srcnn_0_0_utilization_synth.rpt -pb design_1_srcnn_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3575.520 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3575.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov  5 11:43:10 2023...
