// Seed: 989103723
`default_nettype wire
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input id_3
);
  assign id_0[1==1'd0] = id_2 + id_3 - 1;
endmodule
