0.7
2020.2
May 22 2024
19:03:11
D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sim_1/new/cricket_game_sim_tb.v,1731061233,verilog,,,,cricket_game_sim_tb,,,,,,,,
D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/ball_counter.v,1730217772,verilog,,D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/bcd_control.v,,ball_counter,,,,,,,,
D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/bcd_control.v,1730217805,verilog,,D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/bcd_to_7_seg.v,,bcd_control,,,,,,,,
D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/bcd_to_7_seg.v,1730217923,verilog,,D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/binary_to_BCD.v,,bcd_to_7_seg,,,,,,,,
D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/binary_to_BCD.v,1730217981,verilog,,D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/cricket_game_sim.v,,binary_to_BCD,,,,,,,,
D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/cricket_game_sim.v,1730218043,verilog,,D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/decoder3to8.v,,cricket_game_sim,,,,,,,,
D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/decoder3to8.v,1730218111,verilog,,D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/lfsr.v,,decoder3to8,,,,,,,,
D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/lfsr.v,1731061343,verilog,,D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/mux8to1.v,,lfsr,,,,,,,,
D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/mux8to1.v,1730218224,verilog,,D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/rainbow_leds.v,,mux8to1,,,,,,,,
D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/rainbow_leds.v,1730218276,verilog,,D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/score_and_wickets.v,,rainbow_leds,,,,,,,,
D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/score_and_wickets.v,1730218321,verilog,,D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/score_comparator.v,,score_and_wickets,,,,,,,,
D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/score_comparator.v,1730218375,verilog,,D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/scroll_leds.v,,score_comparator,,,,,,,,
D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/scroll_leds.v,1730218431,verilog,,D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/slowClock_10Hz.v,,scroll_leds,,,,,,,,
D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/slowClock_10Hz.v,1730218712,verilog,,D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/slowClock_1kHz.v,,slowClock_10Hz,,,,,,,,
D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/slowClock_1kHz.v,1730218712,verilog,,D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/three_bit_counter.v,,slowClock_1kHz,,,,,,,,
D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sources_1/new/three_bit_counter.v,1730218569,verilog,,D:/Semester 5/EE5260 Hardware Description Language/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG/T20_CRICKET_SIMULATION_USING_VERILOG.srcs/sim_1/new/cricket_game_sim_tb.v,,three_bit_counter,,,,,,,,
