5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd exponent1.vcd -o exponent1.cdd -v exponent1.v
3 0 $root $root NA 0 0 1
3 0 main main exponent1.v 1 22 1
2 1 6 50005 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 2 6 10001 0 1 400 0 0 b
2 3 6 10005 1 37 100a 1 2
2 4 7 50005 1 0 20008 0 0 32 64 5 0 0 0 0 0 0 0
2 5 7 10001 0 1 400 0 0 c
2 6 7 10005 1 37 a 4 5
2 7 8 20002 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 8 8 10002 2 2c 12000a 7 0 32 2 aa aa aa aa aa aa aa aa
2 9 9 a000a 1 1 8 0 0 c
2 10 9 50005 1 1 8 0 0 b
2 11 9 5000a 1 46 20208 9 10 32 2 87aa faa faa faa faa faa faa faa
2 12 9 10001 0 1 400 0 0 a
2 13 9 1000a 1 37 a 11 12
2 14 10 a000a 1 1 8 0 0 c
2 15 10 50005 1 1 18 0 0 a
2 16 10 5000a 1 46 20218 14 15 32 2 faa faa 2daa faa faa faa faa faa
2 17 10 10001 0 1 400 0 0 a
2 18 10 1000a 1 37 2a 16 17
1 a 3 83000b 1 0 31 0 32 1 80aa aa 2aa aa aa aa aa aa
1 b 3 83000e 1 0 31 0 32 1 aa aa aa aa aa aa aa aa
1 c 3 830011 1 0 31 0 32 1 aa aa aa aa aa aa aa aa
4 18 0 0
4 13 18 18
4 8 13 0
4 6 8 8
4 3 6 6
