;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* UART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

/* Pin_Input_UP */
Pin_Input_UP__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pin_Input_UP__0__MASK EQU 0x08
Pin_Input_UP__0__PC EQU CYREG_PRT3_PC3
Pin_Input_UP__0__PORT EQU 3
Pin_Input_UP__0__SHIFT EQU 3
Pin_Input_UP__AG EQU CYREG_PRT3_AG
Pin_Input_UP__AMUX EQU CYREG_PRT3_AMUX
Pin_Input_UP__BIE EQU CYREG_PRT3_BIE
Pin_Input_UP__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Input_UP__BYP EQU CYREG_PRT3_BYP
Pin_Input_UP__CTL EQU CYREG_PRT3_CTL
Pin_Input_UP__DM0 EQU CYREG_PRT3_DM0
Pin_Input_UP__DM1 EQU CYREG_PRT3_DM1
Pin_Input_UP__DM2 EQU CYREG_PRT3_DM2
Pin_Input_UP__DR EQU CYREG_PRT3_DR
Pin_Input_UP__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Input_UP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Input_UP__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Input_UP__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Input_UP__MASK EQU 0x08
Pin_Input_UP__PORT EQU 3
Pin_Input_UP__PRT EQU CYREG_PRT3_PRT
Pin_Input_UP__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Input_UP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Input_UP__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Input_UP__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Input_UP__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Input_UP__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Input_UP__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Input_UP__PS EQU CYREG_PRT3_PS
Pin_Input_UP__SHIFT EQU 3
Pin_Input_UP__SLW EQU CYREG_PRT3_SLW

/* FanController */
FanController_B_FanCtrl_AlertStatusReg__0__MASK EQU 0x01
FanController_B_FanCtrl_AlertStatusReg__0__POS EQU 0
FanController_B_FanCtrl_AlertStatusReg__1__MASK EQU 0x02
FanController_B_FanCtrl_AlertStatusReg__1__POS EQU 1
FanController_B_FanCtrl_AlertStatusReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
FanController_B_FanCtrl_AlertStatusReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
FanController_B_FanCtrl_AlertStatusReg__MASK EQU 0x03
FanController_B_FanCtrl_AlertStatusReg__MASK_REG EQU CYREG_B1_UDB07_MSK
FanController_B_FanCtrl_AlertStatusReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
FanController_B_FanCtrl_AlertStatusReg__STATUS_REG EQU CYREG_B1_UDB07_ST
FanController_B_FanCtrl_GlobalControlReg__0__MASK EQU 0x01
FanController_B_FanCtrl_GlobalControlReg__0__POS EQU 0
FanController_B_FanCtrl_GlobalControlReg__1__MASK EQU 0x02
FanController_B_FanCtrl_GlobalControlReg__1__POS EQU 1
FanController_B_FanCtrl_GlobalControlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
FanController_B_FanCtrl_GlobalControlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
FanController_B_FanCtrl_GlobalControlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
FanController_B_FanCtrl_GlobalControlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
FanController_B_FanCtrl_GlobalControlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
FanController_B_FanCtrl_GlobalControlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
FanController_B_FanCtrl_GlobalControlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
FanController_B_FanCtrl_GlobalControlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
FanController_B_FanCtrl_GlobalControlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
FanController_B_FanCtrl_GlobalControlReg__2__MASK EQU 0x04
FanController_B_FanCtrl_GlobalControlReg__2__POS EQU 2
FanController_B_FanCtrl_GlobalControlReg__4__MASK EQU 0x10
FanController_B_FanCtrl_GlobalControlReg__4__POS EQU 4
FanController_B_FanCtrl_GlobalControlReg__5__MASK EQU 0x20
FanController_B_FanCtrl_GlobalControlReg__5__POS EQU 5
FanController_B_FanCtrl_GlobalControlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
FanController_B_FanCtrl_GlobalControlReg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
FanController_B_FanCtrl_GlobalControlReg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
FanController_B_FanCtrl_GlobalControlReg__COUNT_REG EQU CYREG_B0_UDB04_CTL
FanController_B_FanCtrl_GlobalControlReg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
FanController_B_FanCtrl_GlobalControlReg__MASK EQU 0x37
FanController_B_FanCtrl_GlobalControlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
FanController_B_FanCtrl_GlobalControlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
FanController_B_FanCtrl_GlobalControlReg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__0__MASK EQU 0x01
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__0__POS EQU 0
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__1__MASK EQU 0x02
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__1__POS EQU 1
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__2__MASK EQU 0x04
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__2__POS EQU 2
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__3__MASK EQU 0x08
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__3__POS EQU 3
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__CONTROL_REG EQU CYREG_B0_UDB07_CTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__COUNT_REG EQU CYREG_B0_UDB07_CTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__MASK EQU 0x0F
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
FanController_B_FanCtrl_HwCtl_AlertMaskLSB__PERIOD_REG EQU CYREG_B0_UDB07_MSK
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__A0_REG EQU CYREG_B0_UDB00_A0
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__A1_REG EQU CYREG_B0_UDB00_A1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__D0_REG EQU CYREG_B0_UDB00_D0
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__D1_REG EQU CYREG_B0_UDB00_D1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__F0_REG EQU CYREG_B0_UDB00_F0
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u0__F1_REG EQU CYREG_B0_UDB00_F1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__A0_REG EQU CYREG_B0_UDB01_A0
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__A1_REG EQU CYREG_B0_UDB01_A1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__D0_REG EQU CYREG_B0_UDB01_D0
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__D1_REG EQU CYREG_B0_UDB01_D1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__F0_REG EQU CYREG_B0_UDB01_F0
FanController_B_FanCtrl_OPEN_LOOP_FAN34_FanPWM_3_4_PWM10_OpenLoopFan10_u1__F1_REG EQU CYREG_B0_UDB01_F1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__A0_REG EQU CYREG_B1_UDB04_A0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__A1_REG EQU CYREG_B1_UDB04_A1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__D0_REG EQU CYREG_B1_UDB04_D0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__D1_REG EQU CYREG_B1_UDB04_D1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__F0_REG EQU CYREG_B1_UDB04_F0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__F1_REG EQU CYREG_B1_UDB04_F1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__A0_REG EQU CYREG_B1_UDB05_A0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__A1_REG EQU CYREG_B1_UDB05_A1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__D0_REG EQU CYREG_B1_UDB05_D0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__D1_REG EQU CYREG_B1_UDB05_D1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__F0_REG EQU CYREG_B1_UDB05_F0
FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__F1_REG EQU CYREG_B1_UDB05_F1
FanController_B_FanCtrl_StallStatus_StallError_LSB__0__MASK EQU 0x01
FanController_B_FanCtrl_StallStatus_StallError_LSB__0__POS EQU 0
FanController_B_FanCtrl_StallStatus_StallError_LSB__1__MASK EQU 0x02
FanController_B_FanCtrl_StallStatus_StallError_LSB__1__POS EQU 1
FanController_B_FanCtrl_StallStatus_StallError_LSB__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
FanController_B_FanCtrl_StallStatus_StallError_LSB__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
FanController_B_FanCtrl_StallStatus_StallError_LSB__2__MASK EQU 0x04
FanController_B_FanCtrl_StallStatus_StallError_LSB__2__POS EQU 2
FanController_B_FanCtrl_StallStatus_StallError_LSB__3__MASK EQU 0x08
FanController_B_FanCtrl_StallStatus_StallError_LSB__3__POS EQU 3
FanController_B_FanCtrl_StallStatus_StallError_LSB__MASK EQU 0x0F
FanController_B_FanCtrl_StallStatus_StallError_LSB__MASK_REG EQU CYREG_B0_UDB04_MSK
FanController_B_FanCtrl_StallStatus_StallError_LSB__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
FanController_B_FanCtrl_StallStatus_StallError_LSB__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
FanController_B_FanCtrl_StallStatus_StallError_LSB__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
FanController_B_FanCtrl_StallStatus_StallError_LSB__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
FanController_B_FanCtrl_StallStatus_StallError_LSB__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
FanController_B_FanCtrl_StallStatus_StallError_LSB__STATUS_REG EQU CYREG_B0_UDB04_ST
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__A0_REG EQU CYREG_B0_UDB07_A0
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__A1_REG EQU CYREG_B0_UDB07_A1
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__D0_REG EQU CYREG_B0_UDB07_D0
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__D1_REG EQU CYREG_B0_UDB07_D1
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__F0_REG EQU CYREG_B0_UDB07_F0
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__F1_REG EQU CYREG_B0_UDB07_F1
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
FanController_FanTach_FanTachCounter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
FanController_FanTach_FanTachCounter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
FanController_FanTach_FanTachCounter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
FanController_FanTach_FanTachCounter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
FanController_FanTach_FanTachCounter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
FanController_FanTach_FanTachCounter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
FanController_FanTach_FanTachCounter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
FanController_FanTach_FanTachCounter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
FanController_FanTach_FanTachCounter_u0__A0_REG EQU CYREG_B0_UDB02_A0
FanController_FanTach_FanTachCounter_u0__A1_REG EQU CYREG_B0_UDB02_A1
FanController_FanTach_FanTachCounter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
FanController_FanTach_FanTachCounter_u0__D0_REG EQU CYREG_B0_UDB02_D0
FanController_FanTach_FanTachCounter_u0__D1_REG EQU CYREG_B0_UDB02_D1
FanController_FanTach_FanTachCounter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
FanController_FanTach_FanTachCounter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
FanController_FanTach_FanTachCounter_u0__F0_REG EQU CYREG_B0_UDB02_F0
FanController_FanTach_FanTachCounter_u0__F1_REG EQU CYREG_B0_UDB02_F1
FanController_FanTach_FanTachCounter_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
FanController_FanTach_FanTachCounter_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
FanController_FanTach_FanTachCounter_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
FanController_FanTach_FanTachCounter_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
FanController_FanTach_FanTachCounter_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
FanController_FanTach_FanTachCounter_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
FanController_FanTach_FanTachCounter_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
FanController_FanTach_FanTachCounter_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
FanController_FanTach_FanTachCounter_u1__A0_REG EQU CYREG_B0_UDB03_A0
FanController_FanTach_FanTachCounter_u1__A1_REG EQU CYREG_B0_UDB03_A1
FanController_FanTach_FanTachCounter_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
FanController_FanTach_FanTachCounter_u1__D0_REG EQU CYREG_B0_UDB03_D0
FanController_FanTach_FanTachCounter_u1__D1_REG EQU CYREG_B0_UDB03_D1
FanController_FanTach_FanTachCounter_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
FanController_FanTach_FanTachCounter_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
FanController_FanTach_FanTachCounter_u1__F0_REG EQU CYREG_B0_UDB03_F0
FanController_FanTach_FanTachCounter_u1__F1_REG EQU CYREG_B0_UDB03_F1
FanController_FanTach_FanTachCounter_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
FanController_FanTach_FanTachCounter_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
FanController_FanTach_GlitchFilterTimer_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
FanController_FanTach_GlitchFilterTimer_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
FanController_FanTach_GlitchFilterTimer_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
FanController_FanTach_GlitchFilterTimer_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
FanController_FanTach_GlitchFilterTimer_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
FanController_FanTach_GlitchFilterTimer_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
FanController_FanTach_GlitchFilterTimer_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
FanController_FanTach_GlitchFilterTimer_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
FanController_FanTach_GlitchFilterTimer_u0__A0_REG EQU CYREG_B1_UDB07_A0
FanController_FanTach_GlitchFilterTimer_u0__A1_REG EQU CYREG_B1_UDB07_A1
FanController_FanTach_GlitchFilterTimer_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
FanController_FanTach_GlitchFilterTimer_u0__D0_REG EQU CYREG_B1_UDB07_D0
FanController_FanTach_GlitchFilterTimer_u0__D1_REG EQU CYREG_B1_UDB07_D1
FanController_FanTach_GlitchFilterTimer_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
FanController_FanTach_GlitchFilterTimer_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
FanController_FanTach_GlitchFilterTimer_u0__F0_REG EQU CYREG_B1_UDB07_F0
FanController_FanTach_GlitchFilterTimer_u0__F1_REG EQU CYREG_B1_UDB07_F1
FanController_FanTach_P3_P5_FanCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
FanController_FanTach_P3_P5_FanCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
FanController_FanTach_P3_P5_FanCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
FanController_FanTach_P3_P5_FanCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
FanController_FanTach_P3_P5_FanCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
FanController_FanTach_P3_P5_FanCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
FanController_FanTach_P3_P5_FanCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
FanController_FanTach_P3_P5_FanCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
FanController_FanTach_P3_P5_FanCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
FanController_FanTach_P3_P5_FanCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
FanController_FanTach_P3_P5_FanCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
FanController_FanTach_P3_P5_FanCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
FanController_FanTach_P3_P5_FanCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
FanController_FanTach_P3_P5_FanCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
FanController_FanTach_P3_P5_FanCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
FanController_FanTach_P3_P5_FanCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
FanController_FanTach_P3_P5_FanCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
FanController_FanTach_P3_P5_FanCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
FanController_FanTach_P3_P5_FanCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
FanController_FanTach_P3_P5_FanCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
FanController_FanTach_P3_P5_FanCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
FanController_FanTach_P3_P5_FanCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
FanController_FanTach_P3_P5_FanCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
FanController_FanTach_P3_P5_FanCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
FanController_FanTach_P3_P5_FanCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
FanController_FanTach_P3_P5_FanCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
FanController_PID_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
FanController_PID_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
FanController_PID_ISR__INTC_MASK EQU 0x01
FanController_PID_ISR__INTC_NUMBER EQU 0
FanController_PID_ISR__INTC_PRIOR_NUM EQU 7
FanController_PID_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
FanController_PID_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
FanController_PID_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
FanController_PWM_CLOCK_25k_10b__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
FanController_PWM_CLOCK_25k_10b__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
FanController_PWM_CLOCK_25k_10b__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
FanController_PWM_CLOCK_25k_10b__CFG2_SRC_SEL_MASK EQU 0x07
FanController_PWM_CLOCK_25k_10b__INDEX EQU 0x00
FanController_PWM_CLOCK_25k_10b__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
FanController_PWM_CLOCK_25k_10b__PM_ACT_MSK EQU 0x01
FanController_PWM_CLOCK_25k_10b__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
FanController_PWM_CLOCK_25k_10b__PM_STBY_MSK EQU 0x01
FanController_TACH_CLK_500K__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
FanController_TACH_CLK_500K__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
FanController_TACH_CLK_500K__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
FanController_TACH_CLK_500K__CFG2_SRC_SEL_MASK EQU 0x07
FanController_TACH_CLK_500K__INDEX EQU 0x02
FanController_TACH_CLK_500K__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
FanController_TACH_CLK_500K__PM_ACT_MSK EQU 0x04
FanController_TACH_CLK_500K__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
FanController_TACH_CLK_500K__PM_STBY_MSK EQU 0x04
FanController_TachOutDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
FanController_TachOutDMA__DRQ_NUMBER EQU 0
FanController_TachOutDMA__NUMBEROF_TDS EQU 0
FanController_TachOutDMA__PRIORITY EQU 2
FanController_TachOutDMA__TERMIN_EN EQU 0
FanController_TachOutDMA__TERMIN_SEL EQU 0
FanController_TachOutDMA__TERMOUT0_EN EQU 1
FanController_TachOutDMA__TERMOUT0_SEL EQU 0
FanController_TachOutDMA__TERMOUT1_EN EQU 0
FanController_TachOutDMA__TERMOUT1_SEL EQU 0

/* Pin_Output_UP */
Pin_Output_UP__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Pin_Output_UP__0__MASK EQU 0x80
Pin_Output_UP__0__PC EQU CYREG_PRT3_PC7
Pin_Output_UP__0__PORT EQU 3
Pin_Output_UP__0__SHIFT EQU 7
Pin_Output_UP__AG EQU CYREG_PRT3_AG
Pin_Output_UP__AMUX EQU CYREG_PRT3_AMUX
Pin_Output_UP__BIE EQU CYREG_PRT3_BIE
Pin_Output_UP__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Output_UP__BYP EQU CYREG_PRT3_BYP
Pin_Output_UP__CTL EQU CYREG_PRT3_CTL
Pin_Output_UP__DM0 EQU CYREG_PRT3_DM0
Pin_Output_UP__DM1 EQU CYREG_PRT3_DM1
Pin_Output_UP__DM2 EQU CYREG_PRT3_DM2
Pin_Output_UP__DR EQU CYREG_PRT3_DR
Pin_Output_UP__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Output_UP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Output_UP__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Output_UP__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Output_UP__MASK EQU 0x80
Pin_Output_UP__PORT EQU 3
Pin_Output_UP__PRT EQU CYREG_PRT3_PRT
Pin_Output_UP__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Output_UP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Output_UP__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Output_UP__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Output_UP__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Output_UP__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Output_UP__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Output_UP__PS EQU CYREG_PRT3_PS
Pin_Output_UP__SHIFT EQU 7
Pin_Output_UP__SLW EQU CYREG_PRT3_SLW

/* Pin_Input_DOWN */
Pin_Input_DOWN__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Pin_Input_DOWN__0__MASK EQU 0x01
Pin_Input_DOWN__0__PC EQU CYREG_PRT3_PC0
Pin_Input_DOWN__0__PORT EQU 3
Pin_Input_DOWN__0__SHIFT EQU 0
Pin_Input_DOWN__AG EQU CYREG_PRT3_AG
Pin_Input_DOWN__AMUX EQU CYREG_PRT3_AMUX
Pin_Input_DOWN__BIE EQU CYREG_PRT3_BIE
Pin_Input_DOWN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Input_DOWN__BYP EQU CYREG_PRT3_BYP
Pin_Input_DOWN__CTL EQU CYREG_PRT3_CTL
Pin_Input_DOWN__DM0 EQU CYREG_PRT3_DM0
Pin_Input_DOWN__DM1 EQU CYREG_PRT3_DM1
Pin_Input_DOWN__DM2 EQU CYREG_PRT3_DM2
Pin_Input_DOWN__DR EQU CYREG_PRT3_DR
Pin_Input_DOWN__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Input_DOWN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Input_DOWN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Input_DOWN__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Input_DOWN__MASK EQU 0x01
Pin_Input_DOWN__PORT EQU 3
Pin_Input_DOWN__PRT EQU CYREG_PRT3_PRT
Pin_Input_DOWN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Input_DOWN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Input_DOWN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Input_DOWN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Input_DOWN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Input_DOWN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Input_DOWN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Input_DOWN__PS EQU CYREG_PRT3_PS
Pin_Input_DOWN__SHIFT EQU 0
Pin_Input_DOWN__SLW EQU CYREG_PRT3_SLW

/* Pin_Input_LEFT */
Pin_Input_LEFT__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Pin_Input_LEFT__0__MASK EQU 0x02
Pin_Input_LEFT__0__PC EQU CYREG_PRT3_PC1
Pin_Input_LEFT__0__PORT EQU 3
Pin_Input_LEFT__0__SHIFT EQU 1
Pin_Input_LEFT__AG EQU CYREG_PRT3_AG
Pin_Input_LEFT__AMUX EQU CYREG_PRT3_AMUX
Pin_Input_LEFT__BIE EQU CYREG_PRT3_BIE
Pin_Input_LEFT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Input_LEFT__BYP EQU CYREG_PRT3_BYP
Pin_Input_LEFT__CTL EQU CYREG_PRT3_CTL
Pin_Input_LEFT__DM0 EQU CYREG_PRT3_DM0
Pin_Input_LEFT__DM1 EQU CYREG_PRT3_DM1
Pin_Input_LEFT__DM2 EQU CYREG_PRT3_DM2
Pin_Input_LEFT__DR EQU CYREG_PRT3_DR
Pin_Input_LEFT__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Input_LEFT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Input_LEFT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Input_LEFT__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Input_LEFT__MASK EQU 0x02
Pin_Input_LEFT__PORT EQU 3
Pin_Input_LEFT__PRT EQU CYREG_PRT3_PRT
Pin_Input_LEFT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Input_LEFT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Input_LEFT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Input_LEFT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Input_LEFT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Input_LEFT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Input_LEFT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Input_LEFT__PS EQU CYREG_PRT3_PS
Pin_Input_LEFT__SHIFT EQU 1
Pin_Input_LEFT__SLW EQU CYREG_PRT3_SLW

/* Pin_Input_RIGHT */
Pin_Input_RIGHT__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pin_Input_RIGHT__0__MASK EQU 0x04
Pin_Input_RIGHT__0__PC EQU CYREG_PRT3_PC2
Pin_Input_RIGHT__0__PORT EQU 3
Pin_Input_RIGHT__0__SHIFT EQU 2
Pin_Input_RIGHT__AG EQU CYREG_PRT3_AG
Pin_Input_RIGHT__AMUX EQU CYREG_PRT3_AMUX
Pin_Input_RIGHT__BIE EQU CYREG_PRT3_BIE
Pin_Input_RIGHT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Input_RIGHT__BYP EQU CYREG_PRT3_BYP
Pin_Input_RIGHT__CTL EQU CYREG_PRT3_CTL
Pin_Input_RIGHT__DM0 EQU CYREG_PRT3_DM0
Pin_Input_RIGHT__DM1 EQU CYREG_PRT3_DM1
Pin_Input_RIGHT__DM2 EQU CYREG_PRT3_DM2
Pin_Input_RIGHT__DR EQU CYREG_PRT3_DR
Pin_Input_RIGHT__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Input_RIGHT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Input_RIGHT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Input_RIGHT__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Input_RIGHT__MASK EQU 0x04
Pin_Input_RIGHT__PORT EQU 3
Pin_Input_RIGHT__PRT EQU CYREG_PRT3_PRT
Pin_Input_RIGHT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Input_RIGHT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Input_RIGHT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Input_RIGHT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Input_RIGHT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Input_RIGHT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Input_RIGHT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Input_RIGHT__PS EQU CYREG_PRT3_PS
Pin_Input_RIGHT__SHIFT EQU 2
Pin_Input_RIGHT__SLW EQU CYREG_PRT3_SLW

/* Pin_Output_DOWN */
Pin_Output_DOWN__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Pin_Output_DOWN__0__MASK EQU 0x10
Pin_Output_DOWN__0__PC EQU CYREG_PRT3_PC4
Pin_Output_DOWN__0__PORT EQU 3
Pin_Output_DOWN__0__SHIFT EQU 4
Pin_Output_DOWN__AG EQU CYREG_PRT3_AG
Pin_Output_DOWN__AMUX EQU CYREG_PRT3_AMUX
Pin_Output_DOWN__BIE EQU CYREG_PRT3_BIE
Pin_Output_DOWN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Output_DOWN__BYP EQU CYREG_PRT3_BYP
Pin_Output_DOWN__CTL EQU CYREG_PRT3_CTL
Pin_Output_DOWN__DM0 EQU CYREG_PRT3_DM0
Pin_Output_DOWN__DM1 EQU CYREG_PRT3_DM1
Pin_Output_DOWN__DM2 EQU CYREG_PRT3_DM2
Pin_Output_DOWN__DR EQU CYREG_PRT3_DR
Pin_Output_DOWN__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Output_DOWN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Output_DOWN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Output_DOWN__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Output_DOWN__MASK EQU 0x10
Pin_Output_DOWN__PORT EQU 3
Pin_Output_DOWN__PRT EQU CYREG_PRT3_PRT
Pin_Output_DOWN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Output_DOWN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Output_DOWN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Output_DOWN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Output_DOWN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Output_DOWN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Output_DOWN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Output_DOWN__PS EQU CYREG_PRT3_PS
Pin_Output_DOWN__SHIFT EQU 4
Pin_Output_DOWN__SLW EQU CYREG_PRT3_SLW

/* Pin_Output_LEFT */
Pin_Output_LEFT__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin_Output_LEFT__0__MASK EQU 0x20
Pin_Output_LEFT__0__PC EQU CYREG_PRT3_PC5
Pin_Output_LEFT__0__PORT EQU 3
Pin_Output_LEFT__0__SHIFT EQU 5
Pin_Output_LEFT__AG EQU CYREG_PRT3_AG
Pin_Output_LEFT__AMUX EQU CYREG_PRT3_AMUX
Pin_Output_LEFT__BIE EQU CYREG_PRT3_BIE
Pin_Output_LEFT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Output_LEFT__BYP EQU CYREG_PRT3_BYP
Pin_Output_LEFT__CTL EQU CYREG_PRT3_CTL
Pin_Output_LEFT__DM0 EQU CYREG_PRT3_DM0
Pin_Output_LEFT__DM1 EQU CYREG_PRT3_DM1
Pin_Output_LEFT__DM2 EQU CYREG_PRT3_DM2
Pin_Output_LEFT__DR EQU CYREG_PRT3_DR
Pin_Output_LEFT__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Output_LEFT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Output_LEFT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Output_LEFT__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Output_LEFT__MASK EQU 0x20
Pin_Output_LEFT__PORT EQU 3
Pin_Output_LEFT__PRT EQU CYREG_PRT3_PRT
Pin_Output_LEFT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Output_LEFT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Output_LEFT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Output_LEFT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Output_LEFT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Output_LEFT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Output_LEFT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Output_LEFT__PS EQU CYREG_PRT3_PS
Pin_Output_LEFT__SHIFT EQU 5
Pin_Output_LEFT__SLW EQU CYREG_PRT3_SLW

/* Pin_Output_RIGHT */
Pin_Output_RIGHT__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Pin_Output_RIGHT__0__MASK EQU 0x40
Pin_Output_RIGHT__0__PC EQU CYREG_PRT3_PC6
Pin_Output_RIGHT__0__PORT EQU 3
Pin_Output_RIGHT__0__SHIFT EQU 6
Pin_Output_RIGHT__AG EQU CYREG_PRT3_AG
Pin_Output_RIGHT__AMUX EQU CYREG_PRT3_AMUX
Pin_Output_RIGHT__BIE EQU CYREG_PRT3_BIE
Pin_Output_RIGHT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Output_RIGHT__BYP EQU CYREG_PRT3_BYP
Pin_Output_RIGHT__CTL EQU CYREG_PRT3_CTL
Pin_Output_RIGHT__DM0 EQU CYREG_PRT3_DM0
Pin_Output_RIGHT__DM1 EQU CYREG_PRT3_DM1
Pin_Output_RIGHT__DM2 EQU CYREG_PRT3_DM2
Pin_Output_RIGHT__DR EQU CYREG_PRT3_DR
Pin_Output_RIGHT__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Output_RIGHT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Output_RIGHT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Output_RIGHT__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Output_RIGHT__MASK EQU 0x40
Pin_Output_RIGHT__PORT EQU 3
Pin_Output_RIGHT__PRT EQU CYREG_PRT3_PRT
Pin_Output_RIGHT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Output_RIGHT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Output_RIGHT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Output_RIGHT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Output_RIGHT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Output_RIGHT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Output_RIGHT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Output_RIGHT__PS EQU CYREG_PRT3_PS
Pin_Output_RIGHT__SHIFT EQU 6
Pin_Output_RIGHT__SLW EQU CYREG_PRT3_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
