// Seed: 4261282246
module module_0;
  tri0 id_1;
  assign id_1 = 1;
  wor  id_2;
  tri1 id_3 = 1;
  id_4 :
  assert property (@(posedge id_2) 1)
  else $display;
  if (1)
    for (id_5 = 1; 1; id_4 = "" ? 1 : 1 ? id_5 : 1'b0) begin
      wire id_6 = id_6;
      wire id_7;
    end
  else begin : id_8
    wire id_9;
  end
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output wire id_5,
    output tri1 id_6,
    output wand id_7,
    output wire id_8,
    input tri1 id_9
);
  always @(id_2) begin
    id_5 = id_0 ? 1'b0 : id_3;
  end
  wire id_11;
  module_0();
endmodule
