// Seed: 1514163190
`resetall
module module_0 (
    output id_0,
    output reg id_1,
    output id_2,
    input tri id_3,
    input id_4,
    output logic id_5,
    output id_6,
    input reg id_7,
    output id_8
);
  always @(negedge 1'b0) begin
    id_1 <= id_7;
  end
  type_15(
      id_0, id_0
  );
  logic id_9;
  logic id_10 = id_3[1];
endmodule
