
*** Running vivado
    with args -log reconfigMultiplyBlock.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source reconfigMultiplyBlock.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source reconfigMultiplyBlock.tcl -notrace
Command: link_design -top reconfigMultiplyBlock -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/integerComputePynq_synth_1/multiplyComputePynq.dcp' for cell 'mCompute'
2 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
link_design failed
ERROR: [Netlist 29-77] Could not replace (cell 'multiplyCompute_bb', library 'work_mCompute_mCompute_3', file 'NOFILE') with (cell 'multiplyComputePynq', library 'work', file 'multiplyComputePynq.edf') because of a port interface mismatch; in strict mode, no extra ports are allowed.  8 ports are missing on the original cell. 5 of the missing ports are: 'multiplier[7]' 'multiplier[6]' 'multiplier[5]' 'multiplicand[5]' 'multiplicand[4]'.
Resolution: Modify RTL to reference correct ports from the netlist
INFO: [Common 17-206] Exiting Vivado at Thu Jun 25 12:47:25 2020...
