

================================================================
== Vitis HLS Report for 'Axi2AxiStream_1'
================================================================
* Date:           Mon Jun 27 00:45:03 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LVI-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        6|  1200964|  60.000 ns|  12.010 ms|    6|  1200964|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                       |                                            |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                        Instance                       |                   Module                   |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1_fu_142  |Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1  |        4|      483|  40.000 ns|  4.830 us|    4|  483|       no|
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- MMIterInLoop1  |        2|  1200960|   2 ~ 556|          -|          -|  1 ~ 2160|        no|
        +-----------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     256|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|      91|     123|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     582|    -|
|Register         |        -|     -|     283|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     374|     961|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |                        Instance                       |                   Module                   | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |grp_Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1_fu_142  |Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1  |        0|   0|  91|  103|    0|
    |mul_31ns_21ns_52_1_1_U18                               |mul_31ns_21ns_52_1_1                        |        0|   2|   0|   20|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |Total                                                  |                                            |        0|   2|  91|  123|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_16ns_16ns_32_3_1_U19  |mul_mul_16ns_16ns_32_3_1  |    i0 * i1|
    |mul_mul_16ns_16ns_32_3_1_U20  |mul_mul_16ns_16ns_32_3_1  |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln587_1_fu_216_p2             |         +|   0|  0|  34|          27|           6|
    |add_ln587_fu_189_p2               |         +|   0|  0|  34|          27|           6|
    |empty_226_fu_292_p2               |         +|   0|  0|  71|          64|          64|
    |r_2_fu_265_p2                     |         +|   0|  0|  38|          31|           1|
    |ap_block_state77_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |cmp_i82_i_fu_239_p2               |      icmp|   0|  0|  15|          21|           1|
    |icmp_ln1021_fu_156_p2             |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln1024_fu_260_p2             |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |addrbound_V_fu_232_p3             |    select|   0|  0|  20|           1|          21|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 256|         237|         135|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  414|         78|    1|         78|
    |ap_done               |    9|          2|    1|          2|
    |gmem1_blk_n_AR        |    9|          2|    1|          2|
    |ldata_write           |    9|          2|    1|          2|
    |m_axi_gmem1_ARADDR    |   14|          3|   64|        192|
    |m_axi_gmem1_ARBURST   |    9|          2|    2|          4|
    |m_axi_gmem1_ARCACHE   |    9|          2|    4|          8|
    |m_axi_gmem1_ARID      |    9|          2|    1|          2|
    |m_axi_gmem1_ARLEN     |   14|          3|   32|         96|
    |m_axi_gmem1_ARLOCK    |    9|          2|    2|          4|
    |m_axi_gmem1_ARPROT    |    9|          2|    3|          6|
    |m_axi_gmem1_ARQOS     |    9|          2|    4|          8|
    |m_axi_gmem1_ARREGION  |    9|          2|    4|          8|
    |m_axi_gmem1_ARSIZE    |    9|          2|    3|          6|
    |m_axi_gmem1_ARUSER    |    9|          2|    1|          2|
    |m_axi_gmem1_ARVALID   |   14|          3|    1|          3|
    |m_axi_gmem1_RREADY    |    9|          2|    1|          2|
    |r_fu_102              |    9|          2|   31|         62|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  582|        115|  157|        487|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                           |  77|   0|   77|          0|
    |ap_done_reg                                                         |   1|   0|    1|          0|
    |cmp_i82_i_reg_383                                                   |   1|   0|    1|          0|
    |cols_addrbound_reg_378                                              |  21|   0|   21|          0|
    |cols_int16_reg_342                                                  |  16|   0|   16|          0|
    |grp_Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1_fu_142_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1021_reg_347                                                 |   1|   0|    1|          0|
    |r_2_reg_400                                                         |  31|   0|   31|          0|
    |r_fu_102                                                            |  31|   0|   31|          0|
    |trunc_ln_reg_405                                                    |  61|   0|   61|          0|
    |zext_ln1028_1_reg_392                                               |  21|   0|   32|         11|
    |zext_ln1028_reg_387                                                 |  21|   0|   52|         31|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               | 283|   0|  325|         42|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Axi2AxiStream.1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Axi2AxiStream.1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Axi2AxiStream.1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Axi2AxiStream.1|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  Axi2AxiStream.1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Axi2AxiStream.1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Axi2AxiStream.1|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   64|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    8|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   64|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|            gmem1|       pointer|
|din                   |   in|   64|     ap_none|              din|        scalar|
|ldata_din             |  out|   64|     ap_fifo|            ldata|       pointer|
|ldata_num_data_valid  |   in|    2|     ap_fifo|            ldata|       pointer|
|ldata_fifo_cap        |   in|    2|     ap_fifo|            ldata|       pointer|
|ldata_full_n          |   in|    1|     ap_fifo|            ldata|       pointer|
|ldata_write           |  out|    1|     ap_fifo|            ldata|       pointer|
|p_read                |   in|   16|     ap_none|           p_read|        scalar|
|p_read1               |   in|   32|     ap_none|          p_read1|        scalar|
|p_read2               |   in|   16|     ap_none|          p_read2|        scalar|
|stride                |   in|   32|     ap_none|           stride|        scalar|
+----------------------+-----+-----+------------+-----------------+--------------+

