# Verilog-
My journey of learning SystemVerilog and Digital Design.
# Verilog Practice Projects 

This repository contains my practice codes for Verilog and SystemVerilog.
  $ Project List!
#1. Full Adder
 A simple 1-bit Full Adder design using Dataflow modeling.

 created By Neeraj Kumar
