****************************************
Report : qor
Design : fifo1_sram
Version: Q-2019.12-SP4
Date   : Tue Apr 11 00:38:14 2023
****************************************
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 717 nets, 0 global routed, 7 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 715, routed nets = 7, across physical hierarchy nets = 0, parasitics cached nets = 715, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 163. (TIM-112)
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)


Scenario           'func_slow'
Timing Path Group  'wclk'
----------------------------------------
Levels of Logic:                     12
Critical Path Length:              1.28
Critical Path Slack:              -0.32
Critical Path Clk Period:          1.18
Total Negative Slack:             -0.37
No. of Violating Paths:               3
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'rclk'
----------------------------------------
Levels of Logic:                     10
Critical Path Length:              1.16
Critical Path Slack:              -0.19
Critical Path Clk Period:          1.22
Total Negative Slack:             -0.19
No. of Violating Paths:               1
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'INPUTS'
----------------------------------------
Levels of Logic:                     10
Critical Path Length:              1.34
Critical Path Slack:              -0.38
Critical Path Clk Period:          1.18
Total Negative Slack:            -11.30
No. of Violating Paths:              63
Worst Hold Violation:             -0.19
Total Hold Violation:             -1.01
No. of Hold Violations:              11
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'OUTPUTS'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              2.16
Critical Path Slack:              -0.50
Critical Path Clk Period:          1.22
Total Negative Slack:             -3.83
No. of Violating Paths:              10
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              5
Hierarchical Port Count:            209
Leaf Cell Count:                    631
Buf/Inv Cell Count:                 226
Buf Cell Count:                     134
Inv Cell Count:                      92
CT Buf/Inv Cell Count:                0
Combinational Cell Count:           527
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              104
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            8
   Single-bit Sequential Cell Count:                       96
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          8
----------------------------------------


Area
----------------------------------------
Combinational Area:           301629.06
Noncombinational Area:           842.23
Buf/Inv Area:                    901.96
Total Buffer Area:               667.64
Total Inverter Area:             234.32
Macro/Black Box Area:          69436.17
Net Area:                             0
Net XLength:                    2164.99
Net YLength:                    2116.19
----------------------------------------
Cell Area (netlist):                         371907.47
Cell Area (netlist and physical only):       373607.69
Net Length:                     4281.18


Design Rules
----------------------------------------
Total Number of Nets:               781
Nets with Violations:                13
Max Trans Violations:                 0
Max Cap Violations:                  13
----------------------------------------

1
