{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702239448427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702239448427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 23:17:28 2023 " "Processing started: Sun Dec 10 23:17:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702239448427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239448427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projemm -c projemm " "Command: quartus_map --read_settings_files=on --write_settings_files=off projemm -c projemm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239448427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702239448889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702239448889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "xor_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/xor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_3bit " "Found entity 1: and_3bit" {  } { { "and_3bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_3bit " "Found entity 1: or_3bit" {  } { { "or_3bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_4bit " "Found entity 1: or_4bit" {  } { { "or_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_4bit " "Found entity 1: and_4bit" {  } { { "and_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_5bit " "Found entity 1: or_5bit" {  } { { "or_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_5bit " "Found entity 1: and_5bit" {  } { { "and_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p adder_4bit.v(5) " "Verilog HDL Declaration information at adder_4bit.v(5): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702239457960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g adder_4bit.v(6) " "Verilog HDL Declaration information at adder_4bit.v(6): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702239457960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "adder_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_add_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_add_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_add_32bit " "Found entity 1: sub_add_32bit" {  } { { "sub_add_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/sub_add_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_32bit " "Found entity 1: nor_32bit" {  } { { "nor_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/nor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "or_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "and_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32bit_to_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_32bit_to_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit_to_1bit " "Found entity 1: xor_32bit_to_1bit" {  } { { "xor_32bit_to_1bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/xor_32bit_to_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lessthan32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file lessthan32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 LessThan32Bit " "Found entity 1: LessThan32Bit" {  } { { "LessThan32Bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/LessThan32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32bit_to_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32bit_to_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit_to_1bit " "Found entity 1: and_32bit_to_1bit" {  } { { "and_32bit_to_1bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_32bit_to_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_16bit " "Found entity 1: adder_16bit" {  } { { "adder_16bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "mod_cu.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_32bit " "Found entity 1: comparator_32bit" {  } { { "comparator_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/comparator_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.v 1 1 " "Found 1 design units, including 1 entities, in source file mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_tb " "Found entity 1: mod_tb" {  } { { "mod_tb.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32 " "Found entity 1: alu_32" {  } { { "alu_32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/alu_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_to_1 " "Found entity 1: mux2_to_1" {  } { { "mux2_to_1.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mux2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_to_1 " "Found entity 1: mux4_to_1" {  } { { "mux4_to_1.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mux4_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_to_1 " "Found entity 1: mux8_to_1" {  } { { "mux8_to_1.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mux8_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "mux_32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mux_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239457992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp and_3bit.v(6) " "Verilog HDL Implicit Net warning at and_3bit.v(6): created implicit net for \"temp\"" {  } { { "and_3bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_3bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp or_3bit.v(4) " "Verilog HDL Implicit Net warning at or_3bit.v(4): created implicit net for \"temp\"" {  } { { "or_3bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_3bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp or_4bit.v(4) " "Verilog HDL Implicit Net warning at or_4bit.v(4): created implicit net for \"temp\"" {  } { { "or_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_4bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 or_4bit.v(5) " "Verilog HDL Implicit Net warning at or_4bit.v(5): created implicit net for \"temp1\"" {  } { { "or_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_4bit.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp and_4bit.v(4) " "Verilog HDL Implicit Net warning at and_4bit.v(4): created implicit net for \"temp\"" {  } { { "and_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_4bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 and_4bit.v(5) " "Verilog HDL Implicit Net warning at and_4bit.v(5): created implicit net for \"temp1\"" {  } { { "and_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_4bit.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp or_5bit.v(4) " "Verilog HDL Implicit Net warning at or_5bit.v(4): created implicit net for \"temp\"" {  } { { "or_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_5bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 or_5bit.v(5) " "Verilog HDL Implicit Net warning at or_5bit.v(5): created implicit net for \"temp1\"" {  } { { "or_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_5bit.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp2 or_5bit.v(6) " "Verilog HDL Implicit Net warning at or_5bit.v(6): created implicit net for \"temp2\"" {  } { { "or_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_5bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp and_5bit.v(4) " "Verilog HDL Implicit Net warning at and_5bit.v(4): created implicit net for \"temp\"" {  } { { "and_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_5bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 and_5bit.v(5) " "Verilog HDL Implicit Net warning at and_5bit.v(5): created implicit net for \"temp1\"" {  } { { "and_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_5bit.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp2 and_5bit.v(6) " "Verilog HDL Implicit Net warning at and_5bit.v(6): created implicit net for \"temp2\"" {  } { { "and_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_5bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp9 adder_4bit.v(28) " "Verilog HDL Implicit Net warning at adder_4bit.v(28): created implicit net for \"temp9\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp7 adder_4bit.v(32) " "Verilog HDL Implicit Net warning at adder_4bit.v(32): created implicit net for \"temp7\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp8 adder_4bit.v(33) " "Verilog HDL Implicit Net warning at adder_4bit.v(33): created implicit net for \"temp8\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp adder_4bit.v(38) " "Verilog HDL Implicit Net warning at adder_4bit.v(38): created implicit net for \"temp\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 adder_4bit.v(39) " "Verilog HDL Implicit Net warning at adder_4bit.v(39): created implicit net for \"temp1\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp3 adder_4bit.v(44) " "Verilog HDL Implicit Net warning at adder_4bit.v(44): created implicit net for \"temp3\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp4 adder_4bit.v(45) " "Verilog HDL Implicit Net warning at adder_4bit.v(45): created implicit net for \"temp4\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp5 adder_4bit.v(46) " "Verilog HDL Implicit Net warning at adder_4bit.v(46): created implicit net for \"temp5\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp6 adder_4bit.v(47) " "Verilog HDL Implicit Net warning at adder_4bit.v(47): created implicit net for \"temp6\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239457992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_32 " "Elaborating entity \"alu_32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702239458070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit adder_32bit:r1 " "Elaborating entity \"adder_32bit\" for hierarchy \"adder_32bit:r1\"" {  } { { "alu_32.v" "r1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/alu_32.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16bit adder_32bit:r1\|adder_16bit:a0 " "Elaborating entity \"adder_16bit\" for hierarchy \"adder_32bit:r1\|adder_16bit:a0\"" {  } { { "adder_32bit.v" "a0" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458077 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result\[16\] adder_16bit.v(8) " "Output port \"result\[16\]\" at adder_16bit.v(8) has no driver" {  } { { "adder_16bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_16bit.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702239458077 "|mod|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0 " "Elaborating entity \"adder_4bit\" for hierarchy \"adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\"" {  } { { "adder_16bit.v" "a0" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_16bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_3bit adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|and_3bit:and6 " "Elaborating entity \"and_3bit\" for hierarchy \"adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|and_3bit:and6\"" {  } { { "adder_4bit.v" "and6" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_3bit adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|or_3bit:or5 " "Elaborating entity \"or_3bit\" for hierarchy \"adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|or_3bit:or5\"" {  } { { "adder_4bit.v" "or5" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_4bit adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|and_4bit:and8 " "Elaborating entity \"and_4bit\" for hierarchy \"adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|and_4bit:and8\"" {  } { { "adder_4bit.v" "and8" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_4bit adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|or_4bit:or6 " "Elaborating entity \"or_4bit\" for hierarchy \"adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|or_4bit:or6\"" {  } { { "adder_4bit.v" "or6" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_5bit adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|and_5bit:and11 " "Elaborating entity \"and_5bit\" for hierarchy \"adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|and_5bit:and11\"" {  } { { "adder_4bit.v" "and11" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_5bit adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|or_5bit:or7 " "Elaborating entity \"or_5bit\" for hierarchy \"adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|or_5bit:or7\"" {  } { { "adder_4bit.v" "or7" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LessThan32Bit LessThan32Bit:r2 " "Elaborating entity \"LessThan32Bit\" for hierarchy \"LessThan32Bit:r2\"" {  } { { "alu_32.v" "r2" { Text "C:/Users/LENOVO/Desktop/quartus/arife/alu_32.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_add_32bit LessThan32Bit:r2\|sub_add_32bit:sub1 " "Elaborating entity \"sub_add_32bit\" for hierarchy \"LessThan32Bit:r2\|sub_add_32bit:sub1\"" {  } { { "LessThan32Bit.v" "sub1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/LessThan32Bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit_to_1bit LessThan32Bit:r2\|sub_add_32bit:sub1\|xor_32bit_to_1bit:xor1 " "Elaborating entity \"xor_32bit_to_1bit\" for hierarchy \"LessThan32Bit:r2\|sub_add_32bit:sub1\|xor_32bit_to_1bit:xor1\"" {  } { { "sub_add_32bit.v" "xor1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/sub_add_32bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit_to_1bit LessThan32Bit:r2\|and_32bit_to_1bit:and1 " "Elaborating entity \"and_32bit_to_1bit\" for hierarchy \"LessThan32Bit:r2\|and_32bit_to_1bit:and1\"" {  } { { "LessThan32Bit.v" "and1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/LessThan32Bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit xor_32bit:r4 " "Elaborating entity \"xor_32bit\" for hierarchy \"xor_32bit:r4\"" {  } { { "alu_32.v" "r4" { Text "C:/Users/LENOVO/Desktop/quartus/arife/alu_32.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_32bit nor_32bit:r5 " "Elaborating entity \"nor_32bit\" for hierarchy \"nor_32bit:r5\"" {  } { { "alu_32.v" "r5" { Text "C:/Users/LENOVO/Desktop/quartus/arife/alu_32.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit and_32bit:r6 " "Elaborating entity \"and_32bit\" for hierarchy \"and_32bit:r6\"" {  } { { "alu_32.v" "r6" { Text "C:/Users/LENOVO/Desktop/quartus/arife/alu_32.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit or_32bit:r7 " "Elaborating entity \"or_32bit\" for hierarchy \"or_32bit:r7\"" {  } { { "alu_32.v" "r7" { Text "C:/Users/LENOVO/Desktop/quartus/arife/alu_32.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod mod:r8 " "Elaborating entity \"mod\" for hierarchy \"mod:r8\"" {  } { { "alu_32.v" "r8" { Text "C:/Users/LENOVO/Desktop/quartus/arife/alu_32.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp mod:r8\|mod_dp:dp1 " "Elaborating entity \"mod_dp\" for hierarchy \"mod:r8\|mod_dp:dp1\"" {  } { { "mod.v" "dp1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458229 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result mod_dp.v(30) " "Verilog HDL Always Construct warning at mod_dp.v(30): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] mod_dp.v(30) " "Inferred latch for \"result\[0\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] mod_dp.v(30) " "Inferred latch for \"result\[1\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] mod_dp.v(30) " "Inferred latch for \"result\[2\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] mod_dp.v(30) " "Inferred latch for \"result\[3\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] mod_dp.v(30) " "Inferred latch for \"result\[4\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] mod_dp.v(30) " "Inferred latch for \"result\[5\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] mod_dp.v(30) " "Inferred latch for \"result\[6\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] mod_dp.v(30) " "Inferred latch for \"result\[7\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] mod_dp.v(30) " "Inferred latch for \"result\[8\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] mod_dp.v(30) " "Inferred latch for \"result\[9\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] mod_dp.v(30) " "Inferred latch for \"result\[10\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] mod_dp.v(30) " "Inferred latch for \"result\[11\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] mod_dp.v(30) " "Inferred latch for \"result\[12\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] mod_dp.v(30) " "Inferred latch for \"result\[13\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] mod_dp.v(30) " "Inferred latch for \"result\[14\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] mod_dp.v(30) " "Inferred latch for \"result\[15\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] mod_dp.v(30) " "Inferred latch for \"result\[16\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] mod_dp.v(30) " "Inferred latch for \"result\[17\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] mod_dp.v(30) " "Inferred latch for \"result\[18\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] mod_dp.v(30) " "Inferred latch for \"result\[19\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] mod_dp.v(30) " "Inferred latch for \"result\[20\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] mod_dp.v(30) " "Inferred latch for \"result\[21\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] mod_dp.v(30) " "Inferred latch for \"result\[22\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] mod_dp.v(30) " "Inferred latch for \"result\[23\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] mod_dp.v(30) " "Inferred latch for \"result\[24\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] mod_dp.v(30) " "Inferred latch for \"result\[25\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] mod_dp.v(30) " "Inferred latch for \"result\[26\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] mod_dp.v(30) " "Inferred latch for \"result\[27\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] mod_dp.v(30) " "Inferred latch for \"result\[28\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] mod_dp.v(30) " "Inferred latch for \"result\[29\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] mod_dp.v(30) " "Inferred latch for \"result\[30\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] mod_dp.v(30) " "Inferred latch for \"result\[31\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458232 "|mod|mod_dp:dp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_32bit mod:r8\|mod_dp:dp1\|comparator_32bit:com1 " "Elaborating entity \"comparator_32bit\" for hierarchy \"mod:r8\|mod_dp:dp1\|comparator_32bit:com1\"" {  } { { "mod_dp.v" "com1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_cu mod:r8\|mod_cu:cu1 " "Elaborating entity \"mod_cu\" for hierarchy \"mod:r8\|mod_cu:cu1\"" {  } { { "mod.v" "cu1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458377 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state mod_cu.v(29) " "Verilog HDL Always Construct warning at mod_cu.v(29): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "mod_cu.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_cu.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702239458427 "|alu_32|mod:r8|mod_cu:cu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RESULT mod_cu.v(32) " "Inferred latch for \"next_state.RESULT\" at mod_cu.v(32)" {  } { { "mod_cu.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_cu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458427 "|alu_32|mod:r8|mod_cu:cu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SUB mod_cu.v(32) " "Inferred latch for \"next_state.SUB\" at mod_cu.v(32)" {  } { { "mod_cu.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_cu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458427 "|alu_32|mod:r8|mod_cu:cu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.START mod_cu.v(32) " "Inferred latch for \"next_state.START\" at mod_cu.v(32)" {  } { { "mod_cu.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_cu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239458427 "|alu_32|mod:r8|mod_cu:cu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 mux_32:r9 " "Elaborating entity \"mux_32\" for hierarchy \"mux_32:r9\"" {  } { { "alu_32.v" "r9" { Text "C:/Users/LENOVO/Desktop/quartus/arife/alu_32.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_to_1 mux_32:r9\|mux8_to_1:m1 " "Elaborating entity \"mux8_to_1\" for hierarchy \"mux_32:r9\|mux8_to_1:m1\"" {  } { { "mux_32.v" "m1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mux_32.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_to_1 mux_32:r9\|mux8_to_1:m1\|mux4_to_1:m1 " "Elaborating entity \"mux4_to_1\" for hierarchy \"mux_32:r9\|mux8_to_1:m1\|mux4_to_1:m1\"" {  } { { "mux8_to_1.v" "m1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mux8_to_1.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_to_1 mux_32:r9\|mux8_to_1:m1\|mux4_to_1:m1\|mux2_to_1:m1 " "Elaborating entity \"mux2_to_1\" for hierarchy \"mux_32:r9\|mux8_to_1:m1\|mux4_to_1:m1\|mux2_to_1:m1\"" {  } { { "mux4_to_1.v" "m1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mux4_to_1.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239458459 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a1 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a1\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702239458667 "|alu_32|adder_32bit:r1|adder_16bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a0 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a0\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a0" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 6 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702239458672 "|alu_32|adder_32bit:r1|adder_16bit:a0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a1 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a1\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702239458675 "|alu_32|adder_32bit:r1|adder_16bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a0 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a0\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a0" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 6 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702239458677 "|alu_32|adder_32bit:r1|adder_16bit:a0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a1 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a1\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702239458677 "|alu_32|adder_32bit:r1|adder_16bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a0 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a0\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a0" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 6 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702239458682 "|alu_32|adder_32bit:r1|adder_16bit:a0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a1 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a1\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702239458682 "|alu_32|adder_32bit:r1|adder_16bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a0 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a0\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a0" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 6 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702239458687 "|alu_32|adder_32bit:r1|adder_16bit:a0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702239461437 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702239462570 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702239468577 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LENOVO/Desktop/quartus/arife/output_files/projemm.map.smsg " "Generated suppressed messages file C:/Users/LENOVO/Desktop/quartus/arife/output_files/projemm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239468708 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702239469360 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239469360 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "611 " "Implemented 611 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702239469590 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702239469590 ""} { "Info" "ICUT_CUT_TM_LCELLS" "510 " "Implemented 510 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702239469590 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702239469590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702239469692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 23:17:49 2023 " "Processing ended: Sun Dec 10 23:17:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702239469692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702239469692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702239469692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239469692 ""}
