Analysis & Synthesis report for Astroids
Tue Nov 26 23:04:21 2013
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Nov 26 23:04:21 2013             ;
; Quartus II 32-bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; Astroids                                      ;
; Top-level Entity Name              ; Astroids                                      ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; N/A until Partition Merge                     ;
;     Total combinational functions  ; N/A until Partition Merge                     ;
;     Dedicated logic registers      ; N/A until Partition Merge                     ;
; Total registers                    ; N/A until Partition Merge                     ;
; Total pins                         ; N/A until Partition Merge                     ;
; Total virtual pins                 ; N/A until Partition Merge                     ;
; Total memory bits                  ; N/A until Partition Merge                     ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                     ;
; Total PLLs                         ; N/A until Partition Merge                     ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Astroids           ; Astroids           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File                                               ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |Astroids|VGA_Audio_PLL:p1 ; /home/amir/Projects/asteroids-verilog-project/VGA_Audio_PLL.v ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 26 23:04:20 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off asteroids-verilog-project -c Astroids
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file VGA_Audio_PLL.v
    Info (12023): Found entity 1: VGA_Audio_PLL
Info (12021): Found 1 design units, including 1 entities, in source file vga_sync.v
    Info (12023): Found entity 1: vga_sync
Info (12021): Found 1 design units, including 1 entities, in source file Spaceship.v
    Info (12023): Found entity 1: Spaceship
Info (12021): Found 5 design units, including 5 entities, in source file Rocks_Man.v
    Info (12023): Found entity 1: fib_16bit
    Info (12023): Found entity 2: randomDir
    Info (12023): Found entity 3: Clk2sec
    Info (12023): Found entity 4: rand_coordinates
    Info (12023): Found entity 5: Rocks_Man
Info (12021): Found 1 design units, including 1 entities, in source file Rocks.v
    Info (12023): Found entity 1: Rocks
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file Bullet_Man.v
    Info (12023): Found entity 1: Bullet_Man
Info (12021): Found 1 design units, including 1 entities, in source file Bullet.v
    Info (12023): Found entity 1: Bullet
Info (12021): Found 1 design units, including 1 entities, in source file Astroids.v
    Info (12023): Found entity 1: Astroids
Info (12021): Found 1 design units, including 1 entities, in source file clk_60hz.v
    Info (12023): Found entity 1: clk_60hz
Critical Warning (10846): Verilog HDL Instantiation warning at Rocks_Man.v(74): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Rocks_Man.v(75): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Rocks_Man.v(79): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Rocks_Man.v(84): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Rocks_Man.v(85): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Rocks_Man.v(90): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Rocks_Man.v(133): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Rocks_Man.v(149): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Rocks_Man.v(165): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Rocks_Man.v(181): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Astroids.v(84): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Astroids.v(140): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Astroids.v(154): instance has no name
Info (12127): Elaborating entity "Astroids" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Astroids.v(36): object "RST" assigned a value but never read
Warning (10034): Output port "LEDG" at Astroids.v(12) has no driver
Warning (10034): Output port "LEDR[17..10]" at Astroids.v(13) has no driver
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0"
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1"
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component"
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "15"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "14"
    Info (12134): Parameter "clk2_phase_shift" = "-9921"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "clk_60hz" for hierarchy "clk_60hz:comb_141"
Warning (10230): Verilog HDL assignment warning at clk_60hz.v(5): truncated value with size 32 to match size of target (19)
Info (12128): Elaborating entity "Spaceship" for hierarchy "Spaceship:c1"
Warning (10240): Verilog HDL Always Construct warning at Spaceship.v(20): inferring latch(es) for variable "shipX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Spaceship.v(20): inferring latch(es) for variable "shipY", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at Spaceship.v(40): variable "shipX" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Spaceship.v(40): variable "py" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Spaceship.v(40): variable "shipY" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Spaceship.v(42): variable "shipX" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Spaceship.v(42): variable "py" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Spaceship.v(42): variable "shipY" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (10041): Inferred latch for "shipY[0]" at Spaceship.v(20)
Info (10041): Inferred latch for "shipY[1]" at Spaceship.v(20)
Info (10041): Inferred latch for "shipY[2]" at Spaceship.v(20)
Info (10041): Inferred latch for "shipY[3]" at Spaceship.v(20)
Info (10041): Inferred latch for "shipY[4]" at Spaceship.v(20)
Info (10041): Inferred latch for "shipY[5]" at Spaceship.v(20)
Info (10041): Inferred latch for "shipY[6]" at Spaceship.v(20)
Info (10041): Inferred latch for "shipY[7]" at Spaceship.v(20)
Info (10041): Inferred latch for "shipY[8]" at Spaceship.v(20)
Info (10041): Inferred latch for "shipY[9]" at Spaceship.v(20)
Info (10041): Inferred latch for "shipX[0]" at Spaceship.v(20)
Info (12128): Elaborating entity "Bullet_Man" for hierarchy "Bullet_Man:Bm1"
Warning (10034): Output port "DEBUG[9..8]" at Bullet_Man.v(10) has no driver
Info (12128): Elaborating entity "Bullet" for hierarchy "Bullet_Man:Bm1|Bullet:B0"
Warning (10235): Verilog HDL Always Construct warning at Bullet.v(44): variable "bulletX" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Bullet.v(44): variable "py" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Bullet.v(44): variable "bulletY" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Bullet.v(45): variable "inUse" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at Bullet.v(43): inferring latch(es) for variable "pixel", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "pixel" at Bullet.v(48)
Info (12128): Elaborating entity "Rocks_Man" for hierarchy "Rocks_Man:comb_234"
Warning (10034): Output port "pixel[9..4]" at Rocks_Man.v(66) has no driver
Info (12128): Elaborating entity "fib_16bit" for hierarchy "Rocks_Man:comb_234|fib_16bit:comb_3"
Info (12128): Elaborating entity "rand_coordinates" for hierarchy "Rocks_Man:comb_234|rand_coordinates:comb_5"
Info (12128): Elaborating entity "randomDir" for hierarchy "Rocks_Man:comb_234|randomDir:comb_6"
Info (12128): Elaborating entity "Clk2sec" for hierarchy "Rocks_Man:comb_234|Clk2sec:comb_8"
Warning (10230): Verilog HDL assignment warning at Rocks_Man.v(29): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "Rocks" for hierarchy "Rocks_Man:comb_234|Rocks:comb_95"
Warning (10235): Verilog HDL Always Construct warning at Rocks.v(78): variable "rockX" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Rocks.v(78): variable "py" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Rocks.v(78): variable "rockY" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Rocks.v(80): variable "rockX" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Rocks.v(80): variable "py" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Rocks.v(80): variable "rockY" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (12125): Using design file collision_detector.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: collision_detector
Error (10137): Verilog HDL Procedural Assignment error at collision_detector.v(27): object "score" on left-hand side of assignment must have a variable data type File: /home/amir/Projects/asteroids-verilog-project/collision_detector.v Line: 27
Error (10231): Verilog HDL error at collision_detector.v(27): value cannot be assigned to input "score" File: /home/amir/Projects/asteroids-verilog-project/collision_detector.v Line: 27
Error (10137): Verilog HDL Procedural Assignment error at collision_detector.v(31): object "lives" on left-hand side of assignment must have a variable data type File: /home/amir/Projects/asteroids-verilog-project/collision_detector.v Line: 31
Error (10231): Verilog HDL error at collision_detector.v(31): value cannot be assigned to input "lives" File: /home/amir/Projects/asteroids-verilog-project/collision_detector.v Line: 31
Info (144001): Generated suppressed messages file /home/amir/Projects/asteroids-verilog-project/Astroids.map.smsg
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 41 warnings
    Error: Peak virtual memory: 321 megabytes
    Error: Processing ended: Tue Nov 26 23:04:21 2013
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/amir/Projects/asteroids-verilog-project/Astroids.map.smsg.


