<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$98 <= NOT (PWMBUS(2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$FX_DC$98 <= NOT (XLXI_48/count(2));
</td></tr><tr><td>
FTCPE_CLK_50: FTCPE port map (CLK_50,'1',ECLK,'0','0',CLK_50_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLK_50_CE <= (NOT XLXI_15/r_reg(0) AND NOT XLXI_15/r_reg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_15/r_reg(2));
</td></tr><tr><td>
FDCPE_DIR: FDCPE port map (DIR,XLXI_2/rotary_left,ECLK,'0','0',XLXI_2/rotary_event);
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
FDCPE_IRQ: FDCPE port map (IRQ,XLXI_2/internal_detent,ECLK,'0','0');
</td></tr><tr><td>
</td></tr><tr><td>
LED(0) <= ((NOT RESET AND XLXI_58/SPIDATA_IN(0) AND LED(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(2) AND LED(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/SPIDATA_IN(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/DEVCMD(0) AND NOT XLXI_58/DEVCMD(1) AND NOT XLXI_58/DEVCMD(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(3) AND NOT XLXI_58/DEVCMD(4) AND NOT XLXI_58/DEVCMD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(6) AND NOT XLXI_58/DEVCMD(7) AND XLXI_58/CMDDATA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND NOT XLXI_58/DEVCMD(0) AND LED(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(1) AND LED(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND LED(0) AND NOT XLXI_58/CMDDATA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(3) AND LED(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(4) AND LED(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(5) AND LED(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(6) AND LED(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(7) AND LED(0)));
</td></tr><tr><td>
</td></tr><tr><td>
LED(1) <= ((XLXI_58/CMDDATA.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND NOT XLXI_58/DEVCMD(0) AND LED(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(5) AND LED(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(6) AND LED(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(7) AND LED(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND LED(1) AND NOT XLXI_58/CMDDATA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(3) AND LED(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(4) AND LED(1)));
</td></tr><tr><td>
</td></tr><tr><td>
LED(2) <= ((NOT RESET AND XLXI_58/SPIDATA_IN(2) AND LED(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND NOT XLXI_58/DEVCMD(0) AND LED(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(1) AND LED(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(2) AND LED(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND LED(2) AND NOT XLXI_58/CMDDATA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/SPIDATA_IN(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/DEVCMD(0) AND NOT XLXI_58/DEVCMD(1) AND NOT XLXI_58/DEVCMD(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(3) AND NOT XLXI_58/DEVCMD(4) AND NOT XLXI_58/DEVCMD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(6) AND NOT XLXI_58/DEVCMD(7) AND XLXI_58/CMDDATA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(3) AND LED(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(4) AND LED(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(5) AND LED(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(6) AND LED(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(7) AND LED(2)));
</td></tr><tr><td>
</td></tr><tr><td>
LED_0 <= (CLK_50 AND LED(0));
</td></tr><tr><td>
</td></tr><tr><td>
LED_1 <= (CLK_50 AND LED(1));
</td></tr><tr><td>
</td></tr><tr><td>
LED_2 <= (CLK_50 AND LED(2));
</td></tr><tr><td>
FDCPE_MISO: FDCPE port map (MISO,MISO_D,SCLK,'0','0',NOT SS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MISO_D <= ((NOT XLXI_58/BITCNT(0) AND XLXI_58/BITCNT(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/SPIDATA_OUT(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_58/BITCNT(0) AND NOT XLXI_58/BITCNT(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/SPIDATA_OUT(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_58/BITCNT(1) AND XLXI_58/BITCNT(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/SPIDATA_OUT(6)));
</td></tr><tr><td>
FDCPE_PWMBUS0: FDCPE port map (PWMBUS(0),'0','0',PWMBUS_CLR(0),PWMBUS_PRE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PWMBUS_CLR(0) <= (NOT XLXI_58/SPIDATA_IN(0) AND NOT XLXI_58/DEVCMD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(1) AND XLXI_58/DEVCMD(2) AND NOT XLXI_58/DEVCMD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(4) AND NOT XLXI_58/DEVCMD(5) AND NOT XLXI_58/DEVCMD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(7) AND XLXI_58/CMDDATA);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PWMBUS_PRE(0) <= (XLXI_58/SPIDATA_IN(0) AND NOT XLXI_58/DEVCMD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(1) AND XLXI_58/DEVCMD(2) AND NOT XLXI_58/DEVCMD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(4) AND NOT XLXI_58/DEVCMD(5) AND NOT XLXI_58/DEVCMD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(7) AND XLXI_58/CMDDATA);
</td></tr><tr><td>
FDCPE_PWMBUS1: FDCPE port map (PWMBUS(1),'0','0',PWMBUS_CLR(1),PWMBUS_PRE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PWMBUS_CLR(1) <= (NOT XLXI_58/SPIDATA_IN(1) AND NOT XLXI_58/DEVCMD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(1) AND XLXI_58/DEVCMD(2) AND NOT XLXI_58/DEVCMD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(4) AND NOT XLXI_58/DEVCMD(5) AND NOT XLXI_58/DEVCMD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(7) AND XLXI_58/CMDDATA);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PWMBUS_PRE(1) <= (XLXI_58/SPIDATA_IN(1) AND NOT XLXI_58/DEVCMD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(1) AND XLXI_58/DEVCMD(2) AND NOT XLXI_58/DEVCMD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(4) AND NOT XLXI_58/DEVCMD(5) AND NOT XLXI_58/DEVCMD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(7) AND XLXI_58/CMDDATA);
</td></tr><tr><td>
FDCPE_PWMBUS2: FDCPE port map (PWMBUS(2),'0','0',PWMBUS_CLR(2),PWMBUS_PRE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PWMBUS_CLR(2) <= (NOT XLXI_58/SPIDATA_IN(2) AND NOT XLXI_58/DEVCMD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(1) AND XLXI_58/DEVCMD(2) AND NOT XLXI_58/DEVCMD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(4) AND NOT XLXI_58/DEVCMD(5) AND NOT XLXI_58/DEVCMD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(7) AND XLXI_58/CMDDATA);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PWMBUS_PRE(2) <= (XLXI_58/SPIDATA_IN(2) AND NOT XLXI_58/DEVCMD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(1) AND XLXI_58/DEVCMD(2) AND NOT XLXI_58/DEVCMD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(4) AND NOT XLXI_58/DEVCMD(5) AND NOT XLXI_58/DEVCMD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(7) AND XLXI_58/CMDDATA);
</td></tr><tr><td>
FDCPE_PWMBUS3: FDCPE port map (PWMBUS(3),'0','0',PWMBUS_CLR(3),PWMBUS_PRE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PWMBUS_CLR(3) <= (NOT XLXI_58/DEVCMD(0) AND NOT XLXI_58/DEVCMD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/DEVCMD(2) AND NOT XLXI_58/DEVCMD(3) AND NOT XLXI_58/DEVCMD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(5) AND NOT XLXI_58/DEVCMD(6) AND NOT XLXI_58/DEVCMD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/SPIDATA_IN(3) AND XLXI_58/CMDDATA);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PWMBUS_PRE(3) <= (NOT XLXI_58/DEVCMD(0) AND NOT XLXI_58/DEVCMD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/DEVCMD(2) AND NOT XLXI_58/DEVCMD(3) AND NOT XLXI_58/DEVCMD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(5) AND NOT XLXI_58/DEVCMD(6) AND NOT XLXI_58/DEVCMD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/SPIDATA_IN(3) AND XLXI_58/CMDDATA);
</td></tr><tr><td>
FDCPE_PWMBUS4: FDCPE port map (PWMBUS(4),'0','0',PWMBUS_CLR(4),PWMBUS_PRE(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PWMBUS_CLR(4) <= (NOT XLXI_58/DEVCMD(0) AND NOT XLXI_58/DEVCMD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/DEVCMD(2) AND NOT XLXI_58/DEVCMD(3) AND NOT XLXI_58/DEVCMD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(5) AND NOT XLXI_58/DEVCMD(6) AND NOT XLXI_58/DEVCMD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/SPIDATA_IN(4) AND XLXI_58/CMDDATA);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PWMBUS_PRE(4) <= (NOT XLXI_58/DEVCMD(0) AND NOT XLXI_58/DEVCMD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/DEVCMD(2) AND NOT XLXI_58/DEVCMD(3) AND NOT XLXI_58/DEVCMD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(5) AND NOT XLXI_58/DEVCMD(6) AND NOT XLXI_58/DEVCMD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/SPIDATA_IN(4) AND XLXI_58/CMDDATA);
</td></tr><tr><td>
FDCPE_PWMBUS5: FDCPE port map (PWMBUS(5),'0','0',PWMBUS_CLR(5),PWMBUS_PRE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PWMBUS_CLR(5) <= (NOT XLXI_58/DEVCMD(0) AND NOT XLXI_58/DEVCMD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/DEVCMD(2) AND NOT XLXI_58/DEVCMD(3) AND NOT XLXI_58/DEVCMD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(5) AND NOT XLXI_58/DEVCMD(6) AND NOT XLXI_58/DEVCMD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/SPIDATA_IN(5) AND XLXI_58/CMDDATA);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PWMBUS_PRE(5) <= (NOT XLXI_58/DEVCMD(0) AND NOT XLXI_58/DEVCMD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/DEVCMD(2) AND NOT XLXI_58/DEVCMD(3) AND NOT XLXI_58/DEVCMD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(5) AND NOT XLXI_58/DEVCMD(6) AND NOT XLXI_58/DEVCMD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/SPIDATA_IN(5) AND XLXI_58/CMDDATA);
</td></tr><tr><td>
FDCPE_PWMBUS6: FDCPE port map (PWMBUS(6),'0','0',PWMBUS_CLR(6),PWMBUS_PRE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PWMBUS_CLR(6) <= (NOT XLXI_58/DEVCMD(0) AND NOT XLXI_58/DEVCMD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/DEVCMD(2) AND NOT XLXI_58/DEVCMD(3) AND NOT XLXI_58/DEVCMD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(5) AND NOT XLXI_58/DEVCMD(6) AND NOT XLXI_58/DEVCMD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/SPIDATA_IN(6) AND XLXI_58/CMDDATA);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PWMBUS_PRE(6) <= (NOT XLXI_58/DEVCMD(0) AND NOT XLXI_58/DEVCMD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/DEVCMD(2) AND NOT XLXI_58/DEVCMD(3) AND NOT XLXI_58/DEVCMD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(5) AND NOT XLXI_58/DEVCMD(6) AND NOT XLXI_58/DEVCMD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/SPIDATA_IN(6) AND XLXI_58/CMDDATA);
</td></tr><tr><td>
FDCPE_PWMBUS7: FDCPE port map (PWMBUS(7),'0','0',PWMBUS_CLR(7),PWMBUS_PRE(7));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PWMBUS_CLR(7) <= (NOT XLXI_58/DEVCMD(0) AND NOT XLXI_58/DEVCMD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/DEVCMD(2) AND NOT XLXI_58/DEVCMD(3) AND NOT XLXI_58/DEVCMD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(5) AND NOT XLXI_58/DEVCMD(6) AND NOT XLXI_58/DEVCMD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/SPIDATA_IN(7) AND XLXI_58/CMDDATA);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PWMBUS_PRE(7) <= (NOT XLXI_58/DEVCMD(0) AND NOT XLXI_58/DEVCMD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/DEVCMD(2) AND NOT XLXI_58/DEVCMD(3) AND NOT XLXI_58/DEVCMD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(5) AND NOT XLXI_58/DEVCMD(6) AND NOT XLXI_58/DEVCMD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/SPIDATA_IN(7) AND XLXI_58/CMDDATA);
</td></tr><tr><td>
FTCPE_PWMOUT: FTCPE port map (PWMOUT,PWMOUT_T,ECLK,'0',RESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PWMOUT_T <= ((PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND PWMBUS(0) AND NOT PWMBUS(1) AND PWMBUS(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$FX_DC$98)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(3) AND PWMBUS(0) AND NOT PWMBUS(1) AND NOT PWMBUS(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$FX_DC$98)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND XLXI_48/count(0) AND XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND NOT PWMBUS(0) AND NOT PWMBUS(1) AND PWMBUS(2) AND PWMBUS(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$FX_DC$98)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND XLXI_48/count(0) AND XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(3) AND NOT PWMBUS(0) AND NOT PWMBUS(1) AND PWMBUS(2) AND NOT PWMBUS(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$FX_DC$98)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND XLXI_48/count(0) AND XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(3) AND NOT PWMBUS(0) AND NOT PWMBUS(1) AND NOT PWMBUS(2) AND PWMBUS(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$FX_DC$98)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP10_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND XLXI_48/count(0) AND NOT XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(2) AND XLXI_48/count(3) AND NOT PWMBUS(4) AND PWMBUS(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	PWMBUS(6) AND PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND XLXI_48/count(0) AND NOT XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(2) AND NOT XLXI_48/count(3) AND NOT PWMBUS(4) AND PWMBUS(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	PWMBUS(6) AND NOT PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(0) AND XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(2) AND XLXI_48/count(3) AND PWMBUS(4) AND PWMBUS(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	PWMBUS(6) AND PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(0) AND XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(2) AND NOT XLXI_48/count(3) AND PWMBUS(4) AND PWMBUS(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	PWMBUS(6) AND NOT PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(2) AND XLXI_48/count(3) AND PWMBUS(4) AND NOT PWMBUS(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	PWMBUS(6) AND PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND XLXI_48/count(0) AND NOT XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND NOT PWMBUS(0) AND PWMBUS(1) AND PWMBUS(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$FX_DC$98)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND XLXI_48/count(0) AND NOT XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(3) AND NOT PWMBUS(0) AND PWMBUS(1) AND NOT PWMBUS(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$FX_DC$98)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND NOT XLXI_48/count(0) AND XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND PWMBUS(0) AND PWMBUS(1) AND PWMBUS(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$FX_DC$98)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND NOT XLXI_48/count(0) AND XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(3) AND PWMBUS(0) AND PWMBUS(1) AND NOT PWMBUS(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$FX_DC$98));
</td></tr><tr><td>
FTCPE_XLXI_15/r_reg0: FTCPE port map (XLXI_15/r_reg(0),XLXI_15/r_reg_T(0),ECLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_15/r_reg_T(0) <= (NOT XLXI_15/r_reg(0) AND NOT XLXI_15/r_reg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_15/r_reg(2));
</td></tr><tr><td>
FTCPE_XLXI_15/r_reg1: FTCPE port map (XLXI_15/r_reg(1),XLXI_15/r_reg(0),ECLK,'0','0');
</td></tr><tr><td>
FTCPE_XLXI_15/r_reg2: FTCPE port map (XLXI_15/r_reg(2),XLXI_15/r_reg_T(2),ECLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_15/r_reg_T(2) <= ((XLXI_15/r_reg(0) AND XLXI_15/r_reg(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_15/r_reg(0) AND NOT XLXI_15/r_reg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_15/r_reg(2)));
</td></tr><tr><td>
FDCPE_XLXI_2/delay_rotary_q1: FDCPE port map (XLXI_2/delay_rotary_q1,XLXI_2/rotary_q1,ECLK,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_2/internal_detent: FDCPE port map (XLXI_2/internal_detent,XLXI_2/rotary_event,ECLK,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_2/rotary_a_in: FDCPE port map (XLXI_2/rotary_a_in,PHA,ECLK,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_2/rotary_b_in: FDCPE port map (XLXI_2/rotary_b_in,PHB,ECLK,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_2/rotary_event: FDCPE port map (XLXI_2/rotary_event,XLXI_2/rotary_event_D,ECLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/rotary_event_D <= (XLXI_2/rotary_q1 AND NOT XLXI_2/delay_rotary_q1);
</td></tr><tr><td>
FDCPE_XLXI_2/rotary_in0: FDCPE port map (XLXI_2/rotary_in(0),XLXI_2/rotary_a_in,ECLK,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_2/rotary_in1: FDCPE port map (XLXI_2/rotary_in(1),XLXI_2/rotary_b_in,ECLK,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_2/rotary_left: FDCPE port map (XLXI_2/rotary_left,XLXI_2/rotary_q2,ECLK,'0','0',XLXI_2/rotary_left_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/rotary_left_CE <= (XLXI_2/rotary_q1 AND NOT XLXI_2/delay_rotary_q1);
</td></tr><tr><td>
FTCPE_XLXI_2/rotary_q1: FTCPE port map (XLXI_2/rotary_q1,XLXI_2/rotary_q1_T,ECLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/rotary_q1_T <= ((XLXI_2/rotary_in(1) AND NOT XLXI_2/rotary_q1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/rotary_in(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_2/rotary_in(1) AND XLXI_2/rotary_q1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/rotary_in(0)));
</td></tr><tr><td>
FTCPE_XLXI_2/rotary_q2: FTCPE port map (XLXI_2/rotary_q2,XLXI_2/rotary_q2_T,ECLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/rotary_q2_T <= ((XLXI_2/rotary_in(1) AND NOT XLXI_2/rotary_q2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/rotary_in(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_2/rotary_in(1) AND XLXI_2/rotary_q2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/rotary_in(0)));
</td></tr><tr><td>
FDCPE_XLXI_48/count0: FDCPE port map (XLXI_48/count(0),XLXI_48/count_D(0),ECLK,RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_48/count_D(0) <= ((PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	PWMBUS(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(0) AND XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT PWMBUS(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	PWMBUS(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(0) AND XLXI_48/count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND NOT XLXI_48/count(0) AND XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT PWMBUS(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND NOT XLXI_48/count(0) AND XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT PWMBUS(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	PWMBUS(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND NOT XLXI_48/count(0) AND XLXI_48/count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND NOT XLXI_48/count(0) AND NOT PWMBUS(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(0) AND NOT PWMBUS(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(0) AND XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT PWMBUS(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	PWMBUS(5)));
</td></tr><tr><td>
FDCPE_XLXI_48/count1: FDCPE port map (XLXI_48/count(1),XLXI_48/count_D(1),ECLK,RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_48/count_D(1) <= ((NOT PWMOUT AND XLXI_48/count(0) AND XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(3) AND NOT PWMBUS(4) AND PWMBUS(5) AND PWMBUS(6) AND NOT PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND XLXI_48/count(0) AND NOT XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND NOT PWMBUS(4) AND PWMBUS(5) AND NOT PWMBUS(6) AND PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(0) AND XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(3) AND PWMBUS(4) AND PWMBUS(5) AND PWMBUS(6) AND NOT PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND PWMBUS(4) AND PWMBUS(5) AND NOT PWMBUS(6) AND PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(3) AND PWMBUS(4) AND PWMBUS(5) AND NOT PWMBUS(6) AND NOT PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR ($OpTx$FX_DC$98.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND XLXI_48/count(0) AND XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND NOT PWMBUS(0) AND PWMBUS(1) AND PWMBUS(2) AND PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND XLXI_48/count(0) AND NOT XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND NOT PWMBUS(0) AND PWMBUS(1) AND NOT PWMBUS(2) AND PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND NOT XLXI_48/count(0) AND XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND PWMBUS(0) AND PWMBUS(1) AND PWMBUS(2) AND PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND PWMBUS(0) AND PWMBUS(1) AND NOT PWMBUS(2) AND PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND XLXI_48/count(0) AND NOT XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(3) AND NOT PWMBUS(4) AND PWMBUS(5) AND NOT PWMBUS(6) AND NOT PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_48/count(0) AND XLXI_48/count(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_48/count(0) AND NOT XLXI_48/count(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND XLXI_48/count(0) AND XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND NOT PWMBUS(4) AND PWMBUS(5) AND PWMBUS(6) AND PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(0) AND XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND PWMBUS(4) AND PWMBUS(5) AND PWMBUS(6) AND PWMBUS(7)));
</td></tr><tr><td>
FDCPE_XLXI_48/count2: FDCPE port map (XLXI_48/count(2),XLXI_48/count_D(2),ECLK,RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_48/count_D(2) <= ((EXP13_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND XLXI_48/count(0) AND XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND NOT PWMBUS(0) AND PWMBUS(1) AND PWMBUS(2) AND PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND XLXI_48/count(0) AND XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(3) AND NOT PWMBUS(0) AND PWMBUS(1) AND PWMBUS(2) AND NOT PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND PWMBUS(0) AND NOT PWMBUS(1) AND PWMBUS(2) AND PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(3) AND PWMBUS(0) AND NOT PWMBUS(1) AND PWMBUS(2) AND NOT PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND XLXI_48/count(1) AND XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(3) AND PWMBUS(0) AND PWMBUS(1) AND PWMBUS(2) AND NOT PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND XLXI_48/count(1) AND XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND PWMBUS(0) AND PWMBUS(1) AND PWMBUS(2) AND PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND XLXI_48/count(0) AND XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(3) AND NOT PWMBUS(4) AND PWMBUS(5) AND PWMBUS(6) AND NOT PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND PWMBUS(4) AND NOT PWMBUS(5) AND PWMBUS(6) AND PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(3) AND PWMBUS(4) AND NOT PWMBUS(5) AND PWMBUS(6) AND NOT PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND XLXI_48/count(1) AND XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(3) AND PWMBUS(4) AND PWMBUS(5) AND PWMBUS(6) AND NOT PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND NOT XLXI_48/count(2) AND XLXI_48/count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT PWMBUS(0) AND NOT PWMBUS(1) AND PWMBUS(2) AND PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND NOT XLXI_48/count(2) AND NOT XLXI_48/count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT PWMBUS(0) AND NOT PWMBUS(1) AND PWMBUS(2) AND NOT PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(2) AND XLXI_48/count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT PWMBUS(4) AND NOT PWMBUS(5) AND PWMBUS(6) AND PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(2) AND NOT XLXI_48/count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT PWMBUS(4) AND NOT PWMBUS(5) AND PWMBUS(6) AND NOT PWMBUS(7)));
</td></tr><tr><td>
FDCPE_XLXI_48/count3: FDCPE port map (XLXI_48/count(3),XLXI_48/count_D(3),ECLK,RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_48/count_D(3) <= ((XLXN_41.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND XLXI_48/count(0) AND NOT XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(2) AND NOT PWMBUS(0) AND PWMBUS(1) AND NOT PWMBUS(2) AND PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND NOT XLXI_48/count(0) AND XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(2) AND PWMBUS(0) AND PWMBUS(1) AND NOT PWMBUS(2) AND PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(2) AND PWMBUS(0) AND NOT PWMBUS(1) AND NOT PWMBUS(2) AND PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND XLXI_48/count(0) AND XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND NOT PWMBUS(4) AND NOT PWMBUS(5) AND PWMBUS(6) AND PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(0) AND XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(2) AND PWMBUS(4) AND PWMBUS(5) AND NOT PWMBUS(6) AND PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_2/rotary_in(1).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND XLXI_48/count(0) AND XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND NOT PWMBUS(0) AND NOT PWMBUS(1) AND PWMBUS(2) AND PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(2) AND PWMBUS(0) AND NOT PWMBUS(1) AND PWMBUS(2) AND PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND XLXI_48/count(0) AND XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND NOT PWMBUS(4) AND PWMBUS(5) AND PWMBUS(6) AND PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(2) AND PWMBUS(4) AND NOT PWMBUS(5) AND PWMBUS(6) AND PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND XLXI_48/count(1) AND XLXI_48/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_48/count(3) AND PWMBUS(4) AND PWMBUS(5) AND PWMBUS(6) AND PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (PWMOUT AND NOT XLXI_48/count(3) AND NOT PWMBUS(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT PWMBUS(1) AND NOT PWMBUS(2) AND PWMBUS(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(3) AND NOT PWMBUS(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT PWMBUS(5) AND NOT PWMBUS(6) AND PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND XLXI_48/count(0) AND NOT XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(2) AND NOT PWMBUS(4) AND PWMBUS(5) AND NOT PWMBUS(6) AND PWMBUS(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT PWMOUT AND NOT XLXI_48/count(0) AND NOT XLXI_48/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_48/count(2) AND PWMBUS(4) AND NOT PWMBUS(5) AND NOT PWMBUS(6) AND PWMBUS(7)));
</td></tr><tr><td>
FTCPE_XLXI_58/BITCNT0: FTCPE port map (XLXI_58/BITCNT(0),'1',SCLK,XLXI_58/BITCNT_CLR(0),'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_58/BITCNT_CLR(0) <= (NOT XLXI_58/BITCNT(0) AND NOT XLXI_58/BITCNT(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/BITCNT(2) AND XLXI_58/BITCNT(3));
</td></tr><tr><td>
FTCPE_XLXI_58/BITCNT1: FTCPE port map (XLXI_58/BITCNT(1),XLXI_58/BITCNT(0),SCLK,XLXI_58/BITCNT_CLR(1),'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_58/BITCNT_CLR(1) <= (NOT XLXI_58/BITCNT(0) AND NOT XLXI_58/BITCNT(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/BITCNT(2) AND XLXI_58/BITCNT(3));
</td></tr><tr><td>
FTCPE_XLXI_58/BITCNT2: FTCPE port map (XLXI_58/BITCNT(2),XLXI_58/BITCNT_T(2),SCLK,XLXI_58/BITCNT_CLR(2),'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_58/BITCNT_T(2) <= (XLXI_58/BITCNT(0) AND XLXI_58/BITCNT(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_58/BITCNT_CLR(2) <= (NOT XLXI_58/BITCNT(0) AND NOT XLXI_58/BITCNT(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/BITCNT(2) AND XLXI_58/BITCNT(3));
</td></tr><tr><td>
FTCPE_XLXI_58/BITCNT3: FTCPE port map (XLXI_58/BITCNT(3),XLXI_58/BITCNT_T(3),SCLK,XLXI_58/BITCNT_CLR(3),'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_58/BITCNT_T(3) <= (XLXI_58/BITCNT(0) AND XLXI_58/BITCNT(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/BITCNT(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_58/BITCNT_CLR(3) <= (NOT XLXI_58/BITCNT(0) AND NOT XLXI_58/BITCNT(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/BITCNT(2) AND XLXI_58/BITCNT(3));
</td></tr><tr><td>
FTCPE_XLXI_58/CMDDATA: FTCPE port map (XLXI_58/CMDDATA,'1',XLXI_58/CMDDATA_C,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_58/CMDDATA_C <= (NOT XLXI_58/BITCNT(0) AND NOT XLXI_58/BITCNT(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/BITCNT(2) AND XLXI_58/BITCNT(3));
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_58/DEVCMD(0) <= ((NOT RESET AND XLXI_58/SPIDATA_IN(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/DEVCMD(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/SPIDATA_IN(0) AND NOT XLXI_58/CMDDATA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(0) AND XLXI_58/CMDDATA));
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_58/DEVCMD(1) <= ((NOT RESET AND XLXI_58/SPIDATA_IN(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/DEVCMD(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/SPIDATA_IN(1) AND NOT XLXI_58/CMDDATA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(1) AND XLXI_58/CMDDATA));
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_58/DEVCMD(2) <= ((NOT RESET AND XLXI_58/SPIDATA_IN(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/DEVCMD(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/SPIDATA_IN(2) AND NOT XLXI_58/CMDDATA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(2) AND XLXI_58/CMDDATA));
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_58/DEVCMD(3) <= ((NOT RESET AND XLXI_58/DEVCMD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/SPIDATA_IN(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(3) AND XLXI_58/CMDDATA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/SPIDATA_IN(3) AND NOT XLXI_58/CMDDATA));
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_58/DEVCMD(4) <= ((NOT RESET AND XLXI_58/DEVCMD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/SPIDATA_IN(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(4) AND XLXI_58/CMDDATA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/SPIDATA_IN(4) AND NOT XLXI_58/CMDDATA));
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_58/DEVCMD(5) <= ((NOT RESET AND XLXI_58/DEVCMD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/SPIDATA_IN(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(5) AND XLXI_58/CMDDATA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/SPIDATA_IN(5) AND NOT XLXI_58/CMDDATA));
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_58/DEVCMD(6) <= ((NOT RESET AND XLXI_58/DEVCMD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/SPIDATA_IN(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(6) AND XLXI_58/CMDDATA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/SPIDATA_IN(6) AND NOT XLXI_58/CMDDATA));
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_58/DEVCMD(7) <= ((NOT RESET AND XLXI_58/DEVCMD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/SPIDATA_IN(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(7) AND XLXI_58/CMDDATA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/SPIDATA_IN(7) AND NOT XLXI_58/CMDDATA));
</td></tr><tr><td>
FDCPE_XLXI_58/SPIDATA_IN0: FDCPE port map (XLXI_58/SPIDATA_IN(0),XLXI_58/SPIDATA_IN(1),SCLK,'0','0',NOT SS);
</td></tr><tr><td>
FDCPE_XLXI_58/SPIDATA_IN1: FDCPE port map (XLXI_58/SPIDATA_IN(1),XLXI_58/SPIDATA_IN(2),SCLK,'0','0',NOT SS);
</td></tr><tr><td>
FDCPE_XLXI_58/SPIDATA_IN2: FDCPE port map (XLXI_58/SPIDATA_IN(2),XLXI_58/SPIDATA_IN(3),SCLK,'0','0',NOT SS);
</td></tr><tr><td>
FDCPE_XLXI_58/SPIDATA_IN3: FDCPE port map (XLXI_58/SPIDATA_IN(3),XLXI_58/SPIDATA_IN(4),SCLK,'0','0',NOT SS);
</td></tr><tr><td>
FDCPE_XLXI_58/SPIDATA_IN4: FDCPE port map (XLXI_58/SPIDATA_IN(4),XLXI_58/SPIDATA_IN(5),SCLK,'0','0',NOT SS);
</td></tr><tr><td>
FDCPE_XLXI_58/SPIDATA_IN5: FDCPE port map (XLXI_58/SPIDATA_IN(5),XLXI_58/SPIDATA_IN(6),SCLK,'0','0',NOT SS);
</td></tr><tr><td>
FDCPE_XLXI_58/SPIDATA_IN6: FDCPE port map (XLXI_58/SPIDATA_IN(6),XLXI_58/SPIDATA_IN(7),SCLK,'0','0',NOT SS);
</td></tr><tr><td>
FDCPE_XLXI_58/SPIDATA_IN7: FDCPE port map (XLXI_58/SPIDATA_IN(7),MOSI,SCLK,'0','0',NOT SS);
</td></tr><tr><td>
FDCPE_XLXI_58/SPIDATA_OUT6: FDCPE port map (XLXI_58/SPIDATA_OUT(6),'0','0',NOT XLXI_58/SPIDATA_OUT(6)/XLXI_58/SPIDATA_OUT(6)_RSTF__$INT,XLXI_58/SPIDATA_OUT_PRE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_58/SPIDATA_OUT_PRE(6) <= (NOT RESET AND NOT XLXI_58/DEVCMD(0) AND XLXI_58/DEVCMD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/DEVCMD(2) AND NOT XLXI_58/DEVCMD(3) AND NOT XLXI_58/DEVCMD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(5) AND NOT XLXI_58/DEVCMD(6) AND NOT XLXI_58/DEVCMD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/CMDDATA);
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_58/SPIDATA_OUT(6)/XLXI_58/SPIDATA_OUT(6)_RSTF__$INT <= ((NOT RESET AND NOT XLXI_58/DEVCMD(0) AND XLXI_58/DEVCMD(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(3) AND NOT XLXI_58/DEVCMD(4) AND NOT XLXI_58/DEVCMD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(6) AND NOT XLXI_58/DEVCMD(7) AND XLXI_58/CMDDATA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET AND XLXI_58/DEVCMD(0) AND NOT XLXI_58/DEVCMD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(2) AND NOT XLXI_58/DEVCMD(3) AND NOT XLXI_58/DEVCMD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_58/DEVCMD(5) AND NOT XLXI_58/DEVCMD(6) AND NOT XLXI_58/DEVCMD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_58/CMDDATA));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
