# aclk {FREQ_HZ 200000000 CLK_DOMAIN ultra_processing_system7_0_0_FCLK_CLK2 PHASE 0.000}
# Clock Domain: ultra_processing_system7_0_0_FCLK_CLK2
create_clock -name aclk -period 5.000 [get_ports aclk]
# Generated clocks
