
---------- Begin Simulation Statistics ----------
final_tick                               161512601000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 200282                       # Simulator instruction rate (inst/s)
host_mem_usage                                 735368                       # Number of bytes of host memory used
host_op_rate                                   200854                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   499.30                       # Real time elapsed on the host
host_tick_rate                              323481226                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100285183                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.161513                       # Number of seconds simulated
sim_ticks                                161512601000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.587238                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2674000                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2685083                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            162105                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4210470                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             878                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              589                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5234503                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  118247                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100285183                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.615126                       # CPI: cycles per instruction
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.ReadReq_accesses::.cpu.data     44930097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     44930097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36363.690500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36363.690500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34247.571665                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34247.571665                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     44636229                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44636229                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10686125000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10686125000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006541                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006541                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       293868                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        293868                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2619                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2619                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9974571000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9974571000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006482                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006482                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       291249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       291249                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103994.436014                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103994.436014                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          568                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           568                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.932534                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.932534                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7851                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7851                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    411194000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    411194000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469652                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469652                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3954                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3954                       # number of SoftPFReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data     12345139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12345139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63731.780025                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63731.780025                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57770.731853                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57770.731853                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12080800                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12080800                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16846795000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16846795000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021412                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021412                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       264339                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       264339                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13567803000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13567803000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       234856                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       234856                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     57275236                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57275236                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49323.852979                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49323.852979                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44748.432347                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44748.432347                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     56717029                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56717029                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  27532920000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27532920000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009746                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009746                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       558207                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         558207                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        32102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23542374000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23542374000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009186                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009186                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       526105                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       526105                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     57283655                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57283655                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48639.750697                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48639.750697                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45190.380693                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45190.380693                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     56717597                       # number of overall hits
system.cpu.dcache.overall_hits::total        56717597                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  27532920000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27532920000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009882                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009882                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       566058                       # number of overall misses
system.cpu.dcache.overall_misses::total        566058                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        32102                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32102                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23953568000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23953568000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009253                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009253                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       530059                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       530059                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161512601000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 529035                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          672                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            108.002566                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        229664983                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.990987                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988272                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988272                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161512601000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            530059                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         229664983                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1011.990987                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57247732                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       466189                       # number of writebacks
system.cpu.dcache.writebacks::total            466189                       # number of writebacks
system.cpu.discardedOps                        418755                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161512601000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161512601000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36942984                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48112339                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12501472                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.icache.ReadReq_accesses::.cpu.inst      9816644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9816644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 106024.630542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 106024.630542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 104024.630542                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 104024.630542                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      9816238                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9816238                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     43046000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43046000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          406                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           406                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42234000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42234000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          406                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          406                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      9816644                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9816644                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 106024.630542                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 106024.630542                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 104024.630542                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 104024.630542                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      9816238                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9816238                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     43046000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43046000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000041                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          406                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            406                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42234000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42234000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000041                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000041                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          406                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          406                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      9816644                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9816644                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 106024.630542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 106024.630542                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 104024.630542                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 104024.630542                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      9816238                       # number of overall hits
system.cpu.icache.overall_hits::total         9816238                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     43046000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43046000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000041                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          406                       # number of overall misses
system.cpu.icache.overall_misses::total           406                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42234000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42234000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000041                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000041                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          406                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          406                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161512601000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                      1                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          24178.926108                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         39266982                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   353.183459                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.344906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.344906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.395508                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161512601000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               406                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          39266982                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           353.183459                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9816644                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.idleCycles                        27076145                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.619147                       # IPC: instructions per cycle
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161512601000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161512601000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        161512601                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41066366     40.95%     40.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     40.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               46852409     46.72%     87.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12345687     12.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100285183                       # Class of committed instruction
system.cpu.pwrStateResidencyTicks::ON    161512601000                       # Cumulative time (in ticks) in various power states
system.cpu.tickCycles                       134436456                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst          406                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            406                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104015.345269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104015.345269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84015.345269                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84015.345269                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40670000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40670000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.963054                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.963054                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32850000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32850000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.963054                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.963054                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          391                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        234856                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            234856                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 111754.859537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111754.859537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91754.859537                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91754.859537                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            147502                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                147502                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   9762234000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9762234000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.371947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.371947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           87354                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               87354                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8015154000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8015154000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.371947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.371947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        87354                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          87354                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       295203                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        295203                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106740.261428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106740.261428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86741.105538                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86741.105538                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        256722                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            256722                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   4107472000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4107472000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.130354                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.130354                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        38481                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           38481                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3337711000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3337711000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.130348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.130348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        38479                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        38479                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       466189                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       466189                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       466189                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           466189                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              406                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           530059                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               530465                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104015.345269                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110221.369253                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110202.145358                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84015.345269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90221.682706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90202.457536                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               404224                       # number of demand (read+write) hits
system.l2.demand_hits::total                   404239                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     40670000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13869706000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13910376000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.963054                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.237398                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.237953                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                391                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             125835                       # number of demand (read+write) misses
system.l2.demand_misses::total                 126226                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     32850000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11352865000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11385715000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.963054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.237394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.237950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        125833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            126224                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             406                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          530059                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              530465                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 104015.345269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110221.369253                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110202.145358                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84015.345269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90221.682706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90202.457536                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data              404224                       # number of overall hits
system.l2.overall_hits::total                  404239                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     40670000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13869706000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13910376000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.963054                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.237398                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.237953                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               391                       # number of overall misses
system.l2.overall_misses::.cpu.data            125835                       # number of overall misses
system.l2.overall_misses::total                126226                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     32850000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11352865000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11385715000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.963054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.237394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.237950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       125833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           126224                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 161512601000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         109842                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1614                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14644                       # Occupied blocks per task id
system.l2.tags.avg_refs                      8.392922                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  8601490                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       0.324223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        38.783354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16046.647900                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.979410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981797                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 161512601000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    126226                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   8601490                       # Number of tag accesses
system.l2.tags.tagsinuse                 16085.755477                       # Cycle average of tags in use
system.l2.tags.total_refs                     1059405                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks               75755                       # number of writebacks
system.l2.writebacks::total                     75755                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     799647.73                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                36295.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    151510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    251612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     17545.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       100.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    100.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        60.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       309871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           309871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            309871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          99723637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             100033508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       60036430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           309871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         99723637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            160069938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       60036430                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             60036430                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        80194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    322.321570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.387985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   341.584346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3969      4.95%      4.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        50378     62.82%     67.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4507      5.62%     73.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4062      5.07%     78.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1106      1.38%     79.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1386      1.73%     81.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          684      0.85%     82.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          686      0.86%     83.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13416     16.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        80194                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               16153216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                16156672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    3456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9695168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              9696640                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        50048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         50048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          50048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16106624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16156672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9696640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9696640                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          782                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       251666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30156.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36307.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        50048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16103168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 309870.559263670060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 99702239.331778198481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23582000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9137300250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       151510                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  24763304.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      9695168                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 60027316.382577478886                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 3751888214000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         9037                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              484868                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             142619                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         9037                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          125833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              126224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        75755                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              75755                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    80.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             15952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9644                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.006015494500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161512601000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         9037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.928073                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.332415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.569581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          9003     99.62%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           31      0.34%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  110578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  119090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    252448                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252448                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      126224                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 81.10                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   204688                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     54                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1261970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  161512049000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              9160882250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   4428494750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         9037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.762974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.728531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.105556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5731     63.42%     63.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              293      3.24%     66.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2748     30.41%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               66      0.73%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              154      1.70%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.17%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.25%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   151510                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               151510                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      75755                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                78.54                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  118998                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          24678211560                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                286035540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            497.778505                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 106942552000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5393180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   49176869000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          41239187040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                152027700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               897783600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         12749477520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            80397501120                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              394778160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          24748904670                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                286556760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            497.900452                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 106786543250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5393180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   49332877750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          41179656000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                152308530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               904309560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         12749477520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            80417197020                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              395983980                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       361873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 361873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25853312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25853312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 161512601000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           841690998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1180632000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            126224                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  126224    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              126224                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       109438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        235649                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              38870                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        75755                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33670                       # Transaction distribution
system.membus.trans_dist::ReadExReq             87354                       # Transaction distribution
system.membus.trans_dist::ReadExResp            87354                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38870                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1589153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1589966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        52096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    127519744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              127571840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 161512601000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2924261000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2030000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2650296998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   9696640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           640307                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000800                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028266                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 639795     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    512      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             640307                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           93                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       529037                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          418                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1059501                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            418                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          109842                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            295609                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       541944                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           96933                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           234856                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          234856                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           406                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       295203                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
