# Week 3 â€“ Post-Synthesis GLS & STA Fundamentals  

---

## ğŸ¯ Objective  
To understand and perform **Gate-Level Simulation (GLS)** after synthesis, validate design functionality, and get introduced to **Static Timing Analysis (STA)** concepts with practical experiments using **OpenSTA**.

---

# ğŸ§© Part 1 â€“ Post-Synthesis Gate-Level Simulation (GLS)  

### ğŸ”— Reference  
[VSD_HDP â€“ Day 6 Example](https://github.com/Ananya-KM/VSD_HDP/blob/main/Day%206.md)

### âš™ï¸ Tools Used  
| Tool | Purpose |
|------|----------|
| **Yosys** | Logic synthesis (to generate gate-level netlist) |
| **Icarus Verilog (iverilog)** | GLS simulation |
| **GTKWave** | Waveform viewer |

---

### ğŸ§ª Steps  

1ï¸âƒ£ **Run Synthesis using Yosys**
```bash
yosys
yosys> read_verilog baby_soc.v
yosys> synth -top baby_soc
yosys> write_verilog baby_soc_netlist.v
yosys> write_sdf baby_soc_timing.sdf
```

Outputs:  
- `baby_soc_netlist.v` â†’ synthesized gate-level netlist  
- `baby_soc_timing.sdf` â†’ optional timing data  

---

2ï¸âƒ£ **Run Gate-Level Simulation**
```bash
iverilog -o baby_soc_gls.vvp baby_soc_netlist.v baby_soc_tb.v
vvp baby_soc_gls.vvp
```
Generates `dump.vcd` waveform file.

---

3ï¸âƒ£ **View in GTKWave**
```bash
gtkwave dump.vcd
```
Verify:  
- âœ… Reset operation  
- âœ… Clock generation  
- âœ… Data flow between CPU â†” Memory â†” Peripherals  

---

### ğŸ“Š Deliverables  

| Deliverable | Description |
|--------------|--------------|
| **Synthesis Logs** | Output logs from Yosys |
| **GLS Waveforms** | Screenshots showing post-synthesis behavior |
| **Verification Note** | Confirm GLS = Functional outputs |

---

### ğŸ§¾ Example  

**Synthesis Log:**  
```
-- Yosys synthesis completed successfully
-- Writing netlist: baby_soc_netlist.v
```

**Simulation Log:**  
```
$ vvp baby_soc_gls.vvp
VCD info: dumpfile dump.vcd opened for output.
```

**Screenshots:**  
1ï¸âƒ£ Reset behavior â†’ CPU held in reset, then released.  
2ï¸âƒ£ Clock signal â†’ Clean periodic toggling.  
3ï¸âƒ£ Data flow â†’ Matches Week 2 functional simulation.  

âœ… GLS outputs **match** functional results â†’ Synthesis preserves logic.

---

# ğŸ§  Part 2 â€“ Fundamentals of STA (Static Timing Analysis)  

### ğŸ”— Reference  
[STA Fundamentals â€“ Udemy Course](https://www.udemy.com/course/vlsi-academy-stachecks/?couponCode=F960AEDD365E0CD12546)

### ğŸ“ Key Topics  
- Setup and Hold Checks  
- Slack (Positive / Negative)  
- Clock Definitions and Domains  
- Path-Based Timing Analysis  

---

### ğŸ—’ï¸ Deliverable â€“ One-Page Summary (Example Template)

**STA Fundamentals â€“ Key Notes**  
- **Setup Check:** Ensures data arrives *before* the clock edge â†’ no timing violation.  
- **Hold Check:** Ensures data remains stable *after* the clock edge.  
- **Slack = Required Time âˆ’ Arrival Time.**  
  - Positive Slack â†’ meets timing.  
  - Negative Slack â†’ violation exists.  
- **Clock Definition:** Primary clock signal driving flip-flops; multiple clock domains must be defined for STA.  
- **Path Analysis:** Analyzes timing from start point (launch FF) to end point (capture FF).  
- **Critical Path:** Longest path with least slack â†’ determines max frequency.  
- **Hold Fixes:** Insert delay buffers or adjust clock skew.  
- **Setup Fixes:** Reduce logic depth or increase clock period.  

---

# âš¡ Part 3 â€“ Generate Timing Graphs with OpenSTA  

### ğŸ”— References  
- [OpenSTA GitHub](https://github.com/The-OpenROAD-Project/OpenSTA)  
- [Example Script â€“ Day 19](https://github.com/arunkpv/vsd-hdp/blob/main/docs/Day_19.md)  
- [OpenSTA Documentation (PDF)](https://github.com/The-OpenROAD-Project/OpenSTA/blob/master/doc/OpenSTA.pdf)

---

### ğŸ§ª Steps  

1ï¸âƒ£ **Load Netlist and Constraints**
```bash
read_verilog baby_soc_netlist.v
read_liberty sky130_fd_sc_hd__tt_025C_1v80.lib
read_sdc constraints.sdc
link_design baby_soc
```

2ï¸âƒ£ **Run Timing Analysis**
```bash
report_checks -path_delay min_max
report_timing -max_paths 5
```

3ï¸âƒ£ **Generate Timing Graphs**
```bash
report_tns
report_wns
```
Capture output and graphs (show slack and critical path).

---

### ğŸ“Š Deliverables  

| Deliverable | Description |
|--------------|-------------|
| **OpenSTA Input Scripts** | `.tcl` files used to run timing analysis |
| **Timing Reports & Graphs** | Screenshots with user ID & timestamp |
| **Observations** | Identify critical path & interpret slack values |

---

### ğŸ§¾ Example Output  

**OpenSTA Run Log:**
```
report_timing
Startpoint: cpu_reg[3] (rising edge-triggered flip-flop)
Endpoint: mem_reg[1]
Path slack: +0.21 ns
```

**Observation:**
- Critical path found between CPU register and Memory register.  
- Positive slack â†’ Design meets timing.  

---

# âœ… Final Outcomes of Week 3  

By the end of Week 3, you will have:
1. Performed GLS and validated functional correctness post-synthesis.  
2. Gained fundamental understanding of STA (Setup, Hold, Slack).  
3. Generated timing graphs with OpenSTA and interpreted critical paths.  

---

# ğŸ“ Recommended Folder Structure  

```
Week3/
 â”œâ”€â”€ Part1_PostSynthesis_GLS/
 â”‚    â”œâ”€â”€ baby_soc_netlist.v
 â”‚    â”œâ”€â”€ logs/
 â”‚    â”‚    â””â”€â”€ synthesis_log.txt
 â”‚    â”œâ”€â”€ waveforms/
 â”‚    â”‚    â””â”€â”€ dump.vcd
 â”‚    â”œâ”€â”€ screenshots/
 â”‚    â”‚    â”œâ”€â”€ reset_waveform.png
 â”‚    â”‚    â””â”€â”€ dataflow_waveform.png
 â”‚    â””â”€â”€ README.md
 â”œâ”€â”€ Part2_STA_Fundamentals/
 â”‚    â””â”€â”€ sta_notes.md
 â””â”€â”€ Part3_OpenSTA_Timing/
      â”œâ”€â”€ scripts/
      â”‚    â””â”€â”€ timing_analysis.tcl
      â”œâ”€â”€ reports/
      â”‚    â””â”€â”€ timing_report.txt
      â”œâ”€â”€ screenshots/
      â”‚    â”œâ”€â”€ critical_path.png
      â”‚    â””â”€â”€ slack_report.png
      â””â”€â”€ README.md
```

---

ğŸ’¡ **Tip:**  
Commit logs, screenshots, and scripts separately for clean version control and easy evaluation.  
