$date
  Sat Oct 29 23:11:35 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module one_counter_tb $end
$var reg 1 ! reset $end
$var reg 1 " input $end
$var reg 1 # clock $end
$var reg 4 $ count[3:0] $end
$var reg 16 % stream[15:0] $end
$scope module uut $end
$var reg 1 & reset $end
$var reg 1 ' clock $end
$var reg 1 ( input $end
$var reg 4 ) count[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
U"
1#
b0000 $
b1010001110001110 %
1&
1'
U(
b0000 )
#5000000
0#
0'
#10000000
1#
1'
#13000000
0!
0"
0&
0(
#15000000
0#
0'
#17000000
#20000000
1#
1'
#23000000
#25000000
0#
0'
#27000000
1"
1(
#30000000
1#
b0001 $
1'
b0001 )
#33000000
0"
0(
#35000000
0#
0'
#37000000
1"
1(
#40000000
1#
b0010 $
1'
b0010 )
#43000000
0"
0(
#45000000
0#
0'
#47000000
1"
1(
#50000000
1#
b0011 $
1'
b0011 )
#53000000
0"
0(
#55000000
0#
0'
#57000000
#60000000
1#
1'
#63000000
#65000000
0#
0'
#67000000
#70000000
1#
1'
#73000000
#75000000
0#
0'
#77000000
#80000000
1#
1'
#83000000
#85000000
0#
0'
#87000000
1"
1(
#90000000
1#
b0100 $
1'
b0100 )
#93000000
0"
0(
#95000000
0#
0'
#97000000
1"
1(
#100000000
1#
b0101 $
1'
b0101 )
#103000000
0"
0(
#105000000
0#
0'
#107000000
1"
1(
#110000000
1#
b0110 $
1'
b0110 )
#113000000
0"
0(
#115000000
0#
0'
#117000000
#120000000
1#
1'
#123000000
#125000000
0#
0'
#127000000
#130000000
1#
1'
#133000000
#135000000
0#
0'
#137000000
#140000000
1#
1'
#143000000
#145000000
0#
0'
#147000000
1"
1(
#150000000
1#
b0111 $
1'
b0111 )
#153000000
0"
0(
#155000000
0#
0'
#157000000
#160000000
1#
1'
#163000000
#165000000
0#
0'
#167000000
1"
1(
#170000000
1#
b1000 $
1'
b1000 )
#173000000
1!
b0000 $
1&
b0000 )
#175000000
0#
0'
#180000000
1#
1'
#185000000
0#
0'
#190000000
1#
1'
#195000000
0#
0'
#200000000
1#
1'
