# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Man_to_NRZ_Mealy_reg_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/users/zj011/documents/quartus_app/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Quartus\ Projects/Man_to_NRZ_Mealy_reg {D:/Quartus Projects/Man_to_NRZ_Mealy_reg/Man_to_NRZ_Mealy_reg.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:41:34 on Mar 17,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus Projects/Man_to_NRZ_Mealy_reg" D:/Quartus Projects/Man_to_NRZ_Mealy_reg/Man_to_NRZ_Mealy_reg.v 
# -- Compiling module Man_to_NRZ_Mealy_reg
# 
# Top level modules:
# 	Man_to_NRZ_Mealy_reg
# End time: 13:41:35 on Mar 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Quartus\ Projects/Man_to_NRZ_Mealy_reg {D:/Quartus Projects/Man_to_NRZ_Mealy_reg/Man_to_NRZ_Mealy_reg_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:41:35 on Mar 17,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus Projects/Man_to_NRZ_Mealy_reg" D:/Quartus Projects/Man_to_NRZ_Mealy_reg/Man_to_NRZ_Mealy_reg_tb.v 
# -- Compiling module Man_to_NRZ_Mealy_reg_tb
# 
# Top level modules:
# 	Man_to_NRZ_Mealy_reg_tb
# End time: 13:41:35 on Mar 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Man_to_NRZ_Mealy_reg_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Man_to_NRZ_Mealy_reg_tb 
# Start time: 13:41:35 on Mar 17,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "Man_to_NRZ_Mealy_reg(fast)".
# Loading work.Man_to_NRZ_Mealy_reg_tb(fast)
# Loading work.Man_to_NRZ_Mealy_reg(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/Quartus Projects/Man_to_NRZ_Mealy_reg/Man_to_NRZ_Mealy_reg_tb.v(40)
#    Time: 100 ps  Iteration: 0  Instance: /Man_to_NRZ_Mealy_reg_tb
# 1
# Break in Module Man_to_NRZ_Mealy_reg_tb at D:/Quartus Projects/Man_to_NRZ_Mealy_reg/Man_to_NRZ_Mealy_reg_tb.v line 40
# End time: 13:42:27 on Mar 17,2025, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
