---
title: "MIPS Pipelined Processor"
date: 2024-01-20
description: "The MIPS Pipelined Processor is a 5-stage pipelined processor that supports R-type, I-type, and J-type instructions. The microprocessor includes a control unit (which decodes instructions), data/instruction memory, register file, and arithmetic logic unit (ALU)."
image: "/images/cpu.png"
link: "/under-construction.html"
categories: ["HDL","Verilog","Embedded Systems", "C", "Assembly"]
---

This project involves developing firmware for real-time data processing using STM32.
Lorem ipsum odor amet, consectetuer adipiscing elit. Faucibus scelerisque fusce curae tellus luctus justo nec. Consequat class bibendum nulla viverra pharetra facilisi sem. Aultrices non penatibus conubia dapibus. Interdum vel scelerisque lectus natoque himenaeos accumsan fusce maecenas montes. Placerat massa morbi nostra sem, proin fames fringilla nostra. Cursus penatibus nec fusce adipiscing velit sagittis lorem nostra maecenas. Lectus primis augue arcu cras lacus nec non. Neque rhoncus eget a posuere magna sagittis. Tempus elementum erat ante orci class commodo.

Dignissim sem quam tortor aliquet lobortis eros fusce erat pulvinar. Morbi euismod condimentum ex mollis volutpat magna habitant condimentum. Leo sollicitudin pretium a integer ligula ad ultrices nunc. Primis nostra sapien amet nisi litora bibendum primis laoreet. Tincidunt fermentum cubilia hac, amet felis cubilia. Donec quisque diam sodales diam vel primis bibendum venenatis. Duis sagittis adipiscing faucibus potenti aptent inceptos ridiculus ex. Semper semper diam leo justo; tortor ornare? Sem primis odio arcu felis fermentum, auctor justo commodo pulvinar.
