# FullAdder

> 完整项目开发过程：[一位全加器的verilog设计](https://mengze.top/[O]%E4%B8%80%E4%BD%8D%E5%85%A8%E5%8A%A0%E5%99%A8%E7%9A%84Verilog%E8%AE%BE%E8%AE%A1/)
