Analysis & Synthesis report for DE10_Standard_golden_top
Sat May 18 10:27:12 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |DE10_Standard_golden_top|Audio_Control:U_Audio_Control_1|State
 10. State Machine - |DE10_Standard_golden_top|Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|State
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: KEY_DEBOUNCE:U_KEY_DEBOUNCE_1
 17. Parameter Settings for User Entity Instance: Audio_Control:U_Audio_Control_1
 18. Parameter Settings for User Entity Instance: Audio_Control:U_Audio_Control_1|IIC:U_IIC_1
 19. Parameter Settings for User Entity Instance: PLL_Audio:U_PLL_Audio_1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i
 20. Port Connectivity Checks: "Audio_Control:U_Audio_Control_1"
 21. Port Connectivity Checks: "KEY_DEBOUNCE:U_KEY_DEBOUNCE_1|EDGE:U_EDGE_2"
 22. Port Connectivity Checks: "KEY_DEBOUNCE:U_KEY_DEBOUNCE_1|EDGE:U_EDGE_1"
 23. Port Connectivity Checks: "KEY_DEBOUNCE:U_KEY_DEBOUNCE_1|EDGE:U_EDGE_0"
 24. Port Connectivity Checks: "KEY_DEBOUNCE:U_KEY_DEBOUNCE_1"
 25. Port Connectivity Checks: "RESET:U_RESET_1"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat May 18 10:27:12 2019           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; DE10_Standard_golden_top                        ;
; Top-level Entity Name           ; DE10_Standard_golden_top                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 163                                             ;
; Total pins                      ; 204                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                         ;
+---------------------------------------------------------------------------------+--------------------------+--------------------------+
; Option                                                                          ; Setting                  ; Default Value            ;
+---------------------------------------------------------------------------------+--------------------------+--------------------------+
; Device                                                                          ; 5CSXFC6D6F31C6           ;                          ;
; Top-level entity name                                                           ; DE10_Standard_golden_top ; DE10_Standard_golden_top ;
; Family name                                                                     ; Cyclone V                ; Cyclone V                ;
; Use smart compilation                                                           ; Off                      ; Off                      ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                       ; On                       ;
; Enable compact report table                                                     ; Off                      ; Off                      ;
; Restructure Multiplexers                                                        ; Auto                     ; Auto                     ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                      ; Off                      ;
; Create Debugging Nodes for IP Cores                                             ; Off                      ; Off                      ;
; Preserve fewer node names                                                       ; On                       ; On                       ;
; OpenCore Plus hardware evaluation                                               ; Enable                   ; Enable                   ;
; Verilog Version                                                                 ; Verilog_2001             ; Verilog_2001             ;
; VHDL Version                                                                    ; VHDL_1993                ; VHDL_1993                ;
; State Machine Processing                                                        ; Auto                     ; Auto                     ;
; Safe State Machine                                                              ; Off                      ; Off                      ;
; Extract Verilog State Machines                                                  ; On                       ; On                       ;
; Extract VHDL State Machines                                                     ; On                       ; On                       ;
; Ignore Verilog initial constructs                                               ; Off                      ; Off                      ;
; Iteration limit for constant Verilog loops                                      ; 5000                     ; 5000                     ;
; Iteration limit for non-constant Verilog loops                                  ; 250                      ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                       ; On                       ;
; Infer RAMs from Raw Logic                                                       ; On                       ; On                       ;
; Parallel Synthesis                                                              ; On                       ; On                       ;
; DSP Block Balancing                                                             ; Auto                     ; Auto                     ;
; NOT Gate Push-Back                                                              ; On                       ; On                       ;
; Power-Up Don't Care                                                             ; On                       ; On                       ;
; Remove Redundant Logic Cells                                                    ; Off                      ; Off                      ;
; Remove Duplicate Registers                                                      ; On                       ; On                       ;
; Ignore CARRY Buffers                                                            ; Off                      ; Off                      ;
; Ignore CASCADE Buffers                                                          ; Off                      ; Off                      ;
; Ignore GLOBAL Buffers                                                           ; Off                      ; Off                      ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                      ; Off                      ;
; Ignore LCELL Buffers                                                            ; Off                      ; Off                      ;
; Ignore SOFT Buffers                                                             ; On                       ; On                       ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                      ; Off                      ;
; Optimization Technique                                                          ; Balanced                 ; Balanced                 ;
; Carry Chain Length                                                              ; 70                       ; 70                       ;
; Auto Carry Chains                                                               ; On                       ; On                       ;
; Auto Open-Drain Pins                                                            ; On                       ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                      ; Off                      ;
; Auto ROM Replacement                                                            ; On                       ; On                       ;
; Auto RAM Replacement                                                            ; On                       ; On                       ;
; Auto DSP Block Replacement                                                      ; On                       ; On                       ;
; Auto Shift Register Replacement                                                 ; Auto                     ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                     ; Auto                     ;
; Auto Clock Enable Replacement                                                   ; On                       ; On                       ;
; Strict RAM Replacement                                                          ; Off                      ; Off                      ;
; Allow Synchronous Control Signals                                               ; On                       ; On                       ;
; Force Use of Synchronous Clear Signals                                          ; Off                      ; Off                      ;
; Auto Resource Sharing                                                           ; Off                      ; Off                      ;
; Allow Any RAM Size For Recognition                                              ; Off                      ; Off                      ;
; Allow Any ROM Size For Recognition                                              ; Off                      ; Off                      ;
; Allow Any Shift Register Size For Recognition                                   ; Off                      ; Off                      ;
; Use LogicLock Constraints during Resource Balancing                             ; On                       ; On                       ;
; Ignore translate_off and synthesis_off directives                               ; Off                      ; Off                      ;
; Timing-Driven Synthesis                                                         ; On                       ; On                       ;
; Report Parameter Settings                                                       ; On                       ; On                       ;
; Report Source Assignments                                                       ; On                       ; On                       ;
; Report Connectivity Checks                                                      ; On                       ; On                       ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                      ; Off                      ;
; Synchronization Register Chain Length                                           ; 3                        ; 3                        ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation       ; Normal compilation       ;
; HDL message level                                                               ; Level2                   ; Level2                   ;
; Suppress Register Optimization Related Messages                                 ; Off                      ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                     ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                     ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                      ; 100                      ;
; Clock MUX Protection                                                            ; On                       ; On                       ;
; Auto Gated Clock Conversion                                                     ; Off                      ; Off                      ;
; Block Design Naming                                                             ; Auto                     ; Auto                     ;
; SDC constraint protection                                                       ; Off                      ; Off                      ;
; Synthesis Effort                                                                ; Auto                     ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                       ; On                       ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                      ; Off                      ;
; Analysis & Synthesis Message Level                                              ; Medium                   ; Medium                   ;
; Disable Register Merging Across Hierarchies                                     ; Auto                     ; Auto                     ;
; Resource Aware Inference For Block RAM                                          ; On                       ; On                       ;
; Automatic Parallel Synthesis                                                    ; On                       ; On                       ;
; Partial Reconfiguration Bitstream ID                                            ; Off                      ; Off                      ;
+---------------------------------------------------------------------------------+--------------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+-----------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library   ;
+------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+-----------+
; V_File/EDGE.v                      ; yes             ; User Verilog HDL File        ; J:/03_DE10_Standard/code/My_Audio/V_File/EDGE.v                      ;           ;
; V_File/KEY_DEBOUNCE.v              ; yes             ; User Verilog HDL File        ; J:/03_DE10_Standard/code/My_Audio/V_File/KEY_DEBOUNCE.v              ;           ;
; V_File/Audio_Control.v             ; yes             ; User Verilog HDL File        ; J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v             ;           ;
; V_File/IIC.v                       ; yes             ; User Verilog HDL File        ; J:/03_DE10_Standard/code/My_Audio/V_File/IIC.v                       ;           ;
; V_File/IIS.v                       ; yes             ; User Verilog HDL File        ; J:/03_DE10_Standard/code/My_Audio/V_File/IIS.v                       ;           ;
; IP_Core/PLL_Audio.v                ; yes             ; User Wizard-Generated File   ; J:/03_DE10_Standard/code/My_Audio/IP_Core/PLL_Audio.v                ; PLL_Audio ;
; IP_Core/PLL_Audio/PLL_Audio_0002.v ; yes             ; User Verilog HDL File        ; J:/03_DE10_Standard/code/My_Audio/IP_Core/PLL_Audio/PLL_Audio_0002.v ; PLL_Audio ;
; V_File/RESET.v                     ; yes             ; User Verilog HDL File        ; J:/03_DE10_Standard/code/My_Audio/V_File/RESET.v                     ;           ;
; de10_standard_golden_top.v         ; yes             ; Auto-Found Verilog HDL File  ; J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v         ;           ;
; altera_pll.v                       ; yes             ; Megafunction                 ; e:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v       ;           ;
+------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+-----------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 145            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 230            ;
;     -- 7 input functions                    ; 6              ;
;     -- 6 input functions                    ; 51             ;
;     -- 5 input functions                    ; 31             ;
;     -- 4 input functions                    ; 32             ;
;     -- <=3 input functions                  ; 110            ;
;                                             ;                ;
; Dedicated logic registers                   ; 163            ;
;                                             ;                ;
; I/O pins                                    ; 204            ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 127            ;
; Total fan-out                               ; 1697           ;
; Average fan-out                             ; 1.97           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Entity Name              ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |DE10_Standard_golden_top             ; 230 (4)             ; 163 (0)                   ; 0                 ; 0          ; 204  ; 0            ; |DE10_Standard_golden_top                                                                               ; DE10_Standard_golden_top ; work         ;
;    |Audio_Control:U_Audio_Control_1|  ; 106 (40)            ; 77 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|Audio_Control:U_Audio_Control_1                                               ; Audio_Control            ; work         ;
;       |IIC:U_IIC_1|                   ; 66 (66)             ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|Audio_Control:U_Audio_Control_1|IIC:U_IIC_1                                   ; IIC                      ; work         ;
;    |IIS:U_IIS_1|                      ; 51 (51)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|IIS:U_IIS_1                                                                   ; IIS                      ; work         ;
;    |KEY_DEBOUNCE:U_KEY_DEBOUNCE_1|    ; 25 (24)             ; 22 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|KEY_DEBOUNCE:U_KEY_DEBOUNCE_1                                                 ; KEY_DEBOUNCE             ; work         ;
;       |EDGE:U_EDGE_0|                 ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|KEY_DEBOUNCE:U_KEY_DEBOUNCE_1|EDGE:U_EDGE_0                                   ; EDGE                     ; work         ;
;    |PLL_Audio:U_PLL_Audio_1|          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|PLL_Audio:U_PLL_Audio_1                                                       ; PLL_Audio                ; PLL_Audio    ;
;       |PLL_Audio_0002:pll_audio_inst| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|PLL_Audio:U_PLL_Audio_1|PLL_Audio_0002:pll_audio_inst                         ; PLL_Audio_0002           ; PLL_Audio    ;
;          |altera_pll:altera_pll_i|    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|PLL_Audio:U_PLL_Audio_1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i ; altera_pll               ; work         ;
;    |RESET:U_RESET_1|                  ; 44 (44)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|RESET:U_RESET_1                                                               ; RESET                    ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+---------------------+
; Altera ; altera_pll   ; 17.0    ; N/A          ; N/A          ; |DE10_Standard_golden_top|PLL_Audio:U_PLL_Audio_1 ; IP_Core/PLL_Audio.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_golden_top|Audio_Control:U_Audio_Control_1|State ;
+--------------+--------------+--------------+--------------+---------------------+
; Name         ; State.S_Next ; State.S_Send ; State.S_Wait ; State.S_IDLE        ;
+--------------+--------------+--------------+--------------+---------------------+
; State.S_IDLE ; 0            ; 0            ; 0            ; 0                   ;
; State.S_Wait ; 0            ; 0            ; 1            ; 1                   ;
; State.S_Send ; 0            ; 1            ; 0            ; 1                   ;
; State.S_Next ; 1            ; 0            ; 0            ; 1                   ;
+--------------+--------------+--------------+--------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_golden_top|Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|State              ;
+---------------+--------------+-------------+--------------+---------------+---------------+--------------+
; Name          ; State.S_Stop ; State.S_ACK ; State.S_Read ; State.S_Write ; State.S_Start ; State.S_IDLE ;
+---------------+--------------+-------------+--------------+---------------+---------------+--------------+
; State.S_IDLE  ; 0            ; 0           ; 0            ; 0             ; 0             ; 0            ;
; State.S_Start ; 0            ; 0           ; 0            ; 0             ; 1             ; 1            ;
; State.S_Write ; 0            ; 0           ; 0            ; 1             ; 0             ; 1            ;
; State.S_Read  ; 0            ; 0           ; 1            ; 0             ; 0             ; 1            ;
; State.S_ACK   ; 0            ; 1           ; 0            ; 0             ; 0             ; 1            ;
; State.S_Stop  ; 1            ; 0           ; 0            ; 0             ; 0             ; 1            ;
+---------------+--------------+-------------+--------------+---------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                 ;
+-------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                           ; Reason for Removal                                                       ;
+-------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Audio_Control:U_Audio_Control_1|IIC_Data[8,13..17,19,22,23]             ; Stuck at GND due to stuck port data_in                                   ;
; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|IIC_DATA[8,13..17,19,22,23] ; Stuck at GND due to stuck port data_in                                   ;
; Audio_Control:U_Audio_Control_1|Right_Headphone_Out_Volume[0]           ; Merged with Audio_Control:U_Audio_Control_1|Left_Headphone_Out_Volume[0] ;
; Audio_Control:U_Audio_Control_1|Right_Headphone_Out_Volume[1]           ; Merged with Audio_Control:U_Audio_Control_1|Left_Headphone_Out_Volume[1] ;
; Audio_Control:U_Audio_Control_1|Right_Headphone_Out_Volume[2]           ; Merged with Audio_Control:U_Audio_Control_1|Left_Headphone_Out_Volume[2] ;
; Audio_Control:U_Audio_Control_1|Right_Headphone_Out_Volume[3]           ; Merged with Audio_Control:U_Audio_Control_1|Left_Headphone_Out_Volume[3] ;
; Audio_Control:U_Audio_Control_1|Right_Headphone_Out_Volume[4]           ; Merged with Audio_Control:U_Audio_Control_1|Left_Headphone_Out_Volume[4] ;
; Audio_Control:U_Audio_Control_1|Right_Headphone_Out_Volume[5]           ; Merged with Audio_Control:U_Audio_Control_1|Left_Headphone_Out_Volume[5] ;
; Audio_Control:U_Audio_Control_1|Right_Headphone_Out_Volume[6]           ; Merged with Audio_Control:U_Audio_Control_1|Left_Headphone_Out_Volume[6] ;
; Audio_Control:U_Audio_Control_1|State~8                                 ; Lost fanout                                                              ;
; Audio_Control:U_Audio_Control_1|State~9                                 ; Lost fanout                                                              ;
; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|State~10                    ; Lost fanout                                                              ;
; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|State~11                    ; Lost fanout                                                              ;
; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|State~12                    ; Lost fanout                                                              ;
; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|State~13                    ; Lost fanout                                                              ;
; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|State~14                    ; Lost fanout                                                              ;
; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|State.S_Read                ; Stuck at GND due to stuck port data_in                                   ;
; Total Number of Removed Registers = 33                                  ;                                                                          ;
+-------------------------------------------------------------------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                         ;
+----------------------------------------------+---------------------------+----------------------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register                   ;
+----------------------------------------------+---------------------------+----------------------------------------------------------+
; Audio_Control:U_Audio_Control_1|IIC_Data[23] ; Stuck at GND              ; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|IIC_DATA[23] ;
;                                              ; due to stuck port data_in ;                                                          ;
; Audio_Control:U_Audio_Control_1|IIC_Data[22] ; Stuck at GND              ; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|IIC_DATA[22] ;
;                                              ; due to stuck port data_in ;                                                          ;
; Audio_Control:U_Audio_Control_1|IIC_Data[19] ; Stuck at GND              ; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|IIC_DATA[19] ;
;                                              ; due to stuck port data_in ;                                                          ;
; Audio_Control:U_Audio_Control_1|IIC_Data[17] ; Stuck at GND              ; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|IIC_DATA[17] ;
;                                              ; due to stuck port data_in ;                                                          ;
; Audio_Control:U_Audio_Control_1|IIC_Data[16] ; Stuck at GND              ; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|IIC_DATA[16] ;
;                                              ; due to stuck port data_in ;                                                          ;
; Audio_Control:U_Audio_Control_1|IIC_Data[15] ; Stuck at GND              ; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|IIC_DATA[15] ;
;                                              ; due to stuck port data_in ;                                                          ;
; Audio_Control:U_Audio_Control_1|IIC_Data[14] ; Stuck at GND              ; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|IIC_DATA[14] ;
;                                              ; due to stuck port data_in ;                                                          ;
; Audio_Control:U_Audio_Control_1|IIC_Data[13] ; Stuck at GND              ; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|IIC_DATA[13] ;
;                                              ; due to stuck port data_in ;                                                          ;
; Audio_Control:U_Audio_Control_1|IIC_Data[8]  ; Stuck at GND              ; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|IIC_DATA[8]  ;
;                                              ; due to stuck port data_in ;                                                          ;
+----------------------------------------------+---------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 163   ;
; Number of registers using Synchronous Clear  ; 82    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 101   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 57    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Inverted Register Statistics                                           ;
+--------------------------------------------------------------+---------+
; Inverted Register                                            ; Fan out ;
+--------------------------------------------------------------+---------+
; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|SCL              ; 2       ;
; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|ACK1             ; 3       ;
; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|ACK2             ; 3       ;
; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|ACK3             ; 3       ;
; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|ACK_Temp         ; 4       ;
; Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|SDA_reg          ; 2       ;
; Audio_Control:U_Audio_Control_1|Left_Headphone_Out_Volume[0] ; 2       ;
; Audio_Control:U_Audio_Control_1|Left_Headphone_Out_Volume[3] ; 2       ;
; Audio_Control:U_Audio_Control_1|Left_Headphone_Out_Volume[4] ; 2       ;
; Audio_Control:U_Audio_Control_1|Left_Headphone_Out_Volume[5] ; 2       ;
; Total number of inverted registers = 10                      ;         ;
+--------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Standard_golden_top|Audio_Control:U_Audio_Control_1|Reg_Count[2]                  ;
; 16:1               ; 5 bits    ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; Yes        ; |DE10_Standard_golden_top|Audio_Control:U_Audio_Control_1|IIC_Data[1]                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE10_Standard_golden_top|Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|Send_Num_Count[0] ;
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |DE10_Standard_golden_top|Audio_Control:U_Audio_Control_1|IIC:U_IIC_1|CLK_Count[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEY_DEBOUNCE:U_KEY_DEBOUNCE_1 ;
+----------------+--------------------+--------------------------------------+
; Parameter Name ; Value              ; Type                                 ;
+----------------+--------------------+--------------------------------------+
; Num_100Hz      ; 111101000010001111 ; Unsigned Binary                      ;
+----------------+--------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Control:U_Audio_Control_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; S_IDLE         ; 00    ; Unsigned Binary                                     ;
; S_Wait         ; 01    ; Unsigned Binary                                     ;
; S_Send         ; 10    ; Unsigned Binary                                     ;
; S_Next         ; 11    ; Unsigned Binary                                     ;
; Wait_Num       ; 1010  ; Unsigned Binary                                     ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Control:U_Audio_Control_1|IIC:U_IIC_1 ;
+----------------+----------+--------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                         ;
+----------------+----------+--------------------------------------------------------------+
; S_IDLE         ; 00000    ; Unsigned Binary                                              ;
; S_Start        ; 00001    ; Unsigned Binary                                              ;
; S_Write        ; 00010    ; Unsigned Binary                                              ;
; S_Read         ; 00011    ; Unsigned Binary                                              ;
; S_ACK          ; 00100    ; Unsigned Binary                                              ;
; S_Stop         ; 00101    ; Unsigned Binary                                              ;
; CLK_Count_Num1 ; 00000001 ; Unsigned Binary                                              ;
; CLK_0_4        ; 00000000 ; Unsigned Binary                                              ;
; CLK_1_4        ; 00111110 ; Unsigned Binary                                              ;
; CLK_2_4        ; 01111101 ; Unsigned Binary                                              ;
; CLK_3_4        ; 10111011 ; Unsigned Binary                                              ;
; CLK_4_4        ; 11111001 ; Unsigned Binary                                              ;
+----------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Audio:U_PLL_Audio_1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                       ;
+--------------------------------------+------------------------+------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                     ;
; fractional_vco_multiplier            ; false                  ; String                                                     ;
; pll_type                             ; General                ; String                                                     ;
; pll_subtype                          ; General                ; String                                                     ;
; number_of_clocks                     ; 1                      ; Signed Integer                                             ;
; operation_mode                       ; direct                 ; String                                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                                             ;
; data_rate                            ; 0                      ; Signed Integer                                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                             ;
; output_clock_frequency0              ; 12.500000 MHz          ; String                                                     ;
; phase_shift0                         ; 0 ps                   ; String                                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                     ;
; phase_shift1                         ; 0 ps                   ; String                                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                     ;
; phase_shift2                         ; 0 ps                   ; String                                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                     ;
; phase_shift3                         ; 0 ps                   ; String                                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                     ;
; phase_shift4                         ; 0 ps                   ; String                                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                     ;
; phase_shift5                         ; 0 ps                   ; String                                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                     ;
; phase_shift6                         ; 0 ps                   ; String                                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                     ;
; phase_shift7                         ; 0 ps                   ; String                                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                     ;
; phase_shift8                         ; 0 ps                   ; String                                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                     ;
; phase_shift9                         ; 0 ps                   ; String                                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                     ;
; phase_shift10                        ; 0 ps                   ; String                                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                     ;
; phase_shift11                        ; 0 ps                   ; String                                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                     ;
; phase_shift12                        ; 0 ps                   ; String                                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                     ;
; phase_shift13                        ; 0 ps                   ; String                                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                     ;
; phase_shift14                        ; 0 ps                   ; String                                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                     ;
; phase_shift15                        ; 0 ps                   ; String                                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                     ;
; phase_shift16                        ; 0 ps                   ; String                                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                     ;
; phase_shift17                        ; 0 ps                   ; String                                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                                             ;
; clock_name_0                         ;                        ; String                                                     ;
; clock_name_1                         ;                        ; String                                                     ;
; clock_name_2                         ;                        ; String                                                     ;
; clock_name_3                         ;                        ; String                                                     ;
; clock_name_4                         ;                        ; String                                                     ;
; clock_name_5                         ;                        ; String                                                     ;
; clock_name_6                         ;                        ; String                                                     ;
; clock_name_7                         ;                        ; String                                                     ;
; clock_name_8                         ;                        ; String                                                     ;
; clock_name_global_0                  ; false                  ; String                                                     ;
; clock_name_global_1                  ; false                  ; String                                                     ;
; clock_name_global_2                  ; false                  ; String                                                     ;
; clock_name_global_3                  ; false                  ; String                                                     ;
; clock_name_global_4                  ; false                  ; String                                                     ;
; clock_name_global_5                  ; false                  ; String                                                     ;
; clock_name_global_6                  ; false                  ; String                                                     ;
; clock_name_global_7                  ; false                  ; String                                                     ;
; clock_name_global_8                  ; false                  ; String                                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                             ;
; m_cnt_bypass_en                      ; false                  ; String                                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                             ;
; n_cnt_bypass_en                      ; false                  ; String                                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                                             ;
; pll_slf_rst                          ; false                  ; String                                                     ;
; pll_bw_sel                           ; low                    ; String                                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                     ;
+--------------------------------------+------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Control:U_Audio_Control_1"                                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; led  ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "led[9..9]" have no fanouts ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "KEY_DEBOUNCE:U_KEY_DEBOUNCE_1|EDGE:U_EDGE_2" ;
+-------------+--------+----------+---------------------------------------+
; Port        ; Type   ; Severity ; Details                               ;
+-------------+--------+----------+---------------------------------------+
; out_posedge ; Output ; Info     ; Explicitly unconnected                ;
; out_edge    ; Output ; Info     ; Explicitly unconnected                ;
+-------------+--------+----------+---------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "KEY_DEBOUNCE:U_KEY_DEBOUNCE_1|EDGE:U_EDGE_1" ;
+-------------+--------+----------+---------------------------------------+
; Port        ; Type   ; Severity ; Details                               ;
+-------------+--------+----------+---------------------------------------+
; out_posedge ; Output ; Info     ; Explicitly unconnected                ;
; out_edge    ; Output ; Info     ; Explicitly unconnected                ;
+-------------+--------+----------+---------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "KEY_DEBOUNCE:U_KEY_DEBOUNCE_1|EDGE:U_EDGE_0" ;
+-------------+--------+----------+---------------------------------------+
; Port        ; Type   ; Severity ; Details                               ;
+-------------+--------+----------+---------------------------------------+
; out_posedge ; Output ; Info     ; Explicitly unconnected                ;
; out_edge    ; Output ; Info     ; Explicitly unconnected                ;
+-------------+--------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KEY_DEBOUNCE:U_KEY_DEBOUNCE_1"                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; key_out[2..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RESET:U_RESET_1"                                                                                                                                                                               ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; delay_time       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; delay_time[9..5] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; delay_time[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; delay_time[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; delay_time[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 163                         ;
;     CLR               ; 39                          ;
;     CLR SCLR          ; 34                          ;
;     ENA               ; 27                          ;
;     ENA CLR           ; 6                           ;
;     ENA CLR SCLR      ; 22                          ;
;     ENA SCLR          ; 2                           ;
;     SCLR              ; 24                          ;
;     plain             ; 9                           ;
; arriav_io_obuf        ; 60                          ;
; arriav_lcell_comb     ; 233                         ;
;     arith             ; 82                          ;
;         1 data inputs ; 81                          ;
;         2 data inputs ; 1                           ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 145                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 32                          ;
;         5 data inputs ; 31                          ;
;         6 data inputs ; 51                          ;
; boundary_port         ; 204                         ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.95                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Sat May 18 10:27:00 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_golden_top -c DE10_Standard_golden_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file v_file/edge.v
    Info (12023): Found entity 1: EDGE File: J:/03_DE10_Standard/code/My_Audio/V_File/EDGE.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file v_file/key_debounce.v
    Info (12023): Found entity 1: KEY_DEBOUNCE File: J:/03_DE10_Standard/code/My_Audio/V_File/KEY_DEBOUNCE.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file v_file/audio_control.v
    Info (12023): Found entity 1: Audio_Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file v_file/iic.v
    Info (12023): Found entity 1: IIC File: J:/03_DE10_Standard/code/My_Audio/V_File/IIC.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file v_file/iis.v
    Info (12023): Found entity 1: IIS File: J:/03_DE10_Standard/code/My_Audio/V_File/IIS.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/pll_audio.v
    Info (12023): Found entity 1: PLL_Audio File: J:/03_DE10_Standard/code/My_Audio/IP_Core/PLL_Audio.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/pll_audio/pll_audio_0002.v
    Info (12023): Found entity 1: PLL_Audio_0002 File: J:/03_DE10_Standard/code/My_Audio/IP_Core/PLL_Audio/PLL_Audio_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_file/reset.v
    Info (12023): Found entity 1: RESET File: J:/03_DE10_Standard/code/My_Audio/V_File/RESET.v Line: 33
Warning (12125): Using design file de10_standard_golden_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE10_Standard_golden_top File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at de10_standard_golden_top.v(233): created implicit net for "rst_n" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 233
Info (12127): Elaborating entity "DE10_Standard_golden_top" for the top level hierarchy
Warning (10034): Output port "HEX0" at de10_standard_golden_top.v(55) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 55
Warning (10034): Output port "HEX1" at de10_standard_golden_top.v(56) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 56
Warning (10034): Output port "HEX2" at de10_standard_golden_top.v(57) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 57
Warning (10034): Output port "HEX3" at de10_standard_golden_top.v(58) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 58
Warning (10034): Output port "HEX4" at de10_standard_golden_top.v(59) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 59
Warning (10034): Output port "HEX5" at de10_standard_golden_top.v(60) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 60
Warning (10034): Output port "DRAM_ADDR" at de10_standard_golden_top.v(65) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 65
Warning (10034): Output port "DRAM_BA" at de10_standard_golden_top.v(66) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 66
Warning (10034): Output port "VGA_R" at de10_standard_golden_top.v(86) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 86
Warning (10034): Output port "VGA_G" at de10_standard_golden_top.v(87) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 87
Warning (10034): Output port "VGA_B" at de10_standard_golden_top.v(88) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 88
Warning (10034): Output port "DRAM_CLK" at de10_standard_golden_top.v(63) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 63
Warning (10034): Output port "DRAM_CKE" at de10_standard_golden_top.v(64) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 64
Warning (10034): Output port "DRAM_LDQM" at de10_standard_golden_top.v(68) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 68
Warning (10034): Output port "DRAM_UDQM" at de10_standard_golden_top.v(69) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 69
Warning (10034): Output port "DRAM_CS_N" at de10_standard_golden_top.v(70) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 70
Warning (10034): Output port "DRAM_WE_N" at de10_standard_golden_top.v(71) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 71
Warning (10034): Output port "DRAM_CAS_N" at de10_standard_golden_top.v(72) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 72
Warning (10034): Output port "DRAM_RAS_N" at de10_standard_golden_top.v(73) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 73
Warning (10034): Output port "TD_RESET_N" at de10_standard_golden_top.v(80) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 80
Warning (10034): Output port "VGA_CLK" at de10_standard_golden_top.v(83) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 83
Warning (10034): Output port "VGA_HS" at de10_standard_golden_top.v(84) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 84
Warning (10034): Output port "VGA_VS" at de10_standard_golden_top.v(85) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 85
Warning (10034): Output port "VGA_BLANK_N" at de10_standard_golden_top.v(89) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 89
Warning (10034): Output port "VGA_SYNC_N" at de10_standard_golden_top.v(90) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 90
Warning (10034): Output port "ADC_SCLK" at de10_standard_golden_top.v(107) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 107
Warning (10034): Output port "ADC_DIN" at de10_standard_golden_top.v(109) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 109
Warning (10034): Output port "ADC_CONVST" at de10_standard_golden_top.v(110) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 110
Warning (10034): Output port "IRDA_TXD" at de10_standard_golden_top.v(205) has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 205
Info (12128): Elaborating entity "RESET" for hierarchy "RESET:U_RESET_1" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 234
Warning (10230): Verilog HDL assignment warning at RESET.v(74): truncated value with size 32 to match size of target (10) File: J:/03_DE10_Standard/code/My_Audio/V_File/RESET.v Line: 74
Warning (10230): Verilog HDL assignment warning at RESET.v(82): truncated value with size 32 to match size of target (24) File: J:/03_DE10_Standard/code/My_Audio/V_File/RESET.v Line: 82
Info (12128): Elaborating entity "KEY_DEBOUNCE" for hierarchy "KEY_DEBOUNCE:U_KEY_DEBOUNCE_1" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 247
Info (12128): Elaborating entity "EDGE" for hierarchy "KEY_DEBOUNCE:U_KEY_DEBOUNCE_1|EDGE:U_EDGE_0" File: J:/03_DE10_Standard/code/My_Audio/V_File/KEY_DEBOUNCE.v Line: 100
Info (12128): Elaborating entity "Audio_Control" for hierarchy "Audio_Control:U_Audio_Control_1" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 262
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(215): variable "Line_Input_Left_Mute" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 215
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(215): variable "Line_Input_Left_Volume" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 215
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(216): variable "Line_Input_Right_Mute" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 216
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(216): variable "Line_Input_Right_Volume" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 216
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(217): variable "Left_Headphone_Out_ZCD" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 217
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(217): variable "Left_Headphone_Out_Volume" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 217
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(218): variable "Right_Headphone_Out_ZCD" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 218
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(218): variable "Right_Headphone_Out_Volume" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 218
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(219): variable "Side_Tone_Att" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 219
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(219): variable "Side_Tone_En" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 219
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(219): variable "DACSEL" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 219
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(219): variable "BYPASS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 219
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(219): variable "INSEL" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 219
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(219): variable "MIC_MUTE" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 219
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(219): variable "MIC_BOOST" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 219
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(220): variable "HPOR" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 220
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(220): variable "DAC_MUTE" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 220
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(220): variable "DEEMP" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 220
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(220): variable "ADC_HPD" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 220
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(221): variable "POWER_OFF" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 221
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(221): variable "CLKOUT_PD" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 221
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(221): variable "OSC_PD" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 221
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(221): variable "OUTPUT_PD" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 221
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(221): variable "DAC_PD" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 221
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(221): variable "ADC_PD" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 221
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(221): variable "MIC_PD" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 221
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(221): variable "LINE_IN_PD" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 221
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(222): variable "BCLKINV" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 222
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(222): variable "MS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 222
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(222): variable "LRSWAP" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 222
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(222): variable "LRP" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 222
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(222): variable "IWL" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 222
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(222): variable "FORMAT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 222
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(223): variable "CLK_O_DIV2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 223
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(223): variable "CLK_I_DIV2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 223
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(223): variable "SR" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 223
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(223): variable "BOSR" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 223
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(223): variable "USB_NORMAL" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 223
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(224): variable "ACT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 224
Warning (10235): Verilog HDL Always Construct warning at Audio_Control.v(225): variable "RESET_n" is read inside the Always Construct but isn't in the Always Construct's Event Control File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 225
Warning (10230): Verilog HDL assignment warning at Audio_Control.v(249): truncated value with size 32 to match size of target (4) File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 249
Warning (10230): Verilog HDL assignment warning at Audio_Control.v(279): truncated value with size 32 to match size of target (7) File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 279
Warning (10230): Verilog HDL assignment warning at Audio_Control.v(280): truncated value with size 32 to match size of target (7) File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 280
Warning (10034): Output port "led[9..3]" at Audio_Control.v(63) has no driver File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 63
Info (12128): Elaborating entity "IIC" for hierarchy "Audio_Control:U_Audio_Control_1|IIC:U_IIC_1" File: J:/03_DE10_Standard/code/My_Audio/V_File/Audio_Control.v Line: 308
Warning (10230): Verilog HDL assignment warning at IIC.v(136): truncated value with size 32 to match size of target (1) File: J:/03_DE10_Standard/code/My_Audio/V_File/IIC.v Line: 136
Info (12128): Elaborating entity "PLL_Audio" for hierarchy "PLL_Audio:U_PLL_Audio_1" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 272
Info (12128): Elaborating entity "PLL_Audio_0002" for hierarchy "PLL_Audio:U_PLL_Audio_1|PLL_Audio_0002:pll_audio_inst" File: J:/03_DE10_Standard/code/My_Audio/IP_Core/PLL_Audio.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_Audio:U_PLL_Audio_1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: J:/03_DE10_Standard/code/My_Audio/IP_Core/PLL_Audio/PLL_Audio_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_Audio:U_PLL_Audio_1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: J:/03_DE10_Standard/code/My_Audio/IP_Core/PLL_Audio/PLL_Audio_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL_Audio:U_PLL_Audio_1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i" with the following parameter: File: J:/03_DE10_Standard/code/My_Audio/IP_Core/PLL_Audio/PLL_Audio_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "IIS" for hierarchy "IIS:U_IIS_1" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 286
Warning (10230): Verilog HDL assignment warning at IIS.v(130): truncated value with size 32 to match size of target (6) File: J:/03_DE10_Standard/code/My_Audio/V_File/IIS.v Line: 130
Warning (10230): Verilog HDL assignment warning at IIS.v(203): truncated value with size 32 to match size of target (5) File: J:/03_DE10_Standard/code/My_Audio/V_File/IIS.v Line: 203
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "IIS:U_IIS_1|Ram0" is uninferred due to inappropriate RAM size File: J:/03_DE10_Standard/code/My_Audio/V_File/IIS.v Line: 138
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 93
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 97
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 95
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 101
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 102
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 103
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 104
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 117
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_BCLK~synth" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 93
    Warning (13010): Node "AUD_DACLRCK~synth" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 97
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 52
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 52
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 52
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 52
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 52
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 52
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 55
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 55
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 55
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 55
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 55
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 55
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 55
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 56
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 56
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 56
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 56
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 56
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 56
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 56
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 57
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 57
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 57
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 57
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 57
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 57
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 57
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 58
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 58
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 58
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 58
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 58
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 58
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 58
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 59
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 59
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 59
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 59
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 59
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 59
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 59
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 60
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 60
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 60
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 60
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 60
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 60
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 60
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 63
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 66
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 66
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 68
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 69
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 70
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 71
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 72
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 73
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 80
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 83
    Warning (13410): Pin "VGA_HS" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 84
    Warning (13410): Pin "VGA_VS" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 85
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 86
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 86
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 86
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 86
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 86
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 86
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 86
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 86
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 87
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 87
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 87
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 87
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 87
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 87
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 87
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 87
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 88
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 88
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 88
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 88
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 88
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 88
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 88
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 88
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 89
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 90
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 107
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 109
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 110
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 205
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file J:/03_DE10_Standard/code/My_Audio/output_files/DE10_Standard_golden_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 28 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 40
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 41
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 42
    Warning (15610): No output dependent on input pin "KEY[1]" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 46
    Warning (15610): No output dependent on input pin "KEY[2]" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 46
    Warning (15610): No output dependent on input pin "KEY[3]" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 46
    Warning (15610): No output dependent on input pin "SW[2]" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 49
    Warning (15610): No output dependent on input pin "SW[3]" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 49
    Warning (15610): No output dependent on input pin "SW[4]" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 49
    Warning (15610): No output dependent on input pin "SW[5]" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 49
    Warning (15610): No output dependent on input pin "SW[6]" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 49
    Warning (15610): No output dependent on input pin "SW[7]" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 49
    Warning (15610): No output dependent on input pin "SW[8]" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 49
    Warning (15610): No output dependent on input pin "SW[9]" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 49
    Warning (15610): No output dependent on input pin "TD_CLK27" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 76
    Warning (15610): No output dependent on input pin "TD_HS" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 77
    Warning (15610): No output dependent on input pin "TD_VS" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 78
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 79
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 96
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 108
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: J:/03_DE10_Standard/code/My_Audio/de10_standard_golden_top.v Line: 207
Info (21057): Implemented 461 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 112 output pins
    Info (21060): Implemented 60 bidirectional pins
    Info (21061): Implemented 256 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 281 warnings
    Info: Peak virtual memory: 4881 megabytes
    Info: Processing ended: Sat May 18 10:27:12 2019
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in J:/03_DE10_Standard/code/My_Audio/output_files/DE10_Standard_golden_top.map.smsg.


