// Seed: 2208091826
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  input wire id_29;
  inout wire id_28;
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_30;
  ;
  parameter id_31 = -1;
endmodule
module module_1 #(
    parameter id_15 = 32'd83
) (
    output uwire id_0,
    output wire id_1,
    input wor id_2,
    output logic id_3,
    input uwire id_4,
    input wire id_5
    , id_24,
    output wire id_6,
    input supply0 id_7,
    output supply1 id_8
    , id_25,
    input tri id_9,
    input tri id_10,
    output supply1 id_11,
    input tri0 id_12,
    input wor id_13,
    output wand id_14,
    input tri1 _id_15,
    input tri1 id_16,
    output tri1 id_17,
    output tri1 id_18,
    output tri id_19,
    input tri0 id_20,
    input supply0 id_21,
    input wand id_22
);
  always @(id_16) begin : LABEL_0
    if (1 & {1{-1'b0}}) {-1, -1} <= #1 -1;
    else id_3 = id_12;
  end
  uwire [-1 : id_15] id_26 = -1'd0;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_26,
      id_26,
      id_24,
      id_26,
      id_25,
      id_24,
      id_25,
      id_25,
      id_26,
      id_25,
      id_25,
      id_25,
      id_24,
      id_26,
      id_26,
      id_24,
      id_26,
      id_26,
      id_25,
      id_26,
      id_25,
      id_25,
      id_26,
      id_25,
      id_24,
      id_24,
      id_24
  );
endmodule
