{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714150924417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714150924417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 12:02:04 2024 " "Processing started: Fri Apr 26 12:02:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714150924417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714150924417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarmClock -c alarmClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarmClock -c alarmClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714150924417 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714150924631 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714150924632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HH hh alarmClock.v(5) " "Verilog HDL Declaration information at alarmClock.v(5): object \"HH\" differs only in case from object \"hh\" in the same scope" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714150928919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MM mm alarmClock.v(5) " "Verilog HDL Declaration information at alarmClock.v(5): object \"MM\" differs only in case from object \"mm\" in the same scope" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714150928919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SS ss alarmClock.v(5) " "Verilog HDL Declaration information at alarmClock.v(5): object \"SS\" differs only in case from object \"ss\" in the same scope" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714150928919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hr hr alarmClock.v(126) " "Verilog HDL Declaration information at alarmClock.v(126): object \"Hr\" differs only in case from object \"hr\" in the same scope" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 126 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714150928919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Mi mi alarmClock.v(128) " "Verilog HDL Declaration information at alarmClock.v(128): object \"Mi\" differs only in case from object \"mi\" in the same scope" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714150928919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Se se alarmClock.v(130) " "Verilog HDL Declaration information at alarmClock.v(130): object \"Se\" differs only in case from object \"se\" in the same scope" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 130 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714150928919 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alarmClock.v(158) " "Verilog HDL warning at alarmClock.v(158): extended using \"x\" or \"z\"" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 158 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1714150928919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclock.v 3 3 " "Found 3 design units, including 3 entities, in source file alarmclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarmClock " "Found entity 1: alarmClock" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714150928920 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_seven " "Found entity 2: hex_seven" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714150928920 ""} { "Info" "ISGN_ENTITY_NAME" "3 fiftyM_to_one_clk " "Found entity 3: fiftyM_to_one_clk" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714150928920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714150928920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_24_hour_behavioral.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_24_hour_behavioral.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_24_Hour_behavioral " "Found entity 1: Clock_24_Hour_behavioral" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714150928922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714150928922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "audio.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/audio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714150928923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714150928923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inc_sec alarmClock.v(123) " "Verilog HDL Implicit Net warning at alarmClock.v(123): created implicit net for \"inc_sec\"" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714150928923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarmClock " "Elaborating entity \"alarmClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714150928954 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alarm_en alarmClock.v(17) " "Verilog HDL or VHDL warning at alarmClock.v(17): object \"alarm_en\" assigned a value but never read" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714150928955 "|alarmClock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inc_sec 0 alarmClock.v(123) " "Net \"inc_sec\" at alarmClock.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714150928958 "|alarmClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyM_to_one_clk fiftyM_to_one_clk:one_hz_clk " "Elaborating entity \"fiftyM_to_one_clk\" for hierarchy \"fiftyM_to_one_clk:one_hz_clk\"" {  } { { "alarmClock.v" "one_hz_clk" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714150928973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 alarmClock.v(176) " "Verilog HDL assignment warning at alarmClock.v(176): truncated value with size 32 to match size of target (25)" {  } { { "alarmClock.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714150928974 "|alarmClock|fiftyM_to_one_clk:one_hz_clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio audio:alarm_sound " "Elaborating entity \"audio\" for hierarchy \"audio:alarm_sound\"" {  } { { "alarmClock.v" "alarm_sound" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714150928978 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio.data_a 0 audio.v(4) " "Net \"audio.data_a\" at audio.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/audio.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714150928979 "|alarmClock|audio:alarm_sound"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio.waddr_a 0 audio.v(4) " "Net \"audio.waddr_a\" at audio.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/audio.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714150928979 "|alarmClock|audio:alarm_sound"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio.we_a 0 audio.v(4) " "Net \"audio.we_a\" at audio.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/audio.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714150928979 "|alarmClock|audio:alarm_sound"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_24_Hour_behavioral Clock_24_Hour_behavioral:clock_24 " "Elaborating entity \"Clock_24_Hour_behavioral\" for hierarchy \"Clock_24_Hour_behavioral:clock_24\"" {  } { { "alarmClock.v" "clock_24" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714150928979 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out_sec Clock_24_Hour_behavioral.v(12) " "Verilog HDL or VHDL warning at Clock_24_Hour_behavioral.v(12): object \"c_out_sec\" assigned a value but never read" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714150928980 "|alarmClock|Clock_24_Hour_behavioral:clock_24"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out_min Clock_24_Hour_behavioral.v(12) " "Verilog HDL or VHDL warning at Clock_24_Hour_behavioral.v(12): object \"c_out_min\" assigned a value but never read" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714150928980 "|alarmClock|Clock_24_Hour_behavioral:clock_24"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out_hr Clock_24_Hour_behavioral.v(12) " "Verilog HDL or VHDL warning at Clock_24_Hour_behavioral.v(12): object \"c_out_hr\" assigned a value but never read" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714150928980 "|alarmClock|Clock_24_Hour_behavioral:clock_24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Clock_24_Hour_behavioral.v(64) " "Verilog HDL assignment warning at Clock_24_Hour_behavioral.v(64): truncated value with size 32 to match size of target (4)" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714150928980 "|alarmClock|Clock_24_Hour_behavioral:clock_24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Clock_24_Hour_behavioral.v(66) " "Verilog HDL assignment warning at Clock_24_Hour_behavioral.v(66): truncated value with size 32 to match size of target (4)" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714150928980 "|alarmClock|Clock_24_Hour_behavioral:clock_24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Clock_24_Hour_behavioral.v(72) " "Verilog HDL assignment warning at Clock_24_Hour_behavioral.v(72): truncated value with size 32 to match size of target (4)" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714150928980 "|alarmClock|Clock_24_Hour_behavioral:clock_24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Clock_24_Hour_behavioral.v(74) " "Verilog HDL assignment warning at Clock_24_Hour_behavioral.v(74): truncated value with size 32 to match size of target (4)" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714150928980 "|alarmClock|Clock_24_Hour_behavioral:clock_24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Clock_24_Hour_behavioral.v(81) " "Verilog HDL assignment warning at Clock_24_Hour_behavioral.v(81): truncated value with size 32 to match size of target (4)" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714150928980 "|alarmClock|Clock_24_Hour_behavioral:clock_24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Clock_24_Hour_behavioral.v(83) " "Verilog HDL assignment warning at Clock_24_Hour_behavioral.v(83): truncated value with size 32 to match size of target (4)" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714150928980 "|alarmClock|Clock_24_Hour_behavioral:clock_24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_seven hex_seven:Hr " "Elaborating entity \"hex_seven\" for hierarchy \"hex_seven:Hr\"" {  } { { "alarmClock.v" "Hr" { Text "C:/Users/eas0035/Documents/FinalProject/alarmClock.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714150928980 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audio:alarm_sound\|audio_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audio:alarm_sound\|audio_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150929248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150929248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150929248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4874 " "Parameter NUMWORDS_A set to 4874" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150929248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150929248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150929248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150929248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150929248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150929248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/alarmClock.ram0_audio_640388c.hdl.mif " "Parameter INIT_FILE set to db/alarmClock.ram0_audio_640388c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714150929248 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714150929248 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714150929248 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "audio:alarm_sound\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"audio:alarm_sound\|Mult0\"" {  } { { "audio.v" "Mult0" { Text "C:/Users/eas0035/Documents/FinalProject/audio.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714150929248 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714150929248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio:alarm_sound\|altsyncram:audio_rtl_0 " "Elaborated megafunction instantiation \"audio:alarm_sound\|altsyncram:audio_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714150929292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio:alarm_sound\|altsyncram:audio_rtl_0 " "Instantiated megafunction \"audio:alarm_sound\|altsyncram:audio_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150929292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150929292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150929292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4874 " "Parameter \"NUMWORDS_A\" = \"4874\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150929292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150929292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150929292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150929292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150929292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150929292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/alarmClock.ram0_audio_640388c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/alarmClock.ram0_audio_640388c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150929292 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714150929292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lq71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lq71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lq71 " "Found entity 1: altsyncram_lq71" {  } { { "db/altsyncram_lq71.tdf" "" { Text "C:/Users/eas0035/Documents/FinalProject/db/altsyncram_lq71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714150929319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714150929319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio:alarm_sound\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"audio:alarm_sound\|lpm_mult:Mult0\"" {  } { { "audio.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/audio.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714150929338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio:alarm_sound\|lpm_mult:Mult0 " "Instantiated megafunction \"audio:alarm_sound\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150929338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150929338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150929338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150929338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150929338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150929338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150929338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150929338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714150929338 ""}  } { { "audio.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/audio.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714150929338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "C:/Users/eas0035/Documents/FinalProject/db/mult_16t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714150929363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714150929363 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_tens\[0\] Clock_24_Hour_behavioral:clock_24\|hr_tens\[0\]~_emulated Clock_24_Hour_behavioral:clock_24\|hr_tens\[0\]~1 " "Register \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[0\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[0\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[0\]~1\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|hr_tens[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_tens\[1\] Clock_24_Hour_behavioral:clock_24\|hr_tens\[1\]~_emulated Clock_24_Hour_behavioral:clock_24\|hr_tens\[1\]~5 " "Register \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[1\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[1\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[1\]~5\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|hr_tens[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_tens\[2\] Clock_24_Hour_behavioral:clock_24\|hr_tens\[2\]~_emulated Clock_24_Hour_behavioral:clock_24\|hr_tens\[2\]~9 " "Register \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[2\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[2\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[2\]~9\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|hr_tens[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_tens\[3\] Clock_24_Hour_behavioral:clock_24\|hr_tens\[3\]~_emulated Clock_24_Hour_behavioral:clock_24\|hr_tens\[3\]~13 " "Register \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[3\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[3\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|hr_tens\[3\]~13\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|hr_tens[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_ones\[0\] Clock_24_Hour_behavioral:clock_24\|hr_ones\[0\]~_emulated Clock_24_Hour_behavioral:clock_24\|hr_ones\[0\]~1 " "Register \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[0\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[0\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[0\]~1\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|hr_ones[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_ones\[1\] Clock_24_Hour_behavioral:clock_24\|hr_ones\[1\]~_emulated Clock_24_Hour_behavioral:clock_24\|hr_ones\[1\]~5 " "Register \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[1\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[1\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[1\]~5\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|hr_ones[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_ones\[2\] Clock_24_Hour_behavioral:clock_24\|hr_ones\[2\]~_emulated Clock_24_Hour_behavioral:clock_24\|hr_ones\[2\]~9 " "Register \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[2\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[2\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[2\]~9\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|hr_ones[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|hr_ones\[3\] Clock_24_Hour_behavioral:clock_24\|hr_ones\[3\]~_emulated Clock_24_Hour_behavioral:clock_24\|hr_ones\[3\]~13 " "Register \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[3\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[3\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|hr_ones\[3\]~13\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|hr_ones[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|min_tens\[0\] Clock_24_Hour_behavioral:clock_24\|min_tens\[0\]~_emulated Clock_24_Hour_behavioral:clock_24\|min_tens\[0\]~1 " "Register \"Clock_24_Hour_behavioral:clock_24\|min_tens\[0\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|min_tens\[0\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|min_tens\[0\]~1\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|min_tens[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|min_tens\[1\] Clock_24_Hour_behavioral:clock_24\|min_tens\[1\]~_emulated Clock_24_Hour_behavioral:clock_24\|min_tens\[1\]~5 " "Register \"Clock_24_Hour_behavioral:clock_24\|min_tens\[1\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|min_tens\[1\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|min_tens\[1\]~5\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|min_tens[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|min_tens\[2\] Clock_24_Hour_behavioral:clock_24\|min_tens\[2\]~_emulated Clock_24_Hour_behavioral:clock_24\|min_tens\[2\]~9 " "Register \"Clock_24_Hour_behavioral:clock_24\|min_tens\[2\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|min_tens\[2\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|min_tens\[2\]~9\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|min_tens[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|min_tens\[3\] Clock_24_Hour_behavioral:clock_24\|min_tens\[3\]~_emulated Clock_24_Hour_behavioral:clock_24\|min_tens\[3\]~13 " "Register \"Clock_24_Hour_behavioral:clock_24\|min_tens\[3\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|min_tens\[3\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|min_tens\[3\]~13\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|min_tens[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|min_ones\[0\] Clock_24_Hour_behavioral:clock_24\|min_ones\[0\]~_emulated Clock_24_Hour_behavioral:clock_24\|min_ones\[0\]~1 " "Register \"Clock_24_Hour_behavioral:clock_24\|min_ones\[0\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|min_ones\[0\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|min_ones\[0\]~1\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|min_ones[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|min_ones\[1\] Clock_24_Hour_behavioral:clock_24\|min_ones\[1\]~_emulated Clock_24_Hour_behavioral:clock_24\|min_ones\[1\]~5 " "Register \"Clock_24_Hour_behavioral:clock_24\|min_ones\[1\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|min_ones\[1\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|min_ones\[1\]~5\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|min_ones[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|min_ones\[2\] Clock_24_Hour_behavioral:clock_24\|min_ones\[2\]~_emulated Clock_24_Hour_behavioral:clock_24\|min_ones\[2\]~9 " "Register \"Clock_24_Hour_behavioral:clock_24\|min_ones\[2\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|min_ones\[2\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|min_ones\[2\]~9\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|min_ones[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|min_ones\[3\] Clock_24_Hour_behavioral:clock_24\|min_ones\[3\]~_emulated Clock_24_Hour_behavioral:clock_24\|min_ones\[3\]~13 " "Register \"Clock_24_Hour_behavioral:clock_24\|min_ones\[3\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|min_ones\[3\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|min_ones\[3\]~13\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|min_ones[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|sec_tens\[0\] Clock_24_Hour_behavioral:clock_24\|sec_tens\[0\]~_emulated Clock_24_Hour_behavioral:clock_24\|sec_tens\[0\]~1 " "Register \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[0\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[0\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[0\]~1\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|sec_tens[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|sec_tens\[1\] Clock_24_Hour_behavioral:clock_24\|sec_tens\[1\]~_emulated Clock_24_Hour_behavioral:clock_24\|sec_tens\[1\]~5 " "Register \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[1\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[1\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[1\]~5\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|sec_tens[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|sec_tens\[2\] Clock_24_Hour_behavioral:clock_24\|sec_tens\[2\]~_emulated Clock_24_Hour_behavioral:clock_24\|sec_tens\[2\]~9 " "Register \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[2\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[2\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[2\]~9\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|sec_tens[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|sec_tens\[3\] Clock_24_Hour_behavioral:clock_24\|sec_tens\[3\]~_emulated Clock_24_Hour_behavioral:clock_24\|sec_tens\[3\]~13 " "Register \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[3\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[3\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|sec_tens\[3\]~13\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|sec_tens[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|sec_ones\[0\] Clock_24_Hour_behavioral:clock_24\|sec_ones\[0\]~_emulated Clock_24_Hour_behavioral:clock_24\|sec_ones\[0\]~1 " "Register \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[0\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[0\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[0\]~1\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|sec_ones[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|sec_ones\[1\] Clock_24_Hour_behavioral:clock_24\|sec_ones\[1\]~_emulated Clock_24_Hour_behavioral:clock_24\|sec_ones\[1\]~5 " "Register \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[1\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[1\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[1\]~5\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|sec_ones[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|sec_ones\[2\] Clock_24_Hour_behavioral:clock_24\|sec_ones\[2\]~_emulated Clock_24_Hour_behavioral:clock_24\|sec_ones\[2\]~9 " "Register \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[2\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[2\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[2\]~9\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|sec_ones[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock_24_Hour_behavioral:clock_24\|sec_ones\[3\] Clock_24_Hour_behavioral:clock_24\|sec_ones\[3\]~_emulated Clock_24_Hour_behavioral:clock_24\|sec_ones\[3\]~13 " "Register \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[3\]\" is converted into an equivalent circuit using register \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[3\]~_emulated\" and latch \"Clock_24_Hour_behavioral:clock_24\|sec_ones\[3\]~13\"" {  } { { "Clock_24_Hour_behavioral.v" "" { Text "C:/Users/eas0035/Documents/FinalProject/Clock_24_Hour_behavioral.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714150929531 "|alarmClock|Clock_24_Hour_behavioral:clock_24|sec_ones[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1714150929531 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714150929713 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eas0035/Documents/FinalProject/output_files/alarmClock.map.smsg " "Generated suppressed messages file C:/Users/eas0035/Documents/FinalProject/output_files/alarmClock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714150930237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714150930308 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714150930308 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "781 " "Implemented 781 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714150930363 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714150930363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "711 " "Implemented 711 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714150930363 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1714150930363 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1714150930363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714150930363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714150930376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 12:02:10 2024 " "Processing ended: Fri Apr 26 12:02:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714150930376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714150930376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714150930376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714150930376 ""}
