# Copyright 2025 The Torch-Spyre Authors.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

"""
Execution latency simulation for KTIR CPU backend.

Provides cycle-approximate latency estimation for Spyre hardware.
When a HardwareConfig is passed to KTIRInterpreter, each operation records
its estimated cycle cost. When disabled (default), zero overhead.

Cycle model: sequential within each core (total = compute + memory + comm).
Kernel latency = max across all cores (critical path).
"""

from dataclasses import dataclass, field
from enum import StrEnum
from typing import Any, Dict, List, Optional, Tuple
import math
import numpy as np

from .ir_types import AccessTile, IndirectAccessTile, MemRef, Tile, TileRef
from .dtypes import bytes_per_elem
from .memory import HBMSimulator


from .dialects.registry import get_latency_category


class LatencyCategory(StrEnum):
    """Categories used to classify op latency cost."""
    ZERO = "zero"
    MEMORY = "memory"
    COMPUTE_FLOAT = "compute_float"
    COMPUTE_TRANSCENDENTAL = "compute_transcendental"
    COMPUTE_INT = "compute_int"
    COMPUTE_MATMUL = "compute_matmul"
    COMPUTE_REDUCE = "compute_reduce"
    COMM = "comm"


# ---------------------------------------------------------------------------
# Hardware configuration
# ---------------------------------------------------------------------------

@dataclass
class HardwareConfig:
    """Tunable hardware parameters for latency estimation.

    Defaults are chosen to be reasonable approximations. Parameters marked
    "estimated" have no authoritative source — users should override them
    if real Spyre specs are known.

    Attributes:
        num_cores: Number of cores (default 32).
        clock_ghz: Clock frequency in GHz (default 1.0, so 1 cycle = 1 ns).
        hbm_bandwidth_tb_s: Aggregate HBM bandwidth in TB/s (estimated).
        ring_bandwidth_tb_s: Ring bandwidth per direction in TB/s.
        simd_elements_per_cycle: SIMD throughput in f16 elements/cycle (estimated).
        systolic_flops_per_cycle: Peak throughput of the systolic array in
            FLOPs per cycle (estimated).  A systolic array is a grid of
            processing elements (PEs) that perform multiply-accumulate in
            lock-step.  For an N×N array, each PE does 1 fused multiply-add
            (= 2 FLOPs) per cycle, giving 2×N×N FLOPs/cycle per outer-product
            step.  The default assumes a 64×64 array executing one K-step per
            cycle: ``2 × 64 × 64 = 8192`` FLOPs/cycle per step, times 64
            K-steps pipelined = ``2 × 64 × 64 × 64 = 524288`` FLOPs/cycle
            effective throughput.  A ``linalg.matmul`` with dimensions M×N×K
            costs ``2·M·N·K / systolic_flops_per_cycle`` cycles.
        transcendental_penalty: Multiplier for transcendental ops vs elementwise (estimated).
    """
    # TODO: add gather_bandwidth_tb_s if Spyre scatter/gather BW differs from
    # sequential HBM BW. Until confirmed by hardware team, both share hbm_bandwidth_tb_s.
    num_cores: int = 32
    clock_ghz: float = 1.0
    hbm_bandwidth_tb_s: float = 1.0
    ring_bandwidth_tb_s: float = 4.0
    simd_elements_per_cycle: int = 64
    systolic_flops_per_cycle: int = 2 * 64 * 64 * 64
    transcendental_penalty: int = 4

    @property
    def hbm_bytes_per_cycle_per_core(self) -> float:
        """HBM bytes per cycle available to each core."""
        bytes_per_cycle_total = self.hbm_bandwidth_tb_s * 1e12 / (self.clock_ghz * 1e9)
        return bytes_per_cycle_total / self.num_cores

    @property
    def ring_bytes_per_cycle(self) -> float:
        """Ring network bytes per cycle (one direction)."""
        return self.ring_bandwidth_tb_s * 1e12 / (self.clock_ghz * 1e9)


# ---------------------------------------------------------------------------
# Per-core latency counters
# ---------------------------------------------------------------------------

@dataclass
class _TraceEntry:
    """Single operation trace entry."""
    op_type: str
    cycles: float
    category: str  # "compute", "memory", "comm", "zero"


@dataclass
class CoreLatencyCounters:
    """Per-core cycle counters."""
    compute_cycles: float = 0.0
    memory_cycles: float = 0.0
    comm_cycles: float = 0.0
    total_flops: float = 0.0
    total_bytes: int = 0
    trace: Optional[List[_TraceEntry]] = None

    @property
    def total_cycles(self) -> float:
        return self.compute_cycles + self.memory_cycles + self.comm_cycles

    def record(self, category: str, cycles: float, op_type: str = "",
               flops: float = 0.0, nbytes: int = 0):
        if category == "compute":
            self.compute_cycles += cycles
        elif category == "memory":
            self.memory_cycles += cycles
        elif category == "comm":
            self.comm_cycles += cycles

        self.total_flops += flops
        self.total_bytes += nbytes

        if self.trace is not None:
            self.trace.append(_TraceEntry(op_type=op_type, cycles=cycles, category=category))


# ---------------------------------------------------------------------------
# Latency tracker
# ---------------------------------------------------------------------------

class LatencyTracker:
    """Records per-operation cycle costs across all cores.

    Created by KTIRInterpreter when a HardwareConfig is provided.
    Counters are created lazily on first record_op for each core_id,
    so the tracker does not need to know the grid shape up front.
    """

    def __init__(self, config: HardwareConfig, trace: bool = False):
        self.config = config
        self._trace = trace
        self.counters: Dict[int, CoreLatencyCounters] = {}

    def reset(self):
        """Clear all accumulated counters."""
        self.counters.clear()

    def record_op(self, core_id: int, op_type: str, result: Any, operands: List[Any]):
        """Estimate and record cycle cost for an operation.

        Args:
            core_id: Core that executed the operation.
            op_type: MLIR operation type string.
            result: The result value produced by the operation.
            operands: Resolved operand values.
        """
        if core_id not in self.counters:
            self.counters[core_id] = CoreLatencyCounters(
                trace=[] if self._trace else None
            )
        category, cycles, flops, nbytes = self._estimate(op_type, result, operands)
        self.counters[core_id].record(category, cycles, op_type, flops=flops, nbytes=nbytes)

    def report(self) -> "LatencyReport":
        """Build a LatencyReport from accumulated counters."""
        return LatencyReport(config=self.config, counters=dict(self.counters))

    # -- private helpers -----------------------------------------------------

    def _estimate(self, op_type: str, result: Any, operands: List[Any]) -> Tuple[str, float, float, int]:
        """Return (category, cycles, flops, nbytes) for a single operation."""

        LC = LatencyCategory
        category = get_latency_category(op_type)

        # Metadata-only ops (tensor.splat, scf.yield, …): no compute,
        # no memory traffic, no cycles.
        if category == LC.ZERO:
            return ("zero", 0.0, 0.0, 0)

        if category == LC.MEMORY:
            # LX (on-chip scratchpad) ops are free — the tile already
            # lives in LX as an SSA value, so no DMA occurs.
            if self._memory_space(operands) == "LX":
                return ("memory", 0.0, 0.0, 0)
            # HBM load/store: cycles = bytes / per-core bandwidth.
            # Pure data movement — no FLOPs, only bytes transferred.
            nbytes = self._data_size(result, operands)
            bw = self.config.hbm_bytes_per_cycle_per_core
            cycles = nbytes / bw if bw > 0 else 0.0
            return ("memory", cycles, 0.0, nbytes)

        if category == LC.COMPUTE_MATMUL:
            # Systolic matmul: 2*M*N*K FLOPs (one multiply + one add
            # per output element per K step).  No HBM traffic — operand
            # tiles are already in LX.
            m, n, k = self._matmul_dims(operands)
            flops = 2.0 * m * n * k
            cycles = flops / self.config.systolic_flops_per_cycle
            return ("compute", cycles, flops, 0)

        if category == LC.COMPUTE_REDUCE:
            # Reduction: the combiner (addf, maxf, …) processes every input
            # element once.  Cost = input_elements / simd_width.
            # operands[0] is the input tile.
            n_elems = self._num_elements(operands[0] if operands else result, [])
            cycles = n_elems / self.config.simd_elements_per_cycle
            return ("compute", cycles, float(n_elems), 0)

        if category == LC.COMPUTE_TRANSCENDENTAL:
            # Transcendentals (exp, log, …): 1 FLOP per element, same
            # as elementwise, but the penalty multiplier models the
            # higher *latency* of the function unit — it does not
            # increase the FLOP count.
            n_elems = self._num_elements(result, operands)
            cycles = (n_elems / self.config.simd_elements_per_cycle) * self.config.transcendental_penalty
            return ("compute", cycles, float(n_elems), 0)

        if category == LC.COMPUTE_FLOAT:
            # Elementwise float (addf, mulf, …): 1 FLOP per element,
            # one SIMD-width per cycle.  No memory traffic.
            n_elems = self._num_elements(result, operands)
            cycles = n_elems / self.config.simd_elements_per_cycle
            return ("compute", cycles, float(n_elems), 0)

        if category == LC.COMPUTE_INT:
            # Integer ops (addi, muli, index casts, …): 1 FLOP per element.
            n_elems = self._num_elements(result, operands)
            if n_elems <= 1:
                # Scalar index arithmetic (e.g. address/offset computation) is
                # resolved at compile time and has no runtime cost.
                return ("compute", 0.0, 0.0, 0)
            cycles = n_elems / self.config.simd_elements_per_cycle
            return ("compute", cycles, float(n_elems), 0)

        if category == LC.COMM:
            # Ring communication (allgather, reduce, …): bytes over
            # ring bandwidth.  No FLOPs — pure data movement.
            # Reduce requires log2(num_cores) rounds.
            nbytes = self._comm_size(operands)
            bw = self.config.ring_bytes_per_cycle
            cycles = nbytes / bw if bw > 0 else 0.0
            if op_type == "ktdp.reduce":
                rounds = max(1, math.ceil(math.log2(self.config.num_cores)))
                cycles *= rounds
            return ("comm", cycles, 0.0, nbytes)

        # Unknown category
        raise NotImplementedError(f"Unknown category {category}")

    @staticmethod
    def _memory_space(operands: List[Any]) -> str:
        """Return the memory space of the memory op's TileRef target.

        The TileRef's memory_space determines the bandwidth bottleneck:
        - "HBM": data crosses the HBM <-> LX boundary (DMA).
        - "LX": data stays on-chip (local copy).

        Returns "HBM" when no TileRef is found (e.g. tt.load which always
        reads from HBM via pointer arithmetic).
        """
        for v in operands:
            if isinstance(v, MemRef):
                return v.memory_space
            if isinstance(v, TileRef):
                return v.memref.memory_space
            if isinstance(v, AccessTile):
                return v.parent_ref.memref.memory_space
            if isinstance(v, IndirectAccessTile):
                all_lx = (v.parent_ref.memory_space == "LX" and
                          all(iv.memory_space == "LX" for iv in v.index_views))
                return "LX" if all_lx else "HBM"
        return "HBM"

    @staticmethod
    def _data_size(result: Any, operands: List[Any]) -> int:
        """Estimate bytes transferred by a memory operation.

        HBM traffic is always charged at stick granularity:
        ``unique_sticks * HBMSimulator.STICK_BYTES``.

        Two carriers convey ``unique_sticks`` from the op handler:

        * **Loads** stamp ``unique_sticks`` (data) and
          ``index_unique_sticks`` (idx, when an IAT is involved) on the
          result :class:`Tile`. ``_data_size`` reads them off the result.
        * **Stores** have no result Tile — the dialect handler instead
          returns the int from ``MemoryOps.store`` /
          ``indirect_store`` / ``distributed_store`` as the op result.
          ``_data_size`` consumes it via ``isinstance(result, int)``.
          For an indirect store, the int already aggregates both the
          parent destination's sticks and the idx-side sticks.
        """
        # Store sideband: the handler propagated MemoryOps.{store,
        # indirect_store, distributed_store}'s int return as op result.
        if isinstance(result, int):
            return result * HBMSimulator.STICK_BYTES

        total = 0
        if isinstance(result, Tile):
            if result.unique_sticks is None:
                raise RuntimeError(
                    "Tile result on HBM path must populate unique_sticks; "
                    "got None. Load handlers must set unique_sticks for "
                    "stick-granular HBM accounting."
                )
            total += result.unique_sticks * HBMSimulator.STICK_BYTES
            if result.index_unique_sticks is not None:
                total += result.index_unique_sticks * HBMSimulator.STICK_BYTES
        for v in operands:
            if isinstance(v, IndirectAccessTile):
                if not isinstance(result, Tile):
                    raise RuntimeError(
                        "IAT operand without Tile result and without int "
                        f"sideband; got result={type(result).__name__}. "
                        "Store handlers must return MemoryOps.indirect_store's "
                        "int as the op result for stick-granular accounting."
                    )
                if result.index_unique_sticks is None:
                    raise RuntimeError(
                        "IAT operand with Tile result must populate "
                        "index_unique_sticks; got None. This indicates "
                        "the op handler skipped _resolve_idx_reads."
                    )
                continue
            elif isinstance(v, Tile):
                if result is not None:
                    raise ValueError(
                        f"_data_size: Tile in operands but result is also "
                        f"{type(result).__name__}; no ktdp op should produce both"
                    )
                raise RuntimeError(
                    "Tile operand with None result: store handler must "
                    "propagate MemoryOps.store's int return as op result "
                    "for stick-granular HBM accounting."
                )
        return total

    @staticmethod
    def _num_elements(result: Any, operands: List[Any]) -> int:
        """Count number of data elements processed."""
        if isinstance(result, Tile):
            return int(np.prod(result.shape))
        # For scalar results, check operands for tiles
        for v in operands:
            if isinstance(v, Tile):
                return int(np.prod(v.shape))
        return 1

    @staticmethod
    def _matmul_dims(operands: List[Any]) -> Tuple[int, int, int]:
        """Extract (M, N, K) from matmul operands."""
        tiles = [v for v in operands if isinstance(v, Tile)]
        if len(tiles) >= 2:
            a, b = tiles[0], tiles[1]
            # a is (M, K), b is (K, N)
            m = a.shape[0] if len(a.shape) >= 2 else 1
            k = a.shape[1] if len(a.shape) >= 2 else a.shape[0]
            n = b.shape[1] if len(b.shape) >= 2 else 1
            return (m, n, k)
        return (1, 1, 1)

    @staticmethod
    def _comm_size(operands: List[Any]) -> int:
        """Estimate bytes transferred by a communication operation."""
        for v in operands:
            if isinstance(v, Tile):
                return v.data.nbytes
        return 0


# ---------------------------------------------------------------------------
# Latency report
# ---------------------------------------------------------------------------

@dataclass
class LatencyReport:
    """Summary of estimated execution latency."""
    config: HardwareConfig
    counters: Dict[int, CoreLatencyCounters]

    @property
    def kernel_cycles(self) -> float:
        """Kernel latency = max total cycles across all cores."""
        if not self.counters:
            return 0.0
        return max(c.total_cycles for c in self.counters.values())

    @property
    def kernel_time_us(self) -> float:
        """Kernel time in microseconds (cycles / clock_ghz / 1e3)."""
        return self.kernel_cycles / (self.config.clock_ghz * 1e3)

    @property
    def bottleneck(self) -> str:
        """Identify the bottleneck category on the critical-path core."""
        if not self.counters:
            return "none"
        critical = max(self.counters.values(), key=lambda c: c.total_cycles)
        cats = {
            "compute": critical.compute_cycles,
            "memory": critical.memory_cycles,
            "comm": critical.comm_cycles,
        }
        return max(cats, key=cats.get)

    def per_core_summary(self) -> List[Dict[str, Any]]:
        """Return per-core breakdown as list of dicts."""
        summaries = []
        for core_id in sorted(self.counters):
            c = self.counters[core_id]
            summaries.append({
                "core_id": core_id,
                "compute_cycles": c.compute_cycles,
                "memory_cycles": c.memory_cycles,
                "comm_cycles": c.comm_cycles,
                "total_cycles": c.total_cycles,
            })
        return summaries

    def roofline(self) -> Dict[str, float]:
        """Compute roofline metrics for the critical-path core.

        The roofline model shows the maximum achievable performance as a
        function of a kernel's arithmetic intensity (AI = FLOPs / bytes
        transferred).  Two hardware limits form a "roof"::

            GFLOP/s
              ^
              |         peak_gflops
              |        .-----------——————————  compute ceiling
              |       /
              |      /    * achieved (kernel)
              |     /
              |    /
              |   /  BW ceiling = peak_bw × AI
              |  /
              | /
              +-----------------------------------> AI (FLOP/B)
                       ^
                  ridge_point

        - **BW ceiling** (the slope): ``peak_bw × AI``.  When a kernel
          has low AI it cannot feed the compute units fast enough and
          performance is limited by memory bandwidth.
        - **Compute ceiling** (the flat top): ``peak_gflops``.  Once AI
          is high enough the compute units are fully utilized.
        - **Ridge point**: the AI where the two ceilings meet,
          ``peak_gflops / peak_bw``.  Left of it the kernel is
          memory-bound; right of it, compute-bound.
        - **Efficiency**: ``achieved / ceiling`` — how close the kernel
          gets to the roofline at its operating point.

        .. note:: The roofline model only covers compute and HBM bandwidth.
           Communication cycles (ring allgather/reduce) are not modelled.
           For comm-dominated kernels the ``bottleneck`` property may
           report ``"comm"`` while the roofline classifies the kernel
           based on the compute-vs-HBM ratio alone.  For kernels where
           the bottleneck is ``"compute"`` or ``"memory"``, the roofline
           bound (AI vs ridge point) will always agree with ``bottleneck``.

        Returns a dict with:
            arithmetic_intensity: FLOPs / byte transferred (FLOP/B).
            achieved_gflops: Actual throughput of the critical-path core.
            peak_gflops: Hardware peak compute throughput.
            peak_bw_gb_s: Per-core HBM bandwidth in GB/s.
            ridge_point: AI where BW ceiling meets compute ceiling.
            ceiling_gflops: Roofline ceiling at this kernel's AI.
            efficiency: achieved / ceiling (0..1).
        """
        if not self.counters:
            return {}
        critical = max(self.counters.values(), key=lambda c: c.total_cycles)

        # Clock in Hz (e.g. 1.0 GHz → 1e9 cycles/s)
        clock = self.config.clock_ghz * 1e9

        # The flat top of the roof: how many FLOPs/s the SIMD pipe can
        # sustain if it never stalls on memory.
        peak_flops = self.config.simd_elements_per_cycle * clock

        # The slope of the roof: how many bytes/s HBM can deliver to
        # this core.  Multiplied by AI this gives the BW ceiling.
        peak_bw = self.config.hbm_bytes_per_cycle_per_core * clock

        # Where the slope meets the flat top (FLOP/B).  Kernels with
        # AI < ridge_point are memory-bound; AI > ridge_point are
        # compute-bound.
        ridge_point = peak_flops / peak_bw

        # Achieved throughput: total FLOPs the kernel executed divided
        # by wall-clock time on this core.
        elapsed_s = critical.total_cycles / clock
        achieved_flops = critical.total_flops / elapsed_s if elapsed_s > 0 else 0

        # Arithmetic intensity: how many FLOPs per byte of HBM traffic.
        # Higher AI means more reuse of each byte loaded.
        ai = critical.total_flops / critical.total_bytes if critical.total_bytes > 0 else float('inf')

        # The roofline ceiling at this kernel's AI: the lower of the
        # two ceilings (BW slope vs compute flat top).
        ceiling = min(peak_flops, peak_bw * ai)
        return {
            "arithmetic_intensity": ai,
            "achieved_gflops": achieved_flops / 1e9,
            "peak_gflops": peak_flops / 1e9,
            "peak_bw_gb_s": peak_bw / 1e9,
            "ridge_point": ridge_point,
            "ceiling_gflops": ceiling / 1e9,
            "efficiency": achieved_flops / ceiling if ceiling > 0 else 0,
        }

    def summary_dict(self) -> Dict[str, Any]:
        """Return summary as a dictionary."""
        return {
            "kernel_cycles": self.kernel_cycles,
            "kernel_time_us": self.kernel_time_us,
            "bottleneck": self.bottleneck,
            "num_cores": len(self.counters),
            "per_core": self.per_core_summary(),
        }

    def __str__(self) -> str:
        lines = []
        lines.append("=" * 60)
        lines.append("KTIR Latency Estimation Report")
        lines.append("=" * 60)
        lines.append(f"  Kernel cycles : {self.kernel_cycles:,.0f}")
        lines.append(f"  Kernel time   : {self.kernel_time_us:.3f} us")
        lines.append(f"  Bottleneck    : {self.bottleneck}")
        lines.append(f"  Cores         : {len(self.counters)}")
        lines.append("-" * 60)
        lines.append(f"  {'Core':>4}  {'Compute':>12}  {'Memory':>12}  {'Comm':>12}  {'Total':>12}")
        lines.append("-" * 60)
        for core_id in sorted(self.counters):
            c = self.counters[core_id]
            lines.append(
                f"  {core_id:>4}  {c.compute_cycles:>12.0f}  "
                f"{c.memory_cycles:>12.0f}  {c.comm_cycles:>12.0f}  "
                f"{c.total_cycles:>12.0f}"
            )
        lines.append("=" * 60)

        # Roofline section — only if there are flops or bytes
        critical = max(self.counters.values(), key=lambda c: c.total_cycles)
        if critical.total_flops > 0 or critical.total_bytes > 0:
            rf = self.roofline()
            lines.append("")
            lines.append("Roofline Analysis (critical-path core)")
            lines.append("-" * 60)
            ai = rf["arithmetic_intensity"]
            ai_str = f"{ai:.2f} FLOP/B" if ai != float('inf') else "inf (no memory traffic)"
            lines.append(f"  Arithmetic intensity : {ai_str}")
            lines.append(f"  Achieved             : {rf['achieved_gflops']:.2f} GFLOP/s")
            lines.append(f"  Roofline ceiling     : {rf['ceiling_gflops']:.2f} GFLOP/s")
            lines.append(f"  Peak compute         : {rf['peak_gflops']:.2f} GFLOP/s")
            lines.append(f"  Peak bandwidth       : {rf['peak_bw_gb_s']:.2f} GB/s")
            lines.append(f"  Ridge point          : {rf['ridge_point']:.2f} FLOP/B")
            lines.append(f"  Efficiency           : {rf['efficiency']:.1%}")
            lines.append("=" * 60)

        return "\n".join(lines)
