*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Sat Apr 25 21:18:43 EET 2020
         ppid/pid : 23414/23424
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2
         logfile  : /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.log.00
         tmpdir   : /tmp/oasys.23414/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/run.tcl
> source scripts/0_adder_init_design.tcl
> config_shell -echo true
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}
> check_library
Report Check Library: 
-----+-------------------+------+--------+------+------------------------------------------
     |Item               |Errors|Warnings|Status|Description                               
-----+-------------------+------+--------+------+------------------------------------------
1    |logical_only_cell  |     0|       0|Passed|Logical only cells exist in the libraries 
2    |physical_only_cell |     0|       0|Passed|Physical only cells exist in the libraries
3    |no_basic_gates     |     1|       0|Failed|No basic gates for synthesis or mapping   
4    |no_clock_gate_cells|     0|       0|Passed|No clock-gating cells for clock-gating    
5    |bad_physical_lib   |     0|       0|Passed|Bad physical libraries (no layer etc.)    
-----+-------------------+------+--------+------+------------------------------------------

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary_typical.lib
reading /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 1 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary.macro.lef
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> read_ptf /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NCSU_FreePDK_45nm.ptf
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    extracting RC values from PTF file /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NCSU_FreePDK_45nm.ptf  [CMD-001]
info:    using operating temperature 25.0  [CMD-001]
info:    done extracting RC values from PTF  [CMD-001]
Report Layers RC: 
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
     |Layer Name|Direction|Width  |Spacing|ohm/sq|ohm/um     |cap ff/um |ecap ff/um|cap/Ã…       
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
1    |metal1    |H        |0.07000|0.07000|     0|  5.4285712|  0.148296|         0|1.4829599e-05
2    |metal2    |V        |0.07000|0.12000|     0|  3.5714285|  0.109236|         0|1.09236e-05  
3    |metal3    |H        |0.07000|0.07000|     0|  3.5714285|    0.1521|         0|1.5209999e-05
4    |metal4    |V        |0.14000|0.14000|     0|        1.5|   0.15446|         0|1.5445999e-05
5    |metal5    |H        |0.14000|0.14000|     0|        1.5|0.15236001|         0|1.5236001e-05
6    |metal6    |V        |0.14000|0.14000|     0|        1.5|   0.15127|         0|1.5127e-05   
7    |metal7    |H        |0.40000|0.40000|     0|     0.1875|    0.1539|         0|1.539e-05    
8    |metal8    |V        |0.40000|0.40000|     0|     0.1875|   0.14979|         0|1.4979e-05   
9    |metal9    |H        |0.80000|0.80000|     0|0.037500001|   0.17227|         0|1.7226999e-05
10   |metal10   |V        |0.80000|0.80000|     0|0.037500001|   0.16977|         0|1.6976999e-05
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
> load_upf /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_vhdl {StepAlgo.vhd booth.vhd Addition1.vhd FullAdder.vhd Mux.vhd cry_lkahd_adder.vhd Fixed_division.vhd genericCLAadder.vhd register.vhd}
info:    File 'StepAlgo.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/StepAlgo.vhd' using search_path variable.  [CMD-126]
info:    File 'booth.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/booth.vhd' using search_path variable.  [CMD-126]
info:    File 'Addition1.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd' using search_path variable.  [CMD-126]
info:    File 'FullAdder.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/FullAdder.vhd' using search_path variable.  [CMD-126]
info:    File 'Mux.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Mux.vhd' using search_path variable.  [CMD-126]
info:    File 'cry_lkahd_adder.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd' using search_path variable.  [CMD-126]
info:    File 'Fixed_division.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd' using search_path variable.  [CMD-126]
info:    File 'genericCLAadder.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd' using search_path variable.  [CMD-126]
info:    File 'register.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/register.vhd' using search_path variable.  [CMD-126]
info:    File 'StepAlgo.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/StepAlgo.vhd' using search_path variable.  [CMD-126]
> set_max_route_layer 5
Top-most available layer for routing set to metal5
-------> Message [CMD-126] suppressed 8 times
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module StepAlgo
starting synthesize at 00:00:07(cpu)/0:00:10(wall) 72MB(vsz)/321MB(peak)
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'StepAlgo' (depth 1) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/StepAlgo.vhd:5))  [VHDL-600]
info:    synthesizing module 'booth_multiplier' (depth 2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/booth.vhd:5))  [VHDL-600]
info:    synthesizing module 'Addition1' (depth 3) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:7))  [VHDL-600]
info:    binding instance 'FA0' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:41)[4])  [VHDL-613]
info:    synthesizing module 'FullAdder' (depth 4) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/FullAdder.vhd:4))  [VHDL-600]
info:    module 'FullAdder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'FullAdder' (depth 4) (1#10) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/FullAdder.vhd:4))  [VHDL-601]
info:    binding instance 'FA0_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:44)[12])  [VHDL-613]
info:    binding instance 'FA1_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:45)[8])  [VHDL-613]
info:    binding instance 'FA0_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:44)[12])  [VHDL-613]
info:    binding instance 'FA1_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:45)[8])  [VHDL-613]
info:    binding instance 'FA0_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:44)[12])  [VHDL-613]
info:    binding instance 'FA1_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:45)[8])  [VHDL-613]
info:    binding instance 'FA0_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:44)[12])  [VHDL-613]
info:    binding instance 'FA1_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:45)[8])  [VHDL-613]
info:    binding instance 'FA0_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:44)[12])  [VHDL-613]
info:    binding instance 'FA1_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:45)[8])  [VHDL-613]
-------> Message [VHDL-613] suppressed 21 times
info:    synthesizing module 'mux' (depth 4) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Mux.vhd:4))  [VHDL-600]
info:    module 'mux' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'mux' (depth 4) (2#10) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Mux.vhd:4))  [VHDL-601]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
-------> Message [VHDL-613] suppressed 4 times
info:    module 'Addition1' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Addition1' (depth 3) (3#10) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:7))  [VHDL-601]
info:    synthesizing module 'Carry_Look_Ahead_generic' (depth 3) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:31))  [VHDL-600]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    synthesizing module 'Partial_Full_Adder' (depth 4) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:5))  [VHDL-600]
info:    module 'Partial_Full_Adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Partial_Full_Adder' (depth 4) (4#10) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:5))  [VHDL-601]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:62)[4])  [VHDL-613]
-------> Message [VHDL-613] suppressed 22 times
info:    module 'Carry_Look_Ahead_generic' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Carry_Look_Ahead_generic' (depth 3) (5#10) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/genericCLAadder.vhd:31))  [VHDL-601]
info:    module 'booth_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'Partial_Full_Adder' for 33 instances  [NL-105]
info:    uniquifying module 'Carry_Look_Ahead_generic' for 30 instances  [NL-105]
info:    uniquifying module 'mux' for 15 instances  [NL-105]
info:    uniquifying module 'FullAdder' for 31 instances  [NL-105]
info:    done synthesizing module 'booth_multiplier' (depth 2) (6#10) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/booth.vhd:5))  [VHDL-601]
info:    synthesizing module 'fixed_division' (depth 2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:7))  [VHDL-600]
warning: signal 'Start' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:23)[2])  [VHDL-758]
warning: signal 'Divisor' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:23)[2])  [VHDL-758]
warning: signal 'Dividend' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:23)[2])  [VHDL-758]
warning: signal 'addOut' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:23)[2])  [VHDL-758]
info:    synthesizing module 'Carry_Look_Ahead' (depth 3) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:31))  [VHDL-600]
info:    binding instance 'PFA1' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:54))  [VHDL-613]
info:    binding instance 'PFA2' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:55))  [VHDL-613]
info:    binding instance 'PFA3' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:56))  [VHDL-613]
info:    binding instance 'PFA4' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:57))  [VHDL-613]
info:    binding instance 'PFA5' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:58))  [VHDL-613]
info:    binding instance 'PFA6' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:59))  [VHDL-613]
info:    binding instance 'PFA7' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:60))  [VHDL-613]
info:    binding instance 'PFA8' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:61))  [VHDL-613]
info:    binding instance 'PFA9' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:62))  [VHDL-613]
info:    binding instance 'PFA10' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:63))  [VHDL-613]
-------> Message [VHDL-613] suppressed 6 times
info:    module 'Carry_Look_Ahead' assigned to power domain '/PD_TOP'  [NL-138]
info:    module 'Partial_Full_Adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Carry_Look_Ahead' (depth 3) (7#10) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:31))  [VHDL-601]
info:    module 'fixed_division' assigned to power domain '/PD_TOP'  [NL-138]
warning: inferring latch for variable 'OverFlow_reg' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:41)[5], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:117)[7])  [VLOG-566]
warning: inferring latch for variable 'Done_reg' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:39)[5], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:54)[6], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:59)[6], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:115)[7], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:136)[6])  [VLOG-566]
warning: inferring latch for variable 'ERR_reg' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:40)[5], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:58)[6])  [VLOG-566]
warning: inferring latch for variable 'Quotient_reg' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:53)[6], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:139)[6], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:143)[9], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:145)[9], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:152)[7])  [VLOG-566]
warning: inferring latch for variable 'add2_reg' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:130)[6])  [VLOG-566]
warning: inferring latch for variable 'add1_reg' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:129)[6])  [VLOG-566]
warning: inferring latch for variable 'Done_bit_reg' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:37)[7], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:42)[5], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:55)[6], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:60)[6], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:116)[7], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:122)[10], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:137)[6], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:158)[4])  [VLOG-566]
warning: inferring latch for variable 'Index_reg' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:43)[5], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:132)[18], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:135)[8], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:155)[5], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:155)[14])  [VLOG-566]
warning: inferring latch for variable 'QuotientVar_reg' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:46)[5], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:48)[5], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:52)[6], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:53)[16], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:132)[6], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:139)[21], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:140)[9], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:143)[28], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:145)[24], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:147)[11], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:152)[17])  [VLOG-566]
warning: inferring latch for variable 'Divisor2_reg' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:49)[5], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:84)[9], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:86)[9], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:93)[7], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:128)[40], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:130)[18], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:134)[5], (/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:134)[23])  [VLOG-566]
-------> Message [VLOG-566] suppressed 2 times
info:    done synthesizing module 'fixed_division' (depth 2) (8#10) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:7))  [VHDL-601]
info:    synthesizing module 'flipflop' (depth 2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/register.vhd:32))  [VHDL-600]
info:    module 'flipflop' assigned to power domain '/PD_TOP'  [NL-138]
info:    no appropriate FF cell found for register bank 'Q_reg' when clock-gating - ignored for clock-gating  [POWER-102]
info:    done synthesizing module 'flipflop' (depth 2) (9#10) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/register.vhd:32))  [VHDL-601]
info:    module 'StepAlgo' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'Partial_Full_Adder__2_0' for 16 instances  [NL-105]
info:    uniquifying module 'flipflop' for 2 instances  [NL-105]
info:    done synthesizing module 'StepAlgo' (depth 1) (10#10) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/StepAlgo.vhd:5))  [VHDL-601]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:11(cpu)/0:00:14(wall) 127MB(vsz)/385MB(peak)
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/2_synthesized.odb
info:    design 'StepAlgo' has no physical info  [WRITE-120]
warning: WrSdc.. design 'StepAlgo' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.1
> set io_clock_period     60
> 
> 
> create_clock -name vsysclk -period ${io_clock_period}
> 
> #set_false_path -from [ get_ports clr ]
> #[ get_ports sysclk_byp ]
> 
> set_false_path   -from [ get_ports reset_n ]
warning: Empty from list 
warning: could not find 1 objects:
             reset_n
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay 0.7 [all_inputs]
> 
> set_output_delay -clock vsysclk [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> report_design_metrics
Report Physical info: 
------------------------+--------+-----------+------------
                        |        |Area (squm)|Leakage (uW)
------------------------+--------+-----------+------------
Design Name             |StepAlgo|           |            
  Total Instances       |   20192|      23849|     562.565
    Macros              |       0|          0|       0.000
    Pads                |       0|          0|       0.000
    Phys                |       0|          0|       0.000
    Blackboxes          |       0|          0|       0.000
    Cells               |   20192|      23849|     562.565
      Buffers           |       0|          0|       0.000
      Inverters         |    5241|       2788|      75.225
      Clock-Gates       |       0|          0|       0.000
      Combinational     |   14802|      20659|     481.161
      Latches           |     147|        391|       6.007
      FlipFlops         |       2|         11|       0.172
       Single-Bit FF    |       2|         11|       0.172
       Multi-Bit FF     |       0|          0|       0.000
       Clock-Gated      |       0|           |            
       Bits             |       2|         11|       0.172
         Load-Enabled   |       0|           |            
         Clock-Gated    |       0|           |            
  Tristate Pin Count    |      16|           |            
Physical Info           |Unplaced|           |            
  Chip Size (mm x mm)   |        |          0|            
  Fixed Cell Area       |        |          0|            
    Phys Only           |       0|          0|            
  Placeable Area        |        |          0|            
  Movable Cell Area     |        |      23849|            
  Utilization (%)       |        |           |            
  Chip Utilization (%)  |        |           |            
  Total Wire Length (mm)|   0.000|           |            
  Longest Wire (mm)     |        |           |            
  Average Wire (mm)     |        |           |            
------------------------+--------+-----------+------------
> all_inputs
> group_path -name I2R -from { h_in[15] h_in[14] h_in[13] h_in[12] h_in[11] h_in[10] h_in[9] h_in[8] h_in[7] h_in[6] h_in[5] h_in[4] h_in[3] h_in[2] h_in[1] h_in[0] L[15] L[14] L[13] L[12] L[11] L[10] L[9] L[8] L[7] L[6] L[5] L[4] L[3] L[2] L[1] L[0] e[15] e[14] e[13] e[12] e[11] e[10] e[9] e[8] e[7] e[6] e[5] e[4] e[3] e[2] e[1] e[0] test[15] test[14] test[13] test[12] test[11] test[10] test[9] test[8] test[7] test[6] test[5] test[4] test[3] test[2] test[1] test[0] reset CLK EN }
# group_path -from {h_in[15]} {h_in[14]} {h_in[13]} {h_in[12]} {h_in[11]} {h_in[10]} {h_in[9]} {h_in[8]} {h_in[7]} {h_in[6]} {h_in[5]} {h_in[4]} {h_in[3]} {h_in[2]} {h_in[1]} {h_in[0]} {L[15]} {L[14]} {L[13]} {L[12]} {L[11]} {L[10]} {L[9]} {L[8]} {L[7]} {L[6]} {L[5]} {L[4]} {L[3]} {L[2]} {L[1]} {L[0]} {e[15]} {e[14]} {e[13]} {e[12]} {e[11]} {e[10]} {e[9]} {e[8]} {e[7]} {e[6]} {e[5]} {e[4]} {e[3]} {e[2]} {e[1]} {e[0]} {test[15]} {test[14]} {test[13]} {test[12]} {test[11]} {test[10]} {test[9]} {test[8]} {test[7]} {test[6]} {test[5]} {test[4]} {test[3]} {test[2]} {test[1]} {test[0]} reset CLK EN
> all_inputs
> all_outputs
> group_path -name I2O -from { h_in[15] h_in[14] h_in[13] h_in[12] h_in[11] h_in[10] h_in[9] h_in[8] h_in[7] h_in[6] h_in[5] h_in[4] h_in[3] h_in[2] h_in[1] h_in[0] L[15] L[14] L[13] L[12] L[11] L[10] L[9] L[8] L[7] L[6] L[5] L[4] L[3] L[2] L[1] L[0] e[15] e[14] e[13] e[12] e[11] e[10] e[9] e[8] e[7] e[6] e[5] e[4] e[3] e[2] e[1] e[0] test[15] test[14] test[13] test[12] test[11] test[10] test[9] test[8] test[7] test[6] test[5] test[4] test[3] test[2] test[1] test[0] reset CLK EN } -to { Done h_new[15] h_new[14] h_new[13] h_new[12] h_new[11] h_new[10] h_new[9] h_new[8] h_new[7] h_new[6] h_new[5] h_new[4] h_new[3] h_new[2] h_new[1] h_new[0] }
# group_path -from {h_in[15]} {h_in[14]} {h_in[13]} {h_in[12]} {h_in[11]} {h_in[10]} {h_in[9]} {h_in[8]} {h_in[7]} {h_in[6]} {h_in[5]} {h_in[4]} {h_in[3]} {h_in[2]} {h_in[1]} {h_in[0]} {L[15]} {L[14]} {L[13]} {L[12]} {L[11]} {L[10]} {L[9]} {L[8]} {L[7]} {L[6]} {L[5]} {L[4]} {L[3]} {L[2]} {L[1]} {L[0]} {e[15]} {e[14]} {e[13]} {e[12]} {e[11]} {e[10]} {e[9]} {e[8]} {e[7]} {e[6]} {e[5]} {e[4]} {e[3]} {e[2]} {e[1]} {e[0]} {test[15]} {test[14]} {test[13]} {test[12]} {test[11]} {test[10]} {test[9]} {test[8]} {test[7]} {test[6]} {test[5]} {test[4]} {test[3]} {test[2]} {test[1]} {test[0]} reset CLK EN -to Done {h_new[15]} {h_new[14]} {h_new[13]} {h_new[12]} {h_new[11]} {h_new[10]} {h_new[9]} {h_new[8]} {h_new[7]} {h_new[6]} {h_new[5]} {h_new[4]} {h_new[3]} {h_new[2]} {h_new[1]} {h_new[0]}
> all_outputs
> group_path -name R2O -to { Done h_new[15] h_new[14] h_new[13] h_new[12] h_new[11] h_new[10] h_new[9] h_new[8] h_new[7] h_new[6] h_new[5] h_new[4] h_new[3] h_new[2] h_new[1] h_new[0] }
# group_path -to Done {h_new[15]} {h_new[14]} {h_new[13]} {h_new[12]} {h_new[11]} {h_new[10]} {h_new[9]} {h_new[8]} {h_new[7]} {h_new[6]} {h_new[5]} {h_new[4]} {h_new[3]} {h_new[2]} {h_new[1]} {h_new[0]}
> optimize -virtual
starting optimize at 00:00:12(cpu)/0:00:14(wall) 128MB(vsz)/385MB(peak)
Log file for child PID=23511:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w1.00.log 
Log file for child PID=23513:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w2.00.log 
Log file for child PID=23520:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w3.00.log 
Log file for child PID=23526:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w4.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 22737.7squm (#1, 0 secs)
info: optimized 'booth_multiplier' area changed -4401.0squm (x1), total 18336.7squm (#2)
info: optimized 'booth_multiplier__1_5132' area changed -4393.5squm (x1), total 13943.2squm (#3)
info: optimized 'booth_multiplier__3_4949' area changed -7113.4squm (x1), total 6829.8squm (#4)
info: optimized 'StepAlgo__GC0' area changed -287.0squm (x1), total 6542.8squm (#5)
info: optimized '<TOP>' area changed 0.0squm (x1), total 6542.8squm (#6, 0 secs)
info: optimized 'booth_multiplier__1_5132' area changed -2719.9squm (x1), total 3823.0squm (#7)
info: optimized '<TOP>' area changed 0.0squm (x1), total 3823.0squm (#8, 0 secs)
info: optimized 'booth_multiplier' area changed -2712.4squm (x1), total 1110.6squm (#9)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1110.6squm (#10, 0 secs)
done optimizing area at 00:02:39(cpu)/0:01:14(wall) 142MB(vsz)/425MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'StepAlgo' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1110.6squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: suspended path group default @ <ill>ps
info: suspended path group I2R @ <ill>ps
info: activated path group I2O @ 41070.5ps
info: suspended path group R2O @ <ill>ps
info: finished path group I2O @ 41070.5ps
info: reactivating path groups
info: reactivated path group I2O @ 41070.5ps
info: finished path group I2O @ 41070.5ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module StepAlgo
info: optimized 'StepAlgo__GC0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.14 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 41070.5ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:02:41(cpu)/0:01:15(wall) 141MB(vsz)/425MB(peak)
finished optimize at 00:02:41(cpu)/0:01:15(wall) 141MB(vsz)/425MB(peak)
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/2_virtual_opt.odb
> report_timing
Report for group default
Report for group I2R
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: EN
    (Clocked by rtDefaultClock R)
Endpoint: h_new[15]
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 42000.0
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 929.5
Slack: 41070.5
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
EN                       {set_input_delay}        f    700.0    700.0    700.0                        4.3     18.0      5                                   
i_0_17_1/A2->ZN          NOR2_X4*                fr    807.7    107.7    107.5      0.2    100.0     10.1     63.7     16              /PD_TOP        (1.10)
i_0_16/EN->Z             TBUF_X8                 rf    929.3    121.6    121.3      0.3     15.3      4.3     15.3      1              /PD_TOP        (1.10)
h_new[15]                                         f    929.5      0.2               0.2      7.3                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|<ill>    
2    |I2R    | 1.000|      0.0|<ill>    
3    |I2O    | 1.000|      0.0|  41070.5
4    |R2O    | 1.000|      0.0|<ill>    
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 103.020000 -bottom 73.02 -top 103.020000
info:    create placement blockage 'blk_top' (0.000000 73.020000) (103.020000 103.020000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 103.020000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (103.020000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 103.020000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 103.020000)  [FP-103]
> create_blockage -name blk_right -type macro -left 73.02 -right 103.020000 -bottom 0 -top 103.020000
info:    create placement blockage 'blk_right' (73.020000 0.000000) (103.020000 103.020000)  [FP-103]
> optimize -place
starting optimize at 00:02:41(cpu)/0:01:15(wall) 141MB(vsz)/425MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 67.87% average utilization: 58.28%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 41070.5ps
info:	placing 84 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 67.87% average utilization: 58.28%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              2727.97
Average Wire      =                52.46
Longest Wire      =                54.37
Shortest Wire     =                50.34
WNS               = 41069.3ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 41069.3ps
done optimize placement at 00:02:44(cpu)/0:01:18(wall) 347MB(vsz)/681MB(peak)
finished optimize at 00:02:44(cpu)/0:01:18(wall) 347MB(vsz)/681MB(peak)
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/power.rpt
> report_design_metrics > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/design.rpt
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/StepAlgo.odb
> write_mxdb /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/mxdb/StepAlgo.mxdb
info: using ptf '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NCSU_FreePDK_45nm.ptf'
wrote mentor exchange database file /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/mxdb/StepAlgo.mxdb
> write_verilog /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/verilog/StepAlgo.syn.v
info:    writing Verilog file '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/verilog/StepAlgo.syn.v' for module 'StepAlgo'  [WRITE-100]
> write_sdc /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/constraints/StepAlgo.oasys.sdc
info:    writing Sdc file '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/constraints/StepAlgo.oasys.sdc' for design 'StepAlgo'  [WRITE-104]
> save_upf /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/constraints/StepAlgo.oasys.upf
> write_def -floorplan /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/floorplan/StepAlgo.def
info:    writing Def file '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/floorplan/StepAlgo.def' for module 'StepAlgo'  [WRITE-101]
info:    use 2000 units per micron  [WRITE-130]
info:    write def to skip macro_only blockage 'blk_top'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_bottom'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_left'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_right'  [DEF-149]

-----------------------------

Design data exported to output dir.

-----------------------------

> report_timing
Report for group default
Report for group I2R
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: EN
    (Clocked by rtDefaultClock R)
Endpoint: h_new[15]
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 42000.0
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 930.7
Slack: 41069.3
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
EN                       {set_input_delay}        f    700.0    700.0    700.0                        6.5     20.2      5    52,    0                       
i_0_17_1/A2->ZN          NOR2_X4*                fr    808.2    108.2    107.5      0.7    100.0     10.1     63.7     16    52,   50  /PD_TOP        (1.10)
i_0_16/EN->Z             TBUF_X8                 rf    929.8    121.6    121.3      0.3     15.3      7.0     18.0      1    52,   50  /PD_TOP        (1.10)
h_new[15]                                         f    930.7      0.9               0.9      7.8                             56,    0                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
> report_power
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
Report Power (instances with prefix '*' are included in total) : 
-----+----------+--------------------+---------------------+-------------------+-----------------
     | Instance | Internal Power(uw) | Switching Power(uw) | Leakage Power(uw) | Total Power(uw) 
-----+----------+--------------------+---------------------+-------------------+-----------------
1    |*F2       |            6.425015|             9.607014|           0.136494|        16.168524
2    |*F        |            3.886075|             2.819093|           0.150848|         6.856015
3    |*D1       |          890.978210|          1719.740112|          21.432381|      2632.150879
4    |*i_0_1    |            1.959821|             5.412165|           0.032749|         7.404736
5    |*i_0_2    |            1.959802|             5.421510|           0.032749|         7.414062
6    |*i_0_3    |            1.959787|             5.428914|           0.032749|         7.421451
7    |*i_0_4    |            1.959793|             5.426187|           0.032749|         7.418729
8    |*i_0_5    |            1.959774|             5.435532|           0.032749|         7.428055
9    |*i_0_6    |            1.959780|             5.432417|           0.032749|         7.424946
10   |*i_0_7    |            1.959777|             5.433978|           0.032749|         7.426504
11   |*i_0_8    |            1.959765|             5.439821|           0.032749|         7.432336
12   |*i_0_9    |            1.959752|             5.446439|           0.032749|         7.438941
13   |*i_0_10   |            1.959752|             5.446439|           0.032749|         7.438941
14   |*i_0_11   |            1.959758|             5.443322|           0.032749|         7.435830
15   |*i_0_12   |            1.959755|             5.444885|           0.032749|         7.437389
16   |*i_0_13   |            1.959743|             5.450728|           0.032749|         7.443221
17   |*i_0_14   |            1.959730|             5.457345|           0.032749|         7.449824
18   |*i_0_15   |            1.959730|             5.457345|           0.032749|         7.449824
19   |*i_0_16   |            1.959736|             5.454229|           0.032749|         7.446714
20   |*i_0_0_0  |            1.086294|             0.881006|           0.014353|         1.981653
21   |*i_0_17_0 |            1.115262|             3.857105|           0.025066|         4.997434
22   |*i_0_17_1 |            0.480129|            14.462959|           0.021200|        14.964288
23   |          |                    |                     |                   |                 
24   |*TOTAL    |          935.327271|          1838.398804|          22.304342|      2796.030518
-----+----------+--------------------+---------------------+-------------------+-----------------
> report_design_metrics
Report Physical info: 
------------------------+-------------+-----------+------------
                        |             |Area (squm)|Leakage (uW)
------------------------+-------------+-----------+------------
Design Name             |StepAlgo     |           |            
  Total Instances       |          789|       1111|      22.304
    Macros              |            0|          0|       0.000
    Pads                |            0|          0|       0.000
    Phys                |            0|          0|       0.000
    Blackboxes          |            0|          0|       0.000
    Cells               |          789|       1111|      22.304
      Buffers           |            0|          0|       0.000
      Inverters         |           90|         48|       1.292
      Clock-Gates       |            0|          0|       0.000
      Combinational     |          553|        669|      14.956
      Latches           |          144|        383|       5.884
      FlipFlops         |            2|         11|       0.172
       Single-Bit FF    |            2|         11|       0.172
       Multi-Bit FF     |            0|          0|       0.000
       Clock-Gated      |            0|           |            
       Bits             |            2|         11|       0.172
         Load-Enabled   |            0|           |            
         Clock-Gated    |            0|           |            
  Tristate Pin Count    |           16|           |            
Physical Info           |Placed       |           |            
  Chip Size (mm x mm)   |0.103 x 0.103|      10613|            
  Fixed Cell Area       |             |          0|            
    Phys Only           |            0|          0|            
  Placeable Area        |             |       1803|            
  Movable Cell Area     |             |       1111|            
  Utilization (%)       |           61|           |            
  Chip Utilization (%)  |           61|           |            
  Total Wire Length (mm)|        2.728|           |            
  Longest Wire (mm)     |        0.054|           |            
  Average Wire (mm)     |        0.052|           |            
------------------------+-------------+-----------+------------
