Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct  8 12:45:24 2024
| Host         : Laptop-Chanatpakorn running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (39)
5. checking no_input_delay (7)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: genblk1[18].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (39)
-------------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     98.193        0.000                      0                    1        0.530        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        98.193        0.000                      0                    1        0.530        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       98.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.193ns  (required time - arrival time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.642ns (34.730%)  route 1.207ns (65.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 104.781 - 100.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.558     5.079    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           1.207     6.804    genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X12Y18         LUT1 (Prop_lut1_I0_O)        0.124     6.928 r  genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     6.928    genblk1[0].fDiv/clkDiv_i_1_n_0
    SLICE_X12Y18         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.440   104.781    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism              0.298   105.079    
                         clock uncertainty           -0.035   105.044    
    SLICE_X12Y18         FDRE (Setup_fdre_C_D)        0.077   105.121    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                        105.121    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                 98.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.209ns (32.178%)  route 0.441ns (67.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.559     1.442    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.441     2.047    genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X12Y18         LUT1 (Prop_lut1_I0_O)        0.045     2.092 r  genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     2.092    genblk1[0].fDiv/clkDiv_i_1_n_0
    SLICE_X12Y18         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.827     1.954    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120     1.562    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.530    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X12Y18   genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X12Y18   genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X12Y18   genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   genblk1[0].fDiv/clkDiv_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.749ns  (logic 4.375ns (50.003%)  route 4.374ns (49.997%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=6, routed)           0.892     1.410    q7seg/ps[0]
    SLICE_X14Y17         LUT2 (Prop_lut2_I1_O)        0.150     1.560 r  q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.482     5.042    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707     8.749 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.749    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.485ns  (logic 4.141ns (48.805%)  route 4.344ns (51.195%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  q7seg/ps_reg[0]/Q
                         net (fo=6, routed)           0.892     1.410    q7seg/ps[0]
    SLICE_X14Y17         LUT2 (Prop_lut2_I1_O)        0.124     1.534 r  q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.452     4.986    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.485 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.485    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.421ns  (logic 4.404ns (52.303%)  route 4.016ns (47.697%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  q7seg/ps_reg[0]/Q
                         net (fo=6, routed)           0.882     1.400    q7seg/ps[0]
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.152     1.552 r  q7seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.134     4.686    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734     8.421 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.421    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.305ns  (logic 4.165ns (50.150%)  route 4.140ns (49.850%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=6, routed)           0.882     1.400    q7seg/ps[0]
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124     1.524 r  q7seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.258     4.782    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     8.305 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.305    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.103ns  (logic 4.173ns (51.508%)  route 3.929ns (48.492%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE                         0.000     0.000 r  num0_reg[1]/C
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  num0_reg[1]/Q
                         net (fo=1, routed)           0.521     1.039    seg_OBUF[3]
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.124     1.163 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.408     4.571    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.103 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.103    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 4.054ns (56.337%)  route 3.142ns (43.663%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE                         0.000     0.000 r  num0_reg[1]_lopt_replica/C
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  num0_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.142     3.660    num0_reg[1]_lopt_replica_1
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.195 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.195    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            num0_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.860ns  (logic 1.709ns (35.172%)  route 3.151ns (64.828%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           1.416     2.877    press2/sw_IBUF[1]
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     3.001 f  press2/num0[1]_i_3/O
                         net (fo=1, routed)           0.658     3.659    press2/num0[1]_i_3_n_0
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     3.783 r  press2/num0[1]_i_1/O
                         net (fo=2, routed)           1.077     4.860    press2_n_1
    SLICE_X14Y19         FDRE                                         r  num0_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            num0_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.605ns  (logic 1.709ns (37.116%)  route 2.896ns (62.884%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           1.416     2.877    press2/sw_IBUF[1]
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     3.001 f  press2/num0[1]_i_3/O
                         net (fo=1, routed)           0.658     3.659    press2/num0[1]_i_3_n_0
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124     3.783 r  press2/num0[1]_i_1/O
                         net (fo=2, routed)           0.823     4.605    press2_n_1
    SLICE_X8Y18          FDRE                                         r  num0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            press3/state_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.857ns  (logic 1.576ns (40.874%)  route 2.280ns (59.126%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=3, routed)           1.761     3.213    press3/btnD_IBUF
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.124     3.337 r  press3/state_i_1__1/O
                         net (fo=1, routed)           0.519     3.857    press3/state_i_1__1_n_0
    SLICE_X9Y15          FDRE                                         r  press3/state_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            press1/state_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.365ns  (logic 1.565ns (46.521%)  route 1.799ns (53.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.400     2.842    press1/btnC_IBUF
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.124     2.966 r  press1/state_i_1/O
                         net (fo=1, routed)           0.399     3.365    press1/state_i_1_n_0
    SLICE_X8Y15          FDRE                                         r  press1/state_reg/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[10].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[10].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE                         0.000     0.000 r  genblk1[10].fDiv/clkDiv_reg/C
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[10].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[10].fDiv/clkDiv_reg_0
    SLICE_X11Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[10].fDiv/clkDiv_i_1__9/O
                         net (fo=1, routed)           0.000     0.354    genblk1[10].fDiv/clkDiv_i_1__9_n_0
    SLICE_X11Y17         FDRE                                         r  genblk1[10].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[13].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[13].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE                         0.000     0.000 r  genblk1[13].fDiv/clkDiv_reg/C
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[13].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[13].fDiv/clkDiv_reg_0
    SLICE_X9Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[13].fDiv/clkDiv_i_1__12/O
                         net (fo=1, routed)           0.000     0.354    genblk1[13].fDiv/clkDiv_i_1__12_n_0
    SLICE_X9Y16          FDRE                                         r  genblk1[13].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[4].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[4].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE                         0.000     0.000 r  genblk1[4].fDiv/clkDiv_reg/C
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[4].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[4].fDiv/clkDiv_reg_0
    SLICE_X9Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[4].fDiv/clkDiv_i_1__3/O
                         net (fo=1, routed)           0.000     0.354    genblk1[4].fDiv/clkDiv_i_1__3_n_0
    SLICE_X9Y20          FDRE                                         r  genblk1[4].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[6].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[6].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE                         0.000     0.000 r  genblk1[6].fDiv/clkDiv_reg/C
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[6].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[6].fDiv/clkDiv_reg_0
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[6].fDiv/clkDiv_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    genblk1[6].fDiv/clkDiv_i_1__5_n_0
    SLICE_X11Y20         FDRE                                         r  genblk1[6].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[7].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[7].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE                         0.000     0.000 r  genblk1[7].fDiv/clkDiv_reg/C
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[7].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[7].fDiv/clkDiv_reg_0
    SLICE_X11Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[7].fDiv/clkDiv_i_1__6/O
                         net (fo=1, routed)           0.000     0.354    genblk1[7].fDiv/clkDiv_i_1__6_n_0
    SLICE_X11Y19         FDRE                                         r  genblk1[7].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[8].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[8].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE                         0.000     0.000 r  genblk1[8].fDiv/clkDiv_reg/C
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[8].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[8].fDiv/clkDiv_reg_0
    SLICE_X11Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[8].fDiv/clkDiv_i_1__7/O
                         net (fo=1, routed)           0.000     0.354    genblk1[8].fDiv/clkDiv_i_1__7_n_0
    SLICE_X11Y18         FDRE                                         r  genblk1[8].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[9].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[9].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE                         0.000     0.000 r  genblk1[9].fDiv/clkDiv_reg/C
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[9].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[9].fDiv/clkDiv_reg_0
    SLICE_X11Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[9].fDiv/clkDiv_i_1__8/O
                         net (fo=1, routed)           0.000     0.354    genblk1[9].fDiv/clkDiv_i_1__8_n_0
    SLICE_X11Y16         FDRE                                         r  genblk1[9].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[12].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[12].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE                         0.000     0.000 r  genblk1[12].fDiv/clkDiv_reg/C
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  genblk1[12].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.175     0.339    genblk1[12].fDiv/clkDiv_reg_0
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  genblk1[12].fDiv/clkDiv_i_1__11/O
                         net (fo=1, routed)           0.000     0.384    genblk1[12].fDiv/clkDiv_i_1__11_n_0
    SLICE_X8Y17          FDRE                                         r  genblk1[12].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[14].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[14].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE                         0.000     0.000 r  genblk1[14].fDiv/clkDiv_reg/C
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  genblk1[14].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.175     0.339    genblk1[14].fDiv/clkDiv_reg_0
    SLICE_X10Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  genblk1[14].fDiv/clkDiv_i_1__13/O
                         net (fo=1, routed)           0.000     0.384    genblk1[14].fDiv/clkDiv_i_1__13_n_0
    SLICE_X10Y15         FDRE                                         r  genblk1[14].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[2].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE                         0.000     0.000 r  genblk1[2].fDiv/clkDiv_reg/C
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  genblk1[2].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.175     0.339    genblk1[2].fDiv/clkDiv_reg_0
    SLICE_X12Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  genblk1[2].fDiv/clkDiv_i_1__1/O
                         net (fo=1, routed)           0.000     0.384    genblk1[2].fDiv/clkDiv_i_1__1_n_0
    SLICE_X12Y21         FDRE                                         r  genblk1[2].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





