15:47:41 INFO  : Registering command handlers for SDK TCF services
15:47:43 INFO  : Launching XSCT server: xsct -n -interactive /home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/temp_xsdb_launch_script.tcl
15:47:45 INFO  : XSCT server has started successfully.
15:47:45 INFO  : Successfully done setting XSCT server connection channel  
15:47:45 INFO  : Successfully done setting SDK workspace  
15:47:45 INFO  : Processing command line option -hwspec /home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/design_1_wrapper.hdf.
15:51:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:51:44 INFO  : FPGA configured successfully with bitstream "/home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:52:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:52:27 INFO  : 'fpga -state' command is executed.
15:52:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:52:28 INFO  : 'jtag frequency' command is executed.
15:52:28 INFO  : Sourcing of '/home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:52:28 INFO  : Context for 'APU' is selected.
15:52:28 INFO  : Hardware design information is loaded from '/home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:52:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:28 INFO  : Context for 'APU' is selected.
15:52:28 INFO  : 'stop' command is executed.
15:52:28 INFO  : 'ps7_init' command is executed.
15:52:28 INFO  : 'ps7_post_config' command is executed.
15:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:29 INFO  : The application '/home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/interrupts/Debug/interrupts.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/interrupts/Debug/interrupts.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:29 INFO  : Memory regions updated for context APU
15:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:29 INFO  : 'con' command is executed.
15:52:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:52:29 INFO  : Launch script is exported to file '/home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_interrupts.elf_on_local.tcl'
18:54:39 INFO  : Disconnected from the channel tcfchan#1.
12:31:56 INFO  : Launching XSCT server: xsct -n -interactive /home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/temp_xsdb_launch_script.tcl
12:32:00 INFO  : XSCT server has started successfully.
12:32:00 INFO  : Successfully done setting XSCT server connection channel  
12:32:01 INFO  : Successfully done setting SDK workspace  
12:32:14 INFO  : Registering command handlers for SDK TCF services
12:32:14 INFO  : Processing command line option -hwspec /home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/design_1_wrapper.hdf.
12:32:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:32:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1577225291000,  Project:1577213191000
12:32:16 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/design_1_wrapper.hdf.
12:32:17 INFO  : Copied contents of /home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
12:32:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:32:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_standalone_v6_7::generate : ERROR: ps7_cortexa9 does not support axi_timer_0 
    while executing
"error "ERROR: $proctype does not support $sleep_timer ""
    (procedure "xsleep_timer_config" line 27)
    invoked from within
"xsleep_timer_config $proctype $os_handle $file_handle"
    (procedure "::sw_standalone_v6_7::generate" line 405)
    invoked from within
"::sw_standalone_v6_7::generate standalone"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

12:32:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

12:32:26 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

12:32:26 ERROR : Error updating BSP project MSS files.
12:32:28 INFO  : Updating hardware inferred compiler options for interrupts.
12:32:28 INFO  : Clearing existing target manager status.
12:32:28 INFO  : Closing and re-opening the MSS file of ther project interrupts_bsp
12:32:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:32:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:39:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:39:51 INFO  : FPGA configured successfully with bitstream "/home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:40:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:40:06 INFO  : 'fpga -state' command is executed.
12:40:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:40:06 INFO  : 'jtag frequency' command is executed.
12:40:06 INFO  : Sourcing of '/home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:06 INFO  : Context for 'APU' is selected.
12:40:06 INFO  : Hardware design information is loaded from '/home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:40:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:06 INFO  : Context for 'APU' is selected.
12:40:06 INFO  : 'stop' command is executed.
12:40:07 INFO  : 'ps7_init' command is executed.
12:40:07 INFO  : 'ps7_post_config' command is executed.
12:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:07 INFO  : The application '/home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/timer_interrupt/Debug/timer_interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/timer_interrupt/Debug/timer_interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:07 INFO  : Memory regions updated for context APU
12:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:07 INFO  : 'con' command is executed.
12:40:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:40:07 INFO  : Launch script is exported to file '/home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise02/exercise02.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_timer_interrupt.elf_on_local.tcl'
