/ {
      compatible = "spacemit,k1-x";
      #address-cells = <0x00000002>;
      #size-cells = <0x00000002>;
      model = "spacemit k1-x deb1 board";
      modules_usrload = "8852bs";
      aliases {
              serial0 = "/soc/serial@d4017000";
              serial1 = "/soc/uart@d4017100";
              serial2 = "/soc/uart@d4017200";
              serial3 = "/soc/uart@d4017300";
              serial4 = "/soc/uart@d4017400";
              serial5 = "/soc/uart@d4017500";
              serial6 = "/soc/uart@d4017600";
              serial7 = "/soc/uart@d4017700";
              serial8 = "/soc/uart@d4017800";
              serial9 = "/soc/r_uart1@c088d000";
              mmc0 = "/soc/sdh@d4280000";
              mmc1 = "/soc/sdh@d4280800";
              mmc2 = "/soc/sdh@d4281000";
              ethernet0 = "/soc/ethernet@cac80000";
              ethernet1 = "/soc/ethernet@cac81000";
      };
      cpus {
              #address-cells = <0x00000001>;
              #size-cells = <0x00000000>;
              timebase-frequency = <0x016e3600>;
              cpu@0 {
                      compatible = "spacemit,x60", "riscv";
                      device_type = "cpu";
                      model = "Spacemit(R) X60";
                      reg = <0x00000000>;
                      status = "okay";
                      riscv,isa = "rv64imafdcv";
                      riscv,isa-base = "rv64i";
                      riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "zicbom", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zfhmin", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvfhmin", "zvkt", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt";
                      riscv,cbom-block-size = <0x00000040>;
                      riscv,cboz-block-size = <0x00000040>;
                      i-cache-block-size = <0x00000040>;
                      i-cache-size = <0x00008000>;
                      i-cache-sets = <0x00000080>;
                      d-cache-block-size = <0x00000040>;
                      d-cache-size = <0x00008000>;
                      d-cache-sets = <0x00000080>;
                      next-level-cache = <0x00000001>;
                      mmu-type = "riscv,sv39";
                      #cooling-cells = <0x00000002>;
                      clst-supply = <0x00000002>;
                      clocks = <0x00000003 0x0000009c 0x00000003 0x000000a0>;
                      clock-names = "cls0", "cls1";
                      operating-points-v2 = <0x00000004 0x00000005 0x00000006>;
                      cpu-ai = "true";
                      phandle = <0x00000008>;
                      interrupt-controller {
                              #interrupt-cells = <0x00000001>;
                              compatible = "riscv,cpu-intc";
                              interrupt-controller;
                              phandle = <0x00000010>;
                      };
              };
              cpu@1 {
                      device_type = "cpu";
                      reg = <0x00000001>;
                      status = "okay";
                      compatible = "spacemit,x60", "riscv";
                      model = "Spacemit(R) X60";
                      riscv,isa = "rv64imafdcv";
                      riscv,isa-base = "rv64i";
                      riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "zicbom", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zfhmin", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvfhmin", "zvkt", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt";
                      riscv,cbom-block-size = <0x00000040>;
                      riscv,cboz-block-size = <0x00000040>;
                      i-cache-block-size = <0x00000040>;
                      i-cache-size = <0x00008000>;
                      i-cache-sets = <0x00000080>;
                      d-cache-block-size = <0x00000040>;
                      d-cache-size = <0x00008000>;
                      d-cache-sets = <0x00000080>;
                      next-level-cache = <0x00000001>;
                      mmu-type = "riscv,sv39";
                      #cooling-cells = <0x00000002>;
                      clst-supply = <0x00000002>;
                      clocks = <0x00000003 0x0000009c 0x00000003 0x000000a0>;
                      clock-names = "cls0", "cls1";
                      operating-points-v2 = <0x00000004 0x00000005 0x00000006>;
                      cpu-ai = "true";
                      phandle = <0x00000009>;
                      interrupt-controller {
                              #interrupt-cells = <0x00000001>;
                              compatible = "riscv,cpu-intc";
                              interrupt-controller;
                              phandle = <0x00000011>;
                      };
              };
              cpu@2 {
                      device_type = "cpu";
                      reg = <0x00000002>;
                      status = "okay";
                      compatible = "spacemit,x60", "riscv";
                      model = "Spacemit(R) X60";
                      riscv,isa = "rv64imafdcv";
                      riscv,isa-base = "rv64i";
                      riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "zicbom", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zfhmin", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvfhmin", "zvkt", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt";
                      riscv,cbom-block-size = <0x00000040>;
                      riscv,cboz-block-size = <0x00000040>;
                      i-cache-block-size = <0x00000040>;
                      i-cache-size = <0x00008000>;
                      i-cache-sets = <0x00000080>;
                      d-cache-block-size = <0x00000040>;
                      d-cache-size = <0x00008000>;
                      d-cache-sets = <0x00000080>;
                      next-level-cache = <0x00000001>;
                      mmu-type = "riscv,sv39";
                      #cooling-cells = <0x00000002>;
                      clst-supply = <0x00000002>;
                      clocks = <0x00000003 0x0000009c 0x00000003 0x000000a0>;
                      clock-names = "cls0", "cls1";
                      operating-points-v2 = <0x00000004 0x00000005 0x00000006>;
                      cpu-ai = "true";
                      phandle = <0x0000000a>;
                      interrupt-controller {
                              #interrupt-cells = <0x00000001>;
                              compatible = "riscv,cpu-intc";
                              interrupt-controller;
                              phandle = <0x00000012>;
                      };
              };
              cpu@3 {
                      device_type = "cpu";
                      reg = <0x00000003>;
                      status = "okay";
                      compatible = "spacemit,x60", "riscv";
                      model = "Spacemit(R) X60";
                      riscv,isa = "rv64imafdcv";
                      riscv,isa-base = "rv64i";
                      riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "zicbom", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zfhmin", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvfhmin", "zvkt", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt";
                      riscv,cbom-block-size = <0x00000040>;
                      riscv,cboz-block-size = <0x00000040>;
                      i-cache-block-size = <0x00000040>;
                      i-cache-size = <0x00008000>;
                      i-cache-sets = <0x00000080>;
                      d-cache-block-size = <0x00000040>;
                      d-cache-size = <0x00008000>;
                      d-cache-sets = <0x00000080>;
                      next-level-cache = <0x00000001>;
                      mmu-type = "riscv,sv39";
                      #cooling-cells = <0x00000002>;
                      clst-supply = <0x00000002>;
                      clocks = <0x00000003 0x0000009c 0x00000003 0x000000a0>;
                      clock-names = "cls0", "cls1";
                      operating-points-v2 = <0x00000004 0x00000005 0x00000006>;
                      cpu-ai = "true";
                      phandle = <0x0000000b>;
                      interrupt-controller {
                              #interrupt-cells = <0x00000001>;
                              compatible = "riscv,cpu-intc";
                              interrupt-controller;
                              phandle = <0x00000013>;
                      };
              };
              cpu@4 {
                      device_type = "cpu";
                      reg = <0x00000004>;
                      status = "okay";
                      compatible = "spacemit,x60", "riscv";
                      model = "Spacemit(R) X60";
                      riscv,isa = "rv64imafdcv";
                      riscv,isa-base = "rv64i";
                      riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "zicbom", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zfhmin", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvfhmin", "zvkt", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt";
                      riscv,cbom-block-size = <0x00000040>;
                      riscv,cboz-block-size = <0x00000040>;
                      i-cache-block-size = <0x00000040>;
                      i-cache-size = <0x00008000>;
                      i-cache-sets = <0x00000080>;
                      d-cache-block-size = <0x00000040>;
                      d-cache-size = <0x00008000>;
                      d-cache-sets = <0x00000080>;
                      next-level-cache = <0x00000007>;
                      mmu-type = "riscv,sv39";
                      #cooling-cells = <0x00000002>;
                      clst-supply = <0x00000002>;
                      clocks = <0x00000003 0x0000009c 0x00000003 0x000000a0>;
                      clock-names = "cls0", "cls1";
                      operating-points-v2 = <0x00000004 0x00000005 0x00000006>;
                      phandle = <0x0000000c>;
                      interrupt-controller {
                              #interrupt-cells = <0x00000001>;
                              compatible = "riscv,cpu-intc";
                              interrupt-controller;
                              phandle = <0x00000014>;
                      };
              };
              cpu@5 {
                      device_type = "cpu";
                      reg = <0x00000005>;
                      status = "okay";
                      compatible = "spacemit,x60", "riscv";
                      model = "Spacemit(R) X60";
                      riscv,isa = "rv64imafdcv";
                      riscv,isa-base = "rv64i";
                      riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "zicbom", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zfhmin", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvfhmin", "zvkt", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt";
                      riscv,cbom-block-size = <0x00000040>;
                      riscv,cboz-block-size = <0x00000040>;
                      i-cache-block-size = <0x00000040>;
                      i-cache-size = <0x00008000>;
                      i-cache-sets = <0x00000080>;
                      d-cache-block-size = <0x00000040>;
                      d-cache-size = <0x00008000>;
                      d-cache-sets = <0x00000080>;
                      next-level-cache = <0x00000007>;
                      mmu-type = "riscv,sv39";
                      #cooling-cells = <0x00000002>;
                      clst-supply = <0x00000002>;
                      clocks = <0x00000003 0x0000009c 0x00000003 0x000000a0>;
                      clock-names = "cls0", "cls1";
                      operating-points-v2 = <0x00000004 0x00000005 0x00000006>;
                      phandle = <0x0000000d>;
                      interrupt-controller {
                              #interrupt-cells = <0x00000001>;
                              compatible = "riscv,cpu-intc";
                              interrupt-controller;
                              phandle = <0x00000015>;
                      };
              };
              cpu@6 {
                      device_type = "cpu";
                      reg = <0x00000006>;
                      status = "okay";
                      compatible = "spacemit,x60", "riscv";
                      model = "Spacemit(R) X60";
                      riscv,isa = "rv64imafdcv";
                      riscv,isa-base = "rv64i";
                      riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "zicbom", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zfhmin", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvfhmin", "zvkt", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt";
                      riscv,cbom-block-size = <0x00000040>;
                      riscv,cboz-block-size = <0x00000040>;
                      i-cache-block-size = <0x00000040>;
                      i-cache-size = <0x00008000>;
                      i-cache-sets = <0x00000080>;
                      d-cache-block-size = <0x00000040>;
                      d-cache-size = <0x00008000>;
                      d-cache-sets = <0x00000080>;
                      next-level-cache = <0x00000007>;
                      mmu-type = "riscv,sv39";
                      #cooling-cells = <0x00000002>;
                      clst-supply = <0x00000002>;
                      clocks = <0x00000003 0x0000009c 0x00000003 0x000000a0>;
                      clock-names = "cls0", "cls1";
                      operating-points-v2 = <0x00000004 0x00000005 0x00000006>;
                      phandle = <0x0000000e>;
                      interrupt-controller {
                              #interrupt-cells = <0x00000001>;
                              compatible = "riscv,cpu-intc";
                              interrupt-controller;
                              phandle = <0x00000016>;
                      };
              };
              cpu@7 {
                      device_type = "cpu";
                      reg = <0x00000007>;
                      status = "okay";
                      compatible = "spacemit,x60", "riscv";
                      model = "Spacemit(R) X60";
                      riscv,isa = "rv64imafdcv";
                      riscv,isa-base = "rv64i";
                      riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "v", "zicbom", "zicboz", "zicntr", "zicond", "zicsr", "zifencei", "zihintpause", "zihpm", "zfh", "zfhmin", "zba", "zbb", "zbc", "zbs", "zkt", "zvfh", "zvfhmin", "zvkt", "sscofpmf", "sstc", "svinval", "svnapot", "svpbmt";
                      riscv,cbom-block-size = <0x00000040>;
                      riscv,cboz-block-size = <0x00000040>;
                      i-cache-block-size = <0x00000040>;
                      i-cache-size = <0x00008000>;
                      i-cache-sets = <0x00000080>;
                      d-cache-block-size = <0x00000040>;
                      d-cache-size = <0x00008000>;
                      d-cache-sets = <0x00000080>;
                      next-level-cache = <0x00000007>;
                      mmu-type = "riscv,sv39";
                      #cooling-cells = <0x00000002>;
                      clst-supply = <0x00000002>;
                      clocks = <0x00000003 0x0000009c 0x00000003 0x000000a0>;
                      clock-names = "cls0", "cls1";
                      operating-points-v2 = <0x00000004 0x00000005 0x00000006>;
                      phandle = <0x0000000f>;
                      interrupt-controller {
                              #interrupt-cells = <0x00000001>;
                              compatible = "riscv,cpu-intc";
                              interrupt-controller;
                              phandle = <0x00000017>;
                      };
              };
              l2-cache0 {
                      compatible = "cache";
                      cache-block-size = <0x00000040>;
                      cache-level = <0x00000002>;
                      cache-size = <0x00080000>;
                      cache-sets = <0x00000200>;
                      cache-unified;
                      phandle = <0x00000001>;
              };
              l2-cache1 {
                      compatible = "cache";
                      cache-block-size = <0x00000040>;
                      cache-level = <0x00000002>;
                      cache-size = <0x00080000>;
                      cache-sets = <0x00000200>;
                      cache-unified;
                      phandle = <0x00000007>;
              };
              opp_table0 {
                      compatible = "operating-points-v2";
                      opp-shared;
                      clocks = <0x00000003 0x0000009d 0x00000003 0x000000a1 0x00000003 0x0000009e 0x00000003 0x00000099 0x00000003 0x00000001 0x00000003 0x0000009b 0x00000003 0x0000009f>;
                      clock-names = "ace0", "ace1", "tcm", "cci", "pll3", "c0hi", "c1hi";
                      cci-hz = <0x00000000 0x2498e580>;
                      phandle = <0x00000004>;
                      opp1800000000 {
                              opp-hz = <0x00000000 0x6b49d200 0x00000000 0x6b49d200>;
                              tcm-hz = <0x00000000 0x35a4e900>;
                              ace-hz = <0x00000000 0x35a4e900>;
                              opp-microvolt = <0x0011b340>;
                              clock-latency-ns = <0x00030d40>;
                              turbo-mode;
                      };
                      opp1600000000 {
                              opp-hz = <0x00000000 0x5f5e1000 0x00000000 0x5f5e1000>;
                              tcm-hz = <0x00000000 0x2faf0800>;
                              ace-hz = <0x00000000 0x2faf0800>;
                              opp-microvolt = <0x00100590>;
                              clock-latency-ns = <0x00030d40>;
                      };
                      opp1228800000 {
                              opp-hz = <0x00000000 0x493e0000 0x00000000 0x493e0000>;
                              tcm-hz = <0x00000000 0x249f0000>;
                              ace-hz = <0x00000000 0x249f0000>;
                              opp-microvolt = <0x000e7ef0>;
                              clock-latency-ns = <0x00030d40>;
                      };
                      opp1000000000 {
                              opp-hz = <0x00000000 0x3b9aca00 0x00000000 0x3b9aca00>;
                              tcm-hz = <0x00000000 0x1dcd6500>;
                              ace-hz = <0x00000000 0x1dcd6500>;
                              opp-microvolt = <0x000e7ef0>;
                              clock-latency-ns = <0x00030d40>;
                      };
                      opp819000000 {
                              opp-hz = <0x00000000 0x30d0f2c0 0x00000000 0x30d0f2c0>;
                              opp-microvolt = <0x000e7ef0>;
                              tcm-hz = <0x00000000 0x18687960>;
                              ace-hz = <0x00000000 0x18687960>;
                              clock-latency-ns = <0x00030d40>;
                      };
                      opp614400000 {
                              opp-hz = <0x00000000 0x249f0000 0x00000000 0x249f0000>;
                              tcm-hz = <0x00000000 0x124f8000>;
                              ace-hz = <0x00000000 0x124f8000>;
                              opp-microvolt = <0x000e7ef0>;
                              clock-latency-ns = <0x00030d40>;
                      };
              };
              opp_table1 {
                      compatible = "operating-points-v2";
                      opp-shared;
                      clocks = <0x00000003 0x0000009d 0x00000003 0x000000a1 0x00000003 0x0000009e 0x00000003 0x00000099 0x00000003 0x00000001 0x00000003 0x0000009b 0x00000003 0x0000009f>;
                      clock-names = "ace0", "ace1", "tcm", "cci", "pll3", "c0hi", "c1hi";
                      cci-hz = <0x00000000 0x2498e580>;
                      phandle = <0x00000005>;
                      opp1800000000 {
                              opp-hz = <0x00000000 0x6b49d200 0x00000000 0x6b49d200>;
                              tcm-hz = <0x00000000 0x35a4e900>;
                              ace-hz = <0x00000000 0x35a4e900>;
                              opp-microvolt = <0x0010c8e0>;
                              clock-latency-ns = <0x00030d40>;
                              turbo-mode;
                      };
                      opp1600000000 {
                              opp-hz = <0x00000000 0x5f5e1000 0x00000000 0x5f5e1000>;
                              tcm-hz = <0x00000000 0x2faf0800>;
                              ace-hz = <0x00000000 0x2faf0800>;
                              opp-microvolt = <0x00100590>;
                              clock-latency-ns = <0x00030d40>;
                      };
                      opp1228800000 {
                              opp-hz = <0x00000000 0x493e0000 0x00000000 0x493e0000>;
                              tcm-hz = <0x00000000 0x249f0000>;
                              ace-hz = <0x00000000 0x249f0000>;
                              opp-microvolt = <0x000e7ef0>;
                              clock-latency-ns = <0x00030d40>;
                      };
                      opp1000000000 {
                              opp-hz = <0x00000000 0x3b9aca00 0x00000000 0x3b9aca00>;
                              tcm-hz = <0x00000000 0x1dcd6500>;
                              ace-hz = <0x00000000 0x1dcd6500>;
                              opp-microvolt = <0x000e7ef0>;
                              clock-latency-ns = <0x00030d40>;
                      };
                      opp819000000 {
                              opp-hz = <0x00000000 0x30d0f2c0 0x00000000 0x30d0f2c0>;
                              opp-microvolt = <0x000e7ef0>;
                              tcm-hz = <0x00000000 0x18687960>;
                              ace-hz = <0x00000000 0x18687960>;
                              clock-latency-ns = <0x00030d40>;
                      };
                      opp614400000 {
                              opp-hz = <0x00000000 0x249f0000 0x00000000 0x249f0000>;
                              tcm-hz = <0x00000000 0x124f8000>;
                              ace-hz = <0x00000000 0x124f8000>;
                              opp-microvolt = <0x000e7ef0>;
                              clock-latency-ns = <0x00030d40>;
                      };
              };
              opp_table2 {
                      compatible = "operating-points-v2";
                      opp-shared;
                      clocks = <0x00000003 0x0000009d 0x00000003 0x000000a1 0x00000003 0x0000009e 0x00000003 0x00000099 0x00000003 0x00000001 0x00000003 0x0000009b 0x00000003 0x0000009f>;
                      clock-names = "ace0", "ace1", "tcm", "cci", "pll3", "c0hi", "c1hi";
                      cci-hz = <0x00000000 0x2498e580>;
                      phandle = <0x00000006>;
                      opp1800000000 {
                              opp-hz = <0x00000000 0x6b49d200 0x00000000 0x6b49d200>;
                              tcm-hz = <0x00000000 0x35a4e900>;
                              ace-hz = <0x00000000 0x35a4e900>;
                              opp-microvolt = <0x00100590>;
                              clock-latency-ns = <0x00030d40>;
                              turbo-mode;
                      };
                      opp1600000000 {
                              opp-hz = <0x00000000 0x5f5e1000 0x00000000 0x5f5e1000>;
                              tcm-hz = <0x00000000 0x2faf0800>;
                              ace-hz = <0x00000000 0x2faf0800>;
                              opp-microvolt = <0x00100590>;
                              clock-latency-ns = <0x00030d40>;
                      };
                      opp1228800000 {
                              opp-hz = <0x00000000 0x493e0000 0x00000000 0x493e0000>;
                              tcm-hz = <0x00000000 0x249f0000>;
                              ace-hz = <0x00000000 0x249f0000>;
                              opp-microvolt = <0x000e7ef0>;
                              clock-latency-ns = <0x00030d40>;
                      };
                      opp1000000000 {
                              opp-hz = <0x00000000 0x3b9aca00 0x00000000 0x3b9aca00>;
                              tcm-hz = <0x00000000 0x1dcd6500>;
                              ace-hz = <0x00000000 0x1dcd6500>;
                              opp-microvolt = <0x000e7ef0>;
                              clock-latency-ns = <0x00030d40>;
                      };
                      opp819000000 {
                              opp-hz = <0x00000000 0x30d0f2c0 0x00000000 0x30d0f2c0>;
                              opp-microvolt = <0x000e7ef0>;
                              tcm-hz = <0x00000000 0x18687960>;
                              ace-hz = <0x00000000 0x18687960>;
                              clock-latency-ns = <0x00030d40>;
                      };
                      opp614400000 {
                              opp-hz = <0x00000000 0x249f0000 0x00000000 0x249f0000>;
                              tcm-hz = <0x00000000 0x124f8000>;
                              ace-hz = <0x00000000 0x124f8000>;
                              opp-microvolt = <0x000e7ef0>;
                              clock-latency-ns = <0x00030d40>;
                      };
              };
              cpu-map {
                      cluster0 {
                              core0 {
                                      cpu = <0x00000008>;
                              };
                              core1 {
                                      cpu = <0x00000009>;
                              };
                              core2 {
                                      cpu = <0x0000000a>;
                              };
                              core3 {
                                      cpu = <0x0000000b>;
                              };
                      };
                      cluster1 {
                              core0 {
                                      cpu = <0x0000000c>;
                              };
                              core1 {
                                      cpu = <0x0000000d>;
                              };
                              core2 {
                                      cpu = <0x0000000e>;
                              };
                              core3 {
                                      cpu = <0x0000000f>;
                              };
                      };
              };
      };
      clocks {
              #address-cells = <0x00000002>;
              #size-cells = <0x00000002>;
              ranges;
              clock-vctcxo_24 {
                      #clock-cells = <0x00000000>;
                      compatible = "fixed-clock";
                      clock-frequency = <0x016e3600>;
                      clock-output-names = "vctcxo_24";
                      phandle = <0x00000018>;
              };
              clock-vctcxo_3 {
                      #clock-cells = <0x00000000>;
                      compatible = "fixed-clock";
                      clock-frequency = <0x002dc6c0>;
                      clock-output-names = "vctcxo_3";
                      phandle = <0x00000019>;
              };
              clock-vctcxo_1 {
                      #clock-cells = <0x00000000>;
                      compatible = "fixed-clock";
                      clock-frequency = <0x000f4240>;
                      clock-output-names = "vctcxo_1";
                      phandle = <0x0000001a>;
              };
              clock-pll1_2457p6_vco {
                      #clock-cells = <0x00000000>;
                      compatible = "fixed-clock";
                      clock-frequency = <0x927c0000>;
                      clock-output-names = "pll1_2457p6_vco";
                      phandle = <0x0000001b>;
              };
              clock-clk32k {
                      #clock-cells = <0x00000000>;
                      compatible = "fixed-clock";
                      clock-frequency = <0x00007d00>;
                      clock-output-names = "clk_32k";
                      phandle = <0x0000001c>;
              };
              clock-pll_clk_cluster0 {
                      #clock-cells = <0x00000000>;
                      compatible = "fixed-clock";
                      clock-frequency = <0x00989680>;
                      clock-output-names = "pll_clk_cluster0";
              };
              clock-pll_clk_cluster1 {
                      #clock-cells = <0x00000000>;
                      compatible = "fixed-clock";
                      clock-frequency = <0x00989680>;
                      clock-output-names = "pll_clk_cluster1";
              };
      };
      reserved-memory {
              #address-cells = <0x00000002>;
              #size-cells = <0x00000002>;
              ranges;
              area_reserved@80000000 {
                      reg = <0x00000000 0x80000000 0x00000000 0x40800000>;
                      no-map;
              };
              mem@c0800000 {
                      reg = <0x00000000 0xc0800000 0x00000000 0x00040000>;
                      da_base = <0x00000000>;
                      no-map;
                      phandle = <0x00000027>;
              };
              area_reserved@c0840000 {
                      reg = <0x00000000 0xc0840000 0x00000000 0x3f7c0000>;
                      no-map;
              };
              mem@30000000 {
                      reg = <0x00000000 0x30000000 0x00000000 0x00200000>;
                      no-map;
              };
              vdev0vring0@30200000 {
                      reg = <0x00000000 0x30200000 0x00000000 0x00003000>;
                      no-map;
                      phandle = <0x00000028>;
              };
              vdev0vring1@30203000 {
                      reg = <0x00000000 0x30203000 0x00000000 0x00003000>;
                      no-map;
                      phandle = <0x00000029>;
              };
              vdev0buffer@30206000 {
                      compatible = "shared-dma-pool";
                      reg = <0x00000000 0x30206000 0x00000000 0x000f6000>;
                      no-map;
                      phandle = <0x0000002a>;
              };
              rsc_table@302fc000 {
                      reg = <0x00000000 0x302fc000 0x00000000 0x00004000>;
                      no-map;
                      phandle = <0x0000002b>;
              };
              rcpu_mem_snapshots@30300000 {
                      reg = <0x00000000 0x30300000 0x00000000 0x00040000>;
                      no-map;
                      phandle = <0x0000002c>;
              };
              linux,cma {
                      compatible = "shared-dma-pool";
                      alloc-ranges = <0x00000000 0x40000000 0x00000000 0x40000000>;
                      size = <0x00000000 0x18000000>;
                      alignment = <0x00000000 0x00100000>;
                      linux,cma-default;
                      reusable;
              };
              dpu_reserved@2ff40000 {
                      compatible = "shared-dma-pool";
                      reg = <0x00000000 0x2ff40000 0x00000000 0x000c0000>;
                      no-map;
                      phandle = <0x0000006a>;
              };
      };
      soc {
              compatible = "simple-bus";
              #address-cells = <0x00000002>;
              #size-cells = <0x00000002>;
              dma-noncoherent;
              ranges;
              dram_range@0 {
                      compatible = "spacemit-dram-bus";
                      #address-cells = <0x00000002>;
                      #size-cells = <0x00000002>;
                      dma-ranges = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x80000000>;
                      #interconnect-cells = <0x00000000>;
                      status = "okay";
                      phandle = <0x00000042>;
              };
              dram_range@1 {
                      compatible = "spacemit-dram-bus";
                      #address-cells = <0x00000002>;
                      #size-cells = <0x00000002>;
                      dma-ranges = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x80000000 0x00000000 0x80000000 0x00000001 0x00000000 0x00000003 0x80000000>;
                      #interconnect-cells = <0x00000000>;
                      status = "okay";
                      phandle = <0x00000061>;
              };
              dram_range@2 {
                      compatible = "spacemit-dram-bus";
                      #address-cells = <0x00000002>;
                      #size-cells = <0x00000002>;
                      dma-ranges = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x80000000 0x00000000 0x90000000 0x00000001 0x10000000 0x00000003 0x70000000>;
                      #interconnect-cells = <0x00000000>;
                      status = "okay";
                      phandle = <0x0000004e>;
              };
              dram_range@3 {
                      compatible = "spacemit-dram-bus";
                      #address-cells = <0x00000002>;
                      #size-cells = <0x00000002>;
                      dma-ranges = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x80000000 0x00000000 0x80000000 0x00000001 0x00000000 0x00000001 0x80000000>;
                      #interconnect-cells = <0x00000000>;
                      status = "okay";
                      phandle = <0x00000062>;
              };
              dram_range@4 {
                      compatible = "spacemit-dram-bus";
                      #address-cells = <0x00000002>;
                      #size-cells = <0x00000002>;
                      dma-ranges = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x80000000 0x00000001 0x00000000 0x00000001 0x80000000 0x00000003 0x00000000>;
                      #interconnect-cells = <0x00000000>;
                      status = "okay";
                      phandle = <0x00000022>;
              };
              dram_range@5 {
                      compatible = "spacemit-dram-bus";
                      #address-cells = <0x00000002>;
                      #size-cells = <0x00000002>;
                      dma-ranges = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x80000000 0x00000000 0x80000000 0x00000001 0x00000000 0x00000000 0x80000000>;
                      #interconnect-cells = <0x00000000>;
                      status = "okay";
                      phandle = <0x0000003a>;
              };
              dram_range@6 {
                      compatible = "spacemit-dram-bus";
                      #address-cells = <0x00000002>;
                      #size-cells = <0x00000002>;
                      dma-ranges = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x80000000 0x00000000 0x80000000 0x00000001 0x00000000 0x00000000 0x10000000 0x00000000 0xa0000000 0x00000001 0x20000000 0x00000003 0x60000000>;
                      #interconnect-cells = <0x00000000>;
                      status = "okay";
                      phandle = <0x00000050>;
              };
              dram_range@7 {
                      compatible = "spacemit-dram-bus";
                      #address-cells = <0x00000002>;
                      #size-cells = <0x00000002>;
                      dma-ranges = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x80000000 0x00000000 0x80000000 0x00000001 0x00000000 0x00000000 0x20000000 0x00000000 0xb8000000 0x00000001 0x38000000 0x00000003 0x48000000>;
                      #interconnect-cells = <0x00000000>;
                      status = "okay";
                      phandle = <0x00000053>;
              };
              clint@e4000000 {
                      compatible = "riscv,clint0";
                      interrupts-extended = <0x00000010 0x00000003 0x00000010 0x00000007 0x00000011 0x00000003 0x00000011 0x00000007 0x00000012 0x00000003 0x00000012 0x00000007 0x00000013 0x00000003 0x00000013 0x00000007 0x00000014 0x00000003 0x00000014 0x00000007 0x00000015 0x00000003 0x00000015 0x0000000;
                      reg = <0x00000000 0xe4000000 0x00000000 0x00010000>;
              };
              clock-controller@d4050000 {
                      compatible = "spacemit,k1x-clock";
                      reg = <0x00000000 0xd4050000 0x00000000 0x0000209c 0x00000000 0xd4282800 0x00000000 0x00000400 0x00000000 0xd4015000 0x00000000 0x00001000 0x00000000 0xd4090000 0x00000000 0x00001000 0x00000000 0xd4282c00 0x00000000 0x00000400 0x00000000 0xd8440000 0x00000000 0x00000098 0x00000000 0xc;
                      reg-names = "mpmu", "apmu", "apbc", "apbs", "ciu", "dciu", "ddrc", "apbc2", "rcpu", "rcpu2";
                      clocks = <0x00000018 0x00000019 0x0000001a 0x0000001b 0x0000001c>;
                      clock-names = "vctcxo_24", "vctcxo_3", "vctcxo_1", "pll1_2457p6_vco", "clk_32k";
                      #clock-cells = <0x00000001>;
                      status = "okay";
                      phandle = <0x00000003>;
              };
              reset-controller@d4050000 {
                      compatible = "spacemit,k1x-reset";
                      reg = <0x00000000 0xd4050000 0x00000000 0x0000209c 0x00000000 0xd4282800 0x00000000 0x00000400 0x00000000 0xd4015000 0x00000000 0x00001000 0x00000000 0xd4090000 0x00000000 0x00001000 0x00000000 0xd4282c00 0x00000000 0x00000400 0x00000000 0xd8440000 0x00000000 0x00000098 0x00000000 0xc;
                      reg-names = "mpmu", "apmu", "apbc", "apbs", "ciu", "dciu", "ddrc", "apbc2", "rcpu", "rcpu2";
                      #reset-cells = <0x00000001>;
                      status = "okay";
                      phandle = <0x0000001d>;
              };
              interrupt-controller@e0000000 {
                      #interrupt-cells = <0x00000001>;
                      compatible = "riscv,plic0";
                      interrupt-controller;
                      interrupts-extended = <0x00000010 0x0000000b 0x00000010 0x00000009 0x00000011 0x0000000b 0x00000011 0x00000009 0x00000012 0x0000000b 0x00000012 0x00000009 0x00000013 0x0000000b 0x00000013 0x00000009 0x00000014 0x0000000b 0x00000014 0x00000009 0x00000015 0x0000000b 0x00000015 0x0000000;
                      reg = <0x00000000 0xe0000000 0x00000000 0x04000000>;
                      reg-names = "control";
                      riscv,max-priority = <0x00000007>;
                      riscv,ndev = <0x0000009f>;
                      phandle = <0x0000001e>;
              };
              pinctrl@d401e000 {
                      compatible = "pinconf-single-aib";
                      reg = <0x00000000 0xd401e000 0x00000000 0x00000250 0x00000000 0xd4019800 0x00000000 0x00000010>;
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000001>;
                      #pinctrl-cells = <0x00000002>;
                      #gpio-range-cells = <0x00000003>;
                      pinctrl-single,register-width = <0x00000020>;
                      pinctrl-single,function-mask = <0x0000ff77>;
                      clocks = <0x00000003 0x00000064>;
                      clock-names = "clk_aib";
                      resets = <0x0000001d 0x0000001d>;
                      reset-names = "aib_rst";
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x0000003c>;
                      interrupt-controller;
                      #interrupt-cells = <0x00000001>;
                      pinctrl-single,gpio-range = <0x0000001f 0x00000032 0x00000002 0x0000c440 0x0000001f 0x0000003b 0x00000001 0x0000d040 0x0000001f 0x00000040 0x00000002 0x0000d040 0x0000001f 0x00000042 0x00000001 0x0000d040 0x0000001f 0x00000044 0x00000001 0x0000c440 0x0000001f 0x00000047 0x00000002 0x0;
                      phandle = <0x00000039>;
                      gpio-range {
                              #pinctrl-single,gpio-range-cells = <0x00000003>;
                              phandle = <0x0000001f>;
                      };
                      uart0_0_grp {
                              pinctrl-single,pins = <0x000001b8 0x00000003 0x0000c440 0x000001bc 0x00000003 0x0000c440>;
                      };
                      uart0_1_grp {
                              pinctrl-single,pins = <0x000001c8 0x00000001 0x0000c440 0x00000144 0x00000003 0x0000c440>;
                      };
                      uart0_2_grp {
                              pinctrl-single,pins = <0x00000114 0x00000002 0x0000d040 0x00000118 0x00000002 0x0000d040>;
                              phandle = <0x00000023>;
                      };
                      uart2_grp {
                              pinctrl-single,pins = <0x00000058 0x00000001 0x0000d040 0x0000005c 0x00000001 0x0000d040 0x00000060 0x00000001 0x0000d040 0x00000064 0x00000001 0x0000d040>;
                              phandle = <0x00000024>;
                      };
                      uart3_0_grp {
                              pinctrl-single,pins = <0x00000148 0x00000002 0x0000d040 0x0000014c 0x00000002 0x0000d040 0x00000150 0x00000002 0x0000d040 0x00000154 0x00000002 0x0000d040>;
                      };
                      uart3_1_grp {
                              pinctrl-single,pins = <0x0000004c 0x00000002 0x0000d040 0x00000050 0x00000002 0x0000d040 0x00000054 0x00000002 0x0000d040 0x00000058 0x00000002 0x0000d040>;
                      };
                      uart3_2_grp {
                              pinctrl-single,pins = <0x000000d8 0x00000004 0x0000d040 0x000000dc 0x00000004 0x0000d040 0x000000e0 0x00000004 0x0000d040 0x000000e4 0x00000004 0x0000d040>;
                      };
                      uart4_0_grp {
                              pinctrl-single,pins = <0x0000016c 0x00000004 0x0000c440 0x00000168 0x00000004 0x0000c440>;
                      };
                      uart4_1_grp {
                              pinctrl-single,pins = <0x00000148 0x00000003 0x0000d040 0x0000014c 0x00000003 0x0000d040 0x00000150 0x00000003 0x0000d040 0x00000154 0x00000003 0x0000d040>;
                      };
                      uart4_2_grp {
                              pinctrl-single,pins = <0x00000060 0x00000002 0x0000d040 0x00000064 0x00000002 0x0000d040>;
                      };
                      uart4_3_grp {
                              pinctrl-single,pins = <0x00000088 0x00000002 0x0000d040 0x0000008c 0x00000002 0x0000d040 0x00000090 0x00000002 0x0000d040 0x00000094 0x00000002 0x0000d040>;
                      };
                      uart4_4_grp {
                              pinctrl-single,pins = <0x0000020c 0x00000004 0x0000d040 0x00000210 0x00000004 0x0000d040 0x00000214 0x00000004 0x0000d040 0x00000218 0x00000004 0x0000d040>;
                      };
                      uart5_0_grp {
                              pinctrl-single,pins = <0x0000017c 0x00000003 0x0000c440 0x00000178 0x00000003 0x0000c440>;
                      };
                      uart5_1_grp {
                              pinctrl-single,pins = <0x00000068 0x00000002 0x0000d040 0x0000006c 0x00000002 0x0000d040 0x00000070 0x00000002 0x0000d040 0x00000074 0x00000002 0x0000d040>;
                      };
                      uart5_2_grp {
                              pinctrl-single,pins = <0x000000ac 0x00000002 0x0000d040 0x000000b0 0x00000002 0x0000d040 0x000000b4 0x00000002 0x0000d040 0x000000b8 0x00000002 0x0000d040>;
                      };
                      uart5_3_grp {
                              pinctrl-single,pins = <0x0000011c 0x00000004 0x0000d040 0x00000120 0x00000004 0x0000d040 0x00000124 0x00000004 0x0000d040 0x00000128 0x00000004 0x0000d040>;
                      };
                      uart6_0_grp {
                              pinctrl-single,pins = <0x00000158 0x00000002 0x0000d040 0x000001ec 0x00000002 0x0000d040 0x000001f0 0x00000002 0x0000d040 0x000001fc 0x00000002 0x0000d040>;
                      };
                      uart6_1_grp {
                              pinctrl-single,pins = <0x00000004 0x00000002 0x0000d040 0x00000008 0x00000002 0x0000d040 0x0000000c 0x00000002 0x0000d040 0x00000010 0x00000002 0x0000d040>;
                      };
                      uart6_2_grp {
                              pinctrl-single,pins = <0x000000e4 0x00000002 0x0000d040 0x000000e8 0x00000002 0x0000d040>;
                      };
                      uart7_0_grp {
                              pinctrl-single,pins = <0x000001f4 0x00000002 0x0000d040 0x000001f8 0x00000002 0x0000d040>;
                      };
                      uart7_1_grp {
                              pinctrl-single,pins = <0x00000014 0x00000002 0x0000d040 0x00000018 0x00000002 0x0000d040 0x0000001c 0x00000002 0x0000d040 0x00000020 0x00000002 0x0000d040>;
                      };
                      uart8_0_grp {
                              pinctrl-single,pins = <0x0000014c 0x00000004 0x0000d040 0x00000150 0x00000004 0x0000d040>;
                      };
                      uart8_1_grp {
                              pinctrl-single,pins = <0x00000024 0x00000002 0x0000d040 0x00000028 0x00000002 0x0000d040 0x0000002c 0x00000002 0x0000d040 0x00000030 0x00000002 0x0000d040>;
                      };
                      uart8_2_grp {
                              pinctrl-single,pins = <0x00000130 0x00000004 0x0000c440 0x00000134 0x00000004 0x0000c440 0x00000138 0x00000004 0x0000c440 0x0000013c 0x00000004 0x0000c440>;
                      };
                      uart9_0_grp {
                              pinctrl-single,pins = <0x00000034 0x00000002 0x0000d040 0x00000038 0x00000002 0x0000d040>;
                      };
                      uart9_1_grp {
                              pinctrl-single,pins = <0x000001d0 0x00000003 0x0000d040 0x0000021c 0x00000003 0x0000d040 0x00000220 0x00000003 0x0000d040 0x00000224 0x00000003 0x0000d040>;
                      };
                      uart9_2_grp {
                              pinctrl-single,pins = <0x00000124 0x00000002 0x0000d040 0x00000128 0x00000002 0x0000d040>;
                      };
                      i2c0_grp {
                              pinctrl-single,pins = <0x000000dc 0x00000001 0x0000c040 0x000000e0 0x00000001 0x0000c040>;
                              phandle = <0x0000002d>;
                      };
                      r_uart1_grp {
                              pinctrl-single,pins = <0x000000c8 0x00000002 0x0000c440 0x000000cc 0x00000002 0x0000c440 0x000000d0 0x00000002 0x0000c440 0x000000d4 0x00000002 0x0000c440>;
                      };
                      i2c1_grp {
                              pinctrl-single,pins = <0x000000e4 0x00000001 0x0000c040 0x000000e8 0x00000001 0x0000c040>;
                      };
                      i2c2_0_grp {
                              pinctrl-single,pins = <0x00000154 0x00000004 0x0000c040 0x00000158 0x00000004 0x0000c040>;
                              phandle = <0x0000002e>;
                      };
                      i2c2_1_grp {
                              pinctrl-single,pins = <0x0000011c 0x00000002 0x0000c040 0x00000120 0x00000002 0x0000c040>;
                      };
                      i2c2_2_grp {
                              pinctrl-single,pins = <0x00000114 0x00000003 0x0000c040 0x00000118 0x00000003 0x0000c040>;
                      };
                      i2c3_0_grp {
                              pinctrl-single,pins = <0x0000009c 0x00000002 0x0000c040 0x000000a0 0x00000002 0x0000c040>;
                      };
                      i2c3_1_grp {
                              pinctrl-single,pins = <0x000000c0 0x00000004 0x0000c040 0x000000c4 0x00000004 0x0000c040>;
                      };
                      i2c3_2_grp {
                              pinctrl-single,pins = <0x00000138 0x00000003 0x0000c040 0x0000013c 0x00000003 0x0000c040>;
                              phandle = <0x00000030>;
                      };
                      i2c4_0_grp {
                              pinctrl-single,pins = <0x000000a4 0x00000002 0x0000c040 0x000000a8 0x00000002 0x0000c040>;
                      };
                      i2c4_1_grp {
                              pinctrl-single,pins = <0x00000130 0x00000005 0x0000c040 0x00000134 0x00000005 0x0000c040>;
                      };
                      i2c4_2_grp {
                              pinctrl-single,pins = <0x000000d0 0x00000004 0x0000c040 0x000000d4 0x00000004 0x0000c040>;
                              phandle = <0x00000031>;
                      };
                      i2c5_0_grp {
                              pinctrl-single,pins = <0x00000148 0x00000005 0x0000c040 0x0000014c 0x00000005 0x0000c040>;
                      };
                      i2c5_1_grp {
                              pinctrl-single,pins = <0x000000dc 0x00000005 0x0000c040 0x000000e0 0x00000005 0x0000c040>;
                      };
                      i2c6_0_grp {
                              pinctrl-single,pins = <0x00000150 0x00000005 0x0000c040 0x000001fc 0x00000005 0x0000c040>;
                      };
                      i2c6_1_grp {
                              pinctrl-single,pins = <0x00000228 0x00000002 0x0000c040 0x0000022c 0x00000002 0x0000c040>;
                      };
                      i2c6_2_grp {
                              pinctrl-single,pins = <0x000000e4 0x00000005 0x0000c040 0x000000e8 0x00000005 0x0000c040>;
                              phandle = <0x00000032>;
                      };
                      i2c7_grp {
                              pinctrl-single,pins = <0x00000228 0x00000001 0x0000c040 0x0000022c 0x00000001 0x0000c040>;
                              phandle = <0x00000033>;
                      };
                      i2c8_grp {
                              pinctrl-single,pins = <0x000001d4 0x00000000 0x0000c040 0x000001d8 0x00000000 0x0000c040>;
                              phandle = <0x00000034>;
                      };
                      one_wire_0_grp {
                              pinctrl-single,pins = <0x000001d0 0x00000005 0x0000d040>;
                      };
                      one_wire_1_grp {
                              pinctrl-single,pins = <0x000000c0 0x00000005 0x0000c440>;
                      };
                      ir_rx_0_grp {
                              pinctrl-single,pins = <0x000001e4 0x00000002 0x0000d040>;
                      };
                      ir_rx_1_grp {
                              pinctrl-single,pins = <0x00000140 0x00000001 0x0000c440>;
                      };
                      ir_rx_2_grp {
                              pinctrl-single,pins = <0x000000ec 0x00000004 0x0000d040>;
                      };
                      r_ir_rx_0_grp {
                              pinctrl-single,pins = <0x000000c4 0x00000003 0x0000c440>;
                      };
                      r_ir_rx_1_grp {
                              pinctrl-single,pins = <0x000000b4 0x00000003 0x0000d040>;
                      };
                      pwm0_0_grp {
                              pinctrl-single,pins = <0x000001b8 0x00000005 0x0000c440>;
                      };
                      pwm0_1_grp {
                              pinctrl-single,pins = <0x0000003c 0x00000003 0x0000d040>;
                      };
                      pwm0_2_grp {
                              pinctrl-single,pins = <0x0000005c 0x00000004 0x0000d040>;
                      };
                      pwm1_0_grp {
                              pinctrl-single,pins = <0x000001bc 0x00000005 0x0000c440>;
                      };
                      pwm1_1_grp {
                              pinctrl-single,pins = <0x00000078 0x00000003 0x0000d040>;
                      };
                      pwm1_2_grp {
                              pinctrl-single,pins = <0x00000060 0x00000004 0x0000d040>;
                      };
                      pwm2_0_grp {
                              pinctrl-single,pins = <0x000001c0 0x00000005 0x0000c440>;
                      };
                      pwm2_1_grp {
                              pinctrl-single,pins = <0x0000005c 0x00000002 0x0000d040>;
                      };
                      pwm2_2_grp {
                              pinctrl-single,pins = <0x0000007c 0x00000003 0x0000d040>;
                      };
                      pwm2_3_grp {
                              pinctrl-single,pins = <0x00000064 0x00000004 0x0000d040>;
                      };
                      pwm3_0_grp {
                              pinctrl-single,pins = <0x000001c4 0x00000005 0x0000c440>;
                      };
                      pwm3_1_grp {
                              pinctrl-single,pins = <0x00000088 0x00000003 0x0000d040>;
                      };
                      pwm3_2_grp {
                              pinctrl-single,pins = <0x00000068 0x00000004 0x0000d040>;
                      };
                      pwm4_0_grp {
                              pinctrl-single,pins = <0x000001c8 0x00000005 0x0000c440>;
                      };
                      pwm4_1_grp {
                              pinctrl-single,pins = <0x0000008c 0x00000003 0x0000d040>;
                      };
                      pwm5_0_grp {
                              pinctrl-single,pins = <0x000001cc 0x00000005 0x0000c440>;
                      };
                      pwm5_1_grp {
                              pinctrl-single,pins = <0x00000090 0x00000003 0x0000d040>;
                      };
                      pwm6_0_grp {
                              pinctrl-single,pins = <0x000001f4 0x00000004 0x0000d040>;
                      };
                      pwm6_1_grp {
                              pinctrl-single,pins = <0x00000094 0x00000003 0x0000d040>;
                      };
                      pwm7_0_grp {
                              pinctrl-single,pins = <0x00000204 0x00000002 0x0000d040>;
                      };
                      pwm7_1_grp {
                              pinctrl-single,pins = <0x00000098 0x00000002 0x0000d040>;
                      };
                      pwm8_0_grp {
                              pinctrl-single,pins = <0x00000004 0x00000003 0x0000d040>;
                      };
                      pwm8_1_grp {
                              pinctrl-single,pins = <0x0000009c 0x00000004 0x0000d040>;
                      };
                      pwm9_0_grp {
                              pinctrl-single,pins = <0x00000008 0x00000003 0x0000d040>;
                      };
                      pwm9_1_grp {
                              pinctrl-single,pins = <0x000000a0 0x00000004 0x0000d040>;
                      };
                      pwm10_0_grp {
                              pinctrl-single,pins = <0x0000000c 0x00000003 0x0000d040>;
                      };
                      pwm10_1_grp {
                              pinctrl-single,pins = <0x000000a4 0x00000004 0x0000d040>;
                      };
                      pwm11_0_grp {
                              pinctrl-single,pins = <0x00000010 0x00000003 0x0000d040>;
                      };
                      pwm11_1_grp {
                              pinctrl-single,pins = <0x000000a8 0x00000004 0x0000d040>;
                      };
                      pwm12_0_grp {
                              pinctrl-single,pins = <0x00000014 0x00000003 0x0000d040>;
                      };
                      pwm12_1_grp {
                              pinctrl-single,pins = <0x000000ac 0x00000004 0x0000d040>;
                      };
                      pwm13_0_grp {
                              pinctrl-single,pins = <0x00000018 0x00000003 0x0000d040>;
                      };
                      pwm13_1_grp {
                              pinctrl-single,pins = <0x000000b0 0x00000004 0x0000d040>;
                      };
                      pwm14_0_grp {
                              pinctrl-single,pins = <0x0000001c 0x00000003 0x0000d040>;
                      };
                      pwm14_1_grp {
                              pinctrl-single,pins = <0x000000b4 0x00000004 0x0000d040>;
                              phandle = <0x00000037>;
                      };
                      pwm15_0_grp {
                              pinctrl-single,pins = <0x00000020 0x00000003 0x0000d040>;
                      };
                      pwm15_1_grp {
                              pinctrl-single,pins = <0x000000b8 0x00000004 0x0000d040>;
                      };
                      pwm16_0_grp {
                              pinctrl-single,pins = <0x00000028 0x00000003 0x0000d040>;
                      };
                      pwm16_1_grp {
                              pinctrl-single,pins = <0x000000bc 0x00000004 0x0000d040>;
                      };
                      pwm17_0_grp {
                              pinctrl-single,pins = <0x0000002c 0x00000003 0x0000d040>;
                      };
                      pwm17_1_grp {
                              pinctrl-single,pins = <0x000000d8 0x00000002 0x0000d040>;
                      };
                      pwm18_0_grp {
                              pinctrl-single,pins = <0x00000030 0x00000003 0x0000d040>;
                      };
                      pwm18_1_grp {
                              pinctrl-single,pins = <0x000000e8 0x00000004 0x0000d040>;
                      };
                      pwm19_0_grp {
                              pinctrl-single,pins = <0x00000038 0x00000003 0x0000d040>;
                      };
                      pwm19_1_grp {
                              pinctrl-single,pins = <0x00000100 0x00000004 0x0000d040>;
                      };
                      rpwm2_0_grp {
                              pinctrl-single,pins = <0x00000140 0x00000002 0x0000c440>;
                              phandle = <0x00000038>;
                      };
                      rpwm9_0_grp {
                              pinctrl-single,pins = <0x0000012c 0x00000002 0x0000d040>;
                      };
                      sspa0_0_grp {
                              pinctrl-single,pins = <0x00000228 0x00000003 0x0000c040 0x0000022c 0x00000003 0x0000c040 0x00000230 0x00000003 0x0000c040 0x00000234 0x00000003 0x0000c040 0x00000238 0x00000003 0x0000c040>;
                              phandle = <0x00000080>;
                      };
                      sspa0_1_grp {
                              pinctrl-single,pins = <0x000000ec 0x00000002 0x0000c040 0x0000020c 0x00000002 0x0000c040 0x00000210 0x00000002 0x0000c040 0x00000214 0x00000002 0x0000c040 0x00000218 0x00000002 0x0000c040>;
                      };
                      sspa1_grp {
                              pinctrl-single,pins = <0x00000064 0x00000003 0x0000c040 0x00000068 0x00000001 0x0000c040 0x0000006c 0x00000001 0x0000c040 0x00000070 0x00000001 0x0000c040 0x00000074 0x00000001 0x0000c040>;
                      };
                      ssp2_0_grp {
                              pinctrl-single,pins = <0x00000130 0x00000001 0x00000440 0x00000134 0x00000001 0x0000c440 0x00000138 0x00000001 0x00000440 0x0000013c 0x00000001 0x00000440>;
                      };
                      ssp2_1_grp {
                              pinctrl-single,pins = <0x00000104 0x00000003 0x00000440 0x00000108 0x00000003 0x0000c440 0x0000010c 0x00000003 0x00000440 0x00000110 0x00000003 0x00000440>;
                      };
                      ssp3_0_grp {
                              pinctrl-single,pins = <0x00000130 0x00000002 0x00000440 0x00000134 0x00000002 0x0000c440 0x00000138 0x00000002 0x00000440 0x0000013c 0x00000002 0x00000440>;
                      };
                      ssp3_1_grp {
                              pinctrl-single,pins = <0x000000f0 0x00000002 0x00001040 0x000000f4 0x00000002 0x0000d040 0x000000f8 0x00000002 0x00001040 0x000000fc 0x00000002 0x00001040>;
                      };
                      qspi_grp {
                              pinctrl-single,pins = <0x00000174 0x00000000 0x00000440 0x00000170 0x00000000 0x00000440 0x0000016c 0x00000000 0x00000440 0x00000168 0x00000000 0x00000440 0x0000017c 0x00000000 0x00000440 0x00000178 0x00000000 0x0000c440>;
                              phandle = <0x00000056>;
                      };
                      mmc1_grp {
                              pinctrl-single,pins = <0x000001b8 0x00000000 0x0000c440 0x000001bc 0x00000000 0x0000c440 0x000001c0 0x00000000 0x0000c440 0x000001c4 0x00000000 0x0000c440 0x000001c8 0x00000000 0x0000c440 0x000001cc 0x00000000 0x0000a440>;
                              phandle = <0x00000048>;
                      };
                      mmc1_fast_grp {
                              pinctrl-single,pins = <0x000001b8 0x00000000 0x0000d840 0x000001bc 0x00000000 0x0000d840 0x000001c0 0x00000000 0x0000d840 0x000001c4 0x00000000 0x0000d840 0x000001c8 0x00000000 0x0000d840 0x000001cc 0x00000000 0x0000b840>;
                              phandle = <0x00000049>;
                      };
                      mmc2_grp {
                              pinctrl-single,pins = <0x00000040 0x00000001 0x0000d040 0x00000044 0x00000001 0x0000d040 0x00000048 0x00000001 0x0000d040 0x0000004c 0x00000001 0x0000d040 0x00000050 0x00000001 0x0000d040 0x00000054 0x00000001 0x0000d040>;
                              phandle = <0x0000004c>;
                      };
                      usb0_0_grp {
                              pinctrl-single,pins = <0x00000244 0x00000001 0x0000b040 0x00000248 0x00000001 0x0000b040 0x0000024c 0x00000001 0x0000b040>;
                      };
                      usb0_1_grp {
                              pinctrl-single,pins = <0x00000104 0x00000001 0x0000b040 0x00000108 0x00000001 0x0000d040 0x00000100 0x00000001 0x0000b040>;
                      };
                      usb1_0_grp {
                              pinctrl-single,pins = <0x00000240 0x00000001 0x0000b040>;
                      };
                      usb1_1_grp {
                              pinctrl-single,pins = <0x0000010c 0x00000001 0x0000b040>;
                      };
                      usb2_0_grp {
                              pinctrl-single,pins = <0x00000234 0x00000002 0x0000b040 0x00000238 0x00000002 0x0000b040 0x0000023c 0x00000001 0x0000b040>;
                      };
                      usb2_1_grp {
                              pinctrl-single,pins = <0x00000114 0x00000001 0x0000b040 0x00000118 0x00000001 0x0000d040 0x00000110 0x00000001 0x0000b040>;
                      };
                      pcie0_0_grp {
                              pinctrl-single,pins = <0x00000040 0x00000002 0x00001040 0x00000044 0x00000002 0x00001040 0x00000048 0x00000002 0x00001040>;
                      };
                      pcie0_1_grp {
                              pinctrl-single,pins = <0x00000078 0x00000004 0x00001040 0x0000007c 0x00000004 0x00001040 0x00000080 0x00000004 0x00001040>;
                      };
                      pcie0_2_grp {
                              pinctrl-single,pins = <0x000001d0 0x00000004 0x00001040 0x0000021c 0x00000004 0x00001040 0x00000220 0x00000004 0x00001040>;
                      };
                      pcie0_3_grp {
                              pinctrl-single,pins = <0x000000d8 0x00000003 0x00001040 0x000000dc 0x00000003 0x00001040 0x000000e0 0x00000003 0x00001040>;
                      };
                      pcie1_0_grp {
                              pinctrl-single,pins = <0x00000040 0x00000004 0x00001040 0x00000044 0x00000004 0x00001040 0x00000048 0x00000004 0x00001040>;
                      };
                      pcie1_1_grp {
                              pinctrl-single,pins = <0x00000084 0x00000004 0x00001040 0x00000088 0x00000004 0x00001040 0x0000008c 0x00000004 0x00001040>;
                      };
                      pcie1_2_grp {
                              pinctrl-single,pins = <0x000000e4 0x00000003 0x00001040 0x000000e8 0x00000003 0x00001040 0x000000ec 0x00000003 0x00001040>;
                      };
                      pcie1_3_grp {
                              pinctrl-single,pins = <0x000000f0 0x00000004 0x00001040 0x000000f4 0x00000004 0x00001040 0x000000f8 0x00000004 0x00001040>;
                              phandle = <0x00000052>;
                      };
                      pcie2_0_grp {
                              pinctrl-single,pins = <0x0000004c 0x00000004 0x00001040 0x00000050 0x00000004 0x00001040 0x00000054 0x00000004 0x00001040>;
                      };
                      pcie2_1_grp {
                              pinctrl-single,pins = <0x00000090 0x00000004 0x00001040 0x00000094 0x00000004 0x00001040 0x00000098 0x00000004 0x00001040>;
                      };
                      pcie2_2_grp {
                              pinctrl-single,pins = <0x000000fc 0x00000004 0x00001040 0x0000012c 0x00000004 0x00001040 0x00000224 0x00000004 0x00001040>;
                      };
                      pcie2_3_grp {
                              pinctrl-single,pins = <0x0000020c 0x00000003 0x00001040 0x00000210 0x00000003 0x00001040 0x00000214 0x00000003 0x00001040>;
                      };
                      pcie2_4_grp {
                              pinctrl-single,pins = <0x000000fc 0x00000004 0x00001040 0x00000210 0x00000003 0x00001040 0x00000224 0x00000004 0x00001040>;
                              phandle = <0x00000055>;
                      };
                      gmac0_grp {
                              pinctrl-single,pins = <0x00000004 0x00000001 0x00001040 0x00000008 0x00000001 0x00001040 0x0000000c 0x00000001 0x00001040 0x00000010 0x00000001 0x00001040 0x00000014 0x00000001 0x00001040 0x00000018 0x00000001 0x00001040 0x0000001c 0x00000001 0x00001040 0x00000020 0x00000001 0;
                              phandle = <0x0000003b>;
                      };
                      gmac1_grp {
                              pinctrl-single,pins = <0x00000078 0x00000001 0x00001040 0x0000007c 0x00000001 0x00001040 0x00000080 0x00000001 0x00001040 0x00000084 0x00000001 0x00001040 0x00000088 0x00000001 0x00001040 0x0000008c 0x00000001 0x00001040 0x00000090 0x00000001 0x00000040 0x00000094 0x00000001 0;
                              phandle = <0x0000003e>;
                      };
                      can_0_grp {
                              pinctrl-single,pins = <0x00000130 0x00000003 0x0000c440 0x00000134 0x00000003 0x0000c440>;
                      };
                      can_1_grp {
                              pinctrl-single,pins = <0x000000dc 0x00000002 0x0000d040 0x000000e0 0x00000002 0x0000d040>;
                      };
                      r_can_0_grp {
                              pinctrl-single,pins = <0x000000c0 0x00000002 0x0000d040 0x000000c4 0x00000002 0x0000d040>;
                      };
                      r_can_1_grp {
                              pinctrl-single,pins = <0x000001d0 0x00000001 0x0000d040 0x0000021c 0x00000001 0x0000d040>;
                      };
                      hdmi_0_grp {
                              pinctrl-single,pins = <0x000001ec 0x00000001 0x0000d040 0x000001f0 0x00000001 0x0000d040 0x000001f4 0x00000001 0x0000b040 0x000001f8 0x00000001 0x0000b040>;
                              phandle = <0x0000006d>;
                      };
                      hdmi_1_grp {
                              pinctrl-single,pins = <0x000000f0 0x00000001 0x0000d040 0x000000f4 0x00000001 0x0000d040 0x000000f8 0x00000001 0x0000b040 0x000000fc 0x00000001 0x0000b040>;
                      };
                      spi_lcd_0_grp {
                              pinctrl-single,pins = <0x000001ec 0x00000003 0x00001040 0x000001f0 0x00000003 0x00001040 0x000001f4 0x00000003 0x00001040 0x000001f8 0x00000003 0x00001040 0x000001fc 0x00000003 0x00001040 0x00000200 0x00000003 0x00001040 0x00000204 0x00000003 0x00001040>;
                      };
                      spi_lcd_1_grp {
                              pinctrl-single,pins = <0x0000011c 0x00000003 0x00001040 0x00000120 0x00000003 0x00001040 0x00000124 0x00000003 0x00001040 0x00000128 0x00000003 0x00001040 0x0000012c 0x00000003 0x00001040 0x00000218 0x00000003 0x00001040 0x00000100 0x00000003 0x00001040>;
                      };
                      camera0_grp {
                              pinctrl-single,pins = <0x000000d8 0x00000001 0x00001040>;
                              phandle = <0x00000077>;
                      };
                      camera1_grp {
                              pinctrl-single,pins = <0x000000ec 0x00000001 0x00001040>;
                              phandle = <0x0000007c>;
                      };
                      camera2_grp {
                              pinctrl-single,pins = <0x00000230 0x00000001 0x00001040>;
                      };
                      pmic_grp {
                              pinctrl-single,pins = <0x000001dc 0x00000000 0x0000d040 0x000001e0 0x00000000 0x0000b040 0x000001e4 0x00000000 0x0000b040>;
                      };
                      mn_clk_0_grp {
                              pinctrl-single,pins = <0x00000204 0x00000001 0x00001040>;
                      };
                      mn_clk_1_grp {
                              pinctrl-single,pins = <0x00000148 0x00000004 0x00001040>;
                      };
                      mn_clk_2_grp {
                              pinctrl-single,pins = <0x000000b4 0x00000001 0x00001040>;
                      };
                      mn_clk_3_grp {
                              pinctrl-single,pins = <0x00000054 0x00000003 0x00001040>;
                      };
                      mn_clk_4_grp {
                              pinctrl-single,pins = <0x00000060 0x00000003 0x00001040>;
                      };
                      mn_clk_5_grp {
                              pinctrl-single,pins = <0x00000084 0x00000003 0x00001040>;
                      };
                      mn_clk2_0_grp {
                              pinctrl-single,pins = <0x00000200 0x00000001 0x00001040>;
                      };
                      mn_clk2_1_grp {
                              pinctrl-single,pins = <0x00000158 0x00000003 0x00001040>;
                      };
                      vcxo_0_grp {
                              pinctrl-single,pins = <0x000001e0 0x00000003 0x00001040 0x000001e4 0x00000003 0x00001040>;
                      };
                      vcxo_1_grp {
                              pinctrl-single,pins = <0x00000044 0x00000003 0x00001040 0x00000048 0x00000003 0x00001040>;
                      };
                      vcxo_2_grp {
                              pinctrl-single,pins = <0x000001f8 0x00000004 0x00001040 0x000001fc 0x00000004 0x00001040>;
                      };
                      vcxo_out_0_grp {
                              pinctrl-single,pins = <0x00000200 0x00000002 0x00001040>;
                      };
                      vcxo_out_1_grp {
                              pinctrl-single,pins = <0x00000034 0x00000003 0x00001040>;
                      };
                      32k_out_0_grp {
                              pinctrl-single,pins = <0x00000058 0x00000003 0x00001040>;
                      };
                      32k_out_1_grp {
                              pinctrl-single,pins = <0x00000080 0x00000003 0x00001040>;
                      };
                      32k_out_2_grp {
                              pinctrl-single,pins = <0x00000074 0x00000004 0x00001040>;
                      };
                      pri_grp {
                              pinctrl-single,pins = <0x0000011c 0x00000000 0x0000d040 0x00000120 0x00000000 0x0000d040 0x00000124 0x00000000 0x0000d040 0x00000128 0x00000000 0x0000d040>;
                      };
                      pinctrl_rcpu_grp {
                              pinctrl-single,pins = <0x000000c0 0x00000001 0x0000c440 0x000000c4 0x00000001 0x0000c440>;
                              phandle = <0x00000025>;
                      };
                      wlan_wakeup_grp {
                              pinctrl-single,pins = <0x0000010c 0x00000000 0x0000b020>;
                              phandle = <0x00000088>;
                      };
              };
              power-management@0 {
                      compatible = "simple-bus";
                      #address-cells = <0x00000002>;
                      #size-cells = <0x00000002>;
                      ranges;
                      mpmu@1 {
                              compatible = "simple-mfd", "spacemit,spacemit-mpmu", "syscon";
                              reg = <0x00000000 0xd4050000 0x00000000 0x00003004>;
                      };
                      apmu@2 {
                              compatible = "simple-mfd", "spacemit,spacemit-apmu", "syscon";
                              reg = <0x00000000 0xd4282800 0x00000000 0x00000400>;
                      };
                      power-controller {
                              compatible = "spacemit,power-controller";
                              #power-domain-cells = <0x00000001>;
                              #address-cells = <0x00000001>;
                              #size-cells = <0x00000000>;
                              domains = <0x00000009>;
                              phandle = <0x00000020>;
                              power-domain@SPT_PD_BUS {
                                      reg = <0x00000000>;
                                      pm_qos = <0x00000007>;
                                      #power-domain-cells = <0x00000000>;
                              };
                              power-domain@SPT_PD_VPU {
                                      reg = <0x00000001>;
                                      pm_qos = <0x0000000c>;
                                      reg_pwr_ctrl = <0x000000a8>;
                                      bit_sleep2 = <0x00000003>;
                                      bit_sleep1 = <0x00000002>;
                                      bit_isolation = <0x00000001>;
                                      bit_pwr_stat = <0x00000001>;
                                      bit_hw_pwr_stat = <0x00000009>;
                                      #power-domain-cells = <0x00000000>;
                              };
                              power-domain@SPT_PD_GPU {
                                      reg = <0x00000002>;
                                      pm_qos = <0x0000000c>;
                                      reg_pwr_ctrl = <0x000000d0>;
                                      bit_sleep2 = <0x00000003>;
                                      bit_sleep1 = <0x00000002>;
                                      bit_isolation = <0x00000001>;
                                      bit_pwr_stat = <0x00000000>;
                                      #power-domain-cells = <0x00000000>;
                              };
                              power-domain@SPT_PD_LCD {
                                      reg = <0x00000003>;
                                      pm_qos = <0x0000000c>;
                                      reg_pwr_ctrl = <0x00000380>;
                                      bit_hw_mode = <0x00000004>;
                                      bit_sleep2 = <0x00000003>;
                                      bit_sleep1 = <0x00000002>;
                                      bit_isolation = <0x00000001>;
                                      bit_auto_pwr_on = <0x00000000>;
                                      bit_pwr_stat = <0x00000004>;
                                      bit_hw_pwr_stat = <0x0000000c>;
                                      use_hw = <0x00000001>;
                                      #power-domain-cells = <0x00000000>;
                              };
                              power-domain@SPT_PD_ISP {
                                      reg = <0x00000004>;
                                      pm_qos = <0x0000000c>;
                                      reg_pwr_ctrl = <0x0000037c>;
                                      bit_hw_mode = <0x00000004>;
                                      bit_sleep2 = <0x00000003>;
                                      bit_sleep1 = <0x00000002>;
                                      bit_isolation = <0x00000001>;
                                      bit_auto_pwr_on = <0x00000000>;
                                      bit_pwr_stat = <0x00000002>;
                                      bit_hw_pwr_stat = <0x0000000a>;
                                      #power-domain-cells = <0x00000000>;
                              };
                              power-domain@SPT_PD_AUDIO {
                                      reg = <0x00000005>;
                                      pm_qos = <0x0000000f>;
                                      reg_pwr_ctrl = <0x00000378>;
                                      bit_hw_mode = <0x00000004>;
                                      bit_sleep2 = <0x00000003>;
                                      bit_sleep1 = <0x00000002>;
                                      bit_isolation = <0x00000001>;
                                      bit_auto_pwr_on = <0x00000000>;
                                      bit_pwr_stat = <0x00000003>;
                                      bit_hw_pwr_stat = <0x0000000b>;
                                      use_hw = <0x00000001>;
                                      #power-domain-cells = <0x00000000>;
                              };
                              power-domain@SPT_PD_GNSS {
                                      reg = <0x00000006>;
                                      pm_qos = <0x0000000f>;
                                      reg_pwr_ctrl = <0x0000013c>;
                                      bit_hw_mode = <0x00000004>;
                                      bit_sleep2 = <0x00000003>;
                                      bit_sleep1 = <0x00000002>;
                                      bit_isolation = <0x00000001>;
                                      bit_auto_pwr_on = <0x00000000>;
                                      bit_pwr_stat = <0x00000006>;
                                      bit_hw_pwr_stat = <0x0000000e>;
                                      #power-domain-cells = <0x00000000>;
                              };
                              power-domain@SPT_PD_HDMI {
                                      reg = <0x00000007>;
                                      pm_qos = <0x0000000c>;
                                      reg_pwr_ctrl = <0x000003f4>;
                                      bit_hw_mode = <0x00000004>;
                                      bit_sleep2 = <0x00000003>;
                                      bit_sleep1 = <0x00000002>;
                                      bit_isolation = <0x00000001>;
                                      bit_auto_pwr_on = <0x00000000>;
                                      bit_pwr_stat = <0x00000007>;
                                      bit_hw_pwr_stat = <0x0000000f>;
                                      use_hw = <0x00000001>;
                                      #power-domain-cells = <0x00000000>;
                              };
                              power-domain@SPT_PD_DUMMY {
                                      reg = <0x00000008>;
                                      pm_qos = <0x0000000f>;
                                      #power-domain-cells = <0x00000000>;
                              };
                      };
              };
              serial@d4017000 {
                      compatible = "spacemit,pxa-uart";
                      reg = <0x00000000 0xd4017000 0x00000000 0x00000100>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x0000002a>;
                      clocks = <0x00000003 0x0000003a 0x00000003 0x000000b4>;
                      clock-names = "func", "gate";
                      clk-fpga = <0x00e11130>;
                      resets = <0x0000001d 0x00000001>;
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      dmas = <0x00000021 0x00000004 0x00000001 0x00000021 0x00000003 0x00000001>;
                      dma-names = "rx", "tx";
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      reg-shift = <0x00000002>;
                      reg-io-width = <0x00000004>;
                      status = "okay";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x00000023>;
              };
              uart@d4017100 {
                      compatible = "spacemit,pxa-uart";
                      reg = <0x00000000 0xd4017100 0x00000000 0x00000100>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x0000002c>;
                      clocks = <0x00000003 0x0000003b 0x00000003 0x000000b4>;
                      clock-names = "func", "gate";
                      clk-fpga = <0x00e11130>;
                      resets = <0x0000001d 0x00000002>;
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "okay";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x00000024>;
              };
              uart@d4017200 {
                      compatible = "spacemit,pxa-uart";
                      reg = <0x00000000 0xd4017200 0x00000000 0x00000100>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x0000002d>;
                      clocks = <0x00000003 0x0000003c 0x00000003 0x000000b4>;
                      clock-names = "func", "gate";
                      clk-fpga = <0x00e11130>;
                      resets = <0x0000001d 0x00000019>;
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
              };
              uart@d4017300 {
                      compatible = "spacemit,pxa-uart";
                      interrupt-parent = <0x0000001e>;
                      reg = <0x00000000 0xd4017300 0x00000000 0x00000100>;
                      interrupts = <0x0000002e>;
                      clocks = <0x00000003 0x0000003d 0x00000003 0x000000b4>;
                      clock-names = "func", "gate";
                      clk-fpga = <0x00e11130>;
                      resets = <0x0000001d 0x0000002d>;
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
              };
              uart@d4017400 {
                      compatible = "spacemit,pxa-uart";
                      interrupt-parent = <0x0000001e>;
                      reg = <0x00000000 0xd4017400 0x00000000 0x00000100>;
                      interrupts = <0x0000002f>;
                      clocks = <0x00000003 0x0000003e 0x00000003 0x000000b4>;
                      clock-names = "func", "gate";
                      clk-fpga = <0x00e11130>;
                      resets = <0x0000001d 0x0000002e>;
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
              };
              uart@d4017500 {
                      compatible = "spacemit,pxa-uart";
                      interrupt-parent = <0x0000001e>;
                      reg = <0x00000000 0xd4017500 0x00000000 0x00000100>;
                      interrupts = <0x00000030>;
                      clocks = <0x00000003 0x0000003f 0x00000003 0x000000b4>;
                      clock-names = "func", "gate";
                      clk-fpga = <0x00e11130>;
                      resets = <0x0000001d 0x0000002f>;
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
              };
              uart@d4017600 {
                      compatible = "spacemit,pxa-uart";
                      interrupt-parent = <0x0000001e>;
                      reg = <0x00000000 0xd4017600 0x00000000 0x00000100>;
                      interrupts = <0x00000031>;
                      clocks = <0x00000003 0x00000040 0x00000003 0x000000b4>;
                      clock-names = "func", "gate";
                      clk-fpga = <0x00e11130>;
                      resets = <0x0000001d 0x00000030>;
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
              };
              uart@d4017700 {
                      compatible = "spacemit,pxa-uart";
                      interrupt-parent = <0x0000001e>;
                      reg = <0x00000000 0xd4017700 0x00000000 0x00000100>;
                      interrupts = <0x00000032>;
                      clocks = <0x00000003 0x00000041 0x00000003 0x000000b4>;
                      clock-names = "func", "gate";
                      clk-fpga = <0x00e11130>;
                      resets = <0x0000001d 0x00000031>;
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
              };
              uart@d4017800 {
                      compatible = "spacemit,pxa-uart";
                      interrupt-parent = <0x0000001e>;
                      reg = <0x00000000 0xd4017800 0x00000000 0x00000100>;
                      interrupts = <0x00000033>;
                      clocks = <0x00000003 0x00000042 0x00000003 0x000000b4>;
                      clock-names = "func", "gate";
                      clk-fpga = <0x00e11130>;
                      resets = <0x0000001d 0x00000032>;
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
              };
              r_uart1@c088d000 {
                      compatible = "spacemit,rcpu-pxa-uart";
                      reg = <0x00000000 0xc088d000 0x00000000 0x00000100>;
                      clocks = <0x00000003 0x000000be 0x00000003 0x000000b4>;
                      clock-names = "func", "gate";
                      resets = <0x0000001d 0x0000006b>;
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      rcpu-uart;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      reg-shift = <0x00000002>;
                      reg-io-width = <0x00000004>;
                      status = "ok";
              };
              mailbox@d4013400 {
                      compatible = "spacemit,k1-x-mailbox";
                      reg = <0x00000000 0xd4013400 0x00000000 0x00000100>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000034>;
                      #mbox-cells = <0x00000001>;
                      clocks = <0x00000003 0x0000006b>;
                      clock-names = "core";
                      resets = <0x0000001d 0x0000002c>;
                      reset-names = "core_reset";
                      power-domains = <0x00000020 0x00000008>;
                      status = "okay";
                      phandle = <0x00000026>;
              };
              rcpu_rproc@0 {
                      compatible = "spacemit,k1-x-rproc";
                      reg = <0x00000000 0xc088c000 0x00000000 0x00001000 0x00000000 0xc0880000 0x00000000 0x00000200>;
                      ddr-remap-base = <0x30000000>;
                      esos-entry-point = <0x00000114>;
                      clocks = <0x00000003 0x00000097>;
                      clock-names = "core";
                      resets = <0x0000001d 0x00000057>;
                      reset-names = "core_reset";
                      firmware-name = "esos.elf";
                      power-domains = <0x00000020 0x00000005>;
                      status = "okay";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x00000025>;
                      mboxes = <0x00000026 0x00000000 0x00000026 0x00000001>;
                      mbox-names = "vq0", "vq1";
                      memory-region = <0x00000027 0x00000028 0x00000029 0x0000002a 0x0000002b 0x0000002c>;
              };
              pdma@d4000000 {
                      compatible = "spacemit,pdma-1.0";
                      reg = <0x00000000 0xd4000000 0x00000000 0x00004000>;
                      interrupts = <0x00000048>;
                      interrupt-parent = <0x0000001e>;
                      clocks = <0x00000003 0x00000091>;
                      resets = <0x0000001d 0x0000004f>;
                      #dma-cells = <0x00000002>;
                      #dma-channels = <0x00000010>;
                      max-burst-size = <0x00000040>;
                      reserved-channels = <0x0000000f 0x0000002d>;
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "ok";
                      phandle = <0x00000021>;
              };
              adma@C0883800 {
                      compatible = "spacemit,k1x-adma";
                      reg = <0x00000000 0xc0883800 0x00000000 0x00000100 0x00000000 0xc0882050 0x00000000 0x00000004 0x00000000 0xc08d0000 0x00000000 0x00000400>;
                      reg-names = "adma_reg", "ctrl_reg", "buf_addr";
                      #dma-cells = <0x00000000>;
                      hdmi-sample;
                      status = "ok";
                      phandle = <0x0000007f>;
              };
              spi@d4026000 {
                      compatible = "spacemit,k1x-spi";
                      reg = <0x00000000 0xd4026000 0x00000000 0x00000030>;
                      k1x,ssp-id = <0x00000000>;
                      k1x,ssp-clock-rate = <0x018cba80>;
                      dmas = <0x00000021 0x00000013 0x00000001 0x00000021 0x00000012 0x00000001>;
                      dma-names = "rx", "tx";
                      power-domains = <0x00000020 0x00000000>;
                      cpuidle,pm-runtime,sleep;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000038>;
                      clocks = <0x00000003 0x00000066>;
                      resets = <0x0000001d 0x00000020>;
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000000>;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
              };
              spi@d4026800 {
                      compatible = "spacemit,k1x-spi";
                      reg = <0x00000000 0xd4026800 0x00000000 0x00000030>;
                      k1x,ssp-id = <0x00000001>;
                      k1x,ssp-clock-rate = <0x018cba80>;
                      dmas = <0x00000021 0x00000015 0x00000001 0x00000021 0x00000014 0x00000001>;
                      dma-names = "rx", "tx";
                      power-domains = <0x00000020 0x00000000>;
                      cpuidle,pm-runtime,sleep;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000039>;
                      clocks = <0x00000003 0x00000067>;
                      resets = <0x0000001d 0x00000021>;
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000000>;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
              };
              spi@f0613000 {
                      compatible = "spacemit,k1x-spi";
                      reg = <0x00000000 0xf0613000 0x00000000 0x00000030>;
                      k1x,ssp-id = <0x00000002>;
                      k1x,ssp-clock-rate = <0x018cba80>;
                      k1x,ssp-disable-dma;
                      power-domains = <0x00000020 0x00000000>;
                      cpuidle,pm-runtime,sleep;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000036>;
                      clocks = <0x00000003 0x000000aa>;
                      resets = <0x0000001d 0x0000005f>;
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000000>;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
              };
              spi@d401c000 {
                      compatible = "spacemit,k1x-spi";
                      reg = <0x00000000 0xd401c000 0x00000000 0x00000030>;
                      k1x,ssp-id = <0x00000003>;
                      k1x,ssp-clock-rate = <0x018cba80>;
                      k1x,ssp-disable-dma;
                      dmas = <0x00000021 0x00000011 0x00000001 0x00000021 0x00000010 0x00000001>;
                      dma-names = "rx", "tx";
                      power-domains = <0x00000020 0x00000000>;
                      cpuidle,pm-runtime,sleep;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000037>;
                      clocks = <0x00000003 0x00000058>;
                      resets = <0x0000001d 0x00000018>;
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000000>;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
              };
              i2c@d4010800 {
                      compatible = "spacemit,k1x-i2c";
                      spacemit,adapter-id = <0x00000000>;
                      reg = <0x00000000 0xd4010800 0x00000000 0x00000038>;
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000000>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000024>;
                      clocks = <0x00000003 0x0000005a>;
                      resets = <0x0000001d 0x0000001b>;
                      spacemit,dma-disable;
                      spacemit,i2c-master-code = [0e];
                      spacemit,i2c-clk-rate = <0x01e84800>;
                      spacemit,i2c-lcr = <0x082c469f>;
                      spacemit,i2c-wcr = <0x0000142a>;
                      spacemit,apb_clock = <0x03197500>;
                      power-domains = <0x00000020 0x00000000>;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "okay";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x0000002d>;
                      spacemit,i2c-fast-mode;
              };
              i2c@d4011000 {
                      compatible = "spacemit,k1x-i2c";
                      spacemit,adapter-id = <0x00000001>;
                      reg = <0x00000000 0xd4011000 0x00000000 0x00000038>;
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000000>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000025>;
                      clocks = <0x00000003 0x0000005b>;
                      resets = <0x0000001d 0x00000024>;
                      spacemit,dma-disable;
                      spacemit,i2c-master-code = [0e];
                      spacemit,i2c-clk-rate = <0x01e84800>;
                      spacemit,i2c-lcr = <0x082c469f>;
                      spacemit,i2c-wcr = <0x0000142a>;
                      spacemit,apb_clock = <0x03197500>;
                      power-domains = <0x00000020 0x00000000>;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
              };
              i2c@d4012000 {
                      compatible = "spacemit,k1x-i2c";
                      spacemit,adapter-id = <0x00000002>;
                      reg = <0x00000000 0xd4012000 0x00000000 0x00000038>;
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000000>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000026>;
                      clocks = <0x00000003 0x0000005c>;
                      resets = <0x0000001d 0x00000026>;
                      spacemit,dma-disable;
                      spacemit,i2c-master-code = [0e];
                      spacemit,i2c-clk-rate = <0x01e84800>;
                      spacemit,i2c-lcr = <0x082c469f>;
                      spacemit,i2c-wcr = <0x0000142a>;
                      spacemit,apb_clock = <0x03197500>;
                      power-domains = <0x00000020 0x00000000>;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "okay";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x0000002e>;
                      spacemit,i2c-fast-mode;
                      eeprom@50 {
                              compatible = "atmel,24c02";
                              reg = <0x00000050>;
                              #address-cells = <0x00000001>;
                              #size-cells = <0x00000001>;
                              power-domains = <0x00000020 0x00000008>;
                              status = "disabled";
                              mac_address0@0 {
                                      reg = <0x00000000 0x00000006>;
                                      phandle = <0x0000003c>;
                              };
                              mac_address1@6 {
                                      reg = <0x00000006 0x00000006>;
                                      phandle = <0x0000003f>;
                              };
                      };
                      es8326@19 {
                              compatible = "everest,es8326";
                              reg = <0x00000019>;
                              #sound-dai-cells = <0x00000000>;
                              interrupt-parent = <0x0000002f>;
                              interrupts = <0x0000007e 0x00000001>;
                              spk-ctl-gpio = <0x0000002f 0x0000007f 0x00000000>;
                              everest,mic1-src = [44];
                              everest,mic2-src = [66];
                              status = "okay";
                              phandle = <0x00000086>;
                      };
              };
              i2c@f0614000 {
                      compatible = "spacemit,k1x-i2c";
                      spacemit,adapter-id = <0x00000003>;
                      reg = <0x00000000 0xf0614000 0x00000000 0x00000038>;
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000000>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000027>;
                      clocks = <0x00000003 0x000000ab>;
                      resets = <0x0000001d 0x00000060>;
                      spacemit,dma-disable;
                      spacemit,i2c-master-code = [0e];
                      spacemit,i2c-clk-rate = <0x01e84800>;
                      spacemit,i2c-lcr = <0x082c469f>;
                      spacemit,i2c-wcr = <0x0000142a>;
                      spacemit,apb_clock = <0x03197500>;
                      power-domains = <0x00000020 0x00000000>;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x00000030>;
              };
              i2c@d4012800 {
                      compatible = "spacemit,k1x-i2c";
                      spacemit,adapter-id = <0x00000004>;
                      reg = <0x00000000 0xd4012800 0x00000000 0x00000038>;
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000000>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000028>;
                      clocks = <0x00000003 0x0000005d>;
                      resets = <0x0000001d 0x00000027>;
                      spacemit,dma-disable;
                      spacemit,i2c-master-code = [0e];
                      spacemit,i2c-clk-rate = <0x01e84800>;
                      spacemit,i2c-lcr = <0x082c469f>;
                      spacemit,i2c-wcr = <0x0000142a>;
                      spacemit,apb_clock = <0x03197500>;
                      power-domains = <0x00000020 0x00000000>;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x00000031>;
              };
              i2c@d4013800 {
                      compatible = "spacemit,k1x-i2c";
                      spacemit,adapter-id = <0x00000005>;
                      reg = <0x00000000 0xd4013800 0x00000000 0x00000038>;
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000000>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000029>;
                      clocks = <0x00000003 0x0000005e>;
                      resets = <0x0000001d 0x00000028>;
                      spacemit,dma-disable;
                      spacemit,i2c-master-code = [0e];
                      spacemit,i2c-clk-rate = <0x01e84800>;
                      spacemit,i2c-lcr = <0x082c469f>;
                      spacemit,i2c-wcr = <0x0000142a>;
                      spacemit,apb_clock = <0x03197500>;
                      power-domains = <0x00000020 0x00000000>;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
              };
              i2c@d4018800 {
                      compatible = "spacemit,k1x-i2c";
                      spacemit,adapter-id = <0x00000006>;
                      reg = <0x00000000 0xd4018800 0x00000000 0x00000038>;
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000000>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000046>;
                      clocks = <0x00000003 0x0000005f>;
                      resets = <0x0000001d 0x00000029>;
                      spacemit,dma-disable;
                      spacemit,i2c-master-code = [0e];
                      spacemit,i2c-clk-rate = <0x01e84800>;
                      spacemit,i2c-lcr = <0x082c469f>;
                      spacemit,i2c-wcr = <0x0000142a>;
                      spacemit,apb_clock = <0x03197500>;
                      power-domains = <0x00000020 0x00000000>;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x00000032>;
                      gt9xx@5d {
                              compatible = "goodix,gt9xx";
                              reg = <0x0000005d>;
                              reset-gpios = <0x0000002f 0x00000072 0x00000000>;
                              irq-gpios = <0x0000002f 0x0000003a 0x00000000>;
                              irq-flags = <0x00000002>;
                              touchscreen-max-id = <0x0000000b>;
                              touchscreen-size-x = <0x000004b0>;
                              touchscreen-size-y = <0x00000780>;
                              touchscreen-max-w = <0x00000200>;
                              touchscreen-max-p = <0x00000200>;
                              goodix,int-sync = <0x00000001>;
                              status = "disabled";
                      };
              };
              i2c@d401d000 {
                      compatible = "spacemit,k1x-i2c";
                      spacemit,adapter-id = <0x00000007>;
                      reg = <0x00000000 0xd401d000 0x00000000 0x00000038>;
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000000>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000012>;
                      clocks = <0x00000003 0x00000060>;
                      resets = <0x0000001d 0x0000002a>;
                      spacemit,dma-disable;
                      spacemit,i2c-master-code = [0e];
                      spacemit,i2c-clk-rate = <0x01e84800>;
                      spacemit,i2c-lcr = <0x082c469f>;
                      spacemit,i2c-wcr = <0x0000142a>;
                      spacemit,apb_clock = <0x03197500>;
                      power-domains = <0x00000020 0x00000000>;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x00000033>;
              };
              i2c@d401d800 {
                      compatible = "spacemit,k1x-i2c";
                      spacemit,adapter-id = <0x00000008>;
                      reg = <0x00000000 0xd401d800 0x00000000 0x00000038>;
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000000>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000013>;
                      clocks = <0x00000003 0x00000061>;
                      resets = <0x0000001d 0x0000002b>;
                      spacemit,dma-disable;
                      spacemit,i2c-master-code = [0e];
                      spacemit,i2c-clk-rate = <0x01e84800>;
                      spacemit,i2c-lcr = <0x082c469f>;
                      spacemit,i2c-wcr = <0x0000142a>;
                      spacemit,apb_clock = <0x03197500>;
                      power-domains = <0x00000020 0x00000000>;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "okay";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x00000034>;
                      spm8821@41 {
                              compatible = "spacemit,spm8821";
                              reg = <0x00000041>;
                              interrupt-parent = <0x0000001e>;
                              interrupts = <0x00000040>;
                              status = "okay";
                              vcc_sys-supply = <0x00000035>;
                              dcdc5-supply = <0x00000036>;
                              regulators {
                                      compatible = "pmic,regulator,spm8821";
                                      DCDC_REG1 {
                                              regulator-name = "dcdc1";
                                              regulator-min-microvolt = <0x0007a120>;
                                              regulator-max-microvolt = <0x0034a490>;
                                              regulator-ramp-delay = <0x00001388>;
                                              regulator-always-on;
                                              phandle = <0x00000002>;
                                              regulator-state-mem {
                                                      regulator-off-in-suspend;
                                                      regulator-suspend-microvolt = <0x0009eb10>;
                                              };
                                      };
                                      DCDC_REG2 {
                                              regulator-name = "dcdc2";
                                              regulator-min-microvolt = <0x0007a120>;
                                              regulator-max-microvolt = <0x0034a490>;
                                              regulator-ramp-delay = <0x00001388>;
                                              regulator-always-on;
                                      };
                                      DCDC_REG3 {
                                              regulator-name = "dcdc3";
                                              regulator-min-microvolt = <0x0007a120>;
                                              regulator-max-microvolt = <0x001b7740>;
                                              regulator-ramp-delay = <0x00001388>;
                                              regulator-always-on;
                                              phandle = <0x0000004d>;
                                      };
                                      DCDC_REG4 {
                                              regulator-name = "dcdc4";
                                              regulator-min-microvolt = <0x0007a120>;
                                              regulator-max-microvolt = <0x00325aa0>;
                                              regulator-ramp-delay = <0x00001388>;
                                              regulator-always-on;
                                              phandle = <0x0000004a>;
                                              regulator-state-mem {
                                                      regulator-off-in-suspend;
                                                      regulator-suspend-microvolt = <0x00325aa0>;
                                              };
                                      };
                                      DCDC_REG5 {
                                              regulator-name = "dcdc5";
                                              regulator-min-microvolt = <0x0007a120>;
                                              regulator-max-microvolt = <0x0034a490>;
                                              regulator-ramp-delay = <0x00001388>;
                                              regulator-always-on;
                                              phandle = <0x00000036>;
                                      };
                                      DCDC_REG6 {
                                              regulator-name = "dcdc6";
                                              regulator-min-microvolt = <0x0007a120>;
                                              regulator-max-microvolt = <0x0034a490>;
                                              regulator-ramp-delay = <0x00001388>;
                                              regulator-always-on;
                                      };
                                      LDO_REG1 {
                                              regulator-name = "ldo1";
                                              regulator-min-microvolt = <0x0007a120>;
                                              regulator-max-microvolt = <0x0033e140>;
                                              regulator-boot-on;
                                              phandle = <0x0000004b>;
                                              regulator-state-mem {
                                                      regulator-off-in-suspend;
                                                      regulator-suspend-microvolt = <0x0007a120>;
                                              };
                                      };
                                      LDO_REG2 {
                                              regulator-name = "ldo2";
                                              regulator-min-microvolt = <0x0007a120>;
                                              regulator-max-microvolt = <0x0033e140>;
                                              phandle = <0x00000079>;
                                              regulator-state-mem {
                                                      regulator-off-in-suspend;
                                                      regulator-suspend-microvolt = <0x0007a120>;
                                              };
                                      };
                                      LDO_REG3 {
                                              regulator-name = "ldo3";
                                              regulator-min-microvolt = <0x0007a120>;
                                              regulator-max-microvolt = <0x0033e140>;
                                              phandle = <0x00000078>;
                                              regulator-state-mem {
                                                      regulator-off-in-suspend;
                                                      regulator-suspend-microvolt = <0x0007a120>;
                                              };
                                      };
                                      LDO_REG4 {
                                              regulator-name = "ldo4";
                                              regulator-min-microvolt = <0x0007a120>;
                                              regulator-max-microvolt = <0x0033e140>;
                                              regulator-state-mem {
                                                      regulator-off-in-suspend;
                                                      regulator-suspend-microvolt = <0x0007a120>;
                                              };
                                      };
                                      LDO_REG5 {
                                              regulator-name = "ldo5";
                                              regulator-min-microvolt = <0x0007a120>;
                                              regulator-max-microvolt = <0x0033e140>;
                                              regulator-boot-on;
                                              phandle = <0x00000070>;
                                              regulator-state-mem {
                                                      regulator-off-in-suspend;
                                                      regulator-suspend-microvolt = <0x0007a120>;
                                              };
                                      };
                                      LDO_REG6 {
                                              regulator-name = "ldo6";
                                              regulator-min-microvolt = <0x0007a120>;
                                              regulator-max-microvolt = <0x0033e140>;
                                              phandle = <0x0000007b>;
                                              regulator-state-mem {
                                                      regulator-off-in-suspend;
                                                      regulator-suspend-microvolt = <0x0007a120>;
                                              };
                                      };
                                      LDO_REG7 {
                                              regulator-name = "ldo7";
                                              regulator-min-microvolt = <0x0007a120>;
                                              regulator-max-microvolt = <0x0033e140>;
                                              phandle = <0x0000007a>;
                                              regulator-state-mem {
                                                      regulator-off-in-suspend;
                                                      regulator-suspend-microvolt = <0x0007a120>;
                                              };
                                      };
                                      LDO_REG8 {
                                              regulator-name = "ldo8";
                                              regulator-min-microvolt = <0x0007a120>;
                                              regulator-max-microvolt = <0x0033e140>;
                                              regulator-always-on;
                                      };
                                      LDO_REG9 {
                                              regulator-name = "ldo9";
                                              regulator-min-microvolt = <0x0007a120>;
                                              regulator-max-microvolt = <0x0033e140>;
                                      };
                                      LDO_REG10 {
                                              regulator-name = "ldo10";
                                              regulator-min-microvolt = <0x0007a120>;
                                              regulator-max-microvolt = <0x0033e140>;
                                              regulator-always-on;
                                      };
                                      LDO_REG11 {
                                              regulator-name = "ldo11";
                                              regulator-min-microvolt = <0x0007a120>;
                                              regulator-max-microvolt = <0x0033e140>;
                                      };
                                      SWITCH_REG1 {
                                              regulator-name = "switch1";
                                      };
                              };
                              pinctrl {
                                      compatible = "pmic,pinctrl,spm8821";
                                      gpio-controller;
                                      #gpio-cells = <0x00000002>;
                                      spacemit,npins = <0x00000006>;
                              };
                              key {
                                      compatible = "pmic,pwrkey,spm8821";
                              };
                              rtc {
                                      compatible = "pmic,rtc,spm8821";
                              };
                              adc {
                                      compatible = "pmic,adc,spm8821";
                              };
                      };
              };
              ri2c@c0887000 {
                      compatible = "spacemit,k1x-i2c-rcpu";
                      spacemit,adapter-id = <0x00000009>;
                      reg = <0x00000000 0xc0887000 0x00000000 0x00000038>;
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000000>;
                      clocks = <0x00000003 0x000000ba>;
                      resets = <0x0000001d 0x00000067>;
                      rcpu-i2c;
                      spacemit,dma-disable;
                      spacemit,i2c-master-code = [0e];
                      spacemit,i2c-clk-rate = <0x01e84800>;
                      spacemit,i2c-lcr = <0x082c469f>;
                      spacemit,i2c-wcr = <0x0000142a>;
                      spacemit,apb_clock = <0x03197500>;
                      power-domains = <0x00000020 0x00000000>;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "okay";
              };
              pwm@d401a000 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd401a000 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x00000044>;
                      resets = <0x0000001d 0x00000004>;
                      k1x,pwm-disable-fd;
                      status = "disabled";
              };
              pwm@d401a400 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd401a400 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x00000045>;
                      resets = <0x0000001d 0x00000005>;
                      k1x,pwm-disable-fd;
                      status = "disabled";
              };
              pwm@d401a800 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd401a800 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x00000046>;
                      resets = <0x0000001d 0x00000006>;
                      k1x,pwm-disable-fd;
                      status = "disabled";
              };
              pwm@d401ac00 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd401ac00 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x00000047>;
                      resets = <0x0000001d 0x00000007>;
                      k1x,pwm-disable-fd;
                      status = "disabled";
              };
              pwm@d401b000 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd401b000 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x00000048>;
                      resets = <0x0000001d 0x00000008>;
                      k1x,pwm-disable-fd;
                      status = "disabled";
              };
              pwm@d401b400 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd401b400 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x00000049>;
                      resets = <0x0000001d 0x00000009>;
                      k1x,pwm-disable-fd;
                      status = "disabled";
              };
              pwm@d401b800 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd401b800 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x0000004a>;
                      resets = <0x0000001d 0x0000000a>;
                      k1x,pwm-disable-fd;
                      status = "disabled";
              };
              pwm@d401bc00 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd401bc00 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x0000004b>;
                      resets = <0x0000001d 0x0000000b>;
                      k1x,pwm-disable-fd;
                      status = "disabled";
              };
              pwm@d4020000 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd4020000 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x0000004c>;
                      resets = <0x0000001d 0x0000000c>;
                      k1x,pwm-disable-fd;
                      status = "disabled";
              };
              pwm@d4020400 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd4020400 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x0000004d>;
                      resets = <0x0000001d 0x0000000d>;
                      k1x,pwm-disable-fd;
                      status = "disabled";
              };
              pwm@d4020800 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd4020800 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x0000004e>;
                      resets = <0x0000001d 0x0000000e>;
                      k1x,pwm-disable-fd;
                      status = "disabled";
              };
              pwm@d4020c00 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd4020c00 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x0000004f>;
                      resets = <0x0000001d 0x0000000f>;
                      k1x,pwm-disable-fd;
                      status = "disabled";
              };
              pwm@d4021000 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd4021000 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x00000050>;
                      resets = <0x0000001d 0x00000010>;
                      k1x,pwm-disable-fd;
                      status = "disabled";
              };
              pwm@d4021400 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd4021400 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x00000051>;
                      resets = <0x0000001d 0x00000011>;
                      k1x,pwm-disable-fd;
                      status = "disabled";
              };
              pwm@d4021800 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd4021800 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x00000052>;
                      resets = <0x0000001d 0x00000012>;
                      k1x,pwm-disable-fd;
                      status = "okay";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x00000037>;
                      phandle = <0x00000063>;
              };
              pwm@d4021c00 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd4021c00 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x00000053>;
                      resets = <0x0000001d 0x00000013>;
                      k1x,pwm-disable-fd;
                      status = "disabled";
              };
              pwm@d4022000 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd4022000 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x00000054>;
                      resets = <0x0000001d 0x00000014>;
                      k1x,pwm-disable-fd;
                      status = "disabled";
              };
              pwm@d4022400 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd4022400 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x00000055>;
                      resets = <0x0000001d 0x00000015>;
                      k1x,pwm-disable-fd;
                      status = "disabled";
              };
              pwm@d4022800 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd4022800 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x00000056>;
                      resets = <0x0000001d 0x00000016>;
                      k1x,pwm-disable-fd;
                      status = "disabled";
              };
              pwm@d4022c00 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xd4022c00 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x00000057>;
                      resets = <0x0000001d 0x00000017>;
                      k1x,pwm-disable-fd;
                      status = "disabled";
              };
              pwm@c0888100 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xc0888100 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x000000ca>;
                      resets = <0x0000001d 0x0000006c>;
                      k1x,pwm-disable-fd;
                      rcpu-pwm;
                      status = "disabled";
              };
              pwm@c0888200 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xc0888200 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x000000cb>;
                      resets = <0x0000001d 0x0000006d>;
                      k1x,pwm-disable-fd;
                      rcpu-pwm;
                      status = "disabled";
              };
              pwm@c0888300 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xc0888300 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x000000cc>;
                      resets = <0x0000001d 0x0000006e>;
                      k1x,pwm-disable-fd;
                      rcpu-pwm;
                      status = "okay";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x00000038>;
                      phandle = <0x00000089>;
              };
              pwm@c0888400 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xc0888400 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x000000cd>;
                      resets = <0x0000001d 0x0000006f>;
                      k1x,pwm-disable-fd;
                      rcpu-pwm;
                      status = "disabled";
              };
              pwm@c0888500 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xc0888500 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x000000ce>;
                      resets = <0x0000001d 0x00000070>;
                      k1x,pwm-disable-fd;
                      rcpu-pwm;
                      status = "disabled";
              };
              pwm@c0888600 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xc0888600 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x000000cf>;
                      resets = <0x0000001d 0x00000071>;
                      k1x,pwm-disable-fd;
                      rcpu-pwm;
                      status = "disabled";
              };
              pwm@c0888700 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xc0888700 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x000000d0>;
                      resets = <0x0000001d 0x00000072>;
                      k1x,pwm-disable-fd;
                      rcpu-pwm;
                      status = "disabled";
              };
              pwm@c0888800 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xc0888800 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x000000d1>;
                      resets = <0x0000001d 0x00000073>;
                      k1x,pwm-disable-fd;
                      rcpu-pwm;
                      status = "disabled";
              };
              pwm@c0888900 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xc0888900 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x000000d2>;
                      resets = <0x0000001d 0x00000074>;
                      k1x,pwm-disable-fd;
                      rcpu-pwm;
                      status = "disabled";
              };
              pwm@c0888a00 {
                      compatible = "spacemit,k1x-pwm";
                      reg = <0x00000000 0xc0888a00 0x00000000 0x00000010>;
                      #pwm-cells = <0x00000001>;
                      clocks = <0x00000003 0x000000d3>;
                      resets = <0x0000001d 0x00000075>;
                      k1x,pwm-disable-fd;
                      rcpu-pwm;
                      status = "disabled";
              };
              irc-rx@d4017f00 {
                      compatible = "spacemit,k1x-irc";
                      reg = <0x00000000 0xd4017f00 0x00000000 0x00000100>;
                      interrupts = <0x00000045>;
                      interrupt-parent = <0x0000001e>;
                      clocks = <0x00000003 0x00000069>;
                      resets = <0x0000001d 0x00000023>;
                      clock-frequency = <0x061a8000>;
                      status = "disabled";
              };
              irc-rx@c088e000 {
                      compatible = "spacemit,k1x-rirc";
                      reg = <0x00000000 0xc088e000 0x00000000 0x00000100>;
                      clocks = <0x00000003 0x000000bc>;
                      resets = <0x0000001d 0x00000069>;
                      clock-frequency = <0x01d4c000>;
                      rcpu-ir;
                      status = "disabled";
              };
              ddraxi_mon@c0058500 {
                      compatible = "spacemit,ddraxi-mon";
                      reg = <0x00000000 0xc0058500 0x00000000 0x00000080>;
                      status = "ok";
              };
              timer@d4014000 {
                      compatible = "spacemit,soc-timer";
                      reg = <0x00000000 0xd4014000 0x00000000 0x000000c8>;
                      spacemit,timer-id = <0x00000000>;
                      spacemit,timer-fastclk-frequency = "", "P";
                      spacemit,timer-apb-frequency = <0x03197500>;
                      spacemit,timer-frequency = "", "P";
                      clocks = <0x00000003 0x00000062>;
                      resets = <0x0000001d 0x0000001c>;
                      status = "ok";
                      counter0 {
                              compatible = "spacemit,timer-match";
                              interrupts = <0x00000017>;
                              interrupt-parent = <0x0000001e>;
                              spacemit,timer-broadcast;
                              spacemit,timer-counter-id = <0x00000000>;
                              status = "ok";
                      };
              };
              timer@d4016000 {
                      compatible = "spacemit,soc-timer";
                      reg = <0x00000000 0xd4016000 0x00000000 0x000000c8>;
                      spacemit,timer-id = <0x00000001>;
                      spacemit,timer-fastclk-frequency = "", "P";
                      spacemit,timer-apb-frequency = <0x03197500>;
                      spacemit,timer-frequency = "", "P";
                      clocks = <0x00000003 0x00000063>;
                      resets = <0x0000001d 0x0000001e>;
                      status = "disabled";
                      counter0 {
                              compatible = "spacemit,timer-match";
                              interrupts = <0x0000001a>;
                              interrupt-parent = <0x0000001e>;
                              spacemit,timer-counter-id = <0x00000000>;
                              status = "disabled";
                      };
              };
              watchdog@d4080000 {
                      compatible = "spacemit,soc-wdt";
                      clocks = <0x00000003 0x0000006e>;
                      resets = <0x0000001d 0x00000034>;
                      reg = <0x00000000 0xd4080000 0x00000000 0x000000ff 0x00000000 0xd4050000 0x00000000 0x00001024>;
                      interrupts = <0x00000023>;
                      interrupt-parent = <0x0000001e>;
                      spa,wdt-disabled;
                      status = "disabled";
              };
              handler@d4282f90 {
                      compatible = "spacemit,k1x-reboot";
                      reg = <0x00000000 0xd4282f90 0x00000000 0x00000004>;
                      status = "ok";
              };
              rtc@d4010000 {
                      compatible = "mrvl,mmp-rtc";
                      reg = <0x00000000 0xd4010000 0x00000000 0x00000100>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000015 0x00000016>;
                      interrupt-names = "rtc 1Hz", "rtc alarm";
                      clocks = <0x00000003 0x00000059>;
                      resets = <0x0000001d 0x0000001a>;
                      status = "disabled";
              };
              fdcan@d4028000 {
                      compatible = "spacemit,k1x-flexcan";
                      reg = <0x00000000 0xd4028000 0x00000000 0x00004000>;
                      interrupts = <0x00000010>;
                      interrupt-parent = <0x0000001e>;
                      clocks = <0x00000003 0x0000006c 0x00000003 0x0000006d>;
                      clock-names = "per", "ipg";
                      resets = <0x0000001d 0x00000033>;
                      fsl,clk-source = <0x00000000>;
                      status = "disabled";
              };
              fdcan@c0870000 {
                      compatible = "spacemit,k1x-r-flexcan";
                      reg = <0x00000000 0xc0870000 0x00000000 0x00004000>;
                      interrupt-parent = <0x0000001e>;
                      fsl,clk-source = <0x00000000>;
                      clocks = <0x00000003 0x000000b8 0x00000003 0x000000b9>;
                      clock-names = "per", "ipg";
                      resets = <0x0000001d 0x00000066>;
                      rcpu-can;
                      status = "disabled";
              };
              gpio@d4019000 {
                      compatible = "spacemit,k1x-gpio";
                      reg = <0x00000000 0xd4019000 0x00000000 0x00000800>;
                      gpio-controller;
                      #gpio-cells = <0x00000002>;
                      interrupts = <0x0000003a>;
                      clocks = <0x00000003 0x00000043>;
                      interrupt-names = "gpio_mux";
                      interrupt-parent = <0x0000001e>;
                      interrupt-controller;
                      #interrupt-cells = <0x00000002>;
                      gpio-ranges = <0x00000039 0x00000031 0x00000032 0x00000002 0x00000039 0x0000003a 0x0000003b 0x00000001 0x00000039 0x0000003f 0x00000040 0x00000003 0x00000039 0x00000043 0x00000044 0x00000001 0x00000039 0x00000046 0x00000047 0x00000004 0x00000039 0x0000004a 0x0000004b 0x00000001 0x0000;
                      phandle = <0x0000002f>;
                      gpio0 {
                              reg-offset = <0x00000000>;
                      };
                      gpio1 {
                              reg-offset = <0x00000004>;
                      };
                      gpio2 {
                              reg-offset = <0x00000008>;
                      };
                      gpio3 {
                              reg-offset = <0x00000100>;
                      };
              };
              ethernet@cac80000 {
                      compatible = "spacemit,k1x-emac";
                      reg = <0x00000000 0xcac80000 0x00000000 0x00000420>;
                      k1x,apmu-base-reg = "((";
                      ctrl-reg = <0x000003e4>;
                      dline-reg = <0x000003e8>;
                      clocks = <0x00000003 0x000000a5 0x00000003 0x000000a6>;
                      clock-names = "emac-clk", "ptp-clk";
                      resets = <0x0000001d 0x0000005c>;
                      reset-names = "emac-reset";
                      interrupts = <0x00000083>;
                      interrupt-parent = <0x0000001e>;
                      mac-address = [00 00 00 00 00 00];
                      ptp-support;
                      ptp-clk-rate = <0x00989680>;
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x0000003a>;
                      interconnect-names = "dma-mem";
                      status = "okay";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x0000003b>;
                      emac,reset-gpio = <0x0000002f 0x0000006e 0x00000000>;
                      emac,reset-active-low;
                      emac,reset-delays-us = <0x00000000 0x00002710 0x000186a0>;
                      tx-threshold = <0x000005ee>;
                      rx-threshold = <0x0000000c>;
                      tx-ring-num = <0x00000400>;
                      rx-ring-num = <0x00000400>;
                      dma-burst-len = <0x00000005>;
                      ref-clock-from-phy;
                      clk-tuning-enable;
                      clk-tuning-by-delayline;
                      tx-phase = <0x0000003c>;
                      rx-phase = <0x00000049>;
                      nvmem-cells = <0x0000003c>;
                      nvmem-cell-names = "mac-address";
                      phy-handle = <0x0000003d>;
                      mdio-bus {
                              #address-cells = <0x00000001>;
                              #size-cells = <0x00000000>;
                              phy@0 {
                                      compatible = "ethernet-phy-id001c.c916";
                                      device_type = "ethernet-phy";
                                      reg = <0x00000001>;
                                      phy-mode = "rgmii";
                                      phandle = <0x0000003d>;
                              };
                      };
              };
              ethernet@cac81000 {
                      compatible = "spacemit,k1x-emac";
                      reg = <0x00000000 0xcac81000 0x00000000 0x00000420>;
                      k1x,apmu-base-reg = "((";
                      ctrl-reg = <0x000003ec>;
                      dline-reg = <0x000003f0>;
                      clocks = <0x00000003 0x000000a7 0x00000003 0x000000a8>;
                      clock-names = "emac-clk", "ptp-clk";
                      resets = <0x0000001d 0x0000005d>;
                      reset-names = "emac-reset";
                      interrupts = <0x00000085>;
                      interrupt-parent = <0x0000001e>;
                      mac-address = [00 00 00 00 00 00];
                      ptp-support;
                      ptp-clk-rate = <0x00989680>;
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      interconnects = <0x0000003a>;
                      interconnect-names = "dma-mem";
                      status = "okay";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x0000003e>;
                      emac,reset-gpio = <0x0000002f 0x00000073 0x00000000>;
                      emac,reset-active-low;
                      emac,reset-delays-us = <0x00000000 0x00002710 0x000186a0>;
                      tx-threshold = <0x000005ee>;
                      rx-threshold = <0x0000000c>;
                      tx-ring-num = <0x00000400>;
                      rx-ring-num = <0x00000400>;
                      dma-burst-len = <0x00000005>;
                      ref-clock-from-phy;
                      clk-tuning-enable;
                      clk-tuning-by-delayline;
                      tx-phase = <0x0000005a>;
                      rx-phase = <0x00000049>;
                      nvmem-cells = <0x0000003f>;
                      nvmem-cell-names = "mac-address";
                      phy-handle = <0x00000040>;
                      mdio-bus {
                              #address-cells = <0x00000001>;
                              #size-cells = <0x00000000>;
                              phy@1 {
                                      compatible = "ethernet-phy-id001c.c916";
                                      device_type = "ethernet-phy";
                                      reg = <0x00000001>;
                                      phy-mode = "rgmii";
                                      phandle = <0x00000040>;
                              };
                      };
              };
              extcon@d428287c {
                      compatible = "spacemit,vbus-id";
                      reg = <0x00000000 0xd428287c 0x00000000 0x00000004 0x00000000 0xd4282918 0x00000000 0x00000004>;
                      reg-names = "reg_pmuap", "pin_state";
                      interrupts = <0x0000006a>;
                      interrupt-parent = <0x0000001e>;
                      clocks = <0x00000003 0x0000008d>;
                      status = "disabled";
              };
              usbphy@c0940000 {
                      compatible = "spacemit,usb2-phy";
                      reg = <0x00000000 0xc0940000 0x00000000 0x00000200>;
                      clocks = <0x00000003 0x0000008d>;
                      status = "okay";
                      phandle = <0x00000041>;
              };
              otg@c0900100 {
                      compatible = "spacemit,mv-otg";
                      reg = <0x00000000 0xc0900100 0x00000000 0x00004000 0x00000000 0xd428287c 0x00000000 0x00000004>;
                      interrupts = <0x00000069>;
                      interrupt-parent = <0x0000001e>;
                      spacemit,otg-name = "mv-otg";
                      spacemit,otg-force-a-bus-req;
                      clocks = <0x00000003 0x0000008d>;
                      resets = <0x0000001d 0x0000004a>;
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      usb-phy = <0x00000041>;
                      status = "disabled";
                      usb-role-switch;
                      role-switch-user-control;
                      spacemit,reset-on-resume;
                      role-switch-default-mode = "peripheral";
                      vbus-gpios = <0x0000002f 0x0000007b 0x00000000>;
                      phandle = <0x00000043>;
              };
              udc@c0900100 {
                      compatible = "spacemit,mv-udc";
                      reg = <0x00000000 0xc0900100 0x00000000 0x00004000>;
                      interrupts = <0x00000069>;
                      interrupt-parent = <0x0000001e>;
                      spacemit,udc-name = "mv-udc";
                      spacemit,otg-force-a-bus-req;
                      resets = <0x0000001d 0x0000004a>;
                      clocks = <0x00000003 0x0000008d>;
                      usb-phy = <0x00000041>;
                      interconnects = <0x00000042>;
                      interconnect-names = "dma-mem";
                      usb-otg = <0x00000043>;
                      status = "okay";
                      spacemit,udc-mode = <0x00000000>;
              };
              ehci@c0900100 {
                      compatible = "spacemit,mv-ehci";
                      reg = <0x00000000 0xc0900100 0x00000000 0x00004000 0x00000000 0xd428287c 0x00000000 0x00000004>;
                      interrupts = <0x00000069 0x0000006a>;
                      interrupt-parent = <0x0000001e>;
                      spacemit,ehci-name = "mv-ehci";
                      spacemit,otg-force-a-bus-req;
                      resets = <0x0000001d 0x0000004a>;
                      clocks = <0x00000003 0x0000008d>;
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      usb-phy = <0x00000041>;
                      usb-otg = <0x00000043>;
                      interconnects = <0x00000042>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
                      spacemit,reset-on-resume;
                      spacemit,udc-mode = <0x00000001>;
              };
              usbphy1@c09c0000 {
                      compatible = "spacemit,usb2-phy";
                      reg = <0x00000000 0xc09c0000 0x00000000 0x00000200>;
                      clocks = <0x00000003 0x0000008c>;
                      status = "okay";
                      phandle = <0x00000044>;
              };
              otg1@c0980100 {
                      compatible = "spacemit,mv-otg";
                      reg = <0x00000000 0xc0980100 0x00000000 0x00004000 0x00000000 0xd4282bc4 0x00000000 0x00000004>;
                      interrupts = <0x00000076>;
                      interrupt-parent = <0x0000001e>;
                      spacemit,otg-name = "mv-otg1";
                      spacemit,otg-force-a-bus-req;
                      clocks = <0x00000003 0x0000008c>;
                      resets = <0x0000001d 0x0000004b>;
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      usb-phy = <0x00000044>;
                      status = "disabled";
                      usb-role-switch;
                      role-switch-user-control;
                      spacemit,reset-on-resume;
                      role-switch-default-mode = "host";
                      vbus-gpios = <0x0000002f 0x0000007b 0x00000000>;
                      phandle = <0x00000045>;
              };
              udc1@c0980100 {
                      compatible = "spacemit,mv-udc";
                      reg = <0x00000000 0xc0980100 0x00000000 0x00004000>;
                      interrupts = <0x00000076>;
                      interrupt-parent = <0x0000001e>;
                      spacemit,udc-name = "mv-udc1";
                      spacemit,otg-force-a-bus-req;
                      resets = <0x0000001d 0x0000004b>;
                      clocks = <0x00000003 0x0000008c>;
                      usb-phy = <0x00000044>;
                      usb-otg = <0x00000045>;
                      interconnects = <0x00000042>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
                      spacemit,udc-mode = <0x00000001>;
              };
              ehci1@c0980100 {
                      compatible = "spacemit,mv-ehci";
                      reg = <0x00000000 0xc0980100 0x00000000 0x00004000 0x00000000 0xd4282bc4 0x00000000 0x00000004>;
                      interrupts = <0x00000076 0x00000094>;
                      interrupt-parent = <0x0000001e>;
                      spacemit,ehci-name = "mv-ehci1";
                      spacemit,otg-force-a-bus-req;
                      resets = <0x0000001d 0x0000004b>;
                      clocks = <0x00000003 0x0000008c>;
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      usb-phy = <0x00000044>;
                      usb-otg = <0x00000045>;
                      interconnects = <0x00000042>;
                      interconnect-names = "dma-mem";
                      status = "okay";
                      spacemit,reset-on-resume;
              };
              phy@c0b10000 {
                      compatible = "spacemit,k1x-combphy";
                      reg = <0x00000000 0xc0b10000 0x00000000 0x00000800 0x00000000 0xd4282910 0x00000000 0x00000400>;
                      reg-names = "puphy", "phy_sel";
                      resets = <0x0000001d 0x00000059>;
                      reset-names = "phy_rst";
                      #phy-cells = <0x00000001>;
                      status = "okay";
                      phandle = <0x00000046>;
              };
              usb2phy@0xc0a30000 {
                      compatible = "spacemit,usb2-phy";
                      reg = <0x00000000 0xc0a30000 0x00000000 0x00000200>;
                      spacemit,handle_connect_change;
                      clocks = <0x00000003 0x0000008e>;
                      status = "okay";
                      phandle = <0x00000047>;
              };
              usb3hub@0 {
                      compatible = "spacemit,usb3-hub";
                      power-domains = <0x00000020 0x00000008>;
                      clk,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      status = "okay";
                      hub-gpios = <0x0000002f 0x0000007b 0x00000000 0x0000002f 0x0000007c 0x00000000>;
                      vbus-gpios = <0x0000002f 0x00000061 0x00000000>;
              };
              usb3@0 {
                      compatible = "spacemit,k1-x-dwc3";
                      #address-cells = <0x00000002>;
                      #size-cells = <0x00000002>;
                      reg = <0x00000000 0xd4282bc8 0x00000000 0x00000004>;
                      resets = <0x0000001d 0x0000004c>;
                      reset-names = "ctl_rst";
                      clocks = <0x00000003 0x0000008e>;
                      clock-names = "usbdrd30";
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      phys = <0x00000046 0x00000004>;
                      phy-names = "usb3-phy";
                      usb-phy = <0x00000047>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000095>;
                      ranges;
                      interconnects = <0x00000042>;
                      interconnect-names = "dma-mem";
                      status = "okay";
                      reset-on-resume;
                      dwc3@c0a00000 {
                              compatible = "snps,dwc3";
                              reg = <0x00000000 0xc0a00000 0x00000000 0x00010000>;
                              interrupt-parent = <0x0000001e>;
                              interrupts = <0x0000007d>;
                              dr_mode = "host";
                              phy_type = "utmi";
                              snps,hsphy_interface = "utmi";
                              snps,dis_enblslpm_quirk;
                              snps,dis_u2_susphy_quirk;
                              snps,dis_u3_susphy_quirk;
                              snps,dis-del-phy-power-chg-quirk;
                              snps,dis-tx-ipgap-linecheck-quirk;
                              snps,parkmode-disable-ss-quirk;
                      };
              };
              sdh@d4280000 {
                      compatible = "spacemit,k1-x-sdhci";
                      reg = <0x00000000 0xd4280000 0x00000000 0x00000200>;
                      interrupts = <0x00000063>;
                      interrupt-parent = <0x0000001e>;
                      resets = <0x0000001d 0x00000047 0x0000001d 0x00000048>;
                      reset-names = "sdh_axi", "sdh0";
                      clocks = <0x00000003 0x00000089 0x00000003 0x00000088 0x00000003 0x00000064>;
                      clock-names = "sdh-io", "sdh-core", "aib-clk";
                      interconnects = <0x00000042>;
                      interconnect-names = "dma-mem";
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      regulator,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      status = "okay";
                      pinctrl-names = "default", "fast";
                      pinctrl-0 = <0x00000048>;
                      pinctrl-1 = <0x00000049>;
                      bus-width = <0x00000004>;
                      cd-gpios = <0x0000002f 0x00000050 0x00000000>;
                      cd-inverted;
                      vmmc-supply = <0x0000004a>;
                      vqmmc-supply = <0x0000004b>;
                      no-mmc;
                      no-sdio;
                      spacemit,sdh-host-caps-disable = <0x00030000>;
                      spacemit,sdh-quirks = <0x00019000>;
                      spacemit,sdh-quirks2 = <0x18000008>;
                      spacemit,aib_mmc1_io_reg = <0xd401e81c>;
                      spacemit,apbc_asfar_reg = <0xd4015050>;
                      spacemit,apbc_assar_reg = <0xd4015054>;
                      spacemit,rx_dline_reg = <0x00000000>;
                      spacemit,tx_dline_reg = <0x00000000>;
                      spacemit,tx_delaycode = <0x0000005f>;
                      spacemit,rx_tuning_limit = <0x00000032>;
                      spacemit,sdh-freq = <0x0c350000>;
              };
              sdh@d4280800 {
                      compatible = "spacemit,k1-x-sdhci";
                      reg = <0x00000000 0xd4280800 0x00000000 0x00000200>;
                      interrupts = <0x00000064>;
                      interrupt-parent = <0x0000001e>;
                      resets = <0x0000001d 0x00000047 0x0000001d 0x00000049>;
                      reset-names = "sdh_axi", "sdh1";
                      clocks = <0x00000003 0x0000008a 0x00000003 0x00000088>;
                      clock-names = "sdh-io", "sdh-core";
                      interconnects = <0x00000042>;
                      interconnect-names = "dma-mem";
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      regulator,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      status = "okay";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x0000004c>;
                      bus-width = <0x00000004>;
                      non-removable;
                      vqmmc-supply = <0x0000004d>;
                      no-mmc;
                      no-sd;
                      keep-power-in-suspend;
                      spacemit,sdh-host-caps-disable = <0x00100020>;
                      spacemit,sdh-quirks = <0x00009000>;
                      spacemit,sdh-quirks2 = <0x10000008>;
                      spacemit,rx_dline_reg = <0x00000000>;
                      spacemit,tx_delaycode = <0x0000008f>;
                      spacemit,rx_tuning_limit = <0x00000032>;
                      spacemit,sdh-freq = <0x165a0bc0>;
              };
              sdh@d4281000 {
                      compatible = "spacemit,k1-x-sdhci";
                      reg = <0x00000000 0xd4281000 0x00000000 0x00000200>;
                      interrupts = <0x00000065>;
                      interrupt-parent = <0x0000001e>;
                      resets = <0x0000001d 0x00000047 0x0000001d 0x00000053>;
                      reset-names = "sdh_axi", "sdh2";
                      clocks = <0x00000003 0x0000008b 0x00000003 0x00000088>;
                      clock-names = "sdh-io", "sdh-core";
                      interconnects = <0x00000042>;
                      interconnect-names = "dma-mem";
                      power-domains = <0x00000020 0x00000000>;
                      clk,pm-runtime,no-sleep;
                      regulator,pm-runtime,no-sleep;
                      cpuidle,pm-runtime,sleep;
                      status = "okay";
                      bus-width = <0x00000008>;
                      non-removable;
                      mmc-hs400-1_8v;
                      mmc-hs400-enhanced-strobe;
                      no-sd;
                      no-sdio;
                      spacemit,sdh-quirks = <0x00009000>;
                      spacemit,sdh-quirks2 = <0x00000008>;
                      spacemit,sdh-freq = <0x165a0bc0>;
              };
              pcie@ca000000 {
                      compatible = "k1x,dwc-pcie";
                      reg = <0x00000000 0xca000000 0x00000000 0x00001000 0x00000000 0xca300000 0x00000000 0x0001ff24 0x00000000 0x8f000000 0x00000000 0x00002000 0x00000000 0xd4282bcc 0x00000000 0x00000008 0x00000000 0xc0b20000 0x00000000 0x00001000 0x00000000 0xc0b10000 0x00000000 0x00001000 0x00000000 0xd;
                      reg-names = "dbi", "atu", "config", "k1x_conf", "phy_ahb", "phy_addr", "conf0_addr", "phy0_addr";
                      k1x,pcie-port = <0x00000000>;
                      clocks = <0x00000003 0x000000a2>;
                      clock-names = "pcie-clk";
                      resets = <0x0000001d 0x00000059>;
                      reset-names = "pcie-reset";
                      power-domains = <0x00000020 0x00000000>;
                      bus-range = <0x00000000 0x000000ff>;
                      max-link-speed = <0x00000002>;
                      num-lanes = <0x00000001>;
                      num-viewport = <0x00000008>;
                      device_type = "pci";
                      #address-cells = <0x00000003>;
                      #size-cells = <0x00000002>;
                      ranges = <0x01000000 0x00000000 0x8f002000 0x00000000 0x8f002000 0x00000000 0x00100000 0x02000000 0x00000000 0x80000000 0x00000000 0x80000000 0x00000000 0x0f000000>;
                      interconnects = <0x0000004e>;
                      interconnect-names = "dma-mem";
                      interrupts = <0x0000008d 0x00000091>;
                      interrupt-parent = <0x0000001e>;
                      #interrupt-cells = <0x00000001>;
                      interrupt-map-mask = <0x00000000 0x00000000 0x00000000 0x00000007>;
                      interrupt-map = <0x00000000 0x00000000 0x00000000 0x00000001 0x0000004f 0x00000001 0x00000000 0x00000000 0x00000000 0x00000002 0x0000004f 0x00000002 0x00000000 0x00000000 0x00000000 0x00000003 0x0000004f 0x00000003 0x00000000 0x00000000 0x00000000 0x00000004 0x0000004f 0x00000004>;
                      linux,pci-domain = <0x00000000>;
                      status = "disabled";
                      interrupt-controller@0 {
                              interrupt-controller;
                              reg = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
                              #address-cells = <0x00000000>;
                              #interrupt-cells = <0x00000001>;
                              phandle = <0x0000004f>;
                      };
              };
              pcie@ca400000 {
                      compatible = "k1x,dwc-pcie";
                      reg = <0x00000000 0xca400000 0x00000000 0x00001000 0x00000000 0xca700000 0x00000000 0x0001ff24 0x00000000 0x9f000000 0x00000000 0x00002000 0x00000000 0xd4282bd4 0x00000000 0x00000008 0x00000000 0xc0c20000 0x00000000 0x00001000 0x00000000 0xc0c10000 0x00000000 0x00001000 0x00000000 0xd;
                      reg-names = "dbi", "atu", "config", "k1x_conf", "phy_ahb", "phy_addr", "conf0_addr", "phy0_addr";
                      k1x,pcie-port = <0x00000001>;
                      clocks = <0x00000003 0x000000a3>;
                      clock-names = "pcie-clk";
                      resets = <0x0000001d 0x0000005a>;
                      reset-names = "pcie-reset";
                      power-domains = <0x00000020 0x00000000>;
                      bus-range = <0x00000000 0x000000ff>;
                      max-link-speed = <0x00000002>;
                      num-lanes = <0x00000002>;
                      num-viewport = <0x00000008>;
                      device_type = "pci";
                      #address-cells = <0x00000003>;
                      #size-cells = <0x00000002>;
                      ranges = <0x01000000 0x00000000 0x9f002000 0x00000000 0x9f002000 0x00000000 0x00100000 0x02000000 0x00000000 0x90000000 0x00000000 0x90000000 0x00000000 0x0f000000>;
                      interconnects = <0x00000050>;
                      interconnect-names = "dma-mem";
                      interrupts = <0x0000008e 0x00000092>;
                      interrupt-parent = <0x0000001e>;
                      #interrupt-cells = <0x00000001>;
                      interrupt-map-mask = <0x00000000 0x00000000 0x00000000 0x00000007>;
                      interrupt-map = <0x00000000 0x00000000 0x00000000 0x00000001 0x00000051 0x00000001 0x00000000 0x00000000 0x00000000 0x00000002 0x00000051 0x00000002 0x00000000 0x00000000 0x00000000 0x00000003 0x00000051 0x00000003 0x00000000 0x00000000 0x00000000 0x00000004 0x00000051 0x00000004>;
                      linux,pci-domain = <0x00000001>;
                      status = "okay";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x00000052>;
                      interrupt-controller@0 {
                              interrupt-controller;
                              reg = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
                              #address-cells = <0x00000000>;
                              #interrupt-cells = <0x00000001>;
                              phandle = <0x00000051>;
                      };
              };
              pcie@ca800000 {
                      compatible = "k1x,dwc-pcie";
                      reg = <0x00000000 0xca800000 0x00000000 0x00001000 0x00000000 0xcab00000 0x00000000 0x0001ff24 0x00000000 0xb7000000 0x00000000 0x00002000 0x00000000 0xd4282bdc 0x00000000 0x00000008 0x00000000 0xc0d20000 0x00000000 0x00001000 0x00000000 0xc0d10000 0x00000000 0x00001000 0x00000000 0xd;
                      reg-names = "dbi", "atu", "config", "k1x_conf", "phy_ahb", "phy_addr", "conf0_addr", "phy0_addr";
                      k1x,pcie-port = <0x00000002>;
                      clocks = <0x00000003 0x000000a4>;
                      clock-names = "pcie-clk";
                      resets = <0x0000001d 0x0000005b>;
                      reset-names = "pcie-reset";
                      power-domains = <0x00000020 0x00000000>;
                      bus-range = <0x00000000 0x000000ff>;
                      max-link-speed = <0x00000002>;
                      num-lanes = <0x00000001>;
                      num-viewport = <0x00000008>;
                      device_type = "pci";
                      #address-cells = <0x00000003>;
                      #size-cells = <0x00000002>;
                      ranges = <0x01000000 0x00000000 0xb7002000 0x00000000 0xb7002000 0x00000000 0x00100000 0x42000000 0x00000000 0xa0000000 0x00000000 0xa0000000 0x00000000 0x10000000 0x02000000 0x00000000 0xb0000000 0x00000000 0xb0000000 0x00000000 0x07000000>;
                      interconnects = <0x00000053>;
                      interconnect-names = "dma-mem";
                      interrupts = <0x0000008f 0x00000093>;
                      interrupt-parent = <0x0000001e>;
                      #interrupt-cells = <0x00000001>;
                      interrupt-map-mask = <0x00000000 0x00000000 0x00000000 0x00000007>;
                      interrupt-map = <0x00000000 0x00000000 0x00000000 0x00000001 0x00000054 0x00000001 0x00000000 0x00000000 0x00000000 0x00000002 0x00000054 0x00000002 0x00000000 0x00000000 0x00000000 0x00000003 0x00000054 0x00000003 0x00000000 0x00000000 0x00000000 0x00000004 0x00000054 0x00000004>;
                      linux,pci-domain = <0x00000002>;
                      status = "okay";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x00000055>;
                      interrupt-controller@0 {
                              interrupt-controller;
                              reg = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
                              #address-cells = <0x00000000>;
                              #interrupt-cells = <0x00000001>;
                              phandle = <0x00000054>;
                      };
              };
              spi@d420c000 {
                      compatible = "spacemit,k1x-qspi";
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000000>;
                      reg = <0x00000000 0xd420c000 0x00000000 0x00001000 0x00000000 0xb8000000 0x00000000 0x00c00000>;
                      reg-names = "qspi-base", "qspi-mmap";
                      k1x,qspi-sfa1ad = <0x04000000>;
                      k1x,qspi-sfa2ad = <0x00100000>;
                      k1x,qspi-sfb1ad = <0x00100000>;
                      k1x,qspi-sfb2ad = <0x00100000>;
                      clocks = <0x00000003 0x0000008f 0x00000003 0x00000090>;
                      clock-names = "qspi_clk", "qspi_bus_clk";
                      resets = <0x0000001d 0x0000004d 0x0000001d 0x0000004e>;
                      reset-names = "qspi_reset", "qspi_bus_reset";
                      k1x,qspi-pmuap-reg = <0xd4282860>;
                      k1x,qspi-mpmu-acgr-reg = <0xd4051024>;
                      k1x,qspi-freq = <0x01945ba0>;
                      k1x,qspi-id = <0x00000004>;
                      power-domains = <0x00000020 0x00000000>;
                      cpuidle,pm-runtime,sleep;
                      interrupts = <0x00000075>;
                      interrupt-parent = <0x0000001e>;
                      k1x,qspi-tx-dma = <0x00000001>;
                      k1x,qspi-rx-dma = <0x00000001>;
                      dmas = <0x00000021 0x0000002d 0x00000001>;
                      dma-names = "tx-dma";
                      interconnects = <0x00000022>;
                      interconnect-names = "dma-mem";
                      status = "okay";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x00000056>;
                      flash@0 {
                              compatible = "jedec,spi-nor";
                              reg = <0x00000000>;
                              spi-max-frequency = <0x01945ba0>;
                              m25p,fast-read;
                              broken-flash-reset;
                              status = "okay";
                      };
              };
              thermal@d4018000 {
                      compatible = "spacemit,k1x-tsensor";
                      reg = <0x00000000 0xd4018000 0x00000000 0x00000100>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x0000003d>;
                      clocks = <0x00000003 0x0000006a>;
                      clock-names = "thermal_core";
                      resets = <0x0000001d 0x00000025>;
                      reset-names = "tsen_reset";
                      sensor_range = <0x00000001 0x00000004>;
                      #thermal-sensor-cells = <0x00000001>;
                      status = "okay";
                      phandle = <0x00000057>;
              };
              thermal-zones {
                      cluster0_thermal {
                              polling-delay = <0x00000000>;
                              polling-delay-passive = <0x00000000>;
                              thermal-sensors = <0x00000057 0x00000003>;
                              trips {
                                      cls0-trip-point0 {
                                              temperature = <0x000124f8>;
                                              hysteresis = <0x00001388>;
                                              type = "passive";
                                              phandle = <0x00000058>;
                                      };
                                      cls0-trip-point1 {
                                              temperature = <0x00014c08>;
                                              hysteresis = <0x00001388>;
                                              type = "passive";
                                              phandle = <0x00000059>;
                                      };
                                      cls0-trip-point2 {
                                              temperature = <0x00017318>;
                                              hysteresis = <0x00001388>;
                                              type = "passive";
                                              phandle = <0x0000005a>;
                                      };
                                      cls0-trip-point3 {
                                              temperature = <0x00019a28>;
                                              hysteresis = <0x00001388>;
                                              type = "passive";
                                              phandle = <0x0000005b>;
                                      };
                                      cls0-trip-point4 {
                                              temperature = <0x0001c138>;
                                              hysteresis = <0x00001388>;
                                              type = "critical";
                                      };
                              };
                              cooling-maps {
                                      map0 {
                                              trip = <0x00000058>;
                                              cooling-device = <0x00000008 0x00000000 0x00000000 0x00000009 0x00000000 0x00000000 0x0000000a 0x00000000 0x00000000 0x0000000b 0x00000000 0x00000000 0x0000000c 0x00000000 0x00000000 0x0000000d 0x00000000 0x00000000 0x0000000e 0x00000000 0x00000000 0x0000000f 0;
                                      };
                                      map1 {
                                              trip = <0x00000059>;
                                              cooling-device = <0x00000008 0x00000001 0x00000001 0x00000009 0x00000001 0x00000001 0x0000000a 0x00000001 0x00000001 0x0000000b 0x00000001 0x00000001 0x0000000c 0x00000001 0x00000001 0x0000000d 0x00000001 0x00000001 0x0000000e 0x00000001 0x00000001 0x0000000f 0;
                                      };
                                      map2 {
                                              trip = <0x0000005a>;
                                              cooling-device = <0x00000008 0x00000002 0x00000003 0x00000009 0x00000002 0x00000003 0x0000000a 0x00000002 0x00000003 0x0000000b 0x00000002 0x00000003 0x0000000c 0x00000002 0x00000003 0x0000000d 0x00000002 0x00000003 0x0000000e 0x00000002 0x00000003 0x0000000f 0;
                                      };
                                      map3 {
                                              trip = <0x0000005b>;
                                              cooling-device = <0x00000008 0x00000004 0x00000005 0x00000009 0x00000004 0x00000005 0x0000000a 0x00000004 0x00000005 0x0000000b 0x00000004 0x00000005 0x0000000c 0x00000004 0x00000005 0x0000000d 0x00000004 0x00000005 0x0000000e 0x00000004 0x00000005 0x0000000f 0;
                                      };
                              };
                      };
                      cluster1_thermal {
                              polling-delay = <0x00000000>;
                              polling-delay-passive = <0x00000000>;
                              thermal-sensors = <0x00000057 0x00000004>;
                              trips {
                                      cls1-trip-point0 {
                                              temperature = <0x000124f8>;
                                              hysteresis = <0x00001388>;
                                              type = "passive";
                                      };
                                      cls1-trip-point1 {
                                              temperature = <0x00014c08>;
                                              hysteresis = <0x00001388>;
                                              type = "passive";
                                      };
                                      cls1-trip-point2 {
                                              temperature = <0x00017318>;
                                              hysteresis = <0x00001388>;
                                              type = "passive";
                                      };
                                      cls1-trip-point3 {
                                              temperature = <0x00019a28>;
                                              hysteresis = <0x00001388>;
                                              type = "passive";
                                      };
                                      cls1-trip-point4 {
                                              temperature = <0x0001c138>;
                                              hysteresis = <0x00001388>;
                                              type = "critical";
                                      };
                              };
                      };
                      top_thermal {
                              polling-delay = <0x00000000>;
                              polling-delay-passive = <0x00000000>;
                              thermal-sensors = <0x00000057 0x00000001>;
                              trips {
                                      top-trip0 {
                                              temperature = <0x00009c40>;
                                              hysteresis = <0x00001388>;
                                              type = "passive";
                                              phandle = <0x0000005c>;
                                      };
                                      top-trip1 {
                                              temperature = <0x0000d6d8>;
                                              hysteresis = <0x00001388>;
                                              type = "passive";
                                              phandle = <0x0000005e>;
                                      };
                                      top-trip2 {
                                              temperature = <0x00011170>;
                                              hysteresis = <0x00001388>;
                                              type = "passive";
                                              phandle = <0x0000005f>;
                                      };
                                      top-trip3 {
                                              temperature = <0x00014c08>;
                                              hysteresis = <0x00001388>;
                                              type = "passive";
                                              phandle = <0x00000060>;
                                      };
                              };
                              cooling-maps {
                                      map0 {
                                              trip = <0x0000005c>;
                                              cooling-device = <0x0000005d 0x00000000 0x00000001>;
                                      };
                                      map1 {
                                              trip = <0x0000005e>;
                                              cooling-device = <0x0000005d 0x00000001 0x00000002>;
                                      };
                                      map2 {
                                              trip = <0x0000005f>;
                                              cooling-device = <0x0000005d 0x00000002 0x00000003>;
                                      };
                                      map3 {
                                              trip = <0x00000060>;
                                              cooling-device = <0x0000005d 0x00000003 0x00000004>;
                                      };
                              };
                      };
                      gpu_thermal {
                              polling-delay = <0x00000000>;
                              polling-delay-passive = <0x00000000>;
                              thermal-sensors = <0x00000057 0x00000002>;
                              trips {
                                      gpu-trip0 {
                                              temperature = <0x00009c40>;
                                              hysteresis = <0x00001388>;
                                              type = "passive";
                                      };
                              };
                      };
              };
              tcm@0xd8000000 {
                      compatible = "spacemit,k1-x-tcm";
                      reg = <0x00000000 0xd8000000 0x00000000 0x00080000>;
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000001>;
                      ranges = <0x00000000 0x00000000 0xd8000000 0x00080000>;
                      no-memory-wc;
                      core0_tcm@0 {
                              reg = <0x00000000 0x00020000>;
                              pool;
                      };
                      core1_tcm@20000 {
                              reg = <0x00020000 0x00020000>;
                              pool;
                      };
                      core2_tcm@40000 {
                              reg = <0x00040000 0x00020000>;
                              pool;
                      };
                      core3_tcm@60000 {
                              reg = <0x00060000 0x00020000>;
                              pool;
                      };
              };
              linlon-v5@c0500000 {
                      compatible = "arm china,linlon-v5";
                      reg = <0x00000000 0xc0500000 0x00000000 0x00010000>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x0000004a>;
                      clocks = <0x00000003 0x00000093>;
                      clock-names = "vpu_clk";
                      power-domains = <0x00000020 0x00000001>;
                      resets = <0x0000001d 0x00000051>;
                      interconnects = <0x00000061>;
                      interconnect-names = "dma-mem";
                      clk,pm-runtime,no-sleep;
                      status = "okay";
              };
              v2d@c0100000 {
                      compatible = "spacemit,v2d";
                      reg = <0x00000000 0xc0100000 0x00000000 0x00001000>;
                      reg-names = "v2dreg";
                      clocks = <0x00000003 0x0000007c 0x00000003 0x00000085>;
                      clock-names = "v2d-io", "v2d-core";
                      resets = <0x0000001d 0x0000003f>;
                      reset-names = "v2d_reset";
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000056>;
                      interconnects = <0x00000062>;
                      interconnect-names = "dma-mem";
                      status = "ok";
              };
              jpu@c02f8000 {
                      compatible = "chip-media, jpu";
                      reg = <0x00000000 0xc02f8000 0x00000000 0x00000700>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000057>;
                      jpu,chip-id = <0x00000000>;
                      clocks = <0x00000003 0x00000070 0x00000003 0x0000007c 0x00000003 0x0000007a>;
                      clock-names = "cclk", "aclk", "iclk";
                      power-domains = <0x00000020 0x00000004>;
                      resets = <0x0000001d 0x00000035 0x0000001d 0x00000044 0x0000001d 0x0000003b 0x0000001d 0x00000039 0x0000001d 0x0000003a>;
                      reset-names = "jpg_reset", "lcd_mclk_reset", "isp_ci_reset", "freset", "sreset";
                      jpu,cclk-max-frequency = <0x00000000 0x3b9aca00>;
                      jpu,cclk-min-frequency = <0x1860d840>;
                      jpu,cclk-default-frequency = <0x2498e580>;
                      page-size = <0x00000004>;
                      interconnects = <0x0000003a>;
                      interconnect-names = "dma-mem";
                      clk,pm-runtime,no-sleep;
                      status = "okay";
              };
              lcd_backlight {
                      compatible = "pwm-backlight";
                      status = "okay";
                      pwms = <0x00000063 0x000007d0>;
                      brightness-levels = <0x00000000 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 0x00000028 ;
                      default-brightness-level = <0x00000064>;
              };
              imggpu@cac00000 {
                      compatible = "img,rgx";
                      interrupt-names = "rgxirq";
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x0000004b>;
                      reg = <0x00000000 0xcac00000 0x00000000 0x00100000>;
                      reg-names = "rgxregs";
                      clocks = <0x00000003 0x00000094>;
                      clock-names = "gpu_clk";
                      resets = <0x0000001d 0x00000052>;
                      power-domains = <0x00000020 0x00000002>;
                      interconnects = <0x00000061>;
                      interconnect-names = "dma-mem";
                      status = "okay";
              };
              spacemit_crypto_engine@d8600000 {
                      compatible = "spacemit,crypto_engine";
                      spacemit-crypto-engine-0 = <0xd8600000 0x00100000>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000071>;
                      num-engines = <0x00000001>;
                      clocks = <0x00000003 0x00000092>;
                      resets = <0x0000001d 0x00000050>;
                      interconnects = <0x0000003a>;
                      interconnect-names = "dma-mem";
                      status = "okay";
              };
              fuse@f0702800 {
                      compatible = "simple-mfd";
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000001>;
                      ranges = <0x00000000 0x00000000 0xf0702800 0x00000400>;
                      status = "okay";
                      efuse_bank@7 {
                              compatible = "spacemit,k1-efuse";
                              #address-cells = <0x00000001>;
                              #size-cells = <0x00000001>;
                              reg = <0x00000190 0x00000020>;
                              resets = <0x0000001d 0x00000050>;
                              reset-names = "aes_reset";
                              clocks = <0x00000003 0x00000092>;
                              clock-names = "aes_core";
                              status = "okay";
                              bank7@11,3 {
                                      reg = <0x00000011 0x00000003>;
                                      bits = <0x00000003 0x00000010>;
                                      phandle = <0x00000064>;
                              };
                              bank7@1f,6 {
                                      reg = <0x0000001f 0x00000001>;
                                      bits = <0x00000006 0x00000002>;
                                      phandle = <0x00000065>;
                              };
                              bank7@16,6 {
                                      reg = <0x00000016 0x00000002>;
                                      bits = <0x00000006 0x00000009>;
                                      phandle = <0x00000066>;
                              };
                              bank7@15,5 {
                                      reg = <0x00000015 0x00000002>;
                                      bits = <0x00000005 0x00000009>;
                                      phandle = <0x00000067>;
                              };
                              bank7@17,7 {
                                      reg = <0x00000017 0x00000008>;
                                      bits = <0x00000007 0x00000037>;
                                      phandle = <0x00000068>;
                              };
                      };
              };
              socinfo@0 {
                      compatible = "spacemit,socinfo-k1x";
                      status = "okay";
                      nvmem-cells = <0x00000064 0x00000065 0x00000066 0x00000067 0x00000068>;
                      nvmem-cell-names = "soc_die_id", "soc_ver_id", "soc_pack_id", "soc_svt_dro", "soc_chip_id";
              };
              ciu@d4282c00 {
                      compatible = "spacemit,aquila-ciu", "spacemit,ciu", "syscon";
                      reg = <0x00000000 0xd4282c00 0x00000000 0x000002d0>;
              };
              display-subsystem-hdmi {
                      compatible = "spacemit,saturn-hdmi";
                      reg = <0x00000000 0xc0440000 0x00000000 0x0002a000>;
                      ports = <0x00000069>;
                      interconnects = <0x00000061>;
                      interconnect-names = "dma-mem";
              };
              port@c0440000 {
                      compatible = "spacemit,dpu-online2";
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x0000008b 0x0000008a>;
                      interrupt-names = "ONLINE_IRQ", "OFFLINE_IRQ";
                      interconnects = <0x00000061>;
                      interconnect-names = "dma-mem";
                      clocks = <0x00000003 0x00000098>;
                      clock-names = "hmclk";
                      resets = <0x0000001d 0x00000058>;
                      reset-names = "hdmi_reset";
                      power-domains = <0x00000020 0x00000007>;
                      pipeline-id = <0x00000002>;
                      ip = "spacemit-saturn";
                      type = <0x00000000>;
                      clk,pm-runtime,no-sleep;
                      status = "okay";
                      memory-region = <0x0000006a>;
                      phandle = <0x00000069>;
                      endpoint@0 {
                              remote-endpoint = <0x0000006b>;
                              phandle = <0x0000006e>;
                      };
                      endpoint@1 {
                      };
              };
              spacemit_snd_sspa@C0883900 {
                      compatible = "spacemit,spacemit-snd-sspa";
                      reg = <0x00000000 0xc0883900 0x00000000 0x00000300 0x00000000 0xc0882000 0x00000000 0x00000050>;
                      clocks = <0x00000003 0x000000b7 0x00000003 0x00000098>;
                      resets = <0x0000001d 0x00000065>;
                      assigned-clocks = <0x00000003 0x000000b7>;
                      assigned-clock-rates = <0x0000bb80>;
                      power-domains = <0x00000020 0x00000008>;
                      function-supply = <0x0000006c>;
                      #sound-dai-cells = <0x00000000>;
                      status = "okay";
                      phandle = <0x00000083>;
              };
              hdmi@C0400500 {
                      compatible = "spacemit,hdmi";
                      reg = <0x00000000 0xc0400500 0x00000000 0x00000200>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000088>;
                      clocks = <0x00000003 0x00000098>;
                      clock-names = "hmclk";
                      resets = <0x0000001d 0x00000058>;
                      reset-names = "hdmi_reset";
                      power-domains = <0x00000020 0x00000007>;
                      clk,pm-runtime,no-sleep;
                      status = "okay";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x0000006d>;
                      phandle = <0x0000006c>;
                      port {
                              #address-cells = <0x00000001>;
                              #size-cells = <0x00000000>;
                              endpoint@0 {
                                      reg = <0x00000000>;
                                      remote-endpoint = <0x0000006e>;
                                      phandle = <0x0000006b>;
                              };
                      };
              };
              display-subsystem-dsi {
                      compatible = "spacemit,saturn-le";
                      reg = <0x00000000 0xc0340000 0x00000000 0x0002a000>;
                      ports = <0x0000006f>;
                      interconnects = <0x00000061>;
                      interconnect-names = "dma-mem";
              };
              port@c0340000 {
                      compatible = "spacemit,dpu-online2";
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x0000005a 0x00000059>;
                      interrupt-names = "ONLINE_IRQ", "OFFLINE_IRQ";
                      clocks = <0x00000003 0x0000007f 0x00000003 0x0000007c 0x00000003 0x00000080 0x00000003 0x0000007d 0x00000003 0x0000007e>;
                      clock-names = "pxclk", "mclk", "hclk", "escclk", "bitclk";
                      resets = <0x0000001d 0x00000040 0x0000001d 0x00000044 0x0000001d 0x0000003d 0x0000001d 0x0000003e>;
                      reset-names = "dsi_reset", "mclk_reset", "lcd_reset", "esc_reset";
                      power-domains = <0x00000020 0x00000003>;
                      pipeline-id = <0x00000002>;
                      ip = "spacemit-saturn";
                      spacemit-dpu-min-mclk = <0x02710000>;
                      type = <0x00000001>;
                      clk,pm-runtime,no-sleep;
                      status = "disabled";
                      memory-region = <0x0000006a>;
                      spacemit-dpu-bitclk = <0x3b9aca00>;
                      spacemit-dpu-escclk = <0x0493e000>;
                      dsi_1v2-supply = <0x00000070>;
                      vin-supply-names = "dsi_1v2";
                      phandle = <0x0000006f>;
                      endpoint@0 {
                              remote-endpoint = <0x00000071>;
                              phandle = <0x00000074>;
                      };
                      endpoint@1 {
                              remote-endpoint = <0x00000072>;
                              phandle = <0x00000076>;
                      };
              };
              dsi2@d421a800 {
                      compatible = "spacemit,dsi2-host";
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000000>;
                      reg = <0x00000000 0xd421a800 0x00000000 0x00000200>;
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x0000005f>;
                      ip = "synopsys-dhost";
                      dev-id = <0x00000002>;
                      status = "disabled";
                      ports {
                              #address-cells = <0x00000001>;
                              #size-cells = <0x00000000>;
                              port@0 {
                                      reg = <0x00000000>;
                                      #address-cells = <0x00000001>;
                                      #size-cells = <0x00000000>;
                                      endpoint@0 {
                                              reg = <0x00000000>;
                                              remote-endpoint = <0x00000073>;
                                              phandle = <0x00000075>;
                                      };
                              };
                              port@1 {
                                      reg = <0x00000001>;
                                      endpoint {
                                              remote-endpoint = <0x00000074>;
                                              phandle = <0x00000071>;
                                      };
                              };
                      };
                      panel2@0 {
                              status = "ok";
                              compatible = "spacemit,mipi-panel2";
                              reg = <0x00000000>;
                              gpios-reset = <0x00000051>;
                              gpios-dc = <0x00000052 0x00000053>;
                              id = <0x00000002>;
                              delay-after-reset = <0x0000000a>;
                              force-attached = "lcd_gx09inx101_mipi";
                      };
              };
              dphy2@d421a800 {
                      compatible = "spacemit,dsi2-phy";
                      #address-cells = <0x00000001>;
                      #size-cells = <0x00000000>;
                      reg = <0x00000000 0xd421a800 0x00000000 0x00000200>;
                      ip = "spacemit-dphy";
                      dev-id = <0x00000002>;
                      status = "okay";
                      port@1 {
                              reg = <0x00000001>;
                              endpoint {
                                      remote-endpoint = <0x00000075>;
                                      phandle = <0x00000073>;
                              };
                      };
              };
              wb0 {
                      compatible = "spacemit,wb0";
                      dev-id = <0x00000002>;
                      status = "okay";
                      ports {
                              #address-cells = <0x00000001>;
                              #size-cells = <0x00000000>;
                              port@0 {
                                      reg = <0x00000000>;
                                      endpoint {
                                              remote-endpoint = <0x00000076>;
                                              phandle = <0x00000072>;
                                      };
                              };
                      };
              };
              cam_sensor@0 {
                      cell-index = <0x00000000>;
                      twsi-index = <0x00000000>;
                      dphy-index = <0x00000000>;
                      compatible = "spacemit,cam-sensor";
                      clocks = <0x00000003 0x00000076>;
                      clock-names = "cam_mclk0";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x00000077>;
                      interconnects = <0x00000061>;
                      interconnect-names = "dma-mem";
                      status = "okay";
                      af_2v8-supply = <0x00000078>;
                      avdd_2v8-supply = <0x00000079>;
                      dovdd_1v8-supply = <0x0000007a>;
                      dvdd_1v2-supply = <0x0000007b>;
                      pwdn-gpios = <0x0000002f 0x00000071 0x00000000>;
                      reset-gpios = <0x0000002f 0x0000006f 0x00000000>;
              };
              cam_sensor@1 {
                      cell-index = <0x00000001>;
                      twsi-index = <0x00000001>;
                      dphy-index = <0x00000002>;
                      compatible = "spacemit,cam-sensor";
                      clocks = <0x00000003 0x00000077>;
                      clock-names = "cam_mclk1";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x0000007c>;
                      interconnects = <0x00000061>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
                      avdd_2v8-supply = <0x00000079>;
                      dovdd_1v8-supply = <0x0000007a>;
              };
              cam_sensor@2 {
                      cell-index = <0x00000002>;
                      twsi-index = <0x00000001>;
                      dphy-index = <0x00000002>;
                      compatible = "spacemit,cam-sensor";
                      clocks = <0x00000003 0x00000077>;
                      clock-names = "cam_mclk1";
                      pinctrl-names = "default";
                      pinctrl-0 = <0x0000007c>;
                      interconnects = <0x00000061>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
                      af_2v8-supply = <0x00000078>;
                      avdd_2v8-supply = <0x00000079>;
                      dovdd_1v8-supply = <0x0000007a>;
                      dvdd_1v2-supply = <0x0000007b>;
                      pwdn-gpios = <0x0000002f 0x00000072 0x00000000>;
                      reset-gpios = <0x0000002f 0x00000070 0x00000000>;
              };
              plat-cam {
                      compatible = "spacemit,plat-cam", "simple-bus";
                      #address-cells = <0x00000002>;
                      #size-cells = <0x00000002>;
                      interconnects = <0x00000062>;
                      interconnect-names = "dma-mem";
                      status = "okay";
              };
              csiphy@d420a000 {
                      compatible = "spacemit,csi-dphy";
                      cell-index = <0x00000000>;
                      reg = <0x00000000 0xd420a000 0x00000000 0x0000013f>;
                      reg-names = "csiphy-regs";
                      clocks = <0x00000003 0x00000087>;
                      clock-names = "csi_dphy";
                      resets = <0x0000001d 0x00000046>;
                      reset-names = "cphy_reset";
                      interconnects = <0x00000062>;
                      interconnect-names = "dma-mem";
                      status = "okay";
                      phandle = <0x0000007d>;
              };
              csiphy@d420a800 {
                      compatible = "spacemit,csi-dphy";
                      cell-index = <0x00000001>;
                      reg = <0x00000000 0xd420a800 0x00000000 0x0000013f>;
                      reg-names = "csiphy-regs";
                      clocks = <0x00000003 0x00000073>;
                      clock-names = "csi_dphy";
                      resets = <0x0000001d 0x00000037>;
                      reset-names = "cphy_reset";
                      interconnects = <0x00000062>;
                      interconnect-names = "dma-mem";
                      status = "disabled";
              };
              csiphy@d4206000 {
                      compatible = "spacemit,csi-dphy";
                      cell-index = <0x00000002>;
                      reg = <0x00000000 0xd4206000 0x00000000 0x0000013f>;
                      reg-names = "csiphy-regs";
                      clocks = <0x00000003 0x00000074>;
                      clock-names = "csi_dphy";
                      resets = <0x0000001d 0x00000038>;
                      reset-names = "cphy_reset";
                      interconnects = <0x00000062>;
                      interconnect-names = "dma-mem";
                      status = "okay";
                      spacemit,bifmode-enable;
                      phandle = <0x0000007e>;
              };
              ccic@d420a000 {
                      compatible = "spacemit,k1xccic";
                      cell-index = <0x00000000>;
                      spacemit,csiphy = <0x0000007d>;
                      reg = <0x00000000 0xd420a000 0x00000000 0x000003ff>;
                      reg-names = "ccic-regs";
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000051>;
                      interrupt-names = "ipe-irq";
                      clocks = <0x00000003 0x00000075 0x00000003 0x00000086 0x00000003 0x0000007a 0x00000003 0x0000007c>;
                      clock-names = "csi_func", "ccic_func", "isp_axi", "dpu_mclk";
                      resets = <0x0000001d 0x0000003a 0x0000001d 0x00000036 0x0000001d 0x00000045 0x0000001d 0x0000003b 0x0000001d 0x00000044>;
                      reset-names = "isp_ahb_reset", "csi_reset", "ccic_4x_reset", "isp_ci_reset", "mclk_reset";
                      interconnects = <0x00000062>;
                      interconnect-names = "dma-mem";
                      status = "okay";
                      power-domains = <0x00000020 0x00000004>;
              };
              ccic@d420a800 {
                      compatible = "spacemit,k1xccic";
                      cell-index = <0x00000001>;
                      spacemit,csiphy = <0x0000007e>;
                      reg = <0x00000000 0xd420a800 0x00000000 0x000003ff>;
                      reg-names = "ccic-regs";
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000052>;
                      interrupt-names = "ipe-irq";
                      clocks = <0x00000003 0x00000075 0x00000003 0x00000086 0x00000003 0x0000007a 0x00000003 0x0000007c>;
                      clock-names = "csi_func", "ccic_func", "isp_axi", "dpu_mclk";
                      resets = <0x0000001d 0x0000003a 0x0000001d 0x00000036 0x0000001d 0x00000045 0x0000001d 0x0000003b 0x0000001d 0x00000044>;
                      reset-names = "isp_ahb_reset", "csi_reset", "ccic_4x_reset", "isp_ci_reset", "mclk_reset";
                      interconnects = <0x00000062>;
                      interconnect-names = "dma-mem";
                      status = "okay";
                      power-domains = <0x00000020 0x00000004>;
              };
              ccic@d4206000 {
                      compatible = "spacemit,k1xccic";
                      cell-index = <0x00000002>;
                      spacemit,csiphy = <0x0000007e>;
                      reg = <0x00000000 0xd4206000 0x00000000 0x000003ff>;
                      reg-names = "ccic-regs";
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000053>;
                      interrupt-names = "ipe-irq";
                      clocks = <0x00000003 0x00000075 0x00000003 0x00000086 0x00000003 0x0000007a 0x00000003 0x0000007c>;
                      clock-names = "csi_func", "ccic_func", "isp_axi", "dpu_mclk";
                      resets = <0x0000001d 0x0000003a 0x0000001d 0x00000036 0x0000001d 0x00000045 0x0000001d 0x0000003b 0x0000001d 0x00000044>;
                      reset-names = "isp_ahb_reset", "csi_reset", "ccic_4x_reset", "isp_ci_reset", "mclk_reset";
                      interconnects = <0x00000062>;
                      interconnect-names = "dma-mem";
                      status = "okay";
                      power-domains = <0x00000020 0x00000004>;
              };
              isp@C0230000 {
                      compatible = "spacemit,k1xisp";
                      reg = <0x00000000 0xc0230000 0x00000000 0x00012700>;
                      reg-names = "isp";
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x0000004f 0x00000055>;
                      interrupt-names = "feisp-irq", "feisp-dma-irq";
                      clocks = <0x00000003 0x0000007b 0x00000003 0x0000007a 0x00000003 0x0000007c>;
                      clock-names = "isp_func", "isp_axi", "dpu_mclk";
                      resets = <0x0000001d 0x0000003a 0x0000001d 0x00000039 0x0000001d 0x0000003b 0x0000001d 0x00000044>;
                      reset-names = "isp_ahb_reset", "isp_reset", "isp_ci_reset", "lcd_mclk_reset";
                      interconnects = <0x00000062>;
                      interconnect-names = "dma-mem";
                      status = "okay";
                      power-domains = <0x00000020 0x00000004>;
              };
              vi@C0230000 {
                      compatible = "spacemit,k1xvi";
                      reg = <0x00000000 0xc0230000 0x00000000 0x00014000>;
                      reg-names = "vi";
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x0000004f 0x00000055>;
                      interrupt-names = "feisp-irq", "feisp-dma-irq";
                      clocks = <0x00000003 0x0000007b 0x00000003 0x0000007a 0x00000003 0x0000007c>;
                      clock-names = "isp_func", "isp_axi", "dpu_mclk";
                      resets = <0x0000001d 0x0000003a 0x0000001d 0x00000039 0x0000001d 0x0000003b 0x0000001d 0x00000044>;
                      reset-names = "isp_ahb_reset", "isp_reset", "isp_ci_reset", "lcd_mclk_reset";
                      interconnects = <0x00000062>;
                      interconnect-names = "dma-mem";
                      status = "okay";
                      power-domains = <0x00000020 0x00000004>;
              };
              cpp@C02f0000 {
                      compatible = "spacemit,k1xcpp";
                      reg = <0x00000000 0xc02f0000 0x00000000 0x00007fff>;
                      reg-names = "cpp";
                      interrupt-parent = <0x0000001e>;
                      interrupts = <0x00000054>;
                      interrupt-names = "cpp";
                      clocks = <0x00000003 0x00000079 0x00000003 0x0000007a 0x00000003 0x0000007c>;
                      clock-names = "cpp_func", "isp_axi", "dpu_mclk";
                      resets = <0x0000001d 0x0000003a 0x0000001d 0x0000003c 0x0000001d 0x0000003b 0x0000001d 0x00000044>;
                      reset-names = "isp_ahb_reset", "isp_cpp_reset", "isp_ci_reset", "lcd_mclk_reset";
                      interconnects = <0x00000062>;
                      interconnect-names = "dma-mem";
                      status = "okay";
                      power-domains = <0x00000020 0x00000004>;
              };
      };
      pmu {
              compatible = "riscv,pmu";
              riscv,event-to-mhpmevent = <0x00000005 0x00000000 0x00000001 0x00000006 0x00000000 0x00000002 0x00000008 0x00000000 0x00000003 0x00000009 0x00000000 0x00000004 0x00010000 0x00000000 0x00000006 0x00010001 0x00000000 0x00000005 0x00010002 0x00000000 0x0000000a 0x00010003 0x00000000 0x00000009 0;
              riscv,event-to-mhpmcounters = <0x00000005 0x00000006 0x0007fff8 0x00000008 0x00000009 0x0007fff8 0x00010000 0x00010003 0x0007fff8 0x00010008 0x00010009 0x0007fff8 0x0001000c 0x0001000d 0x0007fff8 0x00010019 0x00010019 0x0007fff8 0x0001001b 0x0001001b 0x0007fff8 0x00010021 0x00010021 0x0007fff;
              riscv,raw-event-to-mhpmcounters = <0x00000000 0x00000000 0xffffffff 0xffffff00 0x0007fff8>;
      };
      spacemit_snd_dma_hdmi {
              compatible = "spacemit,spacemit-snd-dma-hdmi";
              reg = <0x00000000 0xc08d0400 0x00000000 0x00003c00>;
              dmas = <0x0000007f>;
              dma-names = "tx";
              #sound-dai-cells = <0x00000000>;
              status = "okay";
              phandle = <0x00000081>;
      };
      dummy_codec {
              compatible = "spacemit,dummy-codec";
              #sound-dai-cells = <0x00000000>;
              status = "okay";
              phandle = <0x00000082>;
      };
      i2s0@d4026000 {
              compatible = "spacemit,spacemit-i2s0";
              reg = <0x00000000 0xd4026000 0x00000000 0x00000030>;
              reg-names = "i2s0";
              #sound-dai-cells = <0x00000000>;
              clocks = <0x00000003 0x00000066>;
              clock-names = "sspa-clk";
              resets = <0x0000001d 0x00000020>;
              reset-names = "sspa-rst";
              assigned-clocks = <0x00000003 0x00000066>;
              assigned-clock-rates = <0x00177000>;
              power-domains = <0x00000020 0x00000008>;
              status = "okay";
              pinctrl-names = "default";
              pinctrl-0 = <0x00000080>;
              phandle = <0x00000084>;
      };
      i2s1@d4026800 {
              compatible = "spacemit,spacemit-i2s1";
              reg = <0x00000000 0xd4026800 0x00000000 0x00000030>;
              reg-names = "i2s1";
              #sound-dai-cells = <0x00000000>;
              clocks = <0x00000003 0x00000067>;
              clock-names = "sspa-clk";
              resets = <0x0000001d 0x00000021>;
              reset-names = "sspa-rst";
              assigned-clocks = <0x00000003 0x00000067>;
              assigned-clock-rates = <0x00177000>;
              power-domains = <0x00000020 0x00000008>;
              status = "disabled";
      };
      spacemit-snd-dma0 {
              compatible = "spacemit,spacemit-snd-dma0";
              dmas = <0x00000021 0x00000016 0x00000001 0x00000021 0x00000015 0x00000001>;
              dma-names = "rx", "tx";
              #sound-dai-cells = <0x00000000>;
              status = "okay";
              phandle = <0x00000085>;
      };
      spacemit-snd-dma1 {
              compatible = "spacemit,spacemit-snd-dma1";
              dmas = <0x00000021 0x00000018 0x00000001 0x00000021 0x00000017 0x00000001>;
              dma-names = "rx", "tx";
              #sound-dai-cells = <0x00000000>;
              status = "okay";
      };
      snd-card@0 {
              compatible = "spacemit,simple-audio-card";
              simple-audio-card,name = "snd-hdmi";
              status = "okay";
              interconnects = <0x00000022>;
              interconnect-names = "dma-mem";
              simple-audio-card,plat {
                      sound-dai = <0x00000081>;
              };
              simple-audio-card,codec {
                      sound-dai = <0x00000082>;
              };
              simple-audio-card,cpu {
                      sound-dai = <0x00000083>;
              };
      };
      snd-card@1 {
              compatible = "spacemit,simple-audio-card";
              simple-audio-card,format = "i2s";
              status = "okay";
              interconnects = <0x00000022>;
              interconnect-names = "dma-mem";
              spacemit,init-jack;
              simple-audio-card,name = "snd-es8326";
              spacemit,mclk-fs = <0x00000040>;
              simple-audio-card,cpu {
                      sound-dai = <0x00000084>;
              };
              simple-audio-card,plat {
                      sound-dai = <0x00000085>;
              };
              simple-audio-card,codec {
                      sound-dai = <0x00000086>;
              };
      };
      lcds {
              status = "disabled";
              lcd_gx09inx101_mipi {
                      dsi-work-mode = <0x00000001>;
                      dsi-lane-number = <0x00000004>;
                      dsi-color-format = "rgb888";
                      width-mm = <0x0000008e>;
                      height-mm = <0x000000e4>;
                      use-dcs-write;
                      height = <0x00000780>;
                      width = <0x000004b0>;
                      hfp = <0x00000050>;
                      hbp = <0x00000028>;
                      hsync = <0x0000000a>;
                      vfp = <0x00000014>;
                      vbp = <0x00000010>;
                      vsync = <0x00000004>;
                      fps = <0x0000003c>;
                      work-mode = <0x00000000>;
                      rgb-mode = <0x00000003>;
                      lane-number = <0x00000004>;
                      phy-bit-clock = <0x3b9aca00>;
                      phy-esc-clock = <0x0493e000>;
                      split-enable = <0x00000000>;
                      eotp-enable = <0x00000000>;
                      burst-mode = <0x00000002>;
                      esd-check-enable = <0x00000000>;
                      initial-command = [39 01 00 02 b0 01 39 01 00 02 c3 4f 39 01 00 02 c4 40 39 01 00 02 c5 40 39 01 00 02 c6 40 39 01 00 02 c7 40 39 01 00 02 c8 4d 39 01 00 02 c9 52 39 01 00 02 ca 51 39 01 00 02 cd 5d 39 01 00 02 ce 5b 39 01 00 02 cf 4b 39 01 00 02 d0 49 39 01 00 02 d1 47 39 01 00 02 d2;
                      sleep-in-command = [39 01 78 01 28 39 01 78 01 10];
                      sleep-out-command = [39 01 96 01 11 39 01 32 01 29];
                      read-id-command = [37 01 00 01 05 14 01 00 05 fb fc fd fe ff];
                      display-timings {
                              timing0 {
                                      clock-frequency = <0x088601c0>;
                                      hactive = <0x000004b0>;
                                      hfront-porch = <0x00000050>;
                                      hback-porch = <0x00000028>;
                                      hsync-len = <0x0000000a>;
                                      vactive = <0x00000780>;
                                      vfront-porch = <0x00000014>;
                                      vback-porch = <0x00000010>;
                                      vsync-len = <0x00000004>;
                                      vsync-active = <0x00000001>;
                                      hsync-active = <0x00000001>;
                              };
                      };
              };
      };
      memory@0 {
              device_type = "memory";
              reg = <0x00000000 0x00000000 0x00000000 0x80000000>;
      };
      memory@100000000 {
              device_type = "memory";
              reg = <0x00000001 0x00000000 0x00000000 0x80000000>;
      };
      chosen {
              bootargs = "earlycon=sbi console=ttyS0,115200n8 loglevel=8 swiotlb=65536 rdinit=/init";
              stdout-path = "serial0:115200n8";
      };
      dc-12v {
              compatible = "regulator-fixed";
              regulator-name = "dc_12v";
              regulator-always-on;
              regulator-boot-on;
              regulator-min-microvolt = <0x00b71b00>;
              regulator-max-microvolt = <0x00b71b00>;
              phandle = <0x00000087>;
      };
      vcc4v0-baseboard {
              compatible = "regulator-fixed";
              regulator-name = "vcc4v0_baseboard";
              regulator-always-on;
              regulator-boot-on;
              regulator-min-microvolt = "", "=        ";
              regulator-max-microvolt = "", "=        ";
              vin-supply = <0x00000087>;
              phandle = <0x00000035>;
      };
      rf-pwrseq {
              compatible = "spacemit,rf-pwrseq";
              io-supply = <0x0000004d>;
              io_voltage = <0x001b7740>;
              pwr-gpios = <0x0000002f 0x00000043 0x00000000>;
              status = "okay";
              wlan-pwrseq {
                      compatible = "spacemit,wlan-pwrseq";
                      regon-gpios = <0x0000002f 0x00000074 0x00000000>;
                      interrupt-parent = <0x00000039>;
                      interrupts = <0x0000010c>;
                      pinctrl-names = "default";
                      pinctrl-0 = <0x00000088>;
              };
              bt-pwrseq {
                      compatible = "spacemit,bt-pwrseq";
                      reset-gpios = <0x0000002f 0x0000003f 0x00000000>;
              };
      };
      leds {
              compatible = "gpio-leds";
              led1 {
                      label = "sys-led";
                      gpios = <0x0000002f 0x00000060 0x00000000>;
                      linux,default-trigger = "heartbeat";
                      default-state = "on";
                      status = "okay";
              };
      };
      pwm-fan {
              compatible = "pwm-fan";
              pwms = <0x00000089 0x00002710>;
              #cooling-cells = <0x00000002>;
              cooling-levels = <0x00000000 0x00000040 0x00000080 0x000000c0 0x000000ff>;
              status = "okay";
              phandle = <0x0000005d>;
      };
 };
