/*
 * Copyright (c) 2009-2019 ARM Limited. All rights reserved.
 * 
 * SPDX-License-Identifier: Apache-2.0
 * 
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * 
 * http://www.apache.org/licenses/LICENSE-2.0
 * 
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 * @file     MDR1986VE3.sfd
 * @brief    CMSIS-SVD SFD File
 * @version  1.0
 * @date     18. December 2021
 * @note     Generated by SVDConv V3.3.39 on Saturday, 18.12.2021 09:13:45
 *           from File 'MDR1986VE3.svd',
 *           last modified on Tuesday, 17.08.2021 07:07:54
 */




// -------------------------  Register Item Address: MDR_CAN1_CONTROL  ----------------------------
// SVD Line: 43

unsigned int MDR_CAN1_CONTROL __AT (0x40000000);



// ---------------------------  Field Item: MDR_CAN1_CONTROL_CAN_EN  ------------------------------
// SVD Line: 52

//  <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_CAN_EN
//    <name> CAN_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000000) CAN_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_CONTROL ) </loc>
//      <o.0..0> CAN_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_CONTROL_ROM  --------------------------------
// SVD Line: 58

//  <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_ROM
//    <name> ROM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000000) ROM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_CONTROL ) </loc>
//      <o.1..1> ROM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_CONTROL_STM  --------------------------------
// SVD Line: 64

//  <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_STM
//    <name> STM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000000) STM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_CONTROL ) </loc>
//      <o.2..2> STM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_CONTROL_SAP  --------------------------------
// SVD Line: 70

//  <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_SAP
//    <name> SAP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000000) SAP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_CONTROL ) </loc>
//      <o.3..3> SAP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_CONTROL_ROP  --------------------------------
// SVD Line: 76

//  <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_ROP
//    <name> ROP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000000) ROP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_CONTROL ) </loc>
//      <o.4..4> ROP
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_CAN1_CONTROL  --------------------------------
// SVD Line: 43

//  <rtree> SFDITEM_REG__MDR_CAN1_CONTROL
//    <name> CONTROL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000000) CAN Control Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_CONTROL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_CONTROL = (MDR_CAN1_CONTROL & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_CAN_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_ROM </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_STM </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_SAP </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_CONTROL_ROP </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN1_STATUS  -----------------------------
// SVD Line: 84

unsigned int MDR_CAN1_STATUS __AT (0x40000004);



// --------------------------  Field Item: MDR_CAN1_STATUS_RX_READY  ------------------------------
// SVD Line: 93

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_RX_READY
//    <name> RX_READY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000004) RX_READY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.0..0> RX_READY
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_STATUS_TX_READY  ------------------------------
// SVD Line: 99

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_TX_READY
//    <name> TX_READY </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000004) TX_READY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.1..1> TX_READY
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_STATUS_ERROR_OVER  -----------------------------
// SVD Line: 105

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_ERROR_OVER
//    <name> ERROR_OVER </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000004) ERROR_OVER </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.2..2> ERROR_OVER
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_STATUS_BIT_ERR  ------------------------------
// SVD Line: 111

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_BIT_ERR
//    <name> BIT_ERR </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000004) BIT_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.3..3> BIT_ERR
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_CAN1_STATUS_BIT_STUFF_ERR  ---------------------------
// SVD Line: 117

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_BIT_STUFF_ERR
//    <name> BIT_STUFF_ERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000004) BIT_STUFF_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.4..4> BIT_STUFF_ERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_STATUS_CRC_ERR  ------------------------------
// SVD Line: 123

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_CRC_ERR
//    <name> CRC_ERR </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000004) CRC_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.5..5> CRC_ERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_STATUS_FRAME_ERR  -----------------------------
// SVD Line: 129

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_FRAME_ERR
//    <name> FRAME_ERR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000004) FRAME_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.6..6> FRAME_ERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_STATUS_ACK_ERR  ------------------------------
// SVD Line: 135

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_ACK_ERR
//    <name> ACK_ERR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000004) ACK_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.7..7> ACK_ERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_STATUS_IDLOWER  ------------------------------
// SVD Line: 141

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_IDLOWER
//    <name> IDLOWER </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000004) IDLOWER </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.8..8> IDLOWER
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_STATUS_ERR_STATUS  -----------------------------
// SVD Line: 147

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_ERR_STATUS
//    <name> ERR_STATUS </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40000004) ERR_STATUS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_STATUS >> 9) & 0x3), ((MDR_CAN1_STATUS = (MDR_CAN1_STATUS & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_STATUS_RX_ERR_CNT8  ----------------------------
// SVD Line: 153

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_RX_ERR_CNT8
//    <name> RX_ERR_CNT8 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000004) RX_ERR_CNT8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.11..11> RX_ERR_CNT8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_STATUS_TX_ERR_CNT8  ----------------------------
// SVD Line: 159

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_TX_ERR_CNT8
//    <name> TX_ERR_CNT8 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000004) TX_ERR_CNT8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_STATUS ) </loc>
//      <o.12..12> TX_ERR_CNT8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_STATUS_RX_ERR_CNT  -----------------------------
// SVD Line: 165

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_RX_ERR_CNT
//    <name> RX_ERR_CNT </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000004) RX_ERR_CNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_STATUS >> 16) & 0xFF), ((MDR_CAN1_STATUS = (MDR_CAN1_STATUS & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_STATUS_TX_ERR_CNT  -----------------------------
// SVD Line: 171

//  <item> SFDITEM_FIELD__MDR_CAN1_STATUS_TX_ERR_CNT
//    <name> TX_ERR_CNT </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000004) TX_ERR_CNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_STATUS >> 24) & 0xFF), ((MDR_CAN1_STATUS = (MDR_CAN1_STATUS & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN1_STATUS  --------------------------------
// SVD Line: 84

//  <rtree> SFDITEM_REG__MDR_CAN1_STATUS
//    <name> STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000004) CAN Status Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_STATUS >> 0) & 0xFFFFFFFF), ((MDR_CAN1_STATUS = (MDR_CAN1_STATUS & ~(0xFFFF1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_RX_READY </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_TX_READY </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_ERROR_OVER </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_BIT_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_BIT_STUFF_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_CRC_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_FRAME_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_ACK_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_IDLOWER </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_ERR_STATUS </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_RX_ERR_CNT8 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_TX_ERR_CNT8 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_RX_ERR_CNT </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_STATUS_TX_ERR_CNT </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN1_BITTMNG  ----------------------------
// SVD Line: 179

unsigned int MDR_CAN1_BITTMNG __AT (0x40000008);



// ----------------------------  Field Item: MDR_CAN1_BITTMNG_BRP  --------------------------------
// SVD Line: 188

//  <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_BRP
//    <name> BRP </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000008) BRP </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BITTMNG >> 0) & 0xFFFF), ((MDR_CAN1_BITTMNG = (MDR_CAN1_BITTMNG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_BITTMNG_PSEG  -------------------------------
// SVD Line: 194

//  <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_PSEG
//    <name> PSEG </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x40000008) PSEG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BITTMNG >> 16) & 0x7), ((MDR_CAN1_BITTMNG = (MDR_CAN1_BITTMNG & ~(0x7UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_BITTMNG_SEG1  -------------------------------
// SVD Line: 200

//  <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_SEG1
//    <name> SEG1 </name>
//    <rw> 
//    <i> [Bits 21..19] RW (@ 0x40000008) SEG1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BITTMNG >> 19) & 0x7), ((MDR_CAN1_BITTMNG = (MDR_CAN1_BITTMNG & ~(0x7UL << 19 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_BITTMNG_SEG2  -------------------------------
// SVD Line: 206

//  <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_SEG2
//    <name> SEG2 </name>
//    <rw> 
//    <i> [Bits 24..22] RW (@ 0x40000008) SEG2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BITTMNG >> 22) & 0x7), ((MDR_CAN1_BITTMNG = (MDR_CAN1_BITTMNG & ~(0x7UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_BITTMNG_SJW  --------------------------------
// SVD Line: 212

//  <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_SJW
//    <name> SJW </name>
//    <rw> 
//    <i> [Bits 26..25] RW (@ 0x40000008) SJW </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BITTMNG >> 25) & 0x3), ((MDR_CAN1_BITTMNG = (MDR_CAN1_BITTMNG & ~(0x3UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_BITTMNG_SB  --------------------------------
// SVD Line: 218

//  <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_SB
//    <name> SB </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40000008) SB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BITTMNG ) </loc>
//      <o.27..27> SB
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_CAN1_BITTMNG  --------------------------------
// SVD Line: 179

//  <rtree> SFDITEM_REG__MDR_CAN1_BITTMNG
//    <name> BITTMNG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000008) CAN Bittiming Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BITTMNG >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BITTMNG = (MDR_CAN1_BITTMNG & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_BRP </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_PSEG </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_SEG1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_SEG2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_SJW </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BITTMNG_SB </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN1_INT_EN  -----------------------------
// SVD Line: 226

unsigned int MDR_CAN1_INT_EN __AT (0x40000010);



// -------------------------  Field Item: MDR_CAN1_INT_EN_GLB_INT_EN  -----------------------------
// SVD Line: 235

//  <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_GLB_INT_EN
//    <name> GLB_INT_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000010) GLB_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_INT_EN ) </loc>
//      <o.0..0> GLB_INT_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_INT_EN_RX_INT_EN  -----------------------------
// SVD Line: 241

//  <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_RX_INT_EN
//    <name> RX_INT_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000010) RX_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_INT_EN ) </loc>
//      <o.1..1> RX_INT_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_INT_EN_TX_INT_EN  -----------------------------
// SVD Line: 247

//  <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_TX_INT_EN
//    <name> TX_INT_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000010) TX_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_INT_EN ) </loc>
//      <o.2..2> TX_INT_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_INT_EN_ERR_INT_EN  -----------------------------
// SVD Line: 253

//  <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_ERR_INT_EN
//    <name> ERR_INT_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000010) ERR_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_INT_EN ) </loc>
//      <o.3..3> ERR_INT_EN
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_CAN1_INT_EN_ERR_OVER_INT_EN  --------------------------
// SVD Line: 259

//  <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_ERR_OVER_INT_EN
//    <name> ERR_OVER_INT_EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000010) ERR_OVER_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_INT_EN ) </loc>
//      <o.4..4> ERR_OVER_INT_EN
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN1_INT_EN  --------------------------------
// SVD Line: 226

//  <rtree> SFDITEM_REG__MDR_CAN1_INT_EN
//    <name> INT_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000010) CAN Interrupt enable Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_INT_EN >> 0) & 0xFFFFFFFF), ((MDR_CAN1_INT_EN = (MDR_CAN1_INT_EN & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_GLB_INT_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_RX_INT_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_TX_INT_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_ERR_INT_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_INT_EN_ERR_OVER_INT_EN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN1_OVER  ------------------------------
// SVD Line: 267

unsigned int MDR_CAN1_OVER __AT (0x4000001C);



// ---------------------------  Field Item: MDR_CAN1_OVER_ERROR_MAX  ------------------------------
// SVD Line: 275

//  <item> SFDITEM_FIELD__MDR_CAN1_OVER_ERROR_MAX
//    <name> ERROR_MAX </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000001C) ERROR_MAX </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_OVER >> 0) & 0xFF), ((MDR_CAN1_OVER = (MDR_CAN1_OVER & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_CAN1_OVER  ---------------------------------
// SVD Line: 267

//  <rtree> SFDITEM_REG__MDR_CAN1_OVER
//    <name> OVER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000001C) OVER </i>
//    <loc> ( (unsigned int)((MDR_CAN1_OVER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_OVER = (MDR_CAN1_OVER & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_OVER_ERROR_MAX </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN1_RXID  ------------------------------
// SVD Line: 283

unsigned int MDR_CAN1_RXID __AT (0x40000020);



// ------------------------------  Field Item: MDR_CAN1_RXID_EID  ---------------------------------
// SVD Line: 292

//  <item> SFDITEM_FIELD__MDR_CAN1_RXID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000020) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_RXID >> 0) & 0x3FFFF), ((MDR_CAN1_RXID = (MDR_CAN1_RXID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN1_RXID_SID  ---------------------------------
// SVD Line: 298

//  <item> SFDITEM_FIELD__MDR_CAN1_RXID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000020) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_RXID >> 18) & 0x7FF), ((MDR_CAN1_RXID = (MDR_CAN1_RXID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_CAN1_RXID  ---------------------------------
// SVD Line: 283

//  <rtree> SFDITEM_REG__MDR_CAN1_RXID
//    <name> RXID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000020) CAN Receive ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_RXID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_RXID = (MDR_CAN1_RXID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXID_SID </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN1_RXDLC  -----------------------------
// SVD Line: 306

unsigned int MDR_CAN1_RXDLC __AT (0x40000024);



// -----------------------------  Field Item: MDR_CAN1_RXDLC_DLC  ---------------------------------
// SVD Line: 315

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000024) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_RXDLC >> 0) & 0xF), ((MDR_CAN1_RXDLC = (MDR_CAN1_RXDLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_RXDLC_RTR  ---------------------------------
// SVD Line: 321

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000024) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_RXDLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN1_RXDLC_R1  ---------------------------------
// SVD Line: 327

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000024) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_RXDLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN1_RXDLC_R0  ---------------------------------
// SVD Line: 333

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000024) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_RXDLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_RXDLC_SSR  ---------------------------------
// SVD Line: 339

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000024) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_RXDLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_RXDLC_IDE  ---------------------------------
// SVD Line: 345

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000024) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_RXDLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN1_RXDLC  ---------------------------------
// SVD Line: 306

//  <rtree> SFDITEM_REG__MDR_CAN1_RXDLC
//    <name> RXDLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000024) CAN Receive DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_RXDLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_RXDLC = (MDR_CAN1_RXDLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDLC_IDE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN1_RXDATAL  ----------------------------
// SVD Line: 353

unsigned int MDR_CAN1_RXDATAL __AT (0x40000028);



// ----------------------------  Field Item: MDR_CAN1_RXDATAL_DB0  --------------------------------
// SVD Line: 362

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000028) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_RXDATAL >> 0) & 0xFF), ((MDR_CAN1_RXDATAL = (MDR_CAN1_RXDATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_RXDATAL_DB1  --------------------------------
// SVD Line: 368

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000028) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_RXDATAL >> 8) & 0xFF), ((MDR_CAN1_RXDATAL = (MDR_CAN1_RXDATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_RXDATAL_DB2  --------------------------------
// SVD Line: 374

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000028) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_RXDATAL >> 16) & 0xFF), ((MDR_CAN1_RXDATAL = (MDR_CAN1_RXDATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_RXDATAL_DB3  --------------------------------
// SVD Line: 380

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000028) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_RXDATAL >> 24) & 0xFF), ((MDR_CAN1_RXDATAL = (MDR_CAN1_RXDATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_CAN1_RXDATAL  --------------------------------
// SVD Line: 353

//  <rtree> SFDITEM_REG__MDR_CAN1_RXDATAL
//    <name> RXDATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000028) CAN Receive Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_RXDATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_RXDATAL = (MDR_CAN1_RXDATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDATAL_DB3 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN1_RXDATAH  ----------------------------
// SVD Line: 388

unsigned int MDR_CAN1_RXDATAH __AT (0x4000002C);



// ----------------------------  Field Item: MDR_CAN1_RXDATAH_DB4  --------------------------------
// SVD Line: 397

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000002C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_RXDATAH >> 0) & 0xFF), ((MDR_CAN1_RXDATAH = (MDR_CAN1_RXDATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_RXDATAH_DB5  --------------------------------
// SVD Line: 403

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000002C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_RXDATAH >> 8) & 0xFF), ((MDR_CAN1_RXDATAH = (MDR_CAN1_RXDATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_RXDATAH_DB6  --------------------------------
// SVD Line: 409

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000002C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_RXDATAH >> 16) & 0xFF), ((MDR_CAN1_RXDATAH = (MDR_CAN1_RXDATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN1_RXDATAH_DB7  --------------------------------
// SVD Line: 415

//  <item> SFDITEM_FIELD__MDR_CAN1_RXDATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000002C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_RXDATAH >> 24) & 0xFF), ((MDR_CAN1_RXDATAH = (MDR_CAN1_RXDATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_CAN1_RXDATAH  --------------------------------
// SVD Line: 388

//  <rtree> SFDITEM_REG__MDR_CAN1_RXDATAH
//    <name> RXDATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000002C) CAN Receive Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_RXDATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_RXDATAH = (MDR_CAN1_RXDATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_RXDATAH_DB7 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN1_TXID  ------------------------------
// SVD Line: 423

unsigned int MDR_CAN1_TXID __AT (0x40000030);



// ------------------------------  Field Item: MDR_CAN1_TXID_EID  ---------------------------------
// SVD Line: 432

//  <item> SFDITEM_FIELD__MDR_CAN1_TXID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000030) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_TXID >> 0) & 0x3FFFF), ((MDR_CAN1_TXID = (MDR_CAN1_TXID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN1_TXID_SID  ---------------------------------
// SVD Line: 438

//  <item> SFDITEM_FIELD__MDR_CAN1_TXID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000030) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_TXID >> 18) & 0x7FF), ((MDR_CAN1_TXID = (MDR_CAN1_TXID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_CAN1_TXID  ---------------------------------
// SVD Line: 423

//  <rtree> SFDITEM_REG__MDR_CAN1_TXID
//    <name> TXID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000030) CAN Transmit ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_TXID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_TXID = (MDR_CAN1_TXID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_TXID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_TXID_SID </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN1_TXDLC  -----------------------------
// SVD Line: 446

unsigned int MDR_CAN1_TXDLC __AT (0x40000034);



// -----------------------------  Field Item: MDR_CAN1_TXDLC_DLC  ---------------------------------
// SVD Line: 455

//  <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000034) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_TXDLC >> 0) & 0xF), ((MDR_CAN1_TXDLC = (MDR_CAN1_TXDLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_TXDLC_RTR  ---------------------------------
// SVD Line: 461

//  <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000034) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_TXDLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN1_TXDLC_R1  ---------------------------------
// SVD Line: 467

//  <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000034) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_TXDLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN1_TXDLC_R0  ---------------------------------
// SVD Line: 473

//  <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000034) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_TXDLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_TXDLC_SSR  ---------------------------------
// SVD Line: 479

//  <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000034) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_TXDLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_TXDLC_IDE  ---------------------------------
// SVD Line: 485

//  <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000034) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_TXDLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN1_TXDLC  ---------------------------------
// SVD Line: 446

//  <rtree> SFDITEM_REG__MDR_CAN1_TXDLC
//    <name> TXDLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000034) CAN Transmit DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_TXDLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_TXDLC = (MDR_CAN1_TXDLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_TXDLC_IDE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN1_DATAL  -----------------------------
// SVD Line: 493

unsigned int MDR_CAN1_DATAL __AT (0x40000038);



// -----------------------------  Field Item: MDR_CAN1_DATAL_DB0  ---------------------------------
// SVD Line: 502

//  <item> SFDITEM_FIELD__MDR_CAN1_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000038) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_DATAL >> 0) & 0xFF), ((MDR_CAN1_DATAL = (MDR_CAN1_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_DATAL_DB1  ---------------------------------
// SVD Line: 508

//  <item> SFDITEM_FIELD__MDR_CAN1_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000038) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_DATAL >> 8) & 0xFF), ((MDR_CAN1_DATAL = (MDR_CAN1_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_DATAL_DB2  ---------------------------------
// SVD Line: 514

//  <item> SFDITEM_FIELD__MDR_CAN1_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000038) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_DATAL >> 16) & 0xFF), ((MDR_CAN1_DATAL = (MDR_CAN1_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_DATAL_DB3  ---------------------------------
// SVD Line: 520

//  <item> SFDITEM_FIELD__MDR_CAN1_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000038) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_DATAL >> 24) & 0xFF), ((MDR_CAN1_DATAL = (MDR_CAN1_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN1_DATAL  ---------------------------------
// SVD Line: 493

//  <rtree> SFDITEM_REG__MDR_CAN1_DATAL
//    <name> DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000038) CAN Transmit Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_DATAL = (MDR_CAN1_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_DATAL_DB3 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN1_DATAH  -----------------------------
// SVD Line: 528

unsigned int MDR_CAN1_DATAH __AT (0x4000003C);



// -----------------------------  Field Item: MDR_CAN1_DATAH_DB4  ---------------------------------
// SVD Line: 537

//  <item> SFDITEM_FIELD__MDR_CAN1_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000003C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_DATAH >> 0) & 0xFF), ((MDR_CAN1_DATAH = (MDR_CAN1_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_DATAH_DB5  ---------------------------------
// SVD Line: 543

//  <item> SFDITEM_FIELD__MDR_CAN1_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000003C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_DATAH >> 8) & 0xFF), ((MDR_CAN1_DATAH = (MDR_CAN1_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_DATAH_DB6  ---------------------------------
// SVD Line: 549

//  <item> SFDITEM_FIELD__MDR_CAN1_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000003C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_DATAH >> 16) & 0xFF), ((MDR_CAN1_DATAH = (MDR_CAN1_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN1_DATAH_DB7  ---------------------------------
// SVD Line: 555

//  <item> SFDITEM_FIELD__MDR_CAN1_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000003C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_DATAH >> 24) & 0xFF), ((MDR_CAN1_DATAH = (MDR_CAN1_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN1_DATAH  ---------------------------------
// SVD Line: 528

//  <rtree> SFDITEM_REG__MDR_CAN1_DATAH
//    <name> DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000003C) CAN Transmit Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_DATAH = (MDR_CAN1_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON00  ---------------------------
// SVD Line: 563

unsigned int MDR_CAN1_BUF_CON00 __AT (0x40000040);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON00_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000040) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON00 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON00_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000040) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON00 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON00_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000040) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON00 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON00_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000040) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON00 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON00_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000040) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON00 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON00_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000040) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON00 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON00_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000040) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON00 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON00_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000040) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON00 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON00  -------------------------------
// SVD Line: 563

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON00
//    <name> BUF_CON00 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000040) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON00 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON00 = (MDR_CAN1_BUF_CON00 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON00_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON01  ---------------------------
// SVD Line: 622

unsigned int MDR_CAN1_BUF_CON01 __AT (0x40000044);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON01_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000044) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON01 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON01_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000044) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON01 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON01_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000044) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON01 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON01_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000044) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON01 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON01_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000044) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON01 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON01_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000044) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON01 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON01_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000044) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON01 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON01_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000044) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON01 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON01  -------------------------------
// SVD Line: 622

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON01
//    <name> BUF_CON01 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000044) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON01 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON01 = (MDR_CAN1_BUF_CON01 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON01_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON02  ---------------------------
// SVD Line: 626

unsigned int MDR_CAN1_BUF_CON02 __AT (0x40000048);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON02_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000048) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON02 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON02_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000048) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON02 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON02_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000048) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON02 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON02_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000048) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON02 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON02_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000048) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON02 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON02_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000048) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON02 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON02_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000048) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON02 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON02_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000048) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON02 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON02  -------------------------------
// SVD Line: 626

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON02
//    <name> BUF_CON02 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000048) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON02 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON02 = (MDR_CAN1_BUF_CON02 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON02_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON03  ---------------------------
// SVD Line: 630

unsigned int MDR_CAN1_BUF_CON03 __AT (0x4000004C);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON03_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000004C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON03 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON03_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000004C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON03 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON03_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000004C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON03 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON03_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000004C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON03 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON03_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000004C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON03 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON03_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000004C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON03 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON03_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000004C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON03 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON03_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000004C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON03 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON03  -------------------------------
// SVD Line: 630

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON03
//    <name> BUF_CON03 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000004C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON03 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON03 = (MDR_CAN1_BUF_CON03 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON03_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON04  ---------------------------
// SVD Line: 634

unsigned int MDR_CAN1_BUF_CON04 __AT (0x40000050);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON04_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000050) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON04 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON04_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000050) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON04 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON04_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000050) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON04 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON04_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000050) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON04 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON04_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000050) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON04 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON04_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000050) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON04 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON04_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000050) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON04 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON04_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000050) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON04 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON04  -------------------------------
// SVD Line: 634

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON04
//    <name> BUF_CON04 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000050) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON04 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON04 = (MDR_CAN1_BUF_CON04 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON04_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON05  ---------------------------
// SVD Line: 638

unsigned int MDR_CAN1_BUF_CON05 __AT (0x40000054);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON05_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000054) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON05 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON05_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000054) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON05 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON05_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000054) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON05 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON05_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000054) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON05 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON05_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000054) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON05 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON05_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000054) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON05 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON05_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000054) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON05 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON05_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000054) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON05 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON05  -------------------------------
// SVD Line: 638

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON05
//    <name> BUF_CON05 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000054) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON05 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON05 = (MDR_CAN1_BUF_CON05 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON05_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON06  ---------------------------
// SVD Line: 642

unsigned int MDR_CAN1_BUF_CON06 __AT (0x40000058);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON06_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000058) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON06 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON06_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000058) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON06 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON06_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000058) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON06 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON06_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000058) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON06 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON06_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000058) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON06 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON06_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000058) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON06 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON06_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000058) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON06 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON06_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000058) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON06 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON06  -------------------------------
// SVD Line: 642

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON06
//    <name> BUF_CON06 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000058) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON06 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON06 = (MDR_CAN1_BUF_CON06 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON06_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON07  ---------------------------
// SVD Line: 646

unsigned int MDR_CAN1_BUF_CON07 __AT (0x4000005C);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON07_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000005C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON07 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON07_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000005C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON07 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON07_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000005C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON07 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON07_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000005C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON07 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON07_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000005C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON07 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON07_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000005C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON07 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON07_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000005C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON07 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON07_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000005C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON07 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON07  -------------------------------
// SVD Line: 646

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON07
//    <name> BUF_CON07 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000005C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON07 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON07 = (MDR_CAN1_BUF_CON07 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON07_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON08  ---------------------------
// SVD Line: 650

unsigned int MDR_CAN1_BUF_CON08 __AT (0x40000060);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON08_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000060) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON08 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON08_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000060) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON08 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON08_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000060) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON08 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON08_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000060) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON08 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON08_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000060) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON08 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON08_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000060) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON08 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON08_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000060) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON08 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON08_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000060) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON08 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON08  -------------------------------
// SVD Line: 650

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON08
//    <name> BUF_CON08 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000060) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON08 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON08 = (MDR_CAN1_BUF_CON08 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON08_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON09  ---------------------------
// SVD Line: 654

unsigned int MDR_CAN1_BUF_CON09 __AT (0x40000064);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON09_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000064) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON09 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON09_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000064) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON09 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON09_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000064) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON09 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON09_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000064) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON09 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON09_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000064) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON09 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON09_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000064) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON09 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON09_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000064) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON09 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON09_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000064) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON09 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON09  -------------------------------
// SVD Line: 654

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON09
//    <name> BUF_CON09 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000064) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON09 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON09 = (MDR_CAN1_BUF_CON09 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON09_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON10  ---------------------------
// SVD Line: 658

unsigned int MDR_CAN1_BUF_CON10 __AT (0x40000068);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON10_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000068) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON10 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON10_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000068) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON10 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON10_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000068) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON10 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON10_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000068) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON10 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON10_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000068) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON10 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON10_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000068) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON10 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON10_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000068) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON10 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON10_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000068) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON10 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON10  -------------------------------
// SVD Line: 658

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON10
//    <name> BUF_CON10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000068) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON10 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON10 = (MDR_CAN1_BUF_CON10 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON10_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON11  ---------------------------
// SVD Line: 662

unsigned int MDR_CAN1_BUF_CON11 __AT (0x4000006C);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON11_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000006C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON11 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON11_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000006C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON11 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON11_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000006C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON11 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON11_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000006C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON11 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON11_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000006C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON11 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON11_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000006C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON11 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON11_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000006C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON11 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON11_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000006C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON11 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON11  -------------------------------
// SVD Line: 662

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON11
//    <name> BUF_CON11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000006C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON11 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON11 = (MDR_CAN1_BUF_CON11 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON11_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON12  ---------------------------
// SVD Line: 666

unsigned int MDR_CAN1_BUF_CON12 __AT (0x40000070);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON12_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000070) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON12 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON12_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000070) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON12 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON12_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000070) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON12 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON12_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000070) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON12 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON12_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000070) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON12 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON12_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000070) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON12 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON12_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000070) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON12 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON12_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000070) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON12 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON12  -------------------------------
// SVD Line: 666

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON12
//    <name> BUF_CON12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000070) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON12 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON12 = (MDR_CAN1_BUF_CON12 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON12_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON13  ---------------------------
// SVD Line: 670

unsigned int MDR_CAN1_BUF_CON13 __AT (0x40000074);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON13_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000074) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON13 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON13_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000074) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON13 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON13_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000074) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON13 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON13_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000074) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON13 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON13_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000074) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON13 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON13_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000074) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON13 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON13_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000074) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON13 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON13_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000074) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON13 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON13  -------------------------------
// SVD Line: 670

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON13
//    <name> BUF_CON13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000074) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON13 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON13 = (MDR_CAN1_BUF_CON13 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON13_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON14  ---------------------------
// SVD Line: 674

unsigned int MDR_CAN1_BUF_CON14 __AT (0x40000078);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON14_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000078) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON14 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON14_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000078) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON14 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON14_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000078) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON14 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON14_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000078) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON14 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON14_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000078) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON14 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON14_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000078) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON14 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON14_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000078) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON14 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON14_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000078) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON14 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON14  -------------------------------
// SVD Line: 674

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON14
//    <name> BUF_CON14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000078) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON14 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON14 = (MDR_CAN1_BUF_CON14 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON14_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON15  ---------------------------
// SVD Line: 678

unsigned int MDR_CAN1_BUF_CON15 __AT (0x4000007C);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON15_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000007C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON15 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON15_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000007C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON15 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON15_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000007C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON15 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON15_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000007C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON15 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON15_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000007C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON15 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON15_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000007C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON15 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON15_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000007C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON15 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON15_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000007C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON15 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON15  -------------------------------
// SVD Line: 678

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON15
//    <name> BUF_CON15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000007C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON15 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON15 = (MDR_CAN1_BUF_CON15 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON15_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON16  ---------------------------
// SVD Line: 682

unsigned int MDR_CAN1_BUF_CON16 __AT (0x40000080);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON16_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000080) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON16 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON16_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000080) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON16 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON16_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000080) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON16 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON16_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000080) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON16 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON16_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000080) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON16 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON16_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000080) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON16 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON16_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000080) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON16 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON16_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000080) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON16 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON16  -------------------------------
// SVD Line: 682

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON16
//    <name> BUF_CON16 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000080) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON16 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON16 = (MDR_CAN1_BUF_CON16 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON16_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON17  ---------------------------
// SVD Line: 686

unsigned int MDR_CAN1_BUF_CON17 __AT (0x40000084);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON17_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000084) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON17 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON17_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000084) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON17 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON17_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000084) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON17 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON17_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000084) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON17 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON17_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000084) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON17 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON17_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000084) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON17 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON17_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000084) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON17 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON17_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000084) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON17 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON17  -------------------------------
// SVD Line: 686

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON17
//    <name> BUF_CON17 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000084) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON17 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON17 = (MDR_CAN1_BUF_CON17 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON17_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON18  ---------------------------
// SVD Line: 690

unsigned int MDR_CAN1_BUF_CON18 __AT (0x40000088);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON18_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000088) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON18 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON18_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000088) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON18 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON18_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000088) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON18 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON18_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000088) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON18 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON18_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000088) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON18 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON18_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000088) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON18 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON18_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000088) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON18 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON18_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000088) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON18 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON18  -------------------------------
// SVD Line: 690

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON18
//    <name> BUF_CON18 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000088) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON18 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON18 = (MDR_CAN1_BUF_CON18 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON18_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON19  ---------------------------
// SVD Line: 694

unsigned int MDR_CAN1_BUF_CON19 __AT (0x4000008C);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON19_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000008C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON19 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON19_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000008C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON19 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON19_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000008C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON19 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON19_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000008C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON19 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON19_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000008C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON19 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON19_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000008C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON19 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON19_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000008C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON19 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON19_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000008C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON19 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON19  -------------------------------
// SVD Line: 694

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON19
//    <name> BUF_CON19 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000008C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON19 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON19 = (MDR_CAN1_BUF_CON19 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON19_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON20  ---------------------------
// SVD Line: 698

unsigned int MDR_CAN1_BUF_CON20 __AT (0x40000090);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON20_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000090) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON20 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON20_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000090) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON20 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON20_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000090) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON20 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON20_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000090) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON20 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON20_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000090) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON20 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON20_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000090) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON20 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON20_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000090) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON20 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON20_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000090) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON20 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON20  -------------------------------
// SVD Line: 698

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON20
//    <name> BUF_CON20 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000090) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON20 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON20 = (MDR_CAN1_BUF_CON20 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON20_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON21  ---------------------------
// SVD Line: 702

unsigned int MDR_CAN1_BUF_CON21 __AT (0x40000094);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON21_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000094) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON21 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON21_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000094) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON21 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON21_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000094) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON21 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON21_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000094) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON21 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON21_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000094) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON21 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON21_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000094) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON21 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON21_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000094) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON21 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON21_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000094) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON21 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON21  -------------------------------
// SVD Line: 702

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON21
//    <name> BUF_CON21 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000094) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON21 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON21 = (MDR_CAN1_BUF_CON21 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON21_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON22  ---------------------------
// SVD Line: 706

unsigned int MDR_CAN1_BUF_CON22 __AT (0x40000098);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON22_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000098) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON22 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON22_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000098) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON22 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON22_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000098) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON22 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON22_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000098) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON22 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON22_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000098) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON22 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON22_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000098) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON22 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON22_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000098) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON22 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON22_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000098) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON22 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON22  -------------------------------
// SVD Line: 706

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON22
//    <name> BUF_CON22 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000098) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON22 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON22 = (MDR_CAN1_BUF_CON22 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON22_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON23  ---------------------------
// SVD Line: 710

unsigned int MDR_CAN1_BUF_CON23 __AT (0x4000009C);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON23_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000009C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON23 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON23_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000009C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON23 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON23_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000009C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON23 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON23_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000009C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON23 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON23_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000009C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON23 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON23_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000009C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON23 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON23_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000009C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON23 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON23_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000009C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON23 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON23  -------------------------------
// SVD Line: 710

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON23
//    <name> BUF_CON23 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000009C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON23 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON23 = (MDR_CAN1_BUF_CON23 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON23_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON24  ---------------------------
// SVD Line: 714

unsigned int MDR_CAN1_BUF_CON24 __AT (0x400000A0);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON24_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400000A0) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON24 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON24_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400000A0) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON24 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON24_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400000A0) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON24 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON24_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400000A0) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON24 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON24_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400000A0) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON24 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON24_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400000A0) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON24 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON24_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400000A0) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON24 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON24_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400000A0) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON24 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON24  -------------------------------
// SVD Line: 714

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON24
//    <name> BUF_CON24 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000A0) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON24 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON24 = (MDR_CAN1_BUF_CON24 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON24_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON25  ---------------------------
// SVD Line: 718

unsigned int MDR_CAN1_BUF_CON25 __AT (0x400000A4);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON25_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400000A4) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON25 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON25_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400000A4) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON25 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON25_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400000A4) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON25 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON25_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400000A4) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON25 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON25_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400000A4) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON25 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON25_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400000A4) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON25 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON25_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400000A4) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON25 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON25_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400000A4) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON25 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON25  -------------------------------
// SVD Line: 718

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON25
//    <name> BUF_CON25 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000A4) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON25 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON25 = (MDR_CAN1_BUF_CON25 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON25_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON26  ---------------------------
// SVD Line: 722

unsigned int MDR_CAN1_BUF_CON26 __AT (0x400000A8);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON26_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400000A8) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON26 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON26_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400000A8) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON26 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON26_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400000A8) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON26 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON26_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400000A8) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON26 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON26_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400000A8) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON26 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON26_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400000A8) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON26 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON26_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400000A8) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON26 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON26_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400000A8) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON26 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON26  -------------------------------
// SVD Line: 722

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON26
//    <name> BUF_CON26 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000A8) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON26 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON26 = (MDR_CAN1_BUF_CON26 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON26_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON27  ---------------------------
// SVD Line: 726

unsigned int MDR_CAN1_BUF_CON27 __AT (0x400000AC);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON27_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400000AC) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON27 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON27_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400000AC) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON27 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON27_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400000AC) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON27 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON27_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400000AC) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON27 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON27_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400000AC) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON27 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON27_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400000AC) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON27 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON27_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400000AC) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON27 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON27_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400000AC) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON27 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON27  -------------------------------
// SVD Line: 726

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON27
//    <name> BUF_CON27 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000AC) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON27 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON27 = (MDR_CAN1_BUF_CON27 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON27_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON28  ---------------------------
// SVD Line: 730

unsigned int MDR_CAN1_BUF_CON28 __AT (0x400000B0);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON28_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400000B0) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON28 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON28_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400000B0) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON28 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON28_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400000B0) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON28 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON28_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400000B0) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON28 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON28_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400000B0) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON28 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON28_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400000B0) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON28 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON28_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400000B0) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON28 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON28_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400000B0) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON28 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON28  -------------------------------
// SVD Line: 730

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON28
//    <name> BUF_CON28 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000B0) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON28 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON28 = (MDR_CAN1_BUF_CON28 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON28_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON29  ---------------------------
// SVD Line: 734

unsigned int MDR_CAN1_BUF_CON29 __AT (0x400000B4);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON29_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400000B4) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON29 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON29_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400000B4) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON29 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON29_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400000B4) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON29 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON29_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400000B4) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON29 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON29_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400000B4) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON29 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON29_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400000B4) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON29 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON29_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400000B4) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON29 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON29_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400000B4) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON29 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON29  -------------------------------
// SVD Line: 734

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON29
//    <name> BUF_CON29 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000B4) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON29 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON29 = (MDR_CAN1_BUF_CON29 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON29_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON30  ---------------------------
// SVD Line: 738

unsigned int MDR_CAN1_BUF_CON30 __AT (0x400000B8);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON30_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400000B8) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON30 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON30_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400000B8) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON30 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON30_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400000B8) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON30 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON30_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400000B8) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON30 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON30_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400000B8) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON30 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON30_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400000B8) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON30 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON30_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400000B8) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON30 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON30_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400000B8) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON30 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON30  -------------------------------
// SVD Line: 738

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON30
//    <name> BUF_CON30 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000B8) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON30 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON30 = (MDR_CAN1_BUF_CON30 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON30_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_CON31  ---------------------------
// SVD Line: 742

unsigned int MDR_CAN1_BUF_CON31 __AT (0x400000BC);



// ----------------------------  Field Item: MDR_CAN1_BUF_CON31_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400000BC) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON31 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON31_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400000BC) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON31 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON31_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400000BC) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON31 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON31_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400000BC) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON31 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON31_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400000BC) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON31 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_CON31_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400000BC) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON31 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON31_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400000BC) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON31 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN1_BUF_CON31_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400000BC) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_CON31 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_CON31  -------------------------------
// SVD Line: 742

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_CON31
//    <name> BUF_CON31 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000BC) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_CON31 >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_CON31 = (MDR_CAN1_BUF_CON31 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_CON31_OVER_WR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN1_INT_RX  -----------------------------
// SVD Line: 746

unsigned int MDR_CAN1_INT_RX __AT (0x400000C0);



// ---------------------------  Field Item: MDR_CAN1_INT_RX_INT_RX  -------------------------------
// SVD Line: 754

//  <item> SFDITEM_FIELD__MDR_CAN1_INT_RX_INT_RX
//    <name> INT_RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000C0) INT_RX </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_INT_RX >> 0) & 0xFFFFFFFF), ((MDR_CAN1_INT_RX = (MDR_CAN1_INT_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN1_INT_RX  --------------------------------
// SVD Line: 746

//  <rtree> SFDITEM_REG__MDR_CAN1_INT_RX
//    <name> INT_RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000C0) INT_RX </i>
//    <loc> ( (unsigned int)((MDR_CAN1_INT_RX >> 0) & 0xFFFFFFFF), ((MDR_CAN1_INT_RX = (MDR_CAN1_INT_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_INT_RX_INT_RX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_CAN1_RX  -------------------------------
// SVD Line: 762

unsigned int MDR_CAN1_RX __AT (0x400000C4);



// -------------------------------  Field Item: MDR_CAN1_RX_RX  -----------------------------------
// SVD Line: 770

//  <item> SFDITEM_FIELD__MDR_CAN1_RX_RX
//    <name> RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000C4) RX </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_RX >> 0) & 0xFFFFFFFF), ((MDR_CAN1_RX = (MDR_CAN1_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_CAN1_RX  ----------------------------------
// SVD Line: 762

//  <rtree> SFDITEM_REG__MDR_CAN1_RX
//    <name> RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000C4) RX </i>
//    <loc> ( (unsigned int)((MDR_CAN1_RX >> 0) & 0xFFFFFFFF), ((MDR_CAN1_RX = (MDR_CAN1_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_RX_RX </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN1_INT_TX  -----------------------------
// SVD Line: 778

unsigned int MDR_CAN1_INT_TX __AT (0x400000C8);



// ---------------------------  Field Item: MDR_CAN1_INT_TX_INT_TX  -------------------------------
// SVD Line: 786

//  <item> SFDITEM_FIELD__MDR_CAN1_INT_TX_INT_TX
//    <name> INT_TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000C8) INT_TX </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_INT_TX >> 0) & 0xFFFFFFFF), ((MDR_CAN1_INT_TX = (MDR_CAN1_INT_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN1_INT_TX  --------------------------------
// SVD Line: 778

//  <rtree> SFDITEM_REG__MDR_CAN1_INT_TX
//    <name> INT_TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000C8) INT_TX </i>
//    <loc> ( (unsigned int)((MDR_CAN1_INT_TX >> 0) & 0xFFFFFFFF), ((MDR_CAN1_INT_TX = (MDR_CAN1_INT_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_INT_TX_INT_TX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_CAN1_TX  -------------------------------
// SVD Line: 794

unsigned int MDR_CAN1_TX __AT (0x400000CC);



// -------------------------------  Field Item: MDR_CAN1_TX_TX  -----------------------------------
// SVD Line: 802

//  <item> SFDITEM_FIELD__MDR_CAN1_TX_TX
//    <name> TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000CC) TX </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_TX >> 0) & 0xFFFFFFFF), ((MDR_CAN1_TX = (MDR_CAN1_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_CAN1_TX  ----------------------------------
// SVD Line: 794

//  <rtree> SFDITEM_REG__MDR_CAN1_TX
//    <name> TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400000CC) TX </i>
//    <loc> ( (unsigned int)((MDR_CAN1_TX >> 0) & 0xFFFFFFFF), ((MDR_CAN1_TX = (MDR_CAN1_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_TX_TX </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_00_ID  ---------------------------
// SVD Line: 810

unsigned int MDR_CAN1_BUF_00_ID __AT (0x40000200);



// ---------------------------  Field Item: MDR_CAN1_BUF_00_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000200) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_00_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_00_ID = (MDR_CAN1_BUF_00_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_00_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000200) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_00_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_00_ID = (MDR_CAN1_BUF_00_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_00_ID  -------------------------------
// SVD Line: 810

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_00_ID
//    <name> BUF_00_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000200) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_00_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_00_ID = (MDR_CAN1_BUF_00_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_00_DLC  ---------------------------
// SVD Line: 833

unsigned int MDR_CAN1_BUF_00_DLC __AT (0x40000204);



// ---------------------------  Field Item: MDR_CAN1_BUF_00_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000204) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_00_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_00_DLC = (MDR_CAN1_BUF_00_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_00_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000204) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_00_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_00_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000204) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_00_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_00_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000204) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_00_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_00_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000204) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_00_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_00_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000204) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_00_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_00_DLC  ------------------------------
// SVD Line: 833

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_00_DLC
//    <name> BUF_00_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000204) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_00_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_00_DLC = (MDR_CAN1_BUF_00_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_00_DATAL  --------------------------
// SVD Line: 880

unsigned int MDR_CAN1_BUF_00_DATAL __AT (0x40000208);



// --------------------------  Field Item: MDR_CAN1_BUF_00_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000208) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_00_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_00_DATAL = (MDR_CAN1_BUF_00_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_00_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000208) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_00_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_00_DATAL = (MDR_CAN1_BUF_00_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_00_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000208) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_00_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_00_DATAL = (MDR_CAN1_BUF_00_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_00_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000208) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_00_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_00_DATAL = (MDR_CAN1_BUF_00_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_00_DATAL  -----------------------------
// SVD Line: 880

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_00_DATAL
//    <name> BUF_00_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000208) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_00_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_00_DATAL = (MDR_CAN1_BUF_00_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_00_DATAH  --------------------------
// SVD Line: 915

unsigned int MDR_CAN1_BUF_00_DATAH __AT (0x4000020C);



// --------------------------  Field Item: MDR_CAN1_BUF_00_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000020C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_00_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_00_DATAH = (MDR_CAN1_BUF_00_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_00_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000020C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_00_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_00_DATAH = (MDR_CAN1_BUF_00_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_00_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000020C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_00_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_00_DATAH = (MDR_CAN1_BUF_00_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_00_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000020C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_00_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_00_DATAH = (MDR_CAN1_BUF_00_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_00_DATAH  -----------------------------
// SVD Line: 915

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_00_DATAH
//    <name> BUF_00_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000020C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_00_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_00_DATAH = (MDR_CAN1_BUF_00_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_00_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_01_ID  ---------------------------
// SVD Line: 950

unsigned int MDR_CAN1_BUF_01_ID __AT (0x40000210);



// ---------------------------  Field Item: MDR_CAN1_BUF_01_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000210) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_01_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_01_ID = (MDR_CAN1_BUF_01_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_01_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000210) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_01_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_01_ID = (MDR_CAN1_BUF_01_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_01_ID  -------------------------------
// SVD Line: 950

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_01_ID
//    <name> BUF_01_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000210) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_01_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_01_ID = (MDR_CAN1_BUF_01_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_01_DLC  ---------------------------
// SVD Line: 954

unsigned int MDR_CAN1_BUF_01_DLC __AT (0x40000214);



// ---------------------------  Field Item: MDR_CAN1_BUF_01_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000214) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_01_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_01_DLC = (MDR_CAN1_BUF_01_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_01_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000214) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_01_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_01_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000214) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_01_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_01_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000214) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_01_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_01_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000214) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_01_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_01_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000214) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_01_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_01_DLC  ------------------------------
// SVD Line: 954

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_01_DLC
//    <name> BUF_01_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000214) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_01_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_01_DLC = (MDR_CAN1_BUF_01_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_01_DATAL  --------------------------
// SVD Line: 958

unsigned int MDR_CAN1_BUF_01_DATAL __AT (0x40000218);



// --------------------------  Field Item: MDR_CAN1_BUF_01_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000218) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_01_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_01_DATAL = (MDR_CAN1_BUF_01_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_01_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000218) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_01_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_01_DATAL = (MDR_CAN1_BUF_01_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_01_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000218) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_01_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_01_DATAL = (MDR_CAN1_BUF_01_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_01_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000218) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_01_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_01_DATAL = (MDR_CAN1_BUF_01_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_01_DATAL  -----------------------------
// SVD Line: 958

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_01_DATAL
//    <name> BUF_01_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000218) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_01_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_01_DATAL = (MDR_CAN1_BUF_01_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_01_DATAH  --------------------------
// SVD Line: 962

unsigned int MDR_CAN1_BUF_01_DATAH __AT (0x4000021C);



// --------------------------  Field Item: MDR_CAN1_BUF_01_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000021C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_01_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_01_DATAH = (MDR_CAN1_BUF_01_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_01_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000021C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_01_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_01_DATAH = (MDR_CAN1_BUF_01_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_01_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000021C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_01_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_01_DATAH = (MDR_CAN1_BUF_01_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_01_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000021C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_01_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_01_DATAH = (MDR_CAN1_BUF_01_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_01_DATAH  -----------------------------
// SVD Line: 962

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_01_DATAH
//    <name> BUF_01_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000021C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_01_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_01_DATAH = (MDR_CAN1_BUF_01_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_01_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_02_ID  ---------------------------
// SVD Line: 966

unsigned int MDR_CAN1_BUF_02_ID __AT (0x40000220);



// ---------------------------  Field Item: MDR_CAN1_BUF_02_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000220) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_02_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_02_ID = (MDR_CAN1_BUF_02_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_02_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000220) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_02_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_02_ID = (MDR_CAN1_BUF_02_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_02_ID  -------------------------------
// SVD Line: 966

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_02_ID
//    <name> BUF_02_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000220) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_02_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_02_ID = (MDR_CAN1_BUF_02_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_02_DLC  ---------------------------
// SVD Line: 970

unsigned int MDR_CAN1_BUF_02_DLC __AT (0x40000224);



// ---------------------------  Field Item: MDR_CAN1_BUF_02_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000224) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_02_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_02_DLC = (MDR_CAN1_BUF_02_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_02_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000224) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_02_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_02_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000224) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_02_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_02_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000224) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_02_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_02_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000224) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_02_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_02_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000224) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_02_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_02_DLC  ------------------------------
// SVD Line: 970

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_02_DLC
//    <name> BUF_02_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000224) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_02_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_02_DLC = (MDR_CAN1_BUF_02_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_02_DATAL  --------------------------
// SVD Line: 974

unsigned int MDR_CAN1_BUF_02_DATAL __AT (0x40000228);



// --------------------------  Field Item: MDR_CAN1_BUF_02_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000228) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_02_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_02_DATAL = (MDR_CAN1_BUF_02_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_02_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000228) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_02_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_02_DATAL = (MDR_CAN1_BUF_02_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_02_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000228) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_02_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_02_DATAL = (MDR_CAN1_BUF_02_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_02_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000228) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_02_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_02_DATAL = (MDR_CAN1_BUF_02_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_02_DATAL  -----------------------------
// SVD Line: 974

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_02_DATAL
//    <name> BUF_02_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000228) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_02_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_02_DATAL = (MDR_CAN1_BUF_02_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_02_DATAH  --------------------------
// SVD Line: 978

unsigned int MDR_CAN1_BUF_02_DATAH __AT (0x4000022C);



// --------------------------  Field Item: MDR_CAN1_BUF_02_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000022C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_02_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_02_DATAH = (MDR_CAN1_BUF_02_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_02_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000022C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_02_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_02_DATAH = (MDR_CAN1_BUF_02_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_02_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000022C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_02_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_02_DATAH = (MDR_CAN1_BUF_02_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_02_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000022C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_02_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_02_DATAH = (MDR_CAN1_BUF_02_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_02_DATAH  -----------------------------
// SVD Line: 978

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_02_DATAH
//    <name> BUF_02_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000022C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_02_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_02_DATAH = (MDR_CAN1_BUF_02_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_02_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_03_ID  ---------------------------
// SVD Line: 982

unsigned int MDR_CAN1_BUF_03_ID __AT (0x40000230);



// ---------------------------  Field Item: MDR_CAN1_BUF_03_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000230) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_03_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_03_ID = (MDR_CAN1_BUF_03_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_03_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000230) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_03_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_03_ID = (MDR_CAN1_BUF_03_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_03_ID  -------------------------------
// SVD Line: 982

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_03_ID
//    <name> BUF_03_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000230) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_03_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_03_ID = (MDR_CAN1_BUF_03_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_03_DLC  ---------------------------
// SVD Line: 986

unsigned int MDR_CAN1_BUF_03_DLC __AT (0x40000234);



// ---------------------------  Field Item: MDR_CAN1_BUF_03_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000234) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_03_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_03_DLC = (MDR_CAN1_BUF_03_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_03_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000234) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_03_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_03_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000234) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_03_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_03_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000234) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_03_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_03_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000234) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_03_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_03_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000234) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_03_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_03_DLC  ------------------------------
// SVD Line: 986

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_03_DLC
//    <name> BUF_03_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000234) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_03_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_03_DLC = (MDR_CAN1_BUF_03_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_03_DATAL  --------------------------
// SVD Line: 990

unsigned int MDR_CAN1_BUF_03_DATAL __AT (0x40000238);



// --------------------------  Field Item: MDR_CAN1_BUF_03_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000238) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_03_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_03_DATAL = (MDR_CAN1_BUF_03_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_03_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000238) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_03_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_03_DATAL = (MDR_CAN1_BUF_03_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_03_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000238) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_03_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_03_DATAL = (MDR_CAN1_BUF_03_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_03_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000238) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_03_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_03_DATAL = (MDR_CAN1_BUF_03_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_03_DATAL  -----------------------------
// SVD Line: 990

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_03_DATAL
//    <name> BUF_03_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000238) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_03_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_03_DATAL = (MDR_CAN1_BUF_03_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_03_DATAH  --------------------------
// SVD Line: 994

unsigned int MDR_CAN1_BUF_03_DATAH __AT (0x4000023C);



// --------------------------  Field Item: MDR_CAN1_BUF_03_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000023C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_03_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_03_DATAH = (MDR_CAN1_BUF_03_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_03_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000023C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_03_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_03_DATAH = (MDR_CAN1_BUF_03_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_03_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000023C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_03_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_03_DATAH = (MDR_CAN1_BUF_03_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_03_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000023C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_03_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_03_DATAH = (MDR_CAN1_BUF_03_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_03_DATAH  -----------------------------
// SVD Line: 994

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_03_DATAH
//    <name> BUF_03_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000023C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_03_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_03_DATAH = (MDR_CAN1_BUF_03_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_03_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_04_ID  ---------------------------
// SVD Line: 998

unsigned int MDR_CAN1_BUF_04_ID __AT (0x40000240);



// ---------------------------  Field Item: MDR_CAN1_BUF_04_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000240) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_04_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_04_ID = (MDR_CAN1_BUF_04_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_04_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000240) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_04_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_04_ID = (MDR_CAN1_BUF_04_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_04_ID  -------------------------------
// SVD Line: 998

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_04_ID
//    <name> BUF_04_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000240) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_04_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_04_ID = (MDR_CAN1_BUF_04_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_04_DLC  ---------------------------
// SVD Line: 1002

unsigned int MDR_CAN1_BUF_04_DLC __AT (0x40000244);



// ---------------------------  Field Item: MDR_CAN1_BUF_04_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000244) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_04_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_04_DLC = (MDR_CAN1_BUF_04_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_04_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000244) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_04_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_04_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000244) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_04_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_04_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000244) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_04_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_04_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000244) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_04_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_04_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000244) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_04_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_04_DLC  ------------------------------
// SVD Line: 1002

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_04_DLC
//    <name> BUF_04_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000244) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_04_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_04_DLC = (MDR_CAN1_BUF_04_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_04_DATAL  --------------------------
// SVD Line: 1006

unsigned int MDR_CAN1_BUF_04_DATAL __AT (0x40000248);



// --------------------------  Field Item: MDR_CAN1_BUF_04_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000248) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_04_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_04_DATAL = (MDR_CAN1_BUF_04_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_04_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000248) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_04_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_04_DATAL = (MDR_CAN1_BUF_04_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_04_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000248) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_04_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_04_DATAL = (MDR_CAN1_BUF_04_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_04_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000248) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_04_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_04_DATAL = (MDR_CAN1_BUF_04_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_04_DATAL  -----------------------------
// SVD Line: 1006

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_04_DATAL
//    <name> BUF_04_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000248) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_04_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_04_DATAL = (MDR_CAN1_BUF_04_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_04_DATAH  --------------------------
// SVD Line: 1010

unsigned int MDR_CAN1_BUF_04_DATAH __AT (0x4000024C);



// --------------------------  Field Item: MDR_CAN1_BUF_04_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000024C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_04_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_04_DATAH = (MDR_CAN1_BUF_04_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_04_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000024C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_04_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_04_DATAH = (MDR_CAN1_BUF_04_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_04_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000024C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_04_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_04_DATAH = (MDR_CAN1_BUF_04_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_04_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000024C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_04_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_04_DATAH = (MDR_CAN1_BUF_04_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_04_DATAH  -----------------------------
// SVD Line: 1010

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_04_DATAH
//    <name> BUF_04_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000024C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_04_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_04_DATAH = (MDR_CAN1_BUF_04_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_04_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_05_ID  ---------------------------
// SVD Line: 1014

unsigned int MDR_CAN1_BUF_05_ID __AT (0x40000250);



// ---------------------------  Field Item: MDR_CAN1_BUF_05_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000250) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_05_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_05_ID = (MDR_CAN1_BUF_05_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_05_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000250) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_05_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_05_ID = (MDR_CAN1_BUF_05_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_05_ID  -------------------------------
// SVD Line: 1014

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_05_ID
//    <name> BUF_05_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000250) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_05_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_05_ID = (MDR_CAN1_BUF_05_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_05_DLC  ---------------------------
// SVD Line: 1018

unsigned int MDR_CAN1_BUF_05_DLC __AT (0x40000254);



// ---------------------------  Field Item: MDR_CAN1_BUF_05_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000254) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_05_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_05_DLC = (MDR_CAN1_BUF_05_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_05_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000254) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_05_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_05_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000254) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_05_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_05_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000254) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_05_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_05_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000254) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_05_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_05_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000254) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_05_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_05_DLC  ------------------------------
// SVD Line: 1018

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_05_DLC
//    <name> BUF_05_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000254) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_05_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_05_DLC = (MDR_CAN1_BUF_05_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_05_DATAL  --------------------------
// SVD Line: 1022

unsigned int MDR_CAN1_BUF_05_DATAL __AT (0x40000258);



// --------------------------  Field Item: MDR_CAN1_BUF_05_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000258) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_05_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_05_DATAL = (MDR_CAN1_BUF_05_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_05_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000258) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_05_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_05_DATAL = (MDR_CAN1_BUF_05_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_05_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000258) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_05_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_05_DATAL = (MDR_CAN1_BUF_05_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_05_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000258) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_05_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_05_DATAL = (MDR_CAN1_BUF_05_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_05_DATAL  -----------------------------
// SVD Line: 1022

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_05_DATAL
//    <name> BUF_05_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000258) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_05_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_05_DATAL = (MDR_CAN1_BUF_05_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_05_DATAH  --------------------------
// SVD Line: 1026

unsigned int MDR_CAN1_BUF_05_DATAH __AT (0x4000025C);



// --------------------------  Field Item: MDR_CAN1_BUF_05_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000025C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_05_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_05_DATAH = (MDR_CAN1_BUF_05_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_05_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000025C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_05_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_05_DATAH = (MDR_CAN1_BUF_05_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_05_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000025C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_05_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_05_DATAH = (MDR_CAN1_BUF_05_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_05_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000025C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_05_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_05_DATAH = (MDR_CAN1_BUF_05_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_05_DATAH  -----------------------------
// SVD Line: 1026

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_05_DATAH
//    <name> BUF_05_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000025C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_05_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_05_DATAH = (MDR_CAN1_BUF_05_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_05_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_06_ID  ---------------------------
// SVD Line: 1030

unsigned int MDR_CAN1_BUF_06_ID __AT (0x40000260);



// ---------------------------  Field Item: MDR_CAN1_BUF_06_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000260) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_06_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_06_ID = (MDR_CAN1_BUF_06_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_06_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000260) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_06_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_06_ID = (MDR_CAN1_BUF_06_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_06_ID  -------------------------------
// SVD Line: 1030

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_06_ID
//    <name> BUF_06_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000260) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_06_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_06_ID = (MDR_CAN1_BUF_06_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_06_DLC  ---------------------------
// SVD Line: 1034

unsigned int MDR_CAN1_BUF_06_DLC __AT (0x40000264);



// ---------------------------  Field Item: MDR_CAN1_BUF_06_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000264) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_06_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_06_DLC = (MDR_CAN1_BUF_06_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_06_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000264) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_06_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_06_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000264) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_06_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_06_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000264) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_06_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_06_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000264) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_06_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_06_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000264) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_06_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_06_DLC  ------------------------------
// SVD Line: 1034

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_06_DLC
//    <name> BUF_06_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000264) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_06_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_06_DLC = (MDR_CAN1_BUF_06_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_06_DATAL  --------------------------
// SVD Line: 1038

unsigned int MDR_CAN1_BUF_06_DATAL __AT (0x40000268);



// --------------------------  Field Item: MDR_CAN1_BUF_06_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000268) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_06_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_06_DATAL = (MDR_CAN1_BUF_06_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_06_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000268) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_06_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_06_DATAL = (MDR_CAN1_BUF_06_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_06_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000268) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_06_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_06_DATAL = (MDR_CAN1_BUF_06_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_06_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000268) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_06_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_06_DATAL = (MDR_CAN1_BUF_06_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_06_DATAL  -----------------------------
// SVD Line: 1038

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_06_DATAL
//    <name> BUF_06_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000268) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_06_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_06_DATAL = (MDR_CAN1_BUF_06_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_06_DATAH  --------------------------
// SVD Line: 1042

unsigned int MDR_CAN1_BUF_06_DATAH __AT (0x4000026C);



// --------------------------  Field Item: MDR_CAN1_BUF_06_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000026C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_06_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_06_DATAH = (MDR_CAN1_BUF_06_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_06_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000026C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_06_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_06_DATAH = (MDR_CAN1_BUF_06_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_06_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000026C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_06_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_06_DATAH = (MDR_CAN1_BUF_06_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_06_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000026C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_06_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_06_DATAH = (MDR_CAN1_BUF_06_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_06_DATAH  -----------------------------
// SVD Line: 1042

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_06_DATAH
//    <name> BUF_06_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000026C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_06_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_06_DATAH = (MDR_CAN1_BUF_06_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_06_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_07_ID  ---------------------------
// SVD Line: 1046

unsigned int MDR_CAN1_BUF_07_ID __AT (0x40000270);



// ---------------------------  Field Item: MDR_CAN1_BUF_07_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000270) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_07_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_07_ID = (MDR_CAN1_BUF_07_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_07_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000270) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_07_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_07_ID = (MDR_CAN1_BUF_07_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_07_ID  -------------------------------
// SVD Line: 1046

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_07_ID
//    <name> BUF_07_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000270) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_07_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_07_ID = (MDR_CAN1_BUF_07_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_07_DLC  ---------------------------
// SVD Line: 1050

unsigned int MDR_CAN1_BUF_07_DLC __AT (0x40000274);



// ---------------------------  Field Item: MDR_CAN1_BUF_07_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000274) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_07_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_07_DLC = (MDR_CAN1_BUF_07_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_07_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000274) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_07_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_07_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000274) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_07_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_07_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000274) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_07_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_07_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000274) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_07_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_07_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000274) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_07_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_07_DLC  ------------------------------
// SVD Line: 1050

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_07_DLC
//    <name> BUF_07_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000274) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_07_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_07_DLC = (MDR_CAN1_BUF_07_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_07_DATAL  --------------------------
// SVD Line: 1054

unsigned int MDR_CAN1_BUF_07_DATAL __AT (0x40000278);



// --------------------------  Field Item: MDR_CAN1_BUF_07_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000278) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_07_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_07_DATAL = (MDR_CAN1_BUF_07_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_07_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000278) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_07_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_07_DATAL = (MDR_CAN1_BUF_07_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_07_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000278) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_07_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_07_DATAL = (MDR_CAN1_BUF_07_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_07_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000278) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_07_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_07_DATAL = (MDR_CAN1_BUF_07_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_07_DATAL  -----------------------------
// SVD Line: 1054

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_07_DATAL
//    <name> BUF_07_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000278) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_07_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_07_DATAL = (MDR_CAN1_BUF_07_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_07_DATAH  --------------------------
// SVD Line: 1058

unsigned int MDR_CAN1_BUF_07_DATAH __AT (0x4000027C);



// --------------------------  Field Item: MDR_CAN1_BUF_07_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000027C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_07_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_07_DATAH = (MDR_CAN1_BUF_07_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_07_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000027C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_07_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_07_DATAH = (MDR_CAN1_BUF_07_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_07_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000027C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_07_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_07_DATAH = (MDR_CAN1_BUF_07_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_07_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000027C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_07_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_07_DATAH = (MDR_CAN1_BUF_07_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_07_DATAH  -----------------------------
// SVD Line: 1058

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_07_DATAH
//    <name> BUF_07_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000027C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_07_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_07_DATAH = (MDR_CAN1_BUF_07_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_07_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_08_ID  ---------------------------
// SVD Line: 1062

unsigned int MDR_CAN1_BUF_08_ID __AT (0x40000280);



// ---------------------------  Field Item: MDR_CAN1_BUF_08_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000280) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_08_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_08_ID = (MDR_CAN1_BUF_08_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_08_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000280) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_08_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_08_ID = (MDR_CAN1_BUF_08_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_08_ID  -------------------------------
// SVD Line: 1062

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_08_ID
//    <name> BUF_08_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000280) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_08_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_08_ID = (MDR_CAN1_BUF_08_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_08_DLC  ---------------------------
// SVD Line: 1066

unsigned int MDR_CAN1_BUF_08_DLC __AT (0x40000284);



// ---------------------------  Field Item: MDR_CAN1_BUF_08_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000284) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_08_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_08_DLC = (MDR_CAN1_BUF_08_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_08_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000284) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_08_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_08_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000284) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_08_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_08_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000284) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_08_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_08_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000284) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_08_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_08_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000284) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_08_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_08_DLC  ------------------------------
// SVD Line: 1066

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_08_DLC
//    <name> BUF_08_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000284) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_08_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_08_DLC = (MDR_CAN1_BUF_08_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_08_DATAL  --------------------------
// SVD Line: 1070

unsigned int MDR_CAN1_BUF_08_DATAL __AT (0x40000288);



// --------------------------  Field Item: MDR_CAN1_BUF_08_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000288) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_08_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_08_DATAL = (MDR_CAN1_BUF_08_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_08_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000288) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_08_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_08_DATAL = (MDR_CAN1_BUF_08_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_08_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000288) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_08_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_08_DATAL = (MDR_CAN1_BUF_08_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_08_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000288) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_08_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_08_DATAL = (MDR_CAN1_BUF_08_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_08_DATAL  -----------------------------
// SVD Line: 1070

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_08_DATAL
//    <name> BUF_08_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000288) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_08_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_08_DATAL = (MDR_CAN1_BUF_08_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_08_DATAH  --------------------------
// SVD Line: 1074

unsigned int MDR_CAN1_BUF_08_DATAH __AT (0x4000028C);



// --------------------------  Field Item: MDR_CAN1_BUF_08_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000028C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_08_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_08_DATAH = (MDR_CAN1_BUF_08_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_08_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000028C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_08_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_08_DATAH = (MDR_CAN1_BUF_08_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_08_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000028C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_08_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_08_DATAH = (MDR_CAN1_BUF_08_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_08_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000028C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_08_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_08_DATAH = (MDR_CAN1_BUF_08_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_08_DATAH  -----------------------------
// SVD Line: 1074

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_08_DATAH
//    <name> BUF_08_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000028C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_08_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_08_DATAH = (MDR_CAN1_BUF_08_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_08_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_09_ID  ---------------------------
// SVD Line: 1078

unsigned int MDR_CAN1_BUF_09_ID __AT (0x40000290);



// ---------------------------  Field Item: MDR_CAN1_BUF_09_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000290) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_09_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_09_ID = (MDR_CAN1_BUF_09_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_09_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000290) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_09_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_09_ID = (MDR_CAN1_BUF_09_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_09_ID  -------------------------------
// SVD Line: 1078

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_09_ID
//    <name> BUF_09_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000290) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_09_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_09_ID = (MDR_CAN1_BUF_09_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_09_DLC  ---------------------------
// SVD Line: 1082

unsigned int MDR_CAN1_BUF_09_DLC __AT (0x40000294);



// ---------------------------  Field Item: MDR_CAN1_BUF_09_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000294) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_09_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_09_DLC = (MDR_CAN1_BUF_09_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_09_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000294) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_09_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_09_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000294) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_09_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_09_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000294) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_09_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_09_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000294) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_09_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_09_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000294) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_09_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_09_DLC  ------------------------------
// SVD Line: 1082

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_09_DLC
//    <name> BUF_09_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000294) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_09_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_09_DLC = (MDR_CAN1_BUF_09_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_09_DATAL  --------------------------
// SVD Line: 1086

unsigned int MDR_CAN1_BUF_09_DATAL __AT (0x40000298);



// --------------------------  Field Item: MDR_CAN1_BUF_09_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000298) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_09_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_09_DATAL = (MDR_CAN1_BUF_09_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_09_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000298) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_09_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_09_DATAL = (MDR_CAN1_BUF_09_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_09_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000298) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_09_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_09_DATAL = (MDR_CAN1_BUF_09_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_09_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000298) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_09_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_09_DATAL = (MDR_CAN1_BUF_09_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_09_DATAL  -----------------------------
// SVD Line: 1086

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_09_DATAL
//    <name> BUF_09_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000298) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_09_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_09_DATAL = (MDR_CAN1_BUF_09_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_09_DATAH  --------------------------
// SVD Line: 1090

unsigned int MDR_CAN1_BUF_09_DATAH __AT (0x4000029C);



// --------------------------  Field Item: MDR_CAN1_BUF_09_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000029C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_09_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_09_DATAH = (MDR_CAN1_BUF_09_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_09_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000029C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_09_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_09_DATAH = (MDR_CAN1_BUF_09_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_09_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000029C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_09_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_09_DATAH = (MDR_CAN1_BUF_09_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_09_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000029C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_09_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_09_DATAH = (MDR_CAN1_BUF_09_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_09_DATAH  -----------------------------
// SVD Line: 1090

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_09_DATAH
//    <name> BUF_09_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000029C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_09_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_09_DATAH = (MDR_CAN1_BUF_09_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_09_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_10_ID  ---------------------------
// SVD Line: 1094

unsigned int MDR_CAN1_BUF_10_ID __AT (0x400002A0);



// ---------------------------  Field Item: MDR_CAN1_BUF_10_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400002A0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_10_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_10_ID = (MDR_CAN1_BUF_10_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_10_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400002A0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_10_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_10_ID = (MDR_CAN1_BUF_10_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_10_ID  -------------------------------
// SVD Line: 1094

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_10_ID
//    <name> BUF_10_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002A0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_10_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_10_ID = (MDR_CAN1_BUF_10_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_10_DLC  ---------------------------
// SVD Line: 1098

unsigned int MDR_CAN1_BUF_10_DLC __AT (0x400002A4);



// ---------------------------  Field Item: MDR_CAN1_BUF_10_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400002A4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_10_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_10_DLC = (MDR_CAN1_BUF_10_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_10_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400002A4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_10_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_10_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400002A4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_10_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_10_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400002A4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_10_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_10_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400002A4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_10_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_10_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400002A4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_10_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_10_DLC  ------------------------------
// SVD Line: 1098

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_10_DLC
//    <name> BUF_10_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002A4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_10_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_10_DLC = (MDR_CAN1_BUF_10_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_10_DATAL  --------------------------
// SVD Line: 1102

unsigned int MDR_CAN1_BUF_10_DATAL __AT (0x400002A8);



// --------------------------  Field Item: MDR_CAN1_BUF_10_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002A8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_10_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_10_DATAL = (MDR_CAN1_BUF_10_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_10_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002A8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_10_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_10_DATAL = (MDR_CAN1_BUF_10_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_10_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002A8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_10_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_10_DATAL = (MDR_CAN1_BUF_10_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_10_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002A8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_10_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_10_DATAL = (MDR_CAN1_BUF_10_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_10_DATAL  -----------------------------
// SVD Line: 1102

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_10_DATAL
//    <name> BUF_10_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002A8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_10_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_10_DATAL = (MDR_CAN1_BUF_10_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_10_DATAH  --------------------------
// SVD Line: 1106

unsigned int MDR_CAN1_BUF_10_DATAH __AT (0x400002AC);



// --------------------------  Field Item: MDR_CAN1_BUF_10_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002AC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_10_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_10_DATAH = (MDR_CAN1_BUF_10_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_10_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002AC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_10_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_10_DATAH = (MDR_CAN1_BUF_10_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_10_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002AC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_10_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_10_DATAH = (MDR_CAN1_BUF_10_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_10_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002AC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_10_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_10_DATAH = (MDR_CAN1_BUF_10_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_10_DATAH  -----------------------------
// SVD Line: 1106

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_10_DATAH
//    <name> BUF_10_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002AC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_10_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_10_DATAH = (MDR_CAN1_BUF_10_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_10_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_11_ID  ---------------------------
// SVD Line: 1110

unsigned int MDR_CAN1_BUF_11_ID __AT (0x400002B0);



// ---------------------------  Field Item: MDR_CAN1_BUF_11_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400002B0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_11_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_11_ID = (MDR_CAN1_BUF_11_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_11_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400002B0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_11_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_11_ID = (MDR_CAN1_BUF_11_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_11_ID  -------------------------------
// SVD Line: 1110

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_11_ID
//    <name> BUF_11_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002B0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_11_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_11_ID = (MDR_CAN1_BUF_11_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_11_DLC  ---------------------------
// SVD Line: 1114

unsigned int MDR_CAN1_BUF_11_DLC __AT (0x400002B4);



// ---------------------------  Field Item: MDR_CAN1_BUF_11_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400002B4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_11_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_11_DLC = (MDR_CAN1_BUF_11_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_11_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400002B4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_11_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_11_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400002B4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_11_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_11_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400002B4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_11_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_11_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400002B4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_11_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_11_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400002B4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_11_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_11_DLC  ------------------------------
// SVD Line: 1114

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_11_DLC
//    <name> BUF_11_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002B4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_11_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_11_DLC = (MDR_CAN1_BUF_11_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_11_DATAL  --------------------------
// SVD Line: 1118

unsigned int MDR_CAN1_BUF_11_DATAL __AT (0x400002B8);



// --------------------------  Field Item: MDR_CAN1_BUF_11_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002B8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_11_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_11_DATAL = (MDR_CAN1_BUF_11_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_11_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002B8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_11_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_11_DATAL = (MDR_CAN1_BUF_11_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_11_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002B8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_11_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_11_DATAL = (MDR_CAN1_BUF_11_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_11_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002B8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_11_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_11_DATAL = (MDR_CAN1_BUF_11_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_11_DATAL  -----------------------------
// SVD Line: 1118

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_11_DATAL
//    <name> BUF_11_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002B8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_11_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_11_DATAL = (MDR_CAN1_BUF_11_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_11_DATAH  --------------------------
// SVD Line: 1122

unsigned int MDR_CAN1_BUF_11_DATAH __AT (0x400002BC);



// --------------------------  Field Item: MDR_CAN1_BUF_11_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002BC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_11_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_11_DATAH = (MDR_CAN1_BUF_11_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_11_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002BC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_11_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_11_DATAH = (MDR_CAN1_BUF_11_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_11_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002BC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_11_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_11_DATAH = (MDR_CAN1_BUF_11_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_11_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002BC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_11_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_11_DATAH = (MDR_CAN1_BUF_11_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_11_DATAH  -----------------------------
// SVD Line: 1122

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_11_DATAH
//    <name> BUF_11_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002BC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_11_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_11_DATAH = (MDR_CAN1_BUF_11_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_11_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_12_ID  ---------------------------
// SVD Line: 1126

unsigned int MDR_CAN1_BUF_12_ID __AT (0x400002C0);



// ---------------------------  Field Item: MDR_CAN1_BUF_12_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400002C0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_12_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_12_ID = (MDR_CAN1_BUF_12_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_12_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400002C0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_12_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_12_ID = (MDR_CAN1_BUF_12_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_12_ID  -------------------------------
// SVD Line: 1126

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_12_ID
//    <name> BUF_12_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002C0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_12_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_12_ID = (MDR_CAN1_BUF_12_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_12_DLC  ---------------------------
// SVD Line: 1130

unsigned int MDR_CAN1_BUF_12_DLC __AT (0x400002C4);



// ---------------------------  Field Item: MDR_CAN1_BUF_12_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400002C4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_12_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_12_DLC = (MDR_CAN1_BUF_12_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_12_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400002C4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_12_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_12_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400002C4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_12_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_12_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400002C4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_12_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_12_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400002C4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_12_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_12_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400002C4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_12_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_12_DLC  ------------------------------
// SVD Line: 1130

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_12_DLC
//    <name> BUF_12_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002C4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_12_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_12_DLC = (MDR_CAN1_BUF_12_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_12_DATAL  --------------------------
// SVD Line: 1134

unsigned int MDR_CAN1_BUF_12_DATAL __AT (0x400002C8);



// --------------------------  Field Item: MDR_CAN1_BUF_12_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002C8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_12_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_12_DATAL = (MDR_CAN1_BUF_12_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_12_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002C8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_12_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_12_DATAL = (MDR_CAN1_BUF_12_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_12_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002C8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_12_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_12_DATAL = (MDR_CAN1_BUF_12_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_12_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002C8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_12_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_12_DATAL = (MDR_CAN1_BUF_12_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_12_DATAL  -----------------------------
// SVD Line: 1134

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_12_DATAL
//    <name> BUF_12_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002C8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_12_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_12_DATAL = (MDR_CAN1_BUF_12_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_12_DATAH  --------------------------
// SVD Line: 1138

unsigned int MDR_CAN1_BUF_12_DATAH __AT (0x400002CC);



// --------------------------  Field Item: MDR_CAN1_BUF_12_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002CC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_12_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_12_DATAH = (MDR_CAN1_BUF_12_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_12_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002CC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_12_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_12_DATAH = (MDR_CAN1_BUF_12_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_12_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002CC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_12_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_12_DATAH = (MDR_CAN1_BUF_12_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_12_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002CC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_12_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_12_DATAH = (MDR_CAN1_BUF_12_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_12_DATAH  -----------------------------
// SVD Line: 1138

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_12_DATAH
//    <name> BUF_12_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002CC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_12_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_12_DATAH = (MDR_CAN1_BUF_12_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_12_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_13_ID  ---------------------------
// SVD Line: 1142

unsigned int MDR_CAN1_BUF_13_ID __AT (0x400002D0);



// ---------------------------  Field Item: MDR_CAN1_BUF_13_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400002D0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_13_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_13_ID = (MDR_CAN1_BUF_13_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_13_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400002D0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_13_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_13_ID = (MDR_CAN1_BUF_13_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_13_ID  -------------------------------
// SVD Line: 1142

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_13_ID
//    <name> BUF_13_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002D0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_13_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_13_ID = (MDR_CAN1_BUF_13_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_13_DLC  ---------------------------
// SVD Line: 1146

unsigned int MDR_CAN1_BUF_13_DLC __AT (0x400002D4);



// ---------------------------  Field Item: MDR_CAN1_BUF_13_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400002D4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_13_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_13_DLC = (MDR_CAN1_BUF_13_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_13_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400002D4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_13_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_13_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400002D4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_13_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_13_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400002D4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_13_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_13_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400002D4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_13_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_13_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400002D4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_13_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_13_DLC  ------------------------------
// SVD Line: 1146

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_13_DLC
//    <name> BUF_13_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002D4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_13_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_13_DLC = (MDR_CAN1_BUF_13_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_13_DATAL  --------------------------
// SVD Line: 1150

unsigned int MDR_CAN1_BUF_13_DATAL __AT (0x400002D8);



// --------------------------  Field Item: MDR_CAN1_BUF_13_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002D8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_13_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_13_DATAL = (MDR_CAN1_BUF_13_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_13_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002D8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_13_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_13_DATAL = (MDR_CAN1_BUF_13_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_13_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002D8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_13_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_13_DATAL = (MDR_CAN1_BUF_13_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_13_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002D8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_13_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_13_DATAL = (MDR_CAN1_BUF_13_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_13_DATAL  -----------------------------
// SVD Line: 1150

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_13_DATAL
//    <name> BUF_13_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002D8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_13_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_13_DATAL = (MDR_CAN1_BUF_13_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_13_DATAH  --------------------------
// SVD Line: 1154

unsigned int MDR_CAN1_BUF_13_DATAH __AT (0x400002DC);



// --------------------------  Field Item: MDR_CAN1_BUF_13_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002DC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_13_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_13_DATAH = (MDR_CAN1_BUF_13_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_13_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002DC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_13_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_13_DATAH = (MDR_CAN1_BUF_13_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_13_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002DC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_13_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_13_DATAH = (MDR_CAN1_BUF_13_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_13_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002DC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_13_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_13_DATAH = (MDR_CAN1_BUF_13_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_13_DATAH  -----------------------------
// SVD Line: 1154

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_13_DATAH
//    <name> BUF_13_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002DC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_13_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_13_DATAH = (MDR_CAN1_BUF_13_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_13_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_14_ID  ---------------------------
// SVD Line: 1158

unsigned int MDR_CAN1_BUF_14_ID __AT (0x400002E0);



// ---------------------------  Field Item: MDR_CAN1_BUF_14_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400002E0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_14_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_14_ID = (MDR_CAN1_BUF_14_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_14_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400002E0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_14_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_14_ID = (MDR_CAN1_BUF_14_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_14_ID  -------------------------------
// SVD Line: 1158

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_14_ID
//    <name> BUF_14_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002E0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_14_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_14_ID = (MDR_CAN1_BUF_14_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_14_DLC  ---------------------------
// SVD Line: 1162

unsigned int MDR_CAN1_BUF_14_DLC __AT (0x400002E4);



// ---------------------------  Field Item: MDR_CAN1_BUF_14_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400002E4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_14_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_14_DLC = (MDR_CAN1_BUF_14_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_14_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400002E4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_14_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_14_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400002E4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_14_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_14_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400002E4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_14_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_14_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400002E4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_14_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_14_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400002E4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_14_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_14_DLC  ------------------------------
// SVD Line: 1162

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_14_DLC
//    <name> BUF_14_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002E4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_14_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_14_DLC = (MDR_CAN1_BUF_14_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_14_DATAL  --------------------------
// SVD Line: 1166

unsigned int MDR_CAN1_BUF_14_DATAL __AT (0x400002E8);



// --------------------------  Field Item: MDR_CAN1_BUF_14_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002E8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_14_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_14_DATAL = (MDR_CAN1_BUF_14_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_14_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002E8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_14_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_14_DATAL = (MDR_CAN1_BUF_14_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_14_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002E8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_14_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_14_DATAL = (MDR_CAN1_BUF_14_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_14_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002E8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_14_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_14_DATAL = (MDR_CAN1_BUF_14_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_14_DATAL  -----------------------------
// SVD Line: 1166

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_14_DATAL
//    <name> BUF_14_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002E8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_14_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_14_DATAL = (MDR_CAN1_BUF_14_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_14_DATAH  --------------------------
// SVD Line: 1170

unsigned int MDR_CAN1_BUF_14_DATAH __AT (0x400002EC);



// --------------------------  Field Item: MDR_CAN1_BUF_14_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002EC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_14_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_14_DATAH = (MDR_CAN1_BUF_14_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_14_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002EC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_14_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_14_DATAH = (MDR_CAN1_BUF_14_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_14_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002EC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_14_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_14_DATAH = (MDR_CAN1_BUF_14_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_14_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002EC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_14_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_14_DATAH = (MDR_CAN1_BUF_14_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_14_DATAH  -----------------------------
// SVD Line: 1170

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_14_DATAH
//    <name> BUF_14_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002EC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_14_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_14_DATAH = (MDR_CAN1_BUF_14_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_14_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_15_ID  ---------------------------
// SVD Line: 1174

unsigned int MDR_CAN1_BUF_15_ID __AT (0x400002F0);



// ---------------------------  Field Item: MDR_CAN1_BUF_15_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400002F0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_15_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_15_ID = (MDR_CAN1_BUF_15_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_15_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400002F0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_15_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_15_ID = (MDR_CAN1_BUF_15_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_15_ID  -------------------------------
// SVD Line: 1174

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_15_ID
//    <name> BUF_15_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002F0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_15_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_15_ID = (MDR_CAN1_BUF_15_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_15_DLC  ---------------------------
// SVD Line: 1178

unsigned int MDR_CAN1_BUF_15_DLC __AT (0x400002F4);



// ---------------------------  Field Item: MDR_CAN1_BUF_15_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400002F4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_15_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_15_DLC = (MDR_CAN1_BUF_15_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_15_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400002F4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_15_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_15_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400002F4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_15_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_15_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400002F4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_15_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_15_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400002F4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_15_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_15_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400002F4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_15_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_15_DLC  ------------------------------
// SVD Line: 1178

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_15_DLC
//    <name> BUF_15_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002F4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_15_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_15_DLC = (MDR_CAN1_BUF_15_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_15_DATAL  --------------------------
// SVD Line: 1182

unsigned int MDR_CAN1_BUF_15_DATAL __AT (0x400002F8);



// --------------------------  Field Item: MDR_CAN1_BUF_15_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002F8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_15_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_15_DATAL = (MDR_CAN1_BUF_15_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_15_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002F8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_15_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_15_DATAL = (MDR_CAN1_BUF_15_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_15_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002F8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_15_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_15_DATAL = (MDR_CAN1_BUF_15_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_15_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002F8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_15_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_15_DATAL = (MDR_CAN1_BUF_15_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_15_DATAL  -----------------------------
// SVD Line: 1182

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_15_DATAL
//    <name> BUF_15_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002F8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_15_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_15_DATAL = (MDR_CAN1_BUF_15_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_15_DATAH  --------------------------
// SVD Line: 1186

unsigned int MDR_CAN1_BUF_15_DATAH __AT (0x400002FC);



// --------------------------  Field Item: MDR_CAN1_BUF_15_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400002FC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_15_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_15_DATAH = (MDR_CAN1_BUF_15_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_15_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400002FC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_15_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_15_DATAH = (MDR_CAN1_BUF_15_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_15_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400002FC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_15_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_15_DATAH = (MDR_CAN1_BUF_15_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_15_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400002FC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_15_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_15_DATAH = (MDR_CAN1_BUF_15_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_15_DATAH  -----------------------------
// SVD Line: 1186

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_15_DATAH
//    <name> BUF_15_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400002FC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_15_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_15_DATAH = (MDR_CAN1_BUF_15_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_15_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_16_ID  ---------------------------
// SVD Line: 1190

unsigned int MDR_CAN1_BUF_16_ID __AT (0x40000300);



// ---------------------------  Field Item: MDR_CAN1_BUF_16_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000300) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_16_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_16_ID = (MDR_CAN1_BUF_16_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_16_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000300) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_16_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_16_ID = (MDR_CAN1_BUF_16_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_16_ID  -------------------------------
// SVD Line: 1190

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_16_ID
//    <name> BUF_16_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000300) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_16_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_16_ID = (MDR_CAN1_BUF_16_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_16_DLC  ---------------------------
// SVD Line: 1194

unsigned int MDR_CAN1_BUF_16_DLC __AT (0x40000304);



// ---------------------------  Field Item: MDR_CAN1_BUF_16_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000304) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_16_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_16_DLC = (MDR_CAN1_BUF_16_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_16_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000304) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_16_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_16_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000304) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_16_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_16_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000304) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_16_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_16_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000304) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_16_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_16_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000304) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_16_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_16_DLC  ------------------------------
// SVD Line: 1194

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_16_DLC
//    <name> BUF_16_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000304) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_16_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_16_DLC = (MDR_CAN1_BUF_16_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_16_DATAL  --------------------------
// SVD Line: 1198

unsigned int MDR_CAN1_BUF_16_DATAL __AT (0x40000308);



// --------------------------  Field Item: MDR_CAN1_BUF_16_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000308) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_16_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_16_DATAL = (MDR_CAN1_BUF_16_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_16_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000308) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_16_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_16_DATAL = (MDR_CAN1_BUF_16_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_16_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000308) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_16_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_16_DATAL = (MDR_CAN1_BUF_16_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_16_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000308) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_16_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_16_DATAL = (MDR_CAN1_BUF_16_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_16_DATAL  -----------------------------
// SVD Line: 1198

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_16_DATAL
//    <name> BUF_16_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000308) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_16_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_16_DATAL = (MDR_CAN1_BUF_16_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_16_DATAH  --------------------------
// SVD Line: 1202

unsigned int MDR_CAN1_BUF_16_DATAH __AT (0x4000030C);



// --------------------------  Field Item: MDR_CAN1_BUF_16_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000030C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_16_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_16_DATAH = (MDR_CAN1_BUF_16_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_16_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000030C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_16_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_16_DATAH = (MDR_CAN1_BUF_16_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_16_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000030C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_16_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_16_DATAH = (MDR_CAN1_BUF_16_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_16_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000030C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_16_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_16_DATAH = (MDR_CAN1_BUF_16_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_16_DATAH  -----------------------------
// SVD Line: 1202

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_16_DATAH
//    <name> BUF_16_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000030C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_16_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_16_DATAH = (MDR_CAN1_BUF_16_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_16_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_17_ID  ---------------------------
// SVD Line: 1206

unsigned int MDR_CAN1_BUF_17_ID __AT (0x40000310);



// ---------------------------  Field Item: MDR_CAN1_BUF_17_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000310) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_17_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_17_ID = (MDR_CAN1_BUF_17_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_17_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000310) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_17_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_17_ID = (MDR_CAN1_BUF_17_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_17_ID  -------------------------------
// SVD Line: 1206

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_17_ID
//    <name> BUF_17_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000310) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_17_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_17_ID = (MDR_CAN1_BUF_17_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_17_DLC  ---------------------------
// SVD Line: 1210

unsigned int MDR_CAN1_BUF_17_DLC __AT (0x40000314);



// ---------------------------  Field Item: MDR_CAN1_BUF_17_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000314) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_17_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_17_DLC = (MDR_CAN1_BUF_17_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_17_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000314) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_17_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_17_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000314) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_17_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_17_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000314) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_17_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_17_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000314) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_17_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_17_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000314) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_17_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_17_DLC  ------------------------------
// SVD Line: 1210

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_17_DLC
//    <name> BUF_17_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000314) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_17_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_17_DLC = (MDR_CAN1_BUF_17_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_17_DATAL  --------------------------
// SVD Line: 1214

unsigned int MDR_CAN1_BUF_17_DATAL __AT (0x40000318);



// --------------------------  Field Item: MDR_CAN1_BUF_17_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000318) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_17_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_17_DATAL = (MDR_CAN1_BUF_17_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_17_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000318) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_17_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_17_DATAL = (MDR_CAN1_BUF_17_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_17_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000318) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_17_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_17_DATAL = (MDR_CAN1_BUF_17_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_17_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000318) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_17_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_17_DATAL = (MDR_CAN1_BUF_17_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_17_DATAL  -----------------------------
// SVD Line: 1214

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_17_DATAL
//    <name> BUF_17_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000318) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_17_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_17_DATAL = (MDR_CAN1_BUF_17_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_17_DATAH  --------------------------
// SVD Line: 1218

unsigned int MDR_CAN1_BUF_17_DATAH __AT (0x4000031C);



// --------------------------  Field Item: MDR_CAN1_BUF_17_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000031C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_17_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_17_DATAH = (MDR_CAN1_BUF_17_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_17_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000031C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_17_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_17_DATAH = (MDR_CAN1_BUF_17_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_17_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000031C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_17_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_17_DATAH = (MDR_CAN1_BUF_17_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_17_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000031C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_17_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_17_DATAH = (MDR_CAN1_BUF_17_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_17_DATAH  -----------------------------
// SVD Line: 1218

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_17_DATAH
//    <name> BUF_17_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000031C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_17_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_17_DATAH = (MDR_CAN1_BUF_17_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_17_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_18_ID  ---------------------------
// SVD Line: 1222

unsigned int MDR_CAN1_BUF_18_ID __AT (0x40000320);



// ---------------------------  Field Item: MDR_CAN1_BUF_18_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000320) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_18_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_18_ID = (MDR_CAN1_BUF_18_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_18_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000320) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_18_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_18_ID = (MDR_CAN1_BUF_18_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_18_ID  -------------------------------
// SVD Line: 1222

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_18_ID
//    <name> BUF_18_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000320) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_18_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_18_ID = (MDR_CAN1_BUF_18_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_18_DLC  ---------------------------
// SVD Line: 1226

unsigned int MDR_CAN1_BUF_18_DLC __AT (0x40000324);



// ---------------------------  Field Item: MDR_CAN1_BUF_18_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000324) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_18_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_18_DLC = (MDR_CAN1_BUF_18_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_18_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000324) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_18_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_18_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000324) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_18_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_18_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000324) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_18_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_18_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000324) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_18_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_18_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000324) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_18_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_18_DLC  ------------------------------
// SVD Line: 1226

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_18_DLC
//    <name> BUF_18_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000324) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_18_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_18_DLC = (MDR_CAN1_BUF_18_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_18_DATAL  --------------------------
// SVD Line: 1230

unsigned int MDR_CAN1_BUF_18_DATAL __AT (0x40000328);



// --------------------------  Field Item: MDR_CAN1_BUF_18_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000328) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_18_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_18_DATAL = (MDR_CAN1_BUF_18_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_18_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000328) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_18_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_18_DATAL = (MDR_CAN1_BUF_18_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_18_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000328) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_18_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_18_DATAL = (MDR_CAN1_BUF_18_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_18_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000328) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_18_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_18_DATAL = (MDR_CAN1_BUF_18_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_18_DATAL  -----------------------------
// SVD Line: 1230

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_18_DATAL
//    <name> BUF_18_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000328) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_18_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_18_DATAL = (MDR_CAN1_BUF_18_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_18_DATAH  --------------------------
// SVD Line: 1234

unsigned int MDR_CAN1_BUF_18_DATAH __AT (0x4000032C);



// --------------------------  Field Item: MDR_CAN1_BUF_18_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000032C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_18_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_18_DATAH = (MDR_CAN1_BUF_18_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_18_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000032C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_18_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_18_DATAH = (MDR_CAN1_BUF_18_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_18_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000032C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_18_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_18_DATAH = (MDR_CAN1_BUF_18_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_18_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000032C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_18_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_18_DATAH = (MDR_CAN1_BUF_18_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_18_DATAH  -----------------------------
// SVD Line: 1234

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_18_DATAH
//    <name> BUF_18_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000032C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_18_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_18_DATAH = (MDR_CAN1_BUF_18_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_18_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_19_ID  ---------------------------
// SVD Line: 1238

unsigned int MDR_CAN1_BUF_19_ID __AT (0x40000330);



// ---------------------------  Field Item: MDR_CAN1_BUF_19_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000330) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_19_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_19_ID = (MDR_CAN1_BUF_19_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_19_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000330) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_19_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_19_ID = (MDR_CAN1_BUF_19_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_19_ID  -------------------------------
// SVD Line: 1238

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_19_ID
//    <name> BUF_19_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000330) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_19_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_19_ID = (MDR_CAN1_BUF_19_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_19_DLC  ---------------------------
// SVD Line: 1242

unsigned int MDR_CAN1_BUF_19_DLC __AT (0x40000334);



// ---------------------------  Field Item: MDR_CAN1_BUF_19_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000334) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_19_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_19_DLC = (MDR_CAN1_BUF_19_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_19_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000334) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_19_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_19_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000334) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_19_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_19_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000334) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_19_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_19_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000334) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_19_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_19_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000334) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_19_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_19_DLC  ------------------------------
// SVD Line: 1242

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_19_DLC
//    <name> BUF_19_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000334) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_19_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_19_DLC = (MDR_CAN1_BUF_19_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_19_DATAL  --------------------------
// SVD Line: 1246

unsigned int MDR_CAN1_BUF_19_DATAL __AT (0x40000338);



// --------------------------  Field Item: MDR_CAN1_BUF_19_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000338) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_19_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_19_DATAL = (MDR_CAN1_BUF_19_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_19_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000338) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_19_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_19_DATAL = (MDR_CAN1_BUF_19_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_19_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000338) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_19_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_19_DATAL = (MDR_CAN1_BUF_19_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_19_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000338) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_19_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_19_DATAL = (MDR_CAN1_BUF_19_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_19_DATAL  -----------------------------
// SVD Line: 1246

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_19_DATAL
//    <name> BUF_19_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000338) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_19_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_19_DATAL = (MDR_CAN1_BUF_19_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_19_DATAH  --------------------------
// SVD Line: 1250

unsigned int MDR_CAN1_BUF_19_DATAH __AT (0x4000033C);



// --------------------------  Field Item: MDR_CAN1_BUF_19_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000033C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_19_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_19_DATAH = (MDR_CAN1_BUF_19_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_19_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000033C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_19_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_19_DATAH = (MDR_CAN1_BUF_19_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_19_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000033C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_19_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_19_DATAH = (MDR_CAN1_BUF_19_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_19_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000033C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_19_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_19_DATAH = (MDR_CAN1_BUF_19_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_19_DATAH  -----------------------------
// SVD Line: 1250

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_19_DATAH
//    <name> BUF_19_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000033C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_19_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_19_DATAH = (MDR_CAN1_BUF_19_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_19_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_20_ID  ---------------------------
// SVD Line: 1254

unsigned int MDR_CAN1_BUF_20_ID __AT (0x40000340);



// ---------------------------  Field Item: MDR_CAN1_BUF_20_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000340) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_20_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_20_ID = (MDR_CAN1_BUF_20_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_20_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000340) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_20_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_20_ID = (MDR_CAN1_BUF_20_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_20_ID  -------------------------------
// SVD Line: 1254

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_20_ID
//    <name> BUF_20_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000340) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_20_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_20_ID = (MDR_CAN1_BUF_20_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_20_DLC  ---------------------------
// SVD Line: 1258

unsigned int MDR_CAN1_BUF_20_DLC __AT (0x40000344);



// ---------------------------  Field Item: MDR_CAN1_BUF_20_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000344) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_20_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_20_DLC = (MDR_CAN1_BUF_20_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_20_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000344) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_20_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_20_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000344) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_20_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_20_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000344) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_20_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_20_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000344) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_20_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_20_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000344) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_20_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_20_DLC  ------------------------------
// SVD Line: 1258

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_20_DLC
//    <name> BUF_20_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000344) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_20_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_20_DLC = (MDR_CAN1_BUF_20_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_20_DATAL  --------------------------
// SVD Line: 1262

unsigned int MDR_CAN1_BUF_20_DATAL __AT (0x40000348);



// --------------------------  Field Item: MDR_CAN1_BUF_20_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000348) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_20_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_20_DATAL = (MDR_CAN1_BUF_20_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_20_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000348) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_20_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_20_DATAL = (MDR_CAN1_BUF_20_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_20_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000348) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_20_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_20_DATAL = (MDR_CAN1_BUF_20_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_20_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000348) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_20_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_20_DATAL = (MDR_CAN1_BUF_20_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_20_DATAL  -----------------------------
// SVD Line: 1262

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_20_DATAL
//    <name> BUF_20_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000348) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_20_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_20_DATAL = (MDR_CAN1_BUF_20_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_20_DATAH  --------------------------
// SVD Line: 1266

unsigned int MDR_CAN1_BUF_20_DATAH __AT (0x4000034C);



// --------------------------  Field Item: MDR_CAN1_BUF_20_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000034C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_20_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_20_DATAH = (MDR_CAN1_BUF_20_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_20_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000034C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_20_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_20_DATAH = (MDR_CAN1_BUF_20_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_20_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000034C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_20_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_20_DATAH = (MDR_CAN1_BUF_20_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_20_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000034C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_20_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_20_DATAH = (MDR_CAN1_BUF_20_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_20_DATAH  -----------------------------
// SVD Line: 1266

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_20_DATAH
//    <name> BUF_20_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000034C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_20_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_20_DATAH = (MDR_CAN1_BUF_20_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_20_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_21_ID  ---------------------------
// SVD Line: 1270

unsigned int MDR_CAN1_BUF_21_ID __AT (0x40000350);



// ---------------------------  Field Item: MDR_CAN1_BUF_21_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000350) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_21_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_21_ID = (MDR_CAN1_BUF_21_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_21_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000350) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_21_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_21_ID = (MDR_CAN1_BUF_21_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_21_ID  -------------------------------
// SVD Line: 1270

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_21_ID
//    <name> BUF_21_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000350) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_21_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_21_ID = (MDR_CAN1_BUF_21_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_21_DLC  ---------------------------
// SVD Line: 1274

unsigned int MDR_CAN1_BUF_21_DLC __AT (0x40000354);



// ---------------------------  Field Item: MDR_CAN1_BUF_21_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000354) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_21_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_21_DLC = (MDR_CAN1_BUF_21_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_21_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000354) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_21_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_21_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000354) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_21_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_21_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000354) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_21_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_21_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000354) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_21_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_21_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000354) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_21_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_21_DLC  ------------------------------
// SVD Line: 1274

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_21_DLC
//    <name> BUF_21_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000354) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_21_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_21_DLC = (MDR_CAN1_BUF_21_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_21_DATAL  --------------------------
// SVD Line: 1278

unsigned int MDR_CAN1_BUF_21_DATAL __AT (0x40000358);



// --------------------------  Field Item: MDR_CAN1_BUF_21_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000358) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_21_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_21_DATAL = (MDR_CAN1_BUF_21_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_21_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000358) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_21_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_21_DATAL = (MDR_CAN1_BUF_21_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_21_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000358) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_21_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_21_DATAL = (MDR_CAN1_BUF_21_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_21_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000358) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_21_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_21_DATAL = (MDR_CAN1_BUF_21_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_21_DATAL  -----------------------------
// SVD Line: 1278

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_21_DATAL
//    <name> BUF_21_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000358) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_21_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_21_DATAL = (MDR_CAN1_BUF_21_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_21_DATAH  --------------------------
// SVD Line: 1282

unsigned int MDR_CAN1_BUF_21_DATAH __AT (0x4000035C);



// --------------------------  Field Item: MDR_CAN1_BUF_21_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000035C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_21_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_21_DATAH = (MDR_CAN1_BUF_21_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_21_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000035C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_21_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_21_DATAH = (MDR_CAN1_BUF_21_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_21_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000035C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_21_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_21_DATAH = (MDR_CAN1_BUF_21_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_21_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000035C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_21_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_21_DATAH = (MDR_CAN1_BUF_21_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_21_DATAH  -----------------------------
// SVD Line: 1282

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_21_DATAH
//    <name> BUF_21_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000035C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_21_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_21_DATAH = (MDR_CAN1_BUF_21_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_21_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_22_ID  ---------------------------
// SVD Line: 1286

unsigned int MDR_CAN1_BUF_22_ID __AT (0x40000360);



// ---------------------------  Field Item: MDR_CAN1_BUF_22_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000360) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_22_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_22_ID = (MDR_CAN1_BUF_22_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_22_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000360) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_22_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_22_ID = (MDR_CAN1_BUF_22_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_22_ID  -------------------------------
// SVD Line: 1286

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_22_ID
//    <name> BUF_22_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000360) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_22_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_22_ID = (MDR_CAN1_BUF_22_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_22_DLC  ---------------------------
// SVD Line: 1290

unsigned int MDR_CAN1_BUF_22_DLC __AT (0x40000364);



// ---------------------------  Field Item: MDR_CAN1_BUF_22_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000364) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_22_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_22_DLC = (MDR_CAN1_BUF_22_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_22_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000364) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_22_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_22_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000364) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_22_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_22_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000364) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_22_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_22_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000364) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_22_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_22_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000364) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_22_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_22_DLC  ------------------------------
// SVD Line: 1290

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_22_DLC
//    <name> BUF_22_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000364) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_22_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_22_DLC = (MDR_CAN1_BUF_22_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_22_DATAL  --------------------------
// SVD Line: 1294

unsigned int MDR_CAN1_BUF_22_DATAL __AT (0x40000368);



// --------------------------  Field Item: MDR_CAN1_BUF_22_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000368) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_22_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_22_DATAL = (MDR_CAN1_BUF_22_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_22_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000368) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_22_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_22_DATAL = (MDR_CAN1_BUF_22_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_22_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000368) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_22_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_22_DATAL = (MDR_CAN1_BUF_22_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_22_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000368) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_22_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_22_DATAL = (MDR_CAN1_BUF_22_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_22_DATAL  -----------------------------
// SVD Line: 1294

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_22_DATAL
//    <name> BUF_22_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000368) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_22_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_22_DATAL = (MDR_CAN1_BUF_22_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_22_DATAH  --------------------------
// SVD Line: 1298

unsigned int MDR_CAN1_BUF_22_DATAH __AT (0x4000036C);



// --------------------------  Field Item: MDR_CAN1_BUF_22_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000036C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_22_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_22_DATAH = (MDR_CAN1_BUF_22_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_22_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000036C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_22_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_22_DATAH = (MDR_CAN1_BUF_22_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_22_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000036C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_22_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_22_DATAH = (MDR_CAN1_BUF_22_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_22_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000036C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_22_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_22_DATAH = (MDR_CAN1_BUF_22_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_22_DATAH  -----------------------------
// SVD Line: 1298

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_22_DATAH
//    <name> BUF_22_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000036C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_22_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_22_DATAH = (MDR_CAN1_BUF_22_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_22_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_23_ID  ---------------------------
// SVD Line: 1302

unsigned int MDR_CAN1_BUF_23_ID __AT (0x40000370);



// ---------------------------  Field Item: MDR_CAN1_BUF_23_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000370) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_23_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_23_ID = (MDR_CAN1_BUF_23_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_23_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000370) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_23_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_23_ID = (MDR_CAN1_BUF_23_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_23_ID  -------------------------------
// SVD Line: 1302

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_23_ID
//    <name> BUF_23_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000370) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_23_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_23_ID = (MDR_CAN1_BUF_23_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_23_DLC  ---------------------------
// SVD Line: 1306

unsigned int MDR_CAN1_BUF_23_DLC __AT (0x40000374);



// ---------------------------  Field Item: MDR_CAN1_BUF_23_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000374) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_23_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_23_DLC = (MDR_CAN1_BUF_23_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_23_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000374) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_23_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_23_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000374) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_23_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_23_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000374) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_23_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_23_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000374) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_23_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_23_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000374) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_23_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_23_DLC  ------------------------------
// SVD Line: 1306

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_23_DLC
//    <name> BUF_23_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000374) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_23_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_23_DLC = (MDR_CAN1_BUF_23_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_23_DATAL  --------------------------
// SVD Line: 1310

unsigned int MDR_CAN1_BUF_23_DATAL __AT (0x40000378);



// --------------------------  Field Item: MDR_CAN1_BUF_23_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000378) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_23_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_23_DATAL = (MDR_CAN1_BUF_23_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_23_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000378) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_23_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_23_DATAL = (MDR_CAN1_BUF_23_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_23_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000378) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_23_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_23_DATAL = (MDR_CAN1_BUF_23_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_23_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000378) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_23_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_23_DATAL = (MDR_CAN1_BUF_23_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_23_DATAL  -----------------------------
// SVD Line: 1310

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_23_DATAL
//    <name> BUF_23_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000378) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_23_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_23_DATAL = (MDR_CAN1_BUF_23_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_23_DATAH  --------------------------
// SVD Line: 1314

unsigned int MDR_CAN1_BUF_23_DATAH __AT (0x4000037C);



// --------------------------  Field Item: MDR_CAN1_BUF_23_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000037C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_23_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_23_DATAH = (MDR_CAN1_BUF_23_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_23_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000037C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_23_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_23_DATAH = (MDR_CAN1_BUF_23_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_23_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000037C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_23_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_23_DATAH = (MDR_CAN1_BUF_23_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_23_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000037C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_23_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_23_DATAH = (MDR_CAN1_BUF_23_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_23_DATAH  -----------------------------
// SVD Line: 1314

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_23_DATAH
//    <name> BUF_23_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000037C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_23_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_23_DATAH = (MDR_CAN1_BUF_23_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_23_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_24_ID  ---------------------------
// SVD Line: 1318

unsigned int MDR_CAN1_BUF_24_ID __AT (0x40000380);



// ---------------------------  Field Item: MDR_CAN1_BUF_24_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000380) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_24_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_24_ID = (MDR_CAN1_BUF_24_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_24_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000380) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_24_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_24_ID = (MDR_CAN1_BUF_24_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_24_ID  -------------------------------
// SVD Line: 1318

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_24_ID
//    <name> BUF_24_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000380) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_24_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_24_ID = (MDR_CAN1_BUF_24_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_24_DLC  ---------------------------
// SVD Line: 1322

unsigned int MDR_CAN1_BUF_24_DLC __AT (0x40000384);



// ---------------------------  Field Item: MDR_CAN1_BUF_24_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000384) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_24_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_24_DLC = (MDR_CAN1_BUF_24_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_24_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000384) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_24_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_24_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000384) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_24_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_24_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000384) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_24_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_24_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000384) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_24_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_24_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000384) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_24_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_24_DLC  ------------------------------
// SVD Line: 1322

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_24_DLC
//    <name> BUF_24_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000384) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_24_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_24_DLC = (MDR_CAN1_BUF_24_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_24_DATAL  --------------------------
// SVD Line: 1326

unsigned int MDR_CAN1_BUF_24_DATAL __AT (0x40000388);



// --------------------------  Field Item: MDR_CAN1_BUF_24_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000388) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_24_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_24_DATAL = (MDR_CAN1_BUF_24_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_24_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000388) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_24_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_24_DATAL = (MDR_CAN1_BUF_24_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_24_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000388) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_24_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_24_DATAL = (MDR_CAN1_BUF_24_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_24_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000388) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_24_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_24_DATAL = (MDR_CAN1_BUF_24_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_24_DATAL  -----------------------------
// SVD Line: 1326

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_24_DATAL
//    <name> BUF_24_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000388) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_24_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_24_DATAL = (MDR_CAN1_BUF_24_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_24_DATAH  --------------------------
// SVD Line: 1330

unsigned int MDR_CAN1_BUF_24_DATAH __AT (0x4000038C);



// --------------------------  Field Item: MDR_CAN1_BUF_24_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000038C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_24_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_24_DATAH = (MDR_CAN1_BUF_24_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_24_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000038C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_24_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_24_DATAH = (MDR_CAN1_BUF_24_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_24_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000038C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_24_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_24_DATAH = (MDR_CAN1_BUF_24_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_24_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000038C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_24_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_24_DATAH = (MDR_CAN1_BUF_24_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_24_DATAH  -----------------------------
// SVD Line: 1330

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_24_DATAH
//    <name> BUF_24_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000038C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_24_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_24_DATAH = (MDR_CAN1_BUF_24_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_24_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_25_ID  ---------------------------
// SVD Line: 1334

unsigned int MDR_CAN1_BUF_25_ID __AT (0x40000390);



// ---------------------------  Field Item: MDR_CAN1_BUF_25_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40000390) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_25_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_25_ID = (MDR_CAN1_BUF_25_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_25_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40000390) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_25_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_25_ID = (MDR_CAN1_BUF_25_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_25_ID  -------------------------------
// SVD Line: 1334

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_25_ID
//    <name> BUF_25_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000390) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_25_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_25_ID = (MDR_CAN1_BUF_25_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_25_DLC  ---------------------------
// SVD Line: 1338

unsigned int MDR_CAN1_BUF_25_DLC __AT (0x40000394);



// ---------------------------  Field Item: MDR_CAN1_BUF_25_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000394) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_25_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_25_DLC = (MDR_CAN1_BUF_25_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_25_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000394) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_25_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_25_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000394) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_25_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_25_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000394) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_25_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_25_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000394) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_25_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_25_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000394) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_25_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_25_DLC  ------------------------------
// SVD Line: 1338

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_25_DLC
//    <name> BUF_25_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000394) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_25_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_25_DLC = (MDR_CAN1_BUF_25_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_25_DATAL  --------------------------
// SVD Line: 1342

unsigned int MDR_CAN1_BUF_25_DATAL __AT (0x40000398);



// --------------------------  Field Item: MDR_CAN1_BUF_25_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000398) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_25_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_25_DATAL = (MDR_CAN1_BUF_25_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_25_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40000398) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_25_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_25_DATAL = (MDR_CAN1_BUF_25_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_25_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40000398) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_25_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_25_DATAL = (MDR_CAN1_BUF_25_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_25_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40000398) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_25_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_25_DATAL = (MDR_CAN1_BUF_25_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_25_DATAL  -----------------------------
// SVD Line: 1342

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_25_DATAL
//    <name> BUF_25_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000398) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_25_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_25_DATAL = (MDR_CAN1_BUF_25_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_25_DATAH  --------------------------
// SVD Line: 1346

unsigned int MDR_CAN1_BUF_25_DATAH __AT (0x4000039C);



// --------------------------  Field Item: MDR_CAN1_BUF_25_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000039C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_25_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_25_DATAH = (MDR_CAN1_BUF_25_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_25_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000039C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_25_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_25_DATAH = (MDR_CAN1_BUF_25_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_25_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000039C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_25_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_25_DATAH = (MDR_CAN1_BUF_25_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_25_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000039C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_25_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_25_DATAH = (MDR_CAN1_BUF_25_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_25_DATAH  -----------------------------
// SVD Line: 1346

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_25_DATAH
//    <name> BUF_25_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000039C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_25_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_25_DATAH = (MDR_CAN1_BUF_25_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_25_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_26_ID  ---------------------------
// SVD Line: 1350

unsigned int MDR_CAN1_BUF_26_ID __AT (0x400003A0);



// ---------------------------  Field Item: MDR_CAN1_BUF_26_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400003A0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_26_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_26_ID = (MDR_CAN1_BUF_26_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_26_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400003A0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_26_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_26_ID = (MDR_CAN1_BUF_26_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_26_ID  -------------------------------
// SVD Line: 1350

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_26_ID
//    <name> BUF_26_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003A0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_26_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_26_ID = (MDR_CAN1_BUF_26_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_26_DLC  ---------------------------
// SVD Line: 1354

unsigned int MDR_CAN1_BUF_26_DLC __AT (0x400003A4);



// ---------------------------  Field Item: MDR_CAN1_BUF_26_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400003A4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_26_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_26_DLC = (MDR_CAN1_BUF_26_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_26_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400003A4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_26_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_26_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400003A4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_26_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_26_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400003A4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_26_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_26_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400003A4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_26_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_26_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400003A4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_26_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_26_DLC  ------------------------------
// SVD Line: 1354

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_26_DLC
//    <name> BUF_26_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003A4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_26_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_26_DLC = (MDR_CAN1_BUF_26_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_26_DATAL  --------------------------
// SVD Line: 1358

unsigned int MDR_CAN1_BUF_26_DATAL __AT (0x400003A8);



// --------------------------  Field Item: MDR_CAN1_BUF_26_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003A8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_26_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_26_DATAL = (MDR_CAN1_BUF_26_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_26_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003A8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_26_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_26_DATAL = (MDR_CAN1_BUF_26_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_26_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003A8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_26_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_26_DATAL = (MDR_CAN1_BUF_26_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_26_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003A8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_26_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_26_DATAL = (MDR_CAN1_BUF_26_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_26_DATAL  -----------------------------
// SVD Line: 1358

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_26_DATAL
//    <name> BUF_26_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003A8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_26_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_26_DATAL = (MDR_CAN1_BUF_26_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_26_DATAH  --------------------------
// SVD Line: 1362

unsigned int MDR_CAN1_BUF_26_DATAH __AT (0x400003AC);



// --------------------------  Field Item: MDR_CAN1_BUF_26_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003AC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_26_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_26_DATAH = (MDR_CAN1_BUF_26_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_26_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003AC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_26_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_26_DATAH = (MDR_CAN1_BUF_26_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_26_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003AC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_26_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_26_DATAH = (MDR_CAN1_BUF_26_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_26_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003AC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_26_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_26_DATAH = (MDR_CAN1_BUF_26_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_26_DATAH  -----------------------------
// SVD Line: 1362

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_26_DATAH
//    <name> BUF_26_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003AC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_26_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_26_DATAH = (MDR_CAN1_BUF_26_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_26_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_27_ID  ---------------------------
// SVD Line: 1366

unsigned int MDR_CAN1_BUF_27_ID __AT (0x400003B0);



// ---------------------------  Field Item: MDR_CAN1_BUF_27_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400003B0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_27_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_27_ID = (MDR_CAN1_BUF_27_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_27_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400003B0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_27_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_27_ID = (MDR_CAN1_BUF_27_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_27_ID  -------------------------------
// SVD Line: 1366

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_27_ID
//    <name> BUF_27_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003B0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_27_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_27_ID = (MDR_CAN1_BUF_27_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_27_DLC  ---------------------------
// SVD Line: 1370

unsigned int MDR_CAN1_BUF_27_DLC __AT (0x400003B4);



// ---------------------------  Field Item: MDR_CAN1_BUF_27_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400003B4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_27_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_27_DLC = (MDR_CAN1_BUF_27_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_27_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400003B4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_27_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_27_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400003B4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_27_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_27_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400003B4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_27_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_27_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400003B4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_27_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_27_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400003B4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_27_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_27_DLC  ------------------------------
// SVD Line: 1370

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_27_DLC
//    <name> BUF_27_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003B4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_27_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_27_DLC = (MDR_CAN1_BUF_27_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_27_DATAL  --------------------------
// SVD Line: 1374

unsigned int MDR_CAN1_BUF_27_DATAL __AT (0x400003B8);



// --------------------------  Field Item: MDR_CAN1_BUF_27_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003B8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_27_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_27_DATAL = (MDR_CAN1_BUF_27_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_27_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003B8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_27_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_27_DATAL = (MDR_CAN1_BUF_27_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_27_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003B8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_27_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_27_DATAL = (MDR_CAN1_BUF_27_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_27_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003B8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_27_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_27_DATAL = (MDR_CAN1_BUF_27_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_27_DATAL  -----------------------------
// SVD Line: 1374

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_27_DATAL
//    <name> BUF_27_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003B8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_27_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_27_DATAL = (MDR_CAN1_BUF_27_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_27_DATAH  --------------------------
// SVD Line: 1378

unsigned int MDR_CAN1_BUF_27_DATAH __AT (0x400003BC);



// --------------------------  Field Item: MDR_CAN1_BUF_27_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003BC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_27_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_27_DATAH = (MDR_CAN1_BUF_27_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_27_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003BC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_27_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_27_DATAH = (MDR_CAN1_BUF_27_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_27_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003BC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_27_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_27_DATAH = (MDR_CAN1_BUF_27_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_27_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003BC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_27_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_27_DATAH = (MDR_CAN1_BUF_27_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_27_DATAH  -----------------------------
// SVD Line: 1378

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_27_DATAH
//    <name> BUF_27_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003BC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_27_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_27_DATAH = (MDR_CAN1_BUF_27_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_27_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_28_ID  ---------------------------
// SVD Line: 1382

unsigned int MDR_CAN1_BUF_28_ID __AT (0x400003C0);



// ---------------------------  Field Item: MDR_CAN1_BUF_28_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400003C0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_28_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_28_ID = (MDR_CAN1_BUF_28_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_28_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400003C0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_28_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_28_ID = (MDR_CAN1_BUF_28_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_28_ID  -------------------------------
// SVD Line: 1382

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_28_ID
//    <name> BUF_28_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003C0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_28_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_28_ID = (MDR_CAN1_BUF_28_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_28_DLC  ---------------------------
// SVD Line: 1386

unsigned int MDR_CAN1_BUF_28_DLC __AT (0x400003C4);



// ---------------------------  Field Item: MDR_CAN1_BUF_28_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400003C4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_28_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_28_DLC = (MDR_CAN1_BUF_28_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_28_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400003C4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_28_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_28_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400003C4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_28_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_28_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400003C4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_28_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_28_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400003C4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_28_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_28_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400003C4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_28_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_28_DLC  ------------------------------
// SVD Line: 1386

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_28_DLC
//    <name> BUF_28_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003C4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_28_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_28_DLC = (MDR_CAN1_BUF_28_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_28_DATAL  --------------------------
// SVD Line: 1390

unsigned int MDR_CAN1_BUF_28_DATAL __AT (0x400003C8);



// --------------------------  Field Item: MDR_CAN1_BUF_28_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003C8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_28_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_28_DATAL = (MDR_CAN1_BUF_28_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_28_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003C8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_28_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_28_DATAL = (MDR_CAN1_BUF_28_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_28_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003C8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_28_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_28_DATAL = (MDR_CAN1_BUF_28_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_28_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003C8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_28_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_28_DATAL = (MDR_CAN1_BUF_28_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_28_DATAL  -----------------------------
// SVD Line: 1390

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_28_DATAL
//    <name> BUF_28_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003C8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_28_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_28_DATAL = (MDR_CAN1_BUF_28_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_28_DATAH  --------------------------
// SVD Line: 1394

unsigned int MDR_CAN1_BUF_28_DATAH __AT (0x400003CC);



// --------------------------  Field Item: MDR_CAN1_BUF_28_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003CC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_28_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_28_DATAH = (MDR_CAN1_BUF_28_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_28_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003CC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_28_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_28_DATAH = (MDR_CAN1_BUF_28_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_28_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003CC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_28_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_28_DATAH = (MDR_CAN1_BUF_28_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_28_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003CC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_28_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_28_DATAH = (MDR_CAN1_BUF_28_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_28_DATAH  -----------------------------
// SVD Line: 1394

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_28_DATAH
//    <name> BUF_28_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003CC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_28_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_28_DATAH = (MDR_CAN1_BUF_28_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_28_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_29_ID  ---------------------------
// SVD Line: 1398

unsigned int MDR_CAN1_BUF_29_ID __AT (0x400003D0);



// ---------------------------  Field Item: MDR_CAN1_BUF_29_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400003D0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_29_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_29_ID = (MDR_CAN1_BUF_29_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_29_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400003D0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_29_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_29_ID = (MDR_CAN1_BUF_29_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_29_ID  -------------------------------
// SVD Line: 1398

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_29_ID
//    <name> BUF_29_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003D0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_29_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_29_ID = (MDR_CAN1_BUF_29_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_29_DLC  ---------------------------
// SVD Line: 1402

unsigned int MDR_CAN1_BUF_29_DLC __AT (0x400003D4);



// ---------------------------  Field Item: MDR_CAN1_BUF_29_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400003D4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_29_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_29_DLC = (MDR_CAN1_BUF_29_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_29_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400003D4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_29_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_29_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400003D4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_29_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_29_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400003D4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_29_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_29_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400003D4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_29_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_29_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400003D4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_29_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_29_DLC  ------------------------------
// SVD Line: 1402

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_29_DLC
//    <name> BUF_29_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003D4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_29_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_29_DLC = (MDR_CAN1_BUF_29_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_29_DATAL  --------------------------
// SVD Line: 1406

unsigned int MDR_CAN1_BUF_29_DATAL __AT (0x400003D8);



// --------------------------  Field Item: MDR_CAN1_BUF_29_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003D8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_29_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_29_DATAL = (MDR_CAN1_BUF_29_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_29_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003D8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_29_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_29_DATAL = (MDR_CAN1_BUF_29_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_29_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003D8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_29_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_29_DATAL = (MDR_CAN1_BUF_29_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_29_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003D8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_29_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_29_DATAL = (MDR_CAN1_BUF_29_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_29_DATAL  -----------------------------
// SVD Line: 1406

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_29_DATAL
//    <name> BUF_29_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003D8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_29_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_29_DATAL = (MDR_CAN1_BUF_29_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_29_DATAH  --------------------------
// SVD Line: 1410

unsigned int MDR_CAN1_BUF_29_DATAH __AT (0x400003DC);



// --------------------------  Field Item: MDR_CAN1_BUF_29_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003DC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_29_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_29_DATAH = (MDR_CAN1_BUF_29_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_29_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003DC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_29_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_29_DATAH = (MDR_CAN1_BUF_29_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_29_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003DC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_29_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_29_DATAH = (MDR_CAN1_BUF_29_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_29_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003DC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_29_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_29_DATAH = (MDR_CAN1_BUF_29_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_29_DATAH  -----------------------------
// SVD Line: 1410

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_29_DATAH
//    <name> BUF_29_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003DC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_29_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_29_DATAH = (MDR_CAN1_BUF_29_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_29_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_30_ID  ---------------------------
// SVD Line: 1414

unsigned int MDR_CAN1_BUF_30_ID __AT (0x400003E0);



// ---------------------------  Field Item: MDR_CAN1_BUF_30_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400003E0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_30_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_30_ID = (MDR_CAN1_BUF_30_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_30_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400003E0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_30_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_30_ID = (MDR_CAN1_BUF_30_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_30_ID  -------------------------------
// SVD Line: 1414

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_30_ID
//    <name> BUF_30_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003E0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_30_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_30_ID = (MDR_CAN1_BUF_30_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_30_DLC  ---------------------------
// SVD Line: 1418

unsigned int MDR_CAN1_BUF_30_DLC __AT (0x400003E4);



// ---------------------------  Field Item: MDR_CAN1_BUF_30_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400003E4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_30_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_30_DLC = (MDR_CAN1_BUF_30_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_30_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400003E4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_30_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_30_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400003E4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_30_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_30_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400003E4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_30_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_30_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400003E4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_30_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_30_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400003E4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_30_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_30_DLC  ------------------------------
// SVD Line: 1418

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_30_DLC
//    <name> BUF_30_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003E4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_30_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_30_DLC = (MDR_CAN1_BUF_30_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_30_DATAL  --------------------------
// SVD Line: 1422

unsigned int MDR_CAN1_BUF_30_DATAL __AT (0x400003E8);



// --------------------------  Field Item: MDR_CAN1_BUF_30_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003E8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_30_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_30_DATAL = (MDR_CAN1_BUF_30_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_30_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003E8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_30_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_30_DATAL = (MDR_CAN1_BUF_30_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_30_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003E8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_30_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_30_DATAL = (MDR_CAN1_BUF_30_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_30_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003E8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_30_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_30_DATAL = (MDR_CAN1_BUF_30_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_30_DATAL  -----------------------------
// SVD Line: 1422

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_30_DATAL
//    <name> BUF_30_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003E8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_30_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_30_DATAL = (MDR_CAN1_BUF_30_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_30_DATAH  --------------------------
// SVD Line: 1426

unsigned int MDR_CAN1_BUF_30_DATAH __AT (0x400003EC);



// --------------------------  Field Item: MDR_CAN1_BUF_30_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003EC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_30_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_30_DATAH = (MDR_CAN1_BUF_30_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_30_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003EC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_30_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_30_DATAH = (MDR_CAN1_BUF_30_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_30_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003EC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_30_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_30_DATAH = (MDR_CAN1_BUF_30_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_30_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003EC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_30_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_30_DATAH = (MDR_CAN1_BUF_30_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_30_DATAH  -----------------------------
// SVD Line: 1426

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_30_DATAH
//    <name> BUF_30_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003EC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_30_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_30_DATAH = (MDR_CAN1_BUF_30_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_30_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN1_BUF_31_ID  ---------------------------
// SVD Line: 1430

unsigned int MDR_CAN1_BUF_31_ID __AT (0x400003F0);



// ---------------------------  Field Item: MDR_CAN1_BUF_31_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400003F0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_31_ID >> 0) & 0x3FFFF), ((MDR_CAN1_BUF_31_ID = (MDR_CAN1_BUF_31_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_31_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400003F0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN1_BUF_31_ID >> 18) & 0x7FF), ((MDR_CAN1_BUF_31_ID = (MDR_CAN1_BUF_31_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_31_ID  -------------------------------
// SVD Line: 1430

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_31_ID
//    <name> BUF_31_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003F0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_31_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_31_ID = (MDR_CAN1_BUF_31_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN1_BUF_31_DLC  ---------------------------
// SVD Line: 1434

unsigned int MDR_CAN1_BUF_31_DLC __AT (0x400003F4);



// ---------------------------  Field Item: MDR_CAN1_BUF_31_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400003F4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_31_DLC >> 0) & 0xF), ((MDR_CAN1_BUF_31_DLC = (MDR_CAN1_BUF_31_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_31_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400003F4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_31_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_31_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400003F4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_31_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_31_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400003F4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_31_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_31_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400003F4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_31_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN1_BUF_31_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400003F4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN1_BUF_31_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN1_BUF_31_DLC  ------------------------------
// SVD Line: 1434

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_31_DLC
//    <name> BUF_31_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003F4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_31_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_31_DLC = (MDR_CAN1_BUF_31_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_31_DATAL  --------------------------
// SVD Line: 1438

unsigned int MDR_CAN1_BUF_31_DATAL __AT (0x400003F8);



// --------------------------  Field Item: MDR_CAN1_BUF_31_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003F8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_31_DATAL >> 0) & 0xFF), ((MDR_CAN1_BUF_31_DATAL = (MDR_CAN1_BUF_31_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_31_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003F8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_31_DATAL >> 8) & 0xFF), ((MDR_CAN1_BUF_31_DATAL = (MDR_CAN1_BUF_31_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_31_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003F8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_31_DATAL >> 16) & 0xFF), ((MDR_CAN1_BUF_31_DATAL = (MDR_CAN1_BUF_31_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_31_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003F8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_31_DATAL >> 24) & 0xFF), ((MDR_CAN1_BUF_31_DATAL = (MDR_CAN1_BUF_31_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_31_DATAL  -----------------------------
// SVD Line: 1438

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_31_DATAL
//    <name> BUF_31_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003F8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_31_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_31_DATAL = (MDR_CAN1_BUF_31_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN1_BUF_31_DATAH  --------------------------
// SVD Line: 1442

unsigned int MDR_CAN1_BUF_31_DATAH __AT (0x400003FC);



// --------------------------  Field Item: MDR_CAN1_BUF_31_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400003FC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_31_DATAH >> 0) & 0xFF), ((MDR_CAN1_BUF_31_DATAH = (MDR_CAN1_BUF_31_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_31_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400003FC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_31_DATAH >> 8) & 0xFF), ((MDR_CAN1_BUF_31_DATAH = (MDR_CAN1_BUF_31_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_31_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400003FC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_31_DATAH >> 16) & 0xFF), ((MDR_CAN1_BUF_31_DATAH = (MDR_CAN1_BUF_31_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN1_BUF_31_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400003FC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN1_BUF_31_DATAH >> 24) & 0xFF), ((MDR_CAN1_BUF_31_DATAH = (MDR_CAN1_BUF_31_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN1_BUF_31_DATAH  -----------------------------
// SVD Line: 1442

//  <rtree> SFDITEM_REG__MDR_CAN1_BUF_31_DATAH
//    <name> BUF_31_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400003FC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN1_BUF_31_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_31_DATAH = (MDR_CAN1_BUF_31_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN1_BUF_31_DATAH_DB7 </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER00_MASK  -----------------------
// SVD Line: 1446

unsigned int MDR_CAN1_BUF_FILTER00_MASK __AT (0x40000500);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER00_MASK  ---------------------------
// SVD Line: 1446

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER00_MASK
//    <name> BUF_FILTER00_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000500) BUF_FILTER00_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER00_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER00_MASK = (MDR_CAN1_BUF_FILTER00_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER00_FILTER  ----------------------
// SVD Line: 1454

unsigned int MDR_CAN1_BUF_FILTER00_FILTER __AT (0x40000504);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER00_FILTER  --------------------------
// SVD Line: 1454

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER00_FILTER
//    <name> BUF_FILTER00_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000504) BUF_FILTER00_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER00_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER00_FILTER = (MDR_CAN1_BUF_FILTER00_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER01_MASK  -----------------------
// SVD Line: 1462

unsigned int MDR_CAN1_BUF_FILTER01_MASK __AT (0x40000508);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER01_MASK  ---------------------------
// SVD Line: 1462

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER01_MASK
//    <name> BUF_FILTER01_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000508) BUF_FILTER01_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER01_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER01_MASK = (MDR_CAN1_BUF_FILTER01_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER01_FILTER  ----------------------
// SVD Line: 1466

unsigned int MDR_CAN1_BUF_FILTER01_FILTER __AT (0x4000050C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER01_FILTER  --------------------------
// SVD Line: 1466

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER01_FILTER
//    <name> BUF_FILTER01_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000050C) BUF_FILTER01_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER01_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER01_FILTER = (MDR_CAN1_BUF_FILTER01_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER02_MASK  -----------------------
// SVD Line: 1470

unsigned int MDR_CAN1_BUF_FILTER02_MASK __AT (0x40000510);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER02_MASK  ---------------------------
// SVD Line: 1470

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER02_MASK
//    <name> BUF_FILTER02_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000510) BUF_FILTER02_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER02_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER02_MASK = (MDR_CAN1_BUF_FILTER02_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER02_FILTER  ----------------------
// SVD Line: 1474

unsigned int MDR_CAN1_BUF_FILTER02_FILTER __AT (0x40000514);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER02_FILTER  --------------------------
// SVD Line: 1474

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER02_FILTER
//    <name> BUF_FILTER02_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000514) BUF_FILTER02_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER02_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER02_FILTER = (MDR_CAN1_BUF_FILTER02_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER03_MASK  -----------------------
// SVD Line: 1478

unsigned int MDR_CAN1_BUF_FILTER03_MASK __AT (0x40000518);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER03_MASK  ---------------------------
// SVD Line: 1478

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER03_MASK
//    <name> BUF_FILTER03_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000518) BUF_FILTER03_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER03_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER03_MASK = (MDR_CAN1_BUF_FILTER03_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER03_FILTER  ----------------------
// SVD Line: 1482

unsigned int MDR_CAN1_BUF_FILTER03_FILTER __AT (0x4000051C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER03_FILTER  --------------------------
// SVD Line: 1482

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER03_FILTER
//    <name> BUF_FILTER03_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000051C) BUF_FILTER03_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER03_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER03_FILTER = (MDR_CAN1_BUF_FILTER03_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER04_MASK  -----------------------
// SVD Line: 1486

unsigned int MDR_CAN1_BUF_FILTER04_MASK __AT (0x40000520);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER04_MASK  ---------------------------
// SVD Line: 1486

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER04_MASK
//    <name> BUF_FILTER04_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000520) BUF_FILTER04_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER04_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER04_MASK = (MDR_CAN1_BUF_FILTER04_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER04_FILTER  ----------------------
// SVD Line: 1490

unsigned int MDR_CAN1_BUF_FILTER04_FILTER __AT (0x40000524);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER04_FILTER  --------------------------
// SVD Line: 1490

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER04_FILTER
//    <name> BUF_FILTER04_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000524) BUF_FILTER04_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER04_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER04_FILTER = (MDR_CAN1_BUF_FILTER04_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER05_MASK  -----------------------
// SVD Line: 1494

unsigned int MDR_CAN1_BUF_FILTER05_MASK __AT (0x40000528);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER05_MASK  ---------------------------
// SVD Line: 1494

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER05_MASK
//    <name> BUF_FILTER05_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000528) BUF_FILTER05_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER05_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER05_MASK = (MDR_CAN1_BUF_FILTER05_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER05_FILTER  ----------------------
// SVD Line: 1498

unsigned int MDR_CAN1_BUF_FILTER05_FILTER __AT (0x4000052C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER05_FILTER  --------------------------
// SVD Line: 1498

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER05_FILTER
//    <name> BUF_FILTER05_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000052C) BUF_FILTER05_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER05_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER05_FILTER = (MDR_CAN1_BUF_FILTER05_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER06_MASK  -----------------------
// SVD Line: 1502

unsigned int MDR_CAN1_BUF_FILTER06_MASK __AT (0x40000530);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER06_MASK  ---------------------------
// SVD Line: 1502

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER06_MASK
//    <name> BUF_FILTER06_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000530) BUF_FILTER06_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER06_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER06_MASK = (MDR_CAN1_BUF_FILTER06_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER06_FILTER  ----------------------
// SVD Line: 1506

unsigned int MDR_CAN1_BUF_FILTER06_FILTER __AT (0x40000534);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER06_FILTER  --------------------------
// SVD Line: 1506

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER06_FILTER
//    <name> BUF_FILTER06_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000534) BUF_FILTER06_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER06_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER06_FILTER = (MDR_CAN1_BUF_FILTER06_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER07_MASK  -----------------------
// SVD Line: 1510

unsigned int MDR_CAN1_BUF_FILTER07_MASK __AT (0x40000538);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER07_MASK  ---------------------------
// SVD Line: 1510

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER07_MASK
//    <name> BUF_FILTER07_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000538) BUF_FILTER07_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER07_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER07_MASK = (MDR_CAN1_BUF_FILTER07_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER07_FILTER  ----------------------
// SVD Line: 1514

unsigned int MDR_CAN1_BUF_FILTER07_FILTER __AT (0x4000053C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER07_FILTER  --------------------------
// SVD Line: 1514

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER07_FILTER
//    <name> BUF_FILTER07_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000053C) BUF_FILTER07_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER07_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER07_FILTER = (MDR_CAN1_BUF_FILTER07_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER08_MASK  -----------------------
// SVD Line: 1518

unsigned int MDR_CAN1_BUF_FILTER08_MASK __AT (0x40000540);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER08_MASK  ---------------------------
// SVD Line: 1518

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER08_MASK
//    <name> BUF_FILTER08_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000540) BUF_FILTER08_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER08_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER08_MASK = (MDR_CAN1_BUF_FILTER08_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER08_FILTER  ----------------------
// SVD Line: 1522

unsigned int MDR_CAN1_BUF_FILTER08_FILTER __AT (0x40000544);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER08_FILTER  --------------------------
// SVD Line: 1522

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER08_FILTER
//    <name> BUF_FILTER08_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000544) BUF_FILTER08_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER08_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER08_FILTER = (MDR_CAN1_BUF_FILTER08_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER09_MASK  -----------------------
// SVD Line: 1526

unsigned int MDR_CAN1_BUF_FILTER09_MASK __AT (0x40000548);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER09_MASK  ---------------------------
// SVD Line: 1526

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER09_MASK
//    <name> BUF_FILTER09_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000548) BUF_FILTER09_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER09_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER09_MASK = (MDR_CAN1_BUF_FILTER09_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER09_FILTER  ----------------------
// SVD Line: 1530

unsigned int MDR_CAN1_BUF_FILTER09_FILTER __AT (0x4000054C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER09_FILTER  --------------------------
// SVD Line: 1530

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER09_FILTER
//    <name> BUF_FILTER09_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000054C) BUF_FILTER09_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER09_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER09_FILTER = (MDR_CAN1_BUF_FILTER09_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER10_MASK  -----------------------
// SVD Line: 1534

unsigned int MDR_CAN1_BUF_FILTER10_MASK __AT (0x40000550);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER10_MASK  ---------------------------
// SVD Line: 1534

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER10_MASK
//    <name> BUF_FILTER10_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000550) BUF_FILTER10_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER10_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER10_MASK = (MDR_CAN1_BUF_FILTER10_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER10_FILTER  ----------------------
// SVD Line: 1538

unsigned int MDR_CAN1_BUF_FILTER10_FILTER __AT (0x40000554);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER10_FILTER  --------------------------
// SVD Line: 1538

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER10_FILTER
//    <name> BUF_FILTER10_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000554) BUF_FILTER10_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER10_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER10_FILTER = (MDR_CAN1_BUF_FILTER10_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER11_MASK  -----------------------
// SVD Line: 1542

unsigned int MDR_CAN1_BUF_FILTER11_MASK __AT (0x40000558);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER11_MASK  ---------------------------
// SVD Line: 1542

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER11_MASK
//    <name> BUF_FILTER11_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000558) BUF_FILTER11_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER11_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER11_MASK = (MDR_CAN1_BUF_FILTER11_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER11_FILTER  ----------------------
// SVD Line: 1546

unsigned int MDR_CAN1_BUF_FILTER11_FILTER __AT (0x4000055C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER11_FILTER  --------------------------
// SVD Line: 1546

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER11_FILTER
//    <name> BUF_FILTER11_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000055C) BUF_FILTER11_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER11_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER11_FILTER = (MDR_CAN1_BUF_FILTER11_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER12_MASK  -----------------------
// SVD Line: 1550

unsigned int MDR_CAN1_BUF_FILTER12_MASK __AT (0x40000560);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER12_MASK  ---------------------------
// SVD Line: 1550

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER12_MASK
//    <name> BUF_FILTER12_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000560) BUF_FILTER12_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER12_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER12_MASK = (MDR_CAN1_BUF_FILTER12_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER12_FILTER  ----------------------
// SVD Line: 1554

unsigned int MDR_CAN1_BUF_FILTER12_FILTER __AT (0x40000564);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER12_FILTER  --------------------------
// SVD Line: 1554

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER12_FILTER
//    <name> BUF_FILTER12_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000564) BUF_FILTER12_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER12_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER12_FILTER = (MDR_CAN1_BUF_FILTER12_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER13_MASK  -----------------------
// SVD Line: 1558

unsigned int MDR_CAN1_BUF_FILTER13_MASK __AT (0x40000568);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER13_MASK  ---------------------------
// SVD Line: 1558

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER13_MASK
//    <name> BUF_FILTER13_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000568) BUF_FILTER13_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER13_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER13_MASK = (MDR_CAN1_BUF_FILTER13_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER13_FILTER  ----------------------
// SVD Line: 1562

unsigned int MDR_CAN1_BUF_FILTER13_FILTER __AT (0x4000056C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER13_FILTER  --------------------------
// SVD Line: 1562

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER13_FILTER
//    <name> BUF_FILTER13_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000056C) BUF_FILTER13_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER13_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER13_FILTER = (MDR_CAN1_BUF_FILTER13_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER14_MASK  -----------------------
// SVD Line: 1566

unsigned int MDR_CAN1_BUF_FILTER14_MASK __AT (0x40000570);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER14_MASK  ---------------------------
// SVD Line: 1566

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER14_MASK
//    <name> BUF_FILTER14_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000570) BUF_FILTER14_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER14_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER14_MASK = (MDR_CAN1_BUF_FILTER14_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER14_FILTER  ----------------------
// SVD Line: 1570

unsigned int MDR_CAN1_BUF_FILTER14_FILTER __AT (0x40000574);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER14_FILTER  --------------------------
// SVD Line: 1570

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER14_FILTER
//    <name> BUF_FILTER14_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000574) BUF_FILTER14_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER14_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER14_FILTER = (MDR_CAN1_BUF_FILTER14_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER15_MASK  -----------------------
// SVD Line: 1574

unsigned int MDR_CAN1_BUF_FILTER15_MASK __AT (0x40000578);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER15_MASK  ---------------------------
// SVD Line: 1574

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER15_MASK
//    <name> BUF_FILTER15_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000578) BUF_FILTER15_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER15_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER15_MASK = (MDR_CAN1_BUF_FILTER15_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER15_FILTER  ----------------------
// SVD Line: 1578

unsigned int MDR_CAN1_BUF_FILTER15_FILTER __AT (0x4000057C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER15_FILTER  --------------------------
// SVD Line: 1578

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER15_FILTER
//    <name> BUF_FILTER15_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000057C) BUF_FILTER15_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER15_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER15_FILTER = (MDR_CAN1_BUF_FILTER15_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER16_MASK  -----------------------
// SVD Line: 1582

unsigned int MDR_CAN1_BUF_FILTER16_MASK __AT (0x40000580);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER16_MASK  ---------------------------
// SVD Line: 1582

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER16_MASK
//    <name> BUF_FILTER16_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000580) BUF_FILTER16_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER16_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER16_MASK = (MDR_CAN1_BUF_FILTER16_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER16_FILTER  ----------------------
// SVD Line: 1586

unsigned int MDR_CAN1_BUF_FILTER16_FILTER __AT (0x40000584);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER16_FILTER  --------------------------
// SVD Line: 1586

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER16_FILTER
//    <name> BUF_FILTER16_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000584) BUF_FILTER16_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER16_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER16_FILTER = (MDR_CAN1_BUF_FILTER16_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER17_MASK  -----------------------
// SVD Line: 1590

unsigned int MDR_CAN1_BUF_FILTER17_MASK __AT (0x40000588);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER17_MASK  ---------------------------
// SVD Line: 1590

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER17_MASK
//    <name> BUF_FILTER17_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000588) BUF_FILTER17_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER17_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER17_MASK = (MDR_CAN1_BUF_FILTER17_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER17_FILTER  ----------------------
// SVD Line: 1594

unsigned int MDR_CAN1_BUF_FILTER17_FILTER __AT (0x4000058C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER17_FILTER  --------------------------
// SVD Line: 1594

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER17_FILTER
//    <name> BUF_FILTER17_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000058C) BUF_FILTER17_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER17_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER17_FILTER = (MDR_CAN1_BUF_FILTER17_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER18_MASK  -----------------------
// SVD Line: 1598

unsigned int MDR_CAN1_BUF_FILTER18_MASK __AT (0x40000590);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER18_MASK  ---------------------------
// SVD Line: 1598

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER18_MASK
//    <name> BUF_FILTER18_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000590) BUF_FILTER18_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER18_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER18_MASK = (MDR_CAN1_BUF_FILTER18_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER18_FILTER  ----------------------
// SVD Line: 1602

unsigned int MDR_CAN1_BUF_FILTER18_FILTER __AT (0x40000594);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER18_FILTER  --------------------------
// SVD Line: 1602

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER18_FILTER
//    <name> BUF_FILTER18_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40000594) BUF_FILTER18_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER18_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER18_FILTER = (MDR_CAN1_BUF_FILTER18_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER19_MASK  -----------------------
// SVD Line: 1606

unsigned int MDR_CAN1_BUF_FILTER19_MASK __AT (0x40000598);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER19_MASK  ---------------------------
// SVD Line: 1606

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER19_MASK
//    <name> BUF_FILTER19_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40000598) BUF_FILTER19_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER19_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER19_MASK = (MDR_CAN1_BUF_FILTER19_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER19_FILTER  ----------------------
// SVD Line: 1610

unsigned int MDR_CAN1_BUF_FILTER19_FILTER __AT (0x4000059C);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER19_FILTER  --------------------------
// SVD Line: 1610

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER19_FILTER
//    <name> BUF_FILTER19_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000059C) BUF_FILTER19_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER19_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER19_FILTER = (MDR_CAN1_BUF_FILTER19_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER20_MASK  -----------------------
// SVD Line: 1614

unsigned int MDR_CAN1_BUF_FILTER20_MASK __AT (0x400005A0);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER20_MASK  ---------------------------
// SVD Line: 1614

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER20_MASK
//    <name> BUF_FILTER20_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005A0) BUF_FILTER20_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER20_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER20_MASK = (MDR_CAN1_BUF_FILTER20_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER20_FILTER  ----------------------
// SVD Line: 1618

unsigned int MDR_CAN1_BUF_FILTER20_FILTER __AT (0x400005A4);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER20_FILTER  --------------------------
// SVD Line: 1618

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER20_FILTER
//    <name> BUF_FILTER20_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005A4) BUF_FILTER20_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER20_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER20_FILTER = (MDR_CAN1_BUF_FILTER20_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER21_MASK  -----------------------
// SVD Line: 1622

unsigned int MDR_CAN1_BUF_FILTER21_MASK __AT (0x400005A8);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER21_MASK  ---------------------------
// SVD Line: 1622

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER21_MASK
//    <name> BUF_FILTER21_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005A8) BUF_FILTER21_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER21_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER21_MASK = (MDR_CAN1_BUF_FILTER21_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER21_FILTER  ----------------------
// SVD Line: 1626

unsigned int MDR_CAN1_BUF_FILTER21_FILTER __AT (0x400005AC);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER21_FILTER  --------------------------
// SVD Line: 1626

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER21_FILTER
//    <name> BUF_FILTER21_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005AC) BUF_FILTER21_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER21_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER21_FILTER = (MDR_CAN1_BUF_FILTER21_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER22_MASK  -----------------------
// SVD Line: 1630

unsigned int MDR_CAN1_BUF_FILTER22_MASK __AT (0x400005B0);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER22_MASK  ---------------------------
// SVD Line: 1630

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER22_MASK
//    <name> BUF_FILTER22_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005B0) BUF_FILTER22_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER22_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER22_MASK = (MDR_CAN1_BUF_FILTER22_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER22_FILTER  ----------------------
// SVD Line: 1634

unsigned int MDR_CAN1_BUF_FILTER22_FILTER __AT (0x400005B4);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER22_FILTER  --------------------------
// SVD Line: 1634

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER22_FILTER
//    <name> BUF_FILTER22_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005B4) BUF_FILTER22_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER22_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER22_FILTER = (MDR_CAN1_BUF_FILTER22_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER23_MASK  -----------------------
// SVD Line: 1638

unsigned int MDR_CAN1_BUF_FILTER23_MASK __AT (0x400005B8);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER23_MASK  ---------------------------
// SVD Line: 1638

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER23_MASK
//    <name> BUF_FILTER23_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005B8) BUF_FILTER23_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER23_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER23_MASK = (MDR_CAN1_BUF_FILTER23_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER23_FILTER  ----------------------
// SVD Line: 1642

unsigned int MDR_CAN1_BUF_FILTER23_FILTER __AT (0x400005BC);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER23_FILTER  --------------------------
// SVD Line: 1642

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER23_FILTER
//    <name> BUF_FILTER23_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005BC) BUF_FILTER23_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER23_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER23_FILTER = (MDR_CAN1_BUF_FILTER23_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER24_MASK  -----------------------
// SVD Line: 1646

unsigned int MDR_CAN1_BUF_FILTER24_MASK __AT (0x400005C0);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER24_MASK  ---------------------------
// SVD Line: 1646

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER24_MASK
//    <name> BUF_FILTER24_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005C0) BUF_FILTER24_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER24_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER24_MASK = (MDR_CAN1_BUF_FILTER24_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER24_FILTER  ----------------------
// SVD Line: 1650

unsigned int MDR_CAN1_BUF_FILTER24_FILTER __AT (0x400005C4);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER24_FILTER  --------------------------
// SVD Line: 1650

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER24_FILTER
//    <name> BUF_FILTER24_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005C4) BUF_FILTER24_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER24_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER24_FILTER = (MDR_CAN1_BUF_FILTER24_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER25_MASK  -----------------------
// SVD Line: 1654

unsigned int MDR_CAN1_BUF_FILTER25_MASK __AT (0x400005C8);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER25_MASK  ---------------------------
// SVD Line: 1654

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER25_MASK
//    <name> BUF_FILTER25_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005C8) BUF_FILTER25_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER25_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER25_MASK = (MDR_CAN1_BUF_FILTER25_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER25_FILTER  ----------------------
// SVD Line: 1658

unsigned int MDR_CAN1_BUF_FILTER25_FILTER __AT (0x400005CC);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER25_FILTER  --------------------------
// SVD Line: 1658

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER25_FILTER
//    <name> BUF_FILTER25_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005CC) BUF_FILTER25_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER25_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER25_FILTER = (MDR_CAN1_BUF_FILTER25_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER26_MASK  -----------------------
// SVD Line: 1662

unsigned int MDR_CAN1_BUF_FILTER26_MASK __AT (0x400005D0);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER26_MASK  ---------------------------
// SVD Line: 1662

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER26_MASK
//    <name> BUF_FILTER26_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005D0) BUF_FILTER26_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER26_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER26_MASK = (MDR_CAN1_BUF_FILTER26_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER26_FILTER  ----------------------
// SVD Line: 1666

unsigned int MDR_CAN1_BUF_FILTER26_FILTER __AT (0x400005D4);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER26_FILTER  --------------------------
// SVD Line: 1666

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER26_FILTER
//    <name> BUF_FILTER26_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005D4) BUF_FILTER26_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER26_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER26_FILTER = (MDR_CAN1_BUF_FILTER26_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER27_MASK  -----------------------
// SVD Line: 1670

unsigned int MDR_CAN1_BUF_FILTER27_MASK __AT (0x400005D8);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER27_MASK  ---------------------------
// SVD Line: 1670

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER27_MASK
//    <name> BUF_FILTER27_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005D8) BUF_FILTER27_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER27_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER27_MASK = (MDR_CAN1_BUF_FILTER27_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER27_FILTER  ----------------------
// SVD Line: 1674

unsigned int MDR_CAN1_BUF_FILTER27_FILTER __AT (0x400005DC);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER27_FILTER  --------------------------
// SVD Line: 1674

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER27_FILTER
//    <name> BUF_FILTER27_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005DC) BUF_FILTER27_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER27_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER27_FILTER = (MDR_CAN1_BUF_FILTER27_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER28_MASK  -----------------------
// SVD Line: 1678

unsigned int MDR_CAN1_BUF_FILTER28_MASK __AT (0x400005E0);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER28_MASK  ---------------------------
// SVD Line: 1678

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER28_MASK
//    <name> BUF_FILTER28_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005E0) BUF_FILTER28_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER28_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER28_MASK = (MDR_CAN1_BUF_FILTER28_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER28_FILTER  ----------------------
// SVD Line: 1682

unsigned int MDR_CAN1_BUF_FILTER28_FILTER __AT (0x400005E4);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER28_FILTER  --------------------------
// SVD Line: 1682

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER28_FILTER
//    <name> BUF_FILTER28_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005E4) BUF_FILTER28_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER28_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER28_FILTER = (MDR_CAN1_BUF_FILTER28_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER29_MASK  -----------------------
// SVD Line: 1686

unsigned int MDR_CAN1_BUF_FILTER29_MASK __AT (0x400005E8);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER29_MASK  ---------------------------
// SVD Line: 1686

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER29_MASK
//    <name> BUF_FILTER29_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005E8) BUF_FILTER29_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER29_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER29_MASK = (MDR_CAN1_BUF_FILTER29_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER29_FILTER  ----------------------
// SVD Line: 1690

unsigned int MDR_CAN1_BUF_FILTER29_FILTER __AT (0x400005EC);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER29_FILTER  --------------------------
// SVD Line: 1690

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER29_FILTER
//    <name> BUF_FILTER29_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005EC) BUF_FILTER29_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER29_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER29_FILTER = (MDR_CAN1_BUF_FILTER29_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER30_MASK  -----------------------
// SVD Line: 1694

unsigned int MDR_CAN1_BUF_FILTER30_MASK __AT (0x400005F0);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER30_MASK  ---------------------------
// SVD Line: 1694

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER30_MASK
//    <name> BUF_FILTER30_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005F0) BUF_FILTER30_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER30_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER30_MASK = (MDR_CAN1_BUF_FILTER30_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER30_FILTER  ----------------------
// SVD Line: 1698

unsigned int MDR_CAN1_BUF_FILTER30_FILTER __AT (0x400005F4);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER30_FILTER  --------------------------
// SVD Line: 1698

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER30_FILTER
//    <name> BUF_FILTER30_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005F4) BUF_FILTER30_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER30_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER30_FILTER = (MDR_CAN1_BUF_FILTER30_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN1_BUF_FILTER31_MASK  -----------------------
// SVD Line: 1702

unsigned int MDR_CAN1_BUF_FILTER31_MASK __AT (0x400005F8);



// ------------------------  Register Item: MDR_CAN1_BUF_FILTER31_MASK  ---------------------------
// SVD Line: 1702

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER31_MASK
//    <name> BUF_FILTER31_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400005F8) BUF_FILTER31_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER31_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER31_MASK = (MDR_CAN1_BUF_FILTER31_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN1_BUF_FILTER31_FILTER  ----------------------
// SVD Line: 1706

unsigned int MDR_CAN1_BUF_FILTER31_FILTER __AT (0x400005FC);



// -----------------------  Register Item: MDR_CAN1_BUF_FILTER31_FILTER  --------------------------
// SVD Line: 1706

//  <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER31_FILTER
//    <name> BUF_FILTER31_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400005FC) BUF_FILTER31_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN1_BUF_FILTER31_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN1_BUF_FILTER31_FILTER = (MDR_CAN1_BUF_FILTER31_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Peripheral View: MDR_CAN1  -----------------------------------
// SVD Line: 24

//  <view> MDR_CAN1
//    <name> MDR_CAN1 </name>
//    <item> SFDITEM_REG__MDR_CAN1_CONTROL </item>
//    <item> SFDITEM_REG__MDR_CAN1_STATUS </item>
//    <item> SFDITEM_REG__MDR_CAN1_BITTMNG </item>
//    <item> SFDITEM_REG__MDR_CAN1_INT_EN </item>
//    <item> SFDITEM_REG__MDR_CAN1_OVER </item>
//    <item> SFDITEM_REG__MDR_CAN1_RXID </item>
//    <item> SFDITEM_REG__MDR_CAN1_RXDLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_RXDATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_RXDATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_TXID </item>
//    <item> SFDITEM_REG__MDR_CAN1_TXDLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON00 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON01 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON02 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON03 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON04 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON05 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON06 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON07 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON08 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON09 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON10 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON11 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON12 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON13 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON14 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON15 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON16 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON17 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON18 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON19 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON20 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON21 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON22 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON23 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON24 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON25 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON26 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON27 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON28 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON29 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON30 </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_CON31 </item>
//    <item> SFDITEM_REG__MDR_CAN1_INT_RX </item>
//    <item> SFDITEM_REG__MDR_CAN1_RX </item>
//    <item> SFDITEM_REG__MDR_CAN1_INT_TX </item>
//    <item> SFDITEM_REG__MDR_CAN1_TX </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_00_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_00_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_00_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_00_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_01_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_01_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_01_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_01_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_02_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_02_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_02_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_02_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_03_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_03_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_03_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_03_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_04_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_04_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_04_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_04_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_05_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_05_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_05_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_05_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_06_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_06_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_06_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_06_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_07_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_07_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_07_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_07_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_08_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_08_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_08_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_08_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_09_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_09_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_09_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_09_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_10_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_10_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_10_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_10_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_11_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_11_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_11_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_11_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_12_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_12_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_12_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_12_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_13_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_13_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_13_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_13_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_14_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_14_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_14_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_14_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_15_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_15_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_15_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_15_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_16_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_16_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_16_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_16_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_17_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_17_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_17_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_17_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_18_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_18_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_18_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_18_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_19_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_19_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_19_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_19_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_20_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_20_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_20_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_20_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_21_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_21_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_21_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_21_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_22_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_22_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_22_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_22_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_23_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_23_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_23_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_23_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_24_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_24_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_24_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_24_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_25_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_25_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_25_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_25_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_26_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_26_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_26_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_26_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_27_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_27_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_27_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_27_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_28_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_28_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_28_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_28_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_29_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_29_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_29_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_29_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_30_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_30_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_30_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_30_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_31_ID </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_31_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_31_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_31_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER00_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER00_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER01_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER01_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER02_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER02_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER03_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER03_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER04_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER04_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER05_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER05_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER06_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER06_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER07_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER07_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER08_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER08_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER09_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER09_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER10_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER10_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER11_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER11_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER12_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER12_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER13_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER13_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER14_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER14_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER15_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER15_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER16_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER16_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER17_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER17_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER18_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER18_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER19_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER19_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER20_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER20_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER21_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER21_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER22_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER22_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER23_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER23_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER24_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER24_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER25_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER25_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER26_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER26_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER27_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER27_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER28_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER28_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER29_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER29_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER30_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER30_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER31_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN1_BUF_FILTER31_FILTER </item>
//  </view>
//  


// -------------------------  Register Item Address: MDR_CAN2_CONTROL  ----------------------------
// SVD Line: 43

unsigned int MDR_CAN2_CONTROL __AT (0x40008000);



// ---------------------------  Field Item: MDR_CAN2_CONTROL_CAN_EN  ------------------------------
// SVD Line: 52

//  <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_CAN_EN
//    <name> CAN_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008000) CAN_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_CONTROL ) </loc>
//      <o.0..0> CAN_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_CONTROL_ROM  --------------------------------
// SVD Line: 58

//  <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_ROM
//    <name> ROM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008000) ROM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_CONTROL ) </loc>
//      <o.1..1> ROM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_CONTROL_STM  --------------------------------
// SVD Line: 64

//  <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_STM
//    <name> STM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008000) STM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_CONTROL ) </loc>
//      <o.2..2> STM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_CONTROL_SAP  --------------------------------
// SVD Line: 70

//  <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_SAP
//    <name> SAP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008000) SAP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_CONTROL ) </loc>
//      <o.3..3> SAP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_CONTROL_ROP  --------------------------------
// SVD Line: 76

//  <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_ROP
//    <name> ROP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008000) ROP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_CONTROL ) </loc>
//      <o.4..4> ROP
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_CAN2_CONTROL  --------------------------------
// SVD Line: 43

//  <rtree> SFDITEM_REG__MDR_CAN2_CONTROL
//    <name> CONTROL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008000) CAN Control Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_CONTROL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_CONTROL = (MDR_CAN2_CONTROL & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_CAN_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_ROM </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_STM </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_SAP </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_CONTROL_ROP </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN2_STATUS  -----------------------------
// SVD Line: 84

unsigned int MDR_CAN2_STATUS __AT (0x40008004);



// --------------------------  Field Item: MDR_CAN2_STATUS_RX_READY  ------------------------------
// SVD Line: 93

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_RX_READY
//    <name> RX_READY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008004) RX_READY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.0..0> RX_READY
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_STATUS_TX_READY  ------------------------------
// SVD Line: 99

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_TX_READY
//    <name> TX_READY </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008004) TX_READY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.1..1> TX_READY
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_STATUS_ERROR_OVER  -----------------------------
// SVD Line: 105

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_ERROR_OVER
//    <name> ERROR_OVER </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008004) ERROR_OVER </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.2..2> ERROR_OVER
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_STATUS_BIT_ERR  ------------------------------
// SVD Line: 111

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_BIT_ERR
//    <name> BIT_ERR </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008004) BIT_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.3..3> BIT_ERR
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_CAN2_STATUS_BIT_STUFF_ERR  ---------------------------
// SVD Line: 117

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_BIT_STUFF_ERR
//    <name> BIT_STUFF_ERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008004) BIT_STUFF_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.4..4> BIT_STUFF_ERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_STATUS_CRC_ERR  ------------------------------
// SVD Line: 123

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_CRC_ERR
//    <name> CRC_ERR </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008004) CRC_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.5..5> CRC_ERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_STATUS_FRAME_ERR  -----------------------------
// SVD Line: 129

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_FRAME_ERR
//    <name> FRAME_ERR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008004) FRAME_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.6..6> FRAME_ERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_STATUS_ACK_ERR  ------------------------------
// SVD Line: 135

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_ACK_ERR
//    <name> ACK_ERR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008004) ACK_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.7..7> ACK_ERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_STATUS_IDLOWER  ------------------------------
// SVD Line: 141

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_IDLOWER
//    <name> IDLOWER </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008004) IDLOWER </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.8..8> IDLOWER
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_STATUS_ERR_STATUS  -----------------------------
// SVD Line: 147

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_ERR_STATUS
//    <name> ERR_STATUS </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40008004) ERR_STATUS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_STATUS >> 9) & 0x3), ((MDR_CAN2_STATUS = (MDR_CAN2_STATUS & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_STATUS_RX_ERR_CNT8  ----------------------------
// SVD Line: 153

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_RX_ERR_CNT8
//    <name> RX_ERR_CNT8 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008004) RX_ERR_CNT8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.11..11> RX_ERR_CNT8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_STATUS_TX_ERR_CNT8  ----------------------------
// SVD Line: 159

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_TX_ERR_CNT8
//    <name> TX_ERR_CNT8 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008004) TX_ERR_CNT8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_STATUS ) </loc>
//      <o.12..12> TX_ERR_CNT8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_STATUS_RX_ERR_CNT  -----------------------------
// SVD Line: 165

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_RX_ERR_CNT
//    <name> RX_ERR_CNT </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008004) RX_ERR_CNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_STATUS >> 16) & 0xFF), ((MDR_CAN2_STATUS = (MDR_CAN2_STATUS & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_STATUS_TX_ERR_CNT  -----------------------------
// SVD Line: 171

//  <item> SFDITEM_FIELD__MDR_CAN2_STATUS_TX_ERR_CNT
//    <name> TX_ERR_CNT </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008004) TX_ERR_CNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_STATUS >> 24) & 0xFF), ((MDR_CAN2_STATUS = (MDR_CAN2_STATUS & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN2_STATUS  --------------------------------
// SVD Line: 84

//  <rtree> SFDITEM_REG__MDR_CAN2_STATUS
//    <name> STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008004) CAN Status Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_STATUS >> 0) & 0xFFFFFFFF), ((MDR_CAN2_STATUS = (MDR_CAN2_STATUS & ~(0xFFFF1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_RX_READY </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_TX_READY </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_ERROR_OVER </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_BIT_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_BIT_STUFF_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_CRC_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_FRAME_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_ACK_ERR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_IDLOWER </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_ERR_STATUS </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_RX_ERR_CNT8 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_TX_ERR_CNT8 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_RX_ERR_CNT </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_STATUS_TX_ERR_CNT </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN2_BITTMNG  ----------------------------
// SVD Line: 179

unsigned int MDR_CAN2_BITTMNG __AT (0x40008008);



// ----------------------------  Field Item: MDR_CAN2_BITTMNG_BRP  --------------------------------
// SVD Line: 188

//  <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_BRP
//    <name> BRP </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40008008) BRP </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BITTMNG >> 0) & 0xFFFF), ((MDR_CAN2_BITTMNG = (MDR_CAN2_BITTMNG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_BITTMNG_PSEG  -------------------------------
// SVD Line: 194

//  <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_PSEG
//    <name> PSEG </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x40008008) PSEG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BITTMNG >> 16) & 0x7), ((MDR_CAN2_BITTMNG = (MDR_CAN2_BITTMNG & ~(0x7UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_BITTMNG_SEG1  -------------------------------
// SVD Line: 200

//  <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_SEG1
//    <name> SEG1 </name>
//    <rw> 
//    <i> [Bits 21..19] RW (@ 0x40008008) SEG1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BITTMNG >> 19) & 0x7), ((MDR_CAN2_BITTMNG = (MDR_CAN2_BITTMNG & ~(0x7UL << 19 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_BITTMNG_SEG2  -------------------------------
// SVD Line: 206

//  <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_SEG2
//    <name> SEG2 </name>
//    <rw> 
//    <i> [Bits 24..22] RW (@ 0x40008008) SEG2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BITTMNG >> 22) & 0x7), ((MDR_CAN2_BITTMNG = (MDR_CAN2_BITTMNG & ~(0x7UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_BITTMNG_SJW  --------------------------------
// SVD Line: 212

//  <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_SJW
//    <name> SJW </name>
//    <rw> 
//    <i> [Bits 26..25] RW (@ 0x40008008) SJW </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BITTMNG >> 25) & 0x3), ((MDR_CAN2_BITTMNG = (MDR_CAN2_BITTMNG & ~(0x3UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_BITTMNG_SB  --------------------------------
// SVD Line: 218

//  <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_SB
//    <name> SB </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40008008) SB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BITTMNG ) </loc>
//      <o.27..27> SB
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_CAN2_BITTMNG  --------------------------------
// SVD Line: 179

//  <rtree> SFDITEM_REG__MDR_CAN2_BITTMNG
//    <name> BITTMNG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008008) CAN Bittiming Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BITTMNG >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BITTMNG = (MDR_CAN2_BITTMNG & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_BRP </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_PSEG </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_SEG1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_SEG2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_SJW </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BITTMNG_SB </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN2_INT_EN  -----------------------------
// SVD Line: 226

unsigned int MDR_CAN2_INT_EN __AT (0x40008010);



// -------------------------  Field Item: MDR_CAN2_INT_EN_GLB_INT_EN  -----------------------------
// SVD Line: 235

//  <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_GLB_INT_EN
//    <name> GLB_INT_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008010) GLB_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_INT_EN ) </loc>
//      <o.0..0> GLB_INT_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_INT_EN_RX_INT_EN  -----------------------------
// SVD Line: 241

//  <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_RX_INT_EN
//    <name> RX_INT_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008010) RX_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_INT_EN ) </loc>
//      <o.1..1> RX_INT_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_INT_EN_TX_INT_EN  -----------------------------
// SVD Line: 247

//  <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_TX_INT_EN
//    <name> TX_INT_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008010) TX_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_INT_EN ) </loc>
//      <o.2..2> TX_INT_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_INT_EN_ERR_INT_EN  -----------------------------
// SVD Line: 253

//  <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_ERR_INT_EN
//    <name> ERR_INT_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008010) ERR_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_INT_EN ) </loc>
//      <o.3..3> ERR_INT_EN
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_CAN2_INT_EN_ERR_OVER_INT_EN  --------------------------
// SVD Line: 259

//  <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_ERR_OVER_INT_EN
//    <name> ERR_OVER_INT_EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008010) ERR_OVER_INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_INT_EN ) </loc>
//      <o.4..4> ERR_OVER_INT_EN
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN2_INT_EN  --------------------------------
// SVD Line: 226

//  <rtree> SFDITEM_REG__MDR_CAN2_INT_EN
//    <name> INT_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008010) CAN Interrupt enable Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_INT_EN >> 0) & 0xFFFFFFFF), ((MDR_CAN2_INT_EN = (MDR_CAN2_INT_EN & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_GLB_INT_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_RX_INT_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_TX_INT_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_ERR_INT_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_INT_EN_ERR_OVER_INT_EN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN2_OVER  ------------------------------
// SVD Line: 267

unsigned int MDR_CAN2_OVER __AT (0x4000801C);



// ---------------------------  Field Item: MDR_CAN2_OVER_ERROR_MAX  ------------------------------
// SVD Line: 275

//  <item> SFDITEM_FIELD__MDR_CAN2_OVER_ERROR_MAX
//    <name> ERROR_MAX </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000801C) ERROR_MAX </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_OVER >> 0) & 0xFF), ((MDR_CAN2_OVER = (MDR_CAN2_OVER & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_CAN2_OVER  ---------------------------------
// SVD Line: 267

//  <rtree> SFDITEM_REG__MDR_CAN2_OVER
//    <name> OVER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000801C) OVER </i>
//    <loc> ( (unsigned int)((MDR_CAN2_OVER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_OVER = (MDR_CAN2_OVER & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_OVER_ERROR_MAX </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN2_RXID  ------------------------------
// SVD Line: 283

unsigned int MDR_CAN2_RXID __AT (0x40008020);



// ------------------------------  Field Item: MDR_CAN2_RXID_EID  ---------------------------------
// SVD Line: 292

//  <item> SFDITEM_FIELD__MDR_CAN2_RXID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008020) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_RXID >> 0) & 0x3FFFF), ((MDR_CAN2_RXID = (MDR_CAN2_RXID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN2_RXID_SID  ---------------------------------
// SVD Line: 298

//  <item> SFDITEM_FIELD__MDR_CAN2_RXID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008020) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_RXID >> 18) & 0x7FF), ((MDR_CAN2_RXID = (MDR_CAN2_RXID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_CAN2_RXID  ---------------------------------
// SVD Line: 283

//  <rtree> SFDITEM_REG__MDR_CAN2_RXID
//    <name> RXID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008020) CAN Receive ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_RXID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_RXID = (MDR_CAN2_RXID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXID_SID </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN2_RXDLC  -----------------------------
// SVD Line: 306

unsigned int MDR_CAN2_RXDLC __AT (0x40008024);



// -----------------------------  Field Item: MDR_CAN2_RXDLC_DLC  ---------------------------------
// SVD Line: 315

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008024) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_RXDLC >> 0) & 0xF), ((MDR_CAN2_RXDLC = (MDR_CAN2_RXDLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_RXDLC_RTR  ---------------------------------
// SVD Line: 321

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008024) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_RXDLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN2_RXDLC_R1  ---------------------------------
// SVD Line: 327

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008024) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_RXDLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN2_RXDLC_R0  ---------------------------------
// SVD Line: 333

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008024) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_RXDLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_RXDLC_SSR  ---------------------------------
// SVD Line: 339

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008024) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_RXDLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_RXDLC_IDE  ---------------------------------
// SVD Line: 345

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008024) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_RXDLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN2_RXDLC  ---------------------------------
// SVD Line: 306

//  <rtree> SFDITEM_REG__MDR_CAN2_RXDLC
//    <name> RXDLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008024) CAN Receive DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_RXDLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_RXDLC = (MDR_CAN2_RXDLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDLC_IDE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN2_RXDATAL  ----------------------------
// SVD Line: 353

unsigned int MDR_CAN2_RXDATAL __AT (0x40008028);



// ----------------------------  Field Item: MDR_CAN2_RXDATAL_DB0  --------------------------------
// SVD Line: 362

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008028) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_RXDATAL >> 0) & 0xFF), ((MDR_CAN2_RXDATAL = (MDR_CAN2_RXDATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_RXDATAL_DB1  --------------------------------
// SVD Line: 368

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008028) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_RXDATAL >> 8) & 0xFF), ((MDR_CAN2_RXDATAL = (MDR_CAN2_RXDATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_RXDATAL_DB2  --------------------------------
// SVD Line: 374

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008028) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_RXDATAL >> 16) & 0xFF), ((MDR_CAN2_RXDATAL = (MDR_CAN2_RXDATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_RXDATAL_DB3  --------------------------------
// SVD Line: 380

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008028) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_RXDATAL >> 24) & 0xFF), ((MDR_CAN2_RXDATAL = (MDR_CAN2_RXDATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_CAN2_RXDATAL  --------------------------------
// SVD Line: 353

//  <rtree> SFDITEM_REG__MDR_CAN2_RXDATAL
//    <name> RXDATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008028) CAN Receive Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_RXDATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_RXDATAL = (MDR_CAN2_RXDATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDATAL_DB3 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN2_RXDATAH  ----------------------------
// SVD Line: 388

unsigned int MDR_CAN2_RXDATAH __AT (0x4000802C);



// ----------------------------  Field Item: MDR_CAN2_RXDATAH_DB4  --------------------------------
// SVD Line: 397

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000802C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_RXDATAH >> 0) & 0xFF), ((MDR_CAN2_RXDATAH = (MDR_CAN2_RXDATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_RXDATAH_DB5  --------------------------------
// SVD Line: 403

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000802C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_RXDATAH >> 8) & 0xFF), ((MDR_CAN2_RXDATAH = (MDR_CAN2_RXDATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_RXDATAH_DB6  --------------------------------
// SVD Line: 409

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000802C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_RXDATAH >> 16) & 0xFF), ((MDR_CAN2_RXDATAH = (MDR_CAN2_RXDATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_CAN2_RXDATAH_DB7  --------------------------------
// SVD Line: 415

//  <item> SFDITEM_FIELD__MDR_CAN2_RXDATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000802C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_RXDATAH >> 24) & 0xFF), ((MDR_CAN2_RXDATAH = (MDR_CAN2_RXDATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_CAN2_RXDATAH  --------------------------------
// SVD Line: 388

//  <rtree> SFDITEM_REG__MDR_CAN2_RXDATAH
//    <name> RXDATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000802C) CAN Receive Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_RXDATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_RXDATAH = (MDR_CAN2_RXDATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_RXDATAH_DB7 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN2_TXID  ------------------------------
// SVD Line: 423

unsigned int MDR_CAN2_TXID __AT (0x40008030);



// ------------------------------  Field Item: MDR_CAN2_TXID_EID  ---------------------------------
// SVD Line: 432

//  <item> SFDITEM_FIELD__MDR_CAN2_TXID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008030) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_TXID >> 0) & 0x3FFFF), ((MDR_CAN2_TXID = (MDR_CAN2_TXID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN2_TXID_SID  ---------------------------------
// SVD Line: 438

//  <item> SFDITEM_FIELD__MDR_CAN2_TXID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008030) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_TXID >> 18) & 0x7FF), ((MDR_CAN2_TXID = (MDR_CAN2_TXID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_CAN2_TXID  ---------------------------------
// SVD Line: 423

//  <rtree> SFDITEM_REG__MDR_CAN2_TXID
//    <name> TXID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008030) CAN Transmit ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_TXID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_TXID = (MDR_CAN2_TXID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_TXID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_TXID_SID </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN2_TXDLC  -----------------------------
// SVD Line: 446

unsigned int MDR_CAN2_TXDLC __AT (0x40008034);



// -----------------------------  Field Item: MDR_CAN2_TXDLC_DLC  ---------------------------------
// SVD Line: 455

//  <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008034) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_TXDLC >> 0) & 0xF), ((MDR_CAN2_TXDLC = (MDR_CAN2_TXDLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_TXDLC_RTR  ---------------------------------
// SVD Line: 461

//  <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008034) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_TXDLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN2_TXDLC_R1  ---------------------------------
// SVD Line: 467

//  <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008034) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_TXDLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_CAN2_TXDLC_R0  ---------------------------------
// SVD Line: 473

//  <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008034) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_TXDLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_TXDLC_SSR  ---------------------------------
// SVD Line: 479

//  <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008034) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_TXDLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_TXDLC_IDE  ---------------------------------
// SVD Line: 485

//  <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008034) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_TXDLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN2_TXDLC  ---------------------------------
// SVD Line: 446

//  <rtree> SFDITEM_REG__MDR_CAN2_TXDLC
//    <name> TXDLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008034) CAN Transmit DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_TXDLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_TXDLC = (MDR_CAN2_TXDLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_TXDLC_IDE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN2_DATAL  -----------------------------
// SVD Line: 493

unsigned int MDR_CAN2_DATAL __AT (0x40008038);



// -----------------------------  Field Item: MDR_CAN2_DATAL_DB0  ---------------------------------
// SVD Line: 502

//  <item> SFDITEM_FIELD__MDR_CAN2_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008038) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_DATAL >> 0) & 0xFF), ((MDR_CAN2_DATAL = (MDR_CAN2_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_DATAL_DB1  ---------------------------------
// SVD Line: 508

//  <item> SFDITEM_FIELD__MDR_CAN2_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008038) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_DATAL >> 8) & 0xFF), ((MDR_CAN2_DATAL = (MDR_CAN2_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_DATAL_DB2  ---------------------------------
// SVD Line: 514

//  <item> SFDITEM_FIELD__MDR_CAN2_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008038) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_DATAL >> 16) & 0xFF), ((MDR_CAN2_DATAL = (MDR_CAN2_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_DATAL_DB3  ---------------------------------
// SVD Line: 520

//  <item> SFDITEM_FIELD__MDR_CAN2_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008038) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_DATAL >> 24) & 0xFF), ((MDR_CAN2_DATAL = (MDR_CAN2_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN2_DATAL  ---------------------------------
// SVD Line: 493

//  <rtree> SFDITEM_REG__MDR_CAN2_DATAL
//    <name> DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008038) CAN Transmit Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_DATAL = (MDR_CAN2_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_DATAL_DB3 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_CAN2_DATAH  -----------------------------
// SVD Line: 528

unsigned int MDR_CAN2_DATAH __AT (0x4000803C);



// -----------------------------  Field Item: MDR_CAN2_DATAH_DB4  ---------------------------------
// SVD Line: 537

//  <item> SFDITEM_FIELD__MDR_CAN2_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000803C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_DATAH >> 0) & 0xFF), ((MDR_CAN2_DATAH = (MDR_CAN2_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_DATAH_DB5  ---------------------------------
// SVD Line: 543

//  <item> SFDITEM_FIELD__MDR_CAN2_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000803C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_DATAH >> 8) & 0xFF), ((MDR_CAN2_DATAH = (MDR_CAN2_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_DATAH_DB6  ---------------------------------
// SVD Line: 549

//  <item> SFDITEM_FIELD__MDR_CAN2_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000803C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_DATAH >> 16) & 0xFF), ((MDR_CAN2_DATAH = (MDR_CAN2_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_CAN2_DATAH_DB7  ---------------------------------
// SVD Line: 555

//  <item> SFDITEM_FIELD__MDR_CAN2_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000803C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_DATAH >> 24) & 0xFF), ((MDR_CAN2_DATAH = (MDR_CAN2_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN2_DATAH  ---------------------------------
// SVD Line: 528

//  <rtree> SFDITEM_REG__MDR_CAN2_DATAH
//    <name> DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000803C) CAN Transmit Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_DATAH = (MDR_CAN2_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON00  ---------------------------
// SVD Line: 563

unsigned int MDR_CAN2_BUF_CON00 __AT (0x40008040);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON00_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008040) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON00 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON00_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008040) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON00 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON00_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008040) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON00 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON00_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008040) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON00 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON00_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008040) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON00 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON00_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008040) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON00 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON00_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008040) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON00 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON00_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008040) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON00 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON00  -------------------------------
// SVD Line: 563

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON00
//    <name> BUF_CON00 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008040) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON00 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON00 = (MDR_CAN2_BUF_CON00 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON00_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON01  ---------------------------
// SVD Line: 622

unsigned int MDR_CAN2_BUF_CON01 __AT (0x40008044);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON01_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008044) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON01 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON01_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008044) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON01 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON01_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008044) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON01 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON01_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008044) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON01 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON01_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008044) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON01 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON01_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008044) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON01 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON01_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008044) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON01 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON01_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008044) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON01 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON01  -------------------------------
// SVD Line: 622

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON01
//    <name> BUF_CON01 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008044) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON01 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON01 = (MDR_CAN2_BUF_CON01 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON01_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON02  ---------------------------
// SVD Line: 626

unsigned int MDR_CAN2_BUF_CON02 __AT (0x40008048);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON02_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008048) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON02 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON02_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008048) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON02 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON02_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008048) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON02 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON02_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008048) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON02 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON02_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008048) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON02 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON02_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008048) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON02 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON02_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008048) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON02 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON02_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008048) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON02 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON02  -------------------------------
// SVD Line: 626

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON02
//    <name> BUF_CON02 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008048) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON02 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON02 = (MDR_CAN2_BUF_CON02 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON02_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON03  ---------------------------
// SVD Line: 630

unsigned int MDR_CAN2_BUF_CON03 __AT (0x4000804C);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON03_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000804C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON03 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON03_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000804C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON03 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON03_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000804C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON03 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON03_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000804C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON03 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON03_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000804C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON03 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON03_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000804C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON03 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON03_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000804C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON03 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON03_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000804C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON03 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON03  -------------------------------
// SVD Line: 630

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON03
//    <name> BUF_CON03 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000804C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON03 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON03 = (MDR_CAN2_BUF_CON03 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON03_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON04  ---------------------------
// SVD Line: 634

unsigned int MDR_CAN2_BUF_CON04 __AT (0x40008050);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON04_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008050) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON04 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON04_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008050) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON04 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON04_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008050) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON04 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON04_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008050) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON04 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON04_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008050) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON04 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON04_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008050) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON04 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON04_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008050) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON04 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON04_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008050) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON04 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON04  -------------------------------
// SVD Line: 634

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON04
//    <name> BUF_CON04 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008050) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON04 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON04 = (MDR_CAN2_BUF_CON04 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON04_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON05  ---------------------------
// SVD Line: 638

unsigned int MDR_CAN2_BUF_CON05 __AT (0x40008054);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON05_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008054) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON05 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON05_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008054) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON05 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON05_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008054) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON05 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON05_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008054) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON05 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON05_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008054) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON05 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON05_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008054) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON05 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON05_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008054) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON05 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON05_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008054) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON05 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON05  -------------------------------
// SVD Line: 638

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON05
//    <name> BUF_CON05 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008054) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON05 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON05 = (MDR_CAN2_BUF_CON05 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON05_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON06  ---------------------------
// SVD Line: 642

unsigned int MDR_CAN2_BUF_CON06 __AT (0x40008058);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON06_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008058) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON06 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON06_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008058) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON06 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON06_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008058) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON06 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON06_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008058) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON06 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON06_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008058) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON06 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON06_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008058) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON06 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON06_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008058) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON06 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON06_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008058) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON06 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON06  -------------------------------
// SVD Line: 642

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON06
//    <name> BUF_CON06 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008058) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON06 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON06 = (MDR_CAN2_BUF_CON06 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON06_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON07  ---------------------------
// SVD Line: 646

unsigned int MDR_CAN2_BUF_CON07 __AT (0x4000805C);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON07_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000805C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON07 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON07_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000805C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON07 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON07_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000805C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON07 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON07_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000805C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON07 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON07_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000805C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON07 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON07_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000805C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON07 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON07_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000805C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON07 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON07_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000805C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON07 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON07  -------------------------------
// SVD Line: 646

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON07
//    <name> BUF_CON07 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000805C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON07 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON07 = (MDR_CAN2_BUF_CON07 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON07_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON08  ---------------------------
// SVD Line: 650

unsigned int MDR_CAN2_BUF_CON08 __AT (0x40008060);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON08_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008060) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON08 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON08_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008060) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON08 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON08_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008060) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON08 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON08_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008060) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON08 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON08_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008060) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON08 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON08_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008060) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON08 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON08_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008060) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON08 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON08_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008060) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON08 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON08  -------------------------------
// SVD Line: 650

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON08
//    <name> BUF_CON08 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008060) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON08 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON08 = (MDR_CAN2_BUF_CON08 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON08_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON09  ---------------------------
// SVD Line: 654

unsigned int MDR_CAN2_BUF_CON09 __AT (0x40008064);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON09_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008064) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON09 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON09_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008064) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON09 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON09_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008064) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON09 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON09_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008064) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON09 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON09_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008064) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON09 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON09_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008064) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON09 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON09_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008064) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON09 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON09_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008064) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON09 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON09  -------------------------------
// SVD Line: 654

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON09
//    <name> BUF_CON09 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008064) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON09 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON09 = (MDR_CAN2_BUF_CON09 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON09_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON10  ---------------------------
// SVD Line: 658

unsigned int MDR_CAN2_BUF_CON10 __AT (0x40008068);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON10_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008068) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON10 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON10_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008068) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON10 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON10_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008068) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON10 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON10_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008068) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON10 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON10_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008068) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON10 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON10_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008068) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON10 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON10_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008068) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON10 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON10_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008068) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON10 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON10  -------------------------------
// SVD Line: 658

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON10
//    <name> BUF_CON10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008068) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON10 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON10 = (MDR_CAN2_BUF_CON10 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON10_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON11  ---------------------------
// SVD Line: 662

unsigned int MDR_CAN2_BUF_CON11 __AT (0x4000806C);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON11_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000806C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON11 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON11_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000806C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON11 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON11_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000806C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON11 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON11_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000806C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON11 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON11_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000806C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON11 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON11_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000806C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON11 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON11_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000806C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON11 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON11_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000806C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON11 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON11  -------------------------------
// SVD Line: 662

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON11
//    <name> BUF_CON11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000806C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON11 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON11 = (MDR_CAN2_BUF_CON11 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON11_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON12  ---------------------------
// SVD Line: 666

unsigned int MDR_CAN2_BUF_CON12 __AT (0x40008070);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON12_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008070) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON12 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON12_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008070) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON12 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON12_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008070) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON12 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON12_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008070) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON12 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON12_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008070) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON12 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON12_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008070) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON12 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON12_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008070) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON12 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON12_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008070) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON12 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON12  -------------------------------
// SVD Line: 666

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON12
//    <name> BUF_CON12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008070) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON12 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON12 = (MDR_CAN2_BUF_CON12 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON12_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON13  ---------------------------
// SVD Line: 670

unsigned int MDR_CAN2_BUF_CON13 __AT (0x40008074);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON13_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008074) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON13 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON13_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008074) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON13 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON13_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008074) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON13 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON13_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008074) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON13 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON13_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008074) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON13 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON13_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008074) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON13 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON13_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008074) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON13 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON13_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008074) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON13 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON13  -------------------------------
// SVD Line: 670

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON13
//    <name> BUF_CON13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008074) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON13 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON13 = (MDR_CAN2_BUF_CON13 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON13_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON14  ---------------------------
// SVD Line: 674

unsigned int MDR_CAN2_BUF_CON14 __AT (0x40008078);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON14_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008078) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON14 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON14_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008078) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON14 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON14_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008078) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON14 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON14_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008078) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON14 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON14_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008078) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON14 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON14_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008078) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON14 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON14_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008078) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON14 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON14_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008078) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON14 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON14  -------------------------------
// SVD Line: 674

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON14
//    <name> BUF_CON14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008078) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON14 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON14 = (MDR_CAN2_BUF_CON14 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON14_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON15  ---------------------------
// SVD Line: 678

unsigned int MDR_CAN2_BUF_CON15 __AT (0x4000807C);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON15_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000807C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON15 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON15_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000807C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON15 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON15_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000807C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON15 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON15_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000807C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON15 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON15_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000807C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON15 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON15_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000807C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON15 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON15_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000807C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON15 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON15_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000807C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON15 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON15  -------------------------------
// SVD Line: 678

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON15
//    <name> BUF_CON15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000807C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON15 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON15 = (MDR_CAN2_BUF_CON15 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON15_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON16  ---------------------------
// SVD Line: 682

unsigned int MDR_CAN2_BUF_CON16 __AT (0x40008080);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON16_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008080) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON16 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON16_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008080) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON16 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON16_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008080) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON16 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON16_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008080) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON16 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON16_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008080) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON16 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON16_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008080) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON16 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON16_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008080) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON16 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON16_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008080) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON16 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON16  -------------------------------
// SVD Line: 682

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON16
//    <name> BUF_CON16 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008080) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON16 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON16 = (MDR_CAN2_BUF_CON16 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON16_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON17  ---------------------------
// SVD Line: 686

unsigned int MDR_CAN2_BUF_CON17 __AT (0x40008084);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON17_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008084) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON17 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON17_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008084) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON17 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON17_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008084) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON17 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON17_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008084) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON17 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON17_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008084) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON17 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON17_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008084) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON17 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON17_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008084) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON17 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON17_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008084) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON17 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON17  -------------------------------
// SVD Line: 686

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON17
//    <name> BUF_CON17 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008084) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON17 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON17 = (MDR_CAN2_BUF_CON17 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON17_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON18  ---------------------------
// SVD Line: 690

unsigned int MDR_CAN2_BUF_CON18 __AT (0x40008088);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON18_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008088) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON18 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON18_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008088) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON18 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON18_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008088) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON18 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON18_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008088) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON18 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON18_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008088) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON18 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON18_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008088) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON18 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON18_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008088) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON18 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON18_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008088) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON18 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON18  -------------------------------
// SVD Line: 690

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON18
//    <name> BUF_CON18 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008088) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON18 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON18 = (MDR_CAN2_BUF_CON18 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON18_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON19  ---------------------------
// SVD Line: 694

unsigned int MDR_CAN2_BUF_CON19 __AT (0x4000808C);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON19_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000808C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON19 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON19_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000808C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON19 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON19_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000808C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON19 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON19_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000808C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON19 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON19_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000808C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON19 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON19_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000808C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON19 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON19_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000808C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON19 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON19_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000808C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON19 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON19  -------------------------------
// SVD Line: 694

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON19
//    <name> BUF_CON19 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000808C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON19 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON19 = (MDR_CAN2_BUF_CON19 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON19_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON20  ---------------------------
// SVD Line: 698

unsigned int MDR_CAN2_BUF_CON20 __AT (0x40008090);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON20_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008090) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON20 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON20_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008090) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON20 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON20_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008090) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON20 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON20_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008090) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON20 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON20_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008090) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON20 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON20_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008090) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON20 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON20_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008090) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON20 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON20_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008090) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON20 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON20  -------------------------------
// SVD Line: 698

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON20
//    <name> BUF_CON20 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008090) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON20 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON20 = (MDR_CAN2_BUF_CON20 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON20_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON21  ---------------------------
// SVD Line: 702

unsigned int MDR_CAN2_BUF_CON21 __AT (0x40008094);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON21_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008094) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON21 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON21_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008094) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON21 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON21_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008094) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON21 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON21_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008094) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON21 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON21_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008094) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON21 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON21_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008094) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON21 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON21_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008094) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON21 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON21_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008094) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON21 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON21  -------------------------------
// SVD Line: 702

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON21
//    <name> BUF_CON21 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008094) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON21 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON21 = (MDR_CAN2_BUF_CON21 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON21_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON22  ---------------------------
// SVD Line: 706

unsigned int MDR_CAN2_BUF_CON22 __AT (0x40008098);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON22_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40008098) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON22 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON22_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40008098) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON22 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON22_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40008098) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON22 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON22_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008098) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON22 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON22_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40008098) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON22 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON22_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40008098) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON22 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON22_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40008098) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON22 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON22_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40008098) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON22 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON22  -------------------------------
// SVD Line: 706

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON22
//    <name> BUF_CON22 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008098) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON22 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON22 = (MDR_CAN2_BUF_CON22 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON22_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON23  ---------------------------
// SVD Line: 710

unsigned int MDR_CAN2_BUF_CON23 __AT (0x4000809C);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON23_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000809C) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON23 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON23_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000809C) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON23 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON23_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000809C) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON23 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON23_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000809C) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON23 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON23_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000809C) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON23 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON23_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000809C) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON23 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON23_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000809C) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON23 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON23_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000809C) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON23 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON23  -------------------------------
// SVD Line: 710

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON23
//    <name> BUF_CON23 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000809C) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON23 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON23 = (MDR_CAN2_BUF_CON23 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON23_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON24  ---------------------------
// SVD Line: 714

unsigned int MDR_CAN2_BUF_CON24 __AT (0x400080A0);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON24_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400080A0) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON24 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON24_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400080A0) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON24 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON24_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400080A0) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON24 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON24_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400080A0) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON24 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON24_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400080A0) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON24 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON24_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400080A0) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON24 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON24_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400080A0) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON24 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON24_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400080A0) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON24 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON24  -------------------------------
// SVD Line: 714

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON24
//    <name> BUF_CON24 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080A0) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON24 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON24 = (MDR_CAN2_BUF_CON24 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON24_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON25  ---------------------------
// SVD Line: 718

unsigned int MDR_CAN2_BUF_CON25 __AT (0x400080A4);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON25_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400080A4) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON25 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON25_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400080A4) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON25 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON25_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400080A4) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON25 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON25_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400080A4) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON25 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON25_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400080A4) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON25 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON25_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400080A4) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON25 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON25_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400080A4) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON25 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON25_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400080A4) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON25 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON25  -------------------------------
// SVD Line: 718

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON25
//    <name> BUF_CON25 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080A4) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON25 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON25 = (MDR_CAN2_BUF_CON25 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON25_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON26  ---------------------------
// SVD Line: 722

unsigned int MDR_CAN2_BUF_CON26 __AT (0x400080A8);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON26_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400080A8) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON26 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON26_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400080A8) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON26 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON26_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400080A8) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON26 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON26_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400080A8) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON26 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON26_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400080A8) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON26 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON26_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400080A8) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON26 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON26_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400080A8) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON26 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON26_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400080A8) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON26 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON26  -------------------------------
// SVD Line: 722

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON26
//    <name> BUF_CON26 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080A8) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON26 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON26 = (MDR_CAN2_BUF_CON26 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON26_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON27  ---------------------------
// SVD Line: 726

unsigned int MDR_CAN2_BUF_CON27 __AT (0x400080AC);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON27_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400080AC) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON27 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON27_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400080AC) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON27 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON27_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400080AC) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON27 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON27_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400080AC) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON27 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON27_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400080AC) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON27 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON27_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400080AC) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON27 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON27_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400080AC) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON27 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON27_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400080AC) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON27 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON27  -------------------------------
// SVD Line: 726

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON27
//    <name> BUF_CON27 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080AC) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON27 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON27 = (MDR_CAN2_BUF_CON27 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON27_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON28  ---------------------------
// SVD Line: 730

unsigned int MDR_CAN2_BUF_CON28 __AT (0x400080B0);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON28_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400080B0) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON28 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON28_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400080B0) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON28 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON28_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400080B0) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON28 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON28_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400080B0) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON28 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON28_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400080B0) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON28 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON28_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400080B0) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON28 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON28_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400080B0) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON28 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON28_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400080B0) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON28 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON28  -------------------------------
// SVD Line: 730

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON28
//    <name> BUF_CON28 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080B0) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON28 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON28 = (MDR_CAN2_BUF_CON28 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON28_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON29  ---------------------------
// SVD Line: 734

unsigned int MDR_CAN2_BUF_CON29 __AT (0x400080B4);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON29_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400080B4) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON29 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON29_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400080B4) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON29 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON29_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400080B4) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON29 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON29_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400080B4) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON29 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON29_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400080B4) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON29 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON29_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400080B4) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON29 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON29_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400080B4) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON29 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON29_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400080B4) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON29 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON29  -------------------------------
// SVD Line: 734

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON29
//    <name> BUF_CON29 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080B4) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON29 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON29 = (MDR_CAN2_BUF_CON29 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON29_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON30  ---------------------------
// SVD Line: 738

unsigned int MDR_CAN2_BUF_CON30 __AT (0x400080B8);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON30_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400080B8) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON30 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON30_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400080B8) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON30 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON30_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400080B8) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON30 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON30_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400080B8) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON30 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON30_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400080B8) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON30 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON30_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400080B8) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON30 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON30_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400080B8) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON30 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON30_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400080B8) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON30 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON30  -------------------------------
// SVD Line: 738

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON30
//    <name> BUF_CON30 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080B8) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON30 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON30 = (MDR_CAN2_BUF_CON30 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON30_OVER_WR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_CON31  ---------------------------
// SVD Line: 742

unsigned int MDR_CAN2_BUF_CON31 __AT (0x400080BC);



// ----------------------------  Field Item: MDR_CAN2_BUF_CON31_EN  -------------------------------
// SVD Line: 572

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400080BC) EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON31 ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON31_RX_TXn  -----------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_RX_TXn
//    <name> RX_TXn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400080BC) RX_TXn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON31 ) </loc>
//      <o.1..1> RX_TXn
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON31_OVER_EN  -----------------------------
// SVD Line: 584

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_OVER_EN
//    <name> OVER_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400080BC) OVER_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON31 ) </loc>
//      <o.2..2> OVER_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON31_RTR_EN  -----------------------------
// SVD Line: 590

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_RTR_EN
//    <name> RTR_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400080BC) RTR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON31 ) </loc>
//      <o.3..3> RTR_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON31_PRIOR_0  -----------------------------
// SVD Line: 596

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_PRIOR_0
//    <name> PRIOR_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400080BC) PRIOR_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON31 ) </loc>
//      <o.4..4> PRIOR_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_CON31_TX_REQ  -----------------------------
// SVD Line: 602

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_TX_REQ
//    <name> TX_REQ </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400080BC) TX_REQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON31 ) </loc>
//      <o.5..5> TX_REQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON31_RX_FULL  -----------------------------
// SVD Line: 608

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_RX_FULL
//    <name> RX_FULL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400080BC) RX_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON31 ) </loc>
//      <o.6..6> RX_FULL
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_CAN2_BUF_CON31_OVER_WR  -----------------------------
// SVD Line: 614

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_OVER_WR
//    <name> OVER_WR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400080BC) OVER_WR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_CON31 ) </loc>
//      <o.7..7> OVER_WR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_CON31  -------------------------------
// SVD Line: 742

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_CON31
//    <name> BUF_CON31 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080BC) CAN Buffer Connection Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_CON31 >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_CON31 = (MDR_CAN2_BUF_CON31 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_RX_TXn </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_OVER_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_RTR_EN </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_PRIOR_0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_TX_REQ </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_RX_FULL </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_CON31_OVER_WR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN2_INT_RX  -----------------------------
// SVD Line: 746

unsigned int MDR_CAN2_INT_RX __AT (0x400080C0);



// ---------------------------  Field Item: MDR_CAN2_INT_RX_INT_RX  -------------------------------
// SVD Line: 754

//  <item> SFDITEM_FIELD__MDR_CAN2_INT_RX_INT_RX
//    <name> INT_RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080C0) INT_RX </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_INT_RX >> 0) & 0xFFFFFFFF), ((MDR_CAN2_INT_RX = (MDR_CAN2_INT_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN2_INT_RX  --------------------------------
// SVD Line: 746

//  <rtree> SFDITEM_REG__MDR_CAN2_INT_RX
//    <name> INT_RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080C0) INT_RX </i>
//    <loc> ( (unsigned int)((MDR_CAN2_INT_RX >> 0) & 0xFFFFFFFF), ((MDR_CAN2_INT_RX = (MDR_CAN2_INT_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_INT_RX_INT_RX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_CAN2_RX  -------------------------------
// SVD Line: 762

unsigned int MDR_CAN2_RX __AT (0x400080C4);



// -------------------------------  Field Item: MDR_CAN2_RX_RX  -----------------------------------
// SVD Line: 770

//  <item> SFDITEM_FIELD__MDR_CAN2_RX_RX
//    <name> RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080C4) RX </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_RX >> 0) & 0xFFFFFFFF), ((MDR_CAN2_RX = (MDR_CAN2_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_CAN2_RX  ----------------------------------
// SVD Line: 762

//  <rtree> SFDITEM_REG__MDR_CAN2_RX
//    <name> RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080C4) RX </i>
//    <loc> ( (unsigned int)((MDR_CAN2_RX >> 0) & 0xFFFFFFFF), ((MDR_CAN2_RX = (MDR_CAN2_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_RX_RX </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_CAN2_INT_TX  -----------------------------
// SVD Line: 778

unsigned int MDR_CAN2_INT_TX __AT (0x400080C8);



// ---------------------------  Field Item: MDR_CAN2_INT_TX_INT_TX  -------------------------------
// SVD Line: 786

//  <item> SFDITEM_FIELD__MDR_CAN2_INT_TX_INT_TX
//    <name> INT_TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080C8) INT_TX </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_INT_TX >> 0) & 0xFFFFFFFF), ((MDR_CAN2_INT_TX = (MDR_CAN2_INT_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_CAN2_INT_TX  --------------------------------
// SVD Line: 778

//  <rtree> SFDITEM_REG__MDR_CAN2_INT_TX
//    <name> INT_TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080C8) INT_TX </i>
//    <loc> ( (unsigned int)((MDR_CAN2_INT_TX >> 0) & 0xFFFFFFFF), ((MDR_CAN2_INT_TX = (MDR_CAN2_INT_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_INT_TX_INT_TX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_CAN2_TX  -------------------------------
// SVD Line: 794

unsigned int MDR_CAN2_TX __AT (0x400080CC);



// -------------------------------  Field Item: MDR_CAN2_TX_TX  -----------------------------------
// SVD Line: 802

//  <item> SFDITEM_FIELD__MDR_CAN2_TX_TX
//    <name> TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080CC) TX </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_TX >> 0) & 0xFFFFFFFF), ((MDR_CAN2_TX = (MDR_CAN2_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_CAN2_TX  ----------------------------------
// SVD Line: 794

//  <rtree> SFDITEM_REG__MDR_CAN2_TX
//    <name> TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400080CC) TX </i>
//    <loc> ( (unsigned int)((MDR_CAN2_TX >> 0) & 0xFFFFFFFF), ((MDR_CAN2_TX = (MDR_CAN2_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_TX_TX </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_00_ID  ---------------------------
// SVD Line: 810

unsigned int MDR_CAN2_BUF_00_ID __AT (0x40008200);



// ---------------------------  Field Item: MDR_CAN2_BUF_00_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008200) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_00_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_00_ID = (MDR_CAN2_BUF_00_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_00_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008200) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_00_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_00_ID = (MDR_CAN2_BUF_00_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_00_ID  -------------------------------
// SVD Line: 810

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_00_ID
//    <name> BUF_00_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008200) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_00_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_00_ID = (MDR_CAN2_BUF_00_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_00_DLC  ---------------------------
// SVD Line: 833

unsigned int MDR_CAN2_BUF_00_DLC __AT (0x40008204);



// ---------------------------  Field Item: MDR_CAN2_BUF_00_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008204) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_00_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_00_DLC = (MDR_CAN2_BUF_00_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_00_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008204) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_00_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_00_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008204) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_00_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_00_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008204) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_00_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_00_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008204) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_00_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_00_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008204) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_00_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_00_DLC  ------------------------------
// SVD Line: 833

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_00_DLC
//    <name> BUF_00_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008204) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_00_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_00_DLC = (MDR_CAN2_BUF_00_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_00_DATAL  --------------------------
// SVD Line: 880

unsigned int MDR_CAN2_BUF_00_DATAL __AT (0x40008208);



// --------------------------  Field Item: MDR_CAN2_BUF_00_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008208) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_00_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_00_DATAL = (MDR_CAN2_BUF_00_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_00_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008208) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_00_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_00_DATAL = (MDR_CAN2_BUF_00_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_00_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008208) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_00_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_00_DATAL = (MDR_CAN2_BUF_00_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_00_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008208) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_00_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_00_DATAL = (MDR_CAN2_BUF_00_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_00_DATAL  -----------------------------
// SVD Line: 880

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_00_DATAL
//    <name> BUF_00_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008208) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_00_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_00_DATAL = (MDR_CAN2_BUF_00_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_00_DATAH  --------------------------
// SVD Line: 915

unsigned int MDR_CAN2_BUF_00_DATAH __AT (0x4000820C);



// --------------------------  Field Item: MDR_CAN2_BUF_00_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000820C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_00_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_00_DATAH = (MDR_CAN2_BUF_00_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_00_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000820C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_00_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_00_DATAH = (MDR_CAN2_BUF_00_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_00_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000820C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_00_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_00_DATAH = (MDR_CAN2_BUF_00_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_00_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000820C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_00_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_00_DATAH = (MDR_CAN2_BUF_00_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_00_DATAH  -----------------------------
// SVD Line: 915

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_00_DATAH
//    <name> BUF_00_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000820C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_00_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_00_DATAH = (MDR_CAN2_BUF_00_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_00_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_01_ID  ---------------------------
// SVD Line: 950

unsigned int MDR_CAN2_BUF_01_ID __AT (0x40008210);



// ---------------------------  Field Item: MDR_CAN2_BUF_01_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008210) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_01_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_01_ID = (MDR_CAN2_BUF_01_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_01_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008210) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_01_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_01_ID = (MDR_CAN2_BUF_01_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_01_ID  -------------------------------
// SVD Line: 950

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_01_ID
//    <name> BUF_01_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008210) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_01_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_01_ID = (MDR_CAN2_BUF_01_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_01_DLC  ---------------------------
// SVD Line: 954

unsigned int MDR_CAN2_BUF_01_DLC __AT (0x40008214);



// ---------------------------  Field Item: MDR_CAN2_BUF_01_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008214) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_01_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_01_DLC = (MDR_CAN2_BUF_01_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_01_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008214) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_01_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_01_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008214) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_01_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_01_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008214) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_01_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_01_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008214) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_01_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_01_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008214) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_01_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_01_DLC  ------------------------------
// SVD Line: 954

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_01_DLC
//    <name> BUF_01_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008214) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_01_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_01_DLC = (MDR_CAN2_BUF_01_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_01_DATAL  --------------------------
// SVD Line: 958

unsigned int MDR_CAN2_BUF_01_DATAL __AT (0x40008218);



// --------------------------  Field Item: MDR_CAN2_BUF_01_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008218) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_01_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_01_DATAL = (MDR_CAN2_BUF_01_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_01_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008218) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_01_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_01_DATAL = (MDR_CAN2_BUF_01_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_01_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008218) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_01_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_01_DATAL = (MDR_CAN2_BUF_01_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_01_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008218) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_01_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_01_DATAL = (MDR_CAN2_BUF_01_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_01_DATAL  -----------------------------
// SVD Line: 958

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_01_DATAL
//    <name> BUF_01_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008218) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_01_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_01_DATAL = (MDR_CAN2_BUF_01_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_01_DATAH  --------------------------
// SVD Line: 962

unsigned int MDR_CAN2_BUF_01_DATAH __AT (0x4000821C);



// --------------------------  Field Item: MDR_CAN2_BUF_01_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000821C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_01_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_01_DATAH = (MDR_CAN2_BUF_01_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_01_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000821C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_01_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_01_DATAH = (MDR_CAN2_BUF_01_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_01_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000821C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_01_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_01_DATAH = (MDR_CAN2_BUF_01_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_01_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000821C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_01_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_01_DATAH = (MDR_CAN2_BUF_01_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_01_DATAH  -----------------------------
// SVD Line: 962

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_01_DATAH
//    <name> BUF_01_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000821C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_01_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_01_DATAH = (MDR_CAN2_BUF_01_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_01_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_02_ID  ---------------------------
// SVD Line: 966

unsigned int MDR_CAN2_BUF_02_ID __AT (0x40008220);



// ---------------------------  Field Item: MDR_CAN2_BUF_02_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008220) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_02_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_02_ID = (MDR_CAN2_BUF_02_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_02_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008220) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_02_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_02_ID = (MDR_CAN2_BUF_02_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_02_ID  -------------------------------
// SVD Line: 966

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_02_ID
//    <name> BUF_02_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008220) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_02_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_02_ID = (MDR_CAN2_BUF_02_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_02_DLC  ---------------------------
// SVD Line: 970

unsigned int MDR_CAN2_BUF_02_DLC __AT (0x40008224);



// ---------------------------  Field Item: MDR_CAN2_BUF_02_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008224) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_02_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_02_DLC = (MDR_CAN2_BUF_02_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_02_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008224) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_02_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_02_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008224) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_02_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_02_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008224) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_02_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_02_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008224) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_02_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_02_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008224) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_02_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_02_DLC  ------------------------------
// SVD Line: 970

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_02_DLC
//    <name> BUF_02_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008224) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_02_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_02_DLC = (MDR_CAN2_BUF_02_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_02_DATAL  --------------------------
// SVD Line: 974

unsigned int MDR_CAN2_BUF_02_DATAL __AT (0x40008228);



// --------------------------  Field Item: MDR_CAN2_BUF_02_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008228) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_02_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_02_DATAL = (MDR_CAN2_BUF_02_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_02_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008228) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_02_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_02_DATAL = (MDR_CAN2_BUF_02_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_02_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008228) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_02_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_02_DATAL = (MDR_CAN2_BUF_02_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_02_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008228) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_02_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_02_DATAL = (MDR_CAN2_BUF_02_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_02_DATAL  -----------------------------
// SVD Line: 974

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_02_DATAL
//    <name> BUF_02_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008228) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_02_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_02_DATAL = (MDR_CAN2_BUF_02_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_02_DATAH  --------------------------
// SVD Line: 978

unsigned int MDR_CAN2_BUF_02_DATAH __AT (0x4000822C);



// --------------------------  Field Item: MDR_CAN2_BUF_02_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000822C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_02_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_02_DATAH = (MDR_CAN2_BUF_02_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_02_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000822C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_02_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_02_DATAH = (MDR_CAN2_BUF_02_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_02_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000822C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_02_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_02_DATAH = (MDR_CAN2_BUF_02_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_02_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000822C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_02_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_02_DATAH = (MDR_CAN2_BUF_02_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_02_DATAH  -----------------------------
// SVD Line: 978

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_02_DATAH
//    <name> BUF_02_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000822C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_02_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_02_DATAH = (MDR_CAN2_BUF_02_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_02_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_03_ID  ---------------------------
// SVD Line: 982

unsigned int MDR_CAN2_BUF_03_ID __AT (0x40008230);



// ---------------------------  Field Item: MDR_CAN2_BUF_03_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008230) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_03_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_03_ID = (MDR_CAN2_BUF_03_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_03_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008230) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_03_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_03_ID = (MDR_CAN2_BUF_03_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_03_ID  -------------------------------
// SVD Line: 982

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_03_ID
//    <name> BUF_03_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008230) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_03_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_03_ID = (MDR_CAN2_BUF_03_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_03_DLC  ---------------------------
// SVD Line: 986

unsigned int MDR_CAN2_BUF_03_DLC __AT (0x40008234);



// ---------------------------  Field Item: MDR_CAN2_BUF_03_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008234) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_03_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_03_DLC = (MDR_CAN2_BUF_03_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_03_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008234) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_03_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_03_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008234) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_03_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_03_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008234) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_03_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_03_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008234) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_03_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_03_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008234) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_03_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_03_DLC  ------------------------------
// SVD Line: 986

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_03_DLC
//    <name> BUF_03_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008234) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_03_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_03_DLC = (MDR_CAN2_BUF_03_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_03_DATAL  --------------------------
// SVD Line: 990

unsigned int MDR_CAN2_BUF_03_DATAL __AT (0x40008238);



// --------------------------  Field Item: MDR_CAN2_BUF_03_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008238) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_03_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_03_DATAL = (MDR_CAN2_BUF_03_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_03_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008238) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_03_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_03_DATAL = (MDR_CAN2_BUF_03_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_03_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008238) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_03_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_03_DATAL = (MDR_CAN2_BUF_03_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_03_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008238) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_03_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_03_DATAL = (MDR_CAN2_BUF_03_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_03_DATAL  -----------------------------
// SVD Line: 990

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_03_DATAL
//    <name> BUF_03_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008238) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_03_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_03_DATAL = (MDR_CAN2_BUF_03_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_03_DATAH  --------------------------
// SVD Line: 994

unsigned int MDR_CAN2_BUF_03_DATAH __AT (0x4000823C);



// --------------------------  Field Item: MDR_CAN2_BUF_03_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000823C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_03_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_03_DATAH = (MDR_CAN2_BUF_03_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_03_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000823C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_03_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_03_DATAH = (MDR_CAN2_BUF_03_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_03_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000823C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_03_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_03_DATAH = (MDR_CAN2_BUF_03_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_03_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000823C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_03_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_03_DATAH = (MDR_CAN2_BUF_03_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_03_DATAH  -----------------------------
// SVD Line: 994

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_03_DATAH
//    <name> BUF_03_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000823C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_03_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_03_DATAH = (MDR_CAN2_BUF_03_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_03_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_04_ID  ---------------------------
// SVD Line: 998

unsigned int MDR_CAN2_BUF_04_ID __AT (0x40008240);



// ---------------------------  Field Item: MDR_CAN2_BUF_04_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008240) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_04_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_04_ID = (MDR_CAN2_BUF_04_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_04_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008240) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_04_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_04_ID = (MDR_CAN2_BUF_04_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_04_ID  -------------------------------
// SVD Line: 998

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_04_ID
//    <name> BUF_04_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008240) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_04_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_04_ID = (MDR_CAN2_BUF_04_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_04_DLC  ---------------------------
// SVD Line: 1002

unsigned int MDR_CAN2_BUF_04_DLC __AT (0x40008244);



// ---------------------------  Field Item: MDR_CAN2_BUF_04_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008244) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_04_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_04_DLC = (MDR_CAN2_BUF_04_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_04_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008244) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_04_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_04_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008244) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_04_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_04_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008244) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_04_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_04_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008244) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_04_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_04_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008244) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_04_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_04_DLC  ------------------------------
// SVD Line: 1002

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_04_DLC
//    <name> BUF_04_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008244) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_04_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_04_DLC = (MDR_CAN2_BUF_04_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_04_DATAL  --------------------------
// SVD Line: 1006

unsigned int MDR_CAN2_BUF_04_DATAL __AT (0x40008248);



// --------------------------  Field Item: MDR_CAN2_BUF_04_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008248) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_04_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_04_DATAL = (MDR_CAN2_BUF_04_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_04_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008248) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_04_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_04_DATAL = (MDR_CAN2_BUF_04_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_04_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008248) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_04_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_04_DATAL = (MDR_CAN2_BUF_04_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_04_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008248) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_04_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_04_DATAL = (MDR_CAN2_BUF_04_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_04_DATAL  -----------------------------
// SVD Line: 1006

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_04_DATAL
//    <name> BUF_04_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008248) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_04_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_04_DATAL = (MDR_CAN2_BUF_04_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_04_DATAH  --------------------------
// SVD Line: 1010

unsigned int MDR_CAN2_BUF_04_DATAH __AT (0x4000824C);



// --------------------------  Field Item: MDR_CAN2_BUF_04_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000824C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_04_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_04_DATAH = (MDR_CAN2_BUF_04_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_04_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000824C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_04_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_04_DATAH = (MDR_CAN2_BUF_04_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_04_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000824C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_04_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_04_DATAH = (MDR_CAN2_BUF_04_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_04_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000824C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_04_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_04_DATAH = (MDR_CAN2_BUF_04_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_04_DATAH  -----------------------------
// SVD Line: 1010

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_04_DATAH
//    <name> BUF_04_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000824C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_04_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_04_DATAH = (MDR_CAN2_BUF_04_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_04_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_05_ID  ---------------------------
// SVD Line: 1014

unsigned int MDR_CAN2_BUF_05_ID __AT (0x40008250);



// ---------------------------  Field Item: MDR_CAN2_BUF_05_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008250) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_05_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_05_ID = (MDR_CAN2_BUF_05_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_05_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008250) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_05_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_05_ID = (MDR_CAN2_BUF_05_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_05_ID  -------------------------------
// SVD Line: 1014

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_05_ID
//    <name> BUF_05_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008250) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_05_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_05_ID = (MDR_CAN2_BUF_05_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_05_DLC  ---------------------------
// SVD Line: 1018

unsigned int MDR_CAN2_BUF_05_DLC __AT (0x40008254);



// ---------------------------  Field Item: MDR_CAN2_BUF_05_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008254) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_05_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_05_DLC = (MDR_CAN2_BUF_05_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_05_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008254) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_05_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_05_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008254) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_05_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_05_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008254) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_05_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_05_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008254) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_05_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_05_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008254) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_05_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_05_DLC  ------------------------------
// SVD Line: 1018

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_05_DLC
//    <name> BUF_05_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008254) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_05_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_05_DLC = (MDR_CAN2_BUF_05_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_05_DATAL  --------------------------
// SVD Line: 1022

unsigned int MDR_CAN2_BUF_05_DATAL __AT (0x40008258);



// --------------------------  Field Item: MDR_CAN2_BUF_05_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008258) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_05_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_05_DATAL = (MDR_CAN2_BUF_05_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_05_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008258) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_05_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_05_DATAL = (MDR_CAN2_BUF_05_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_05_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008258) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_05_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_05_DATAL = (MDR_CAN2_BUF_05_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_05_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008258) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_05_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_05_DATAL = (MDR_CAN2_BUF_05_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_05_DATAL  -----------------------------
// SVD Line: 1022

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_05_DATAL
//    <name> BUF_05_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008258) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_05_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_05_DATAL = (MDR_CAN2_BUF_05_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_05_DATAH  --------------------------
// SVD Line: 1026

unsigned int MDR_CAN2_BUF_05_DATAH __AT (0x4000825C);



// --------------------------  Field Item: MDR_CAN2_BUF_05_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000825C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_05_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_05_DATAH = (MDR_CAN2_BUF_05_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_05_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000825C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_05_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_05_DATAH = (MDR_CAN2_BUF_05_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_05_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000825C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_05_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_05_DATAH = (MDR_CAN2_BUF_05_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_05_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000825C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_05_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_05_DATAH = (MDR_CAN2_BUF_05_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_05_DATAH  -----------------------------
// SVD Line: 1026

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_05_DATAH
//    <name> BUF_05_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000825C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_05_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_05_DATAH = (MDR_CAN2_BUF_05_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_05_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_06_ID  ---------------------------
// SVD Line: 1030

unsigned int MDR_CAN2_BUF_06_ID __AT (0x40008260);



// ---------------------------  Field Item: MDR_CAN2_BUF_06_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008260) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_06_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_06_ID = (MDR_CAN2_BUF_06_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_06_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008260) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_06_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_06_ID = (MDR_CAN2_BUF_06_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_06_ID  -------------------------------
// SVD Line: 1030

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_06_ID
//    <name> BUF_06_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008260) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_06_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_06_ID = (MDR_CAN2_BUF_06_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_06_DLC  ---------------------------
// SVD Line: 1034

unsigned int MDR_CAN2_BUF_06_DLC __AT (0x40008264);



// ---------------------------  Field Item: MDR_CAN2_BUF_06_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008264) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_06_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_06_DLC = (MDR_CAN2_BUF_06_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_06_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008264) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_06_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_06_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008264) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_06_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_06_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008264) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_06_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_06_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008264) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_06_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_06_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008264) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_06_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_06_DLC  ------------------------------
// SVD Line: 1034

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_06_DLC
//    <name> BUF_06_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008264) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_06_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_06_DLC = (MDR_CAN2_BUF_06_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_06_DATAL  --------------------------
// SVD Line: 1038

unsigned int MDR_CAN2_BUF_06_DATAL __AT (0x40008268);



// --------------------------  Field Item: MDR_CAN2_BUF_06_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008268) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_06_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_06_DATAL = (MDR_CAN2_BUF_06_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_06_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008268) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_06_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_06_DATAL = (MDR_CAN2_BUF_06_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_06_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008268) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_06_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_06_DATAL = (MDR_CAN2_BUF_06_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_06_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008268) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_06_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_06_DATAL = (MDR_CAN2_BUF_06_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_06_DATAL  -----------------------------
// SVD Line: 1038

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_06_DATAL
//    <name> BUF_06_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008268) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_06_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_06_DATAL = (MDR_CAN2_BUF_06_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_06_DATAH  --------------------------
// SVD Line: 1042

unsigned int MDR_CAN2_BUF_06_DATAH __AT (0x4000826C);



// --------------------------  Field Item: MDR_CAN2_BUF_06_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000826C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_06_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_06_DATAH = (MDR_CAN2_BUF_06_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_06_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000826C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_06_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_06_DATAH = (MDR_CAN2_BUF_06_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_06_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000826C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_06_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_06_DATAH = (MDR_CAN2_BUF_06_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_06_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000826C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_06_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_06_DATAH = (MDR_CAN2_BUF_06_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_06_DATAH  -----------------------------
// SVD Line: 1042

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_06_DATAH
//    <name> BUF_06_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000826C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_06_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_06_DATAH = (MDR_CAN2_BUF_06_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_06_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_07_ID  ---------------------------
// SVD Line: 1046

unsigned int MDR_CAN2_BUF_07_ID __AT (0x40008270);



// ---------------------------  Field Item: MDR_CAN2_BUF_07_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008270) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_07_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_07_ID = (MDR_CAN2_BUF_07_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_07_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008270) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_07_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_07_ID = (MDR_CAN2_BUF_07_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_07_ID  -------------------------------
// SVD Line: 1046

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_07_ID
//    <name> BUF_07_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008270) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_07_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_07_ID = (MDR_CAN2_BUF_07_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_07_DLC  ---------------------------
// SVD Line: 1050

unsigned int MDR_CAN2_BUF_07_DLC __AT (0x40008274);



// ---------------------------  Field Item: MDR_CAN2_BUF_07_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008274) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_07_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_07_DLC = (MDR_CAN2_BUF_07_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_07_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008274) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_07_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_07_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008274) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_07_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_07_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008274) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_07_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_07_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008274) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_07_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_07_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008274) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_07_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_07_DLC  ------------------------------
// SVD Line: 1050

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_07_DLC
//    <name> BUF_07_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008274) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_07_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_07_DLC = (MDR_CAN2_BUF_07_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_07_DATAL  --------------------------
// SVD Line: 1054

unsigned int MDR_CAN2_BUF_07_DATAL __AT (0x40008278);



// --------------------------  Field Item: MDR_CAN2_BUF_07_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008278) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_07_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_07_DATAL = (MDR_CAN2_BUF_07_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_07_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008278) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_07_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_07_DATAL = (MDR_CAN2_BUF_07_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_07_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008278) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_07_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_07_DATAL = (MDR_CAN2_BUF_07_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_07_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008278) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_07_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_07_DATAL = (MDR_CAN2_BUF_07_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_07_DATAL  -----------------------------
// SVD Line: 1054

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_07_DATAL
//    <name> BUF_07_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008278) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_07_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_07_DATAL = (MDR_CAN2_BUF_07_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_07_DATAH  --------------------------
// SVD Line: 1058

unsigned int MDR_CAN2_BUF_07_DATAH __AT (0x4000827C);



// --------------------------  Field Item: MDR_CAN2_BUF_07_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000827C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_07_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_07_DATAH = (MDR_CAN2_BUF_07_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_07_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000827C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_07_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_07_DATAH = (MDR_CAN2_BUF_07_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_07_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000827C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_07_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_07_DATAH = (MDR_CAN2_BUF_07_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_07_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000827C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_07_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_07_DATAH = (MDR_CAN2_BUF_07_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_07_DATAH  -----------------------------
// SVD Line: 1058

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_07_DATAH
//    <name> BUF_07_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000827C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_07_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_07_DATAH = (MDR_CAN2_BUF_07_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_07_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_08_ID  ---------------------------
// SVD Line: 1062

unsigned int MDR_CAN2_BUF_08_ID __AT (0x40008280);



// ---------------------------  Field Item: MDR_CAN2_BUF_08_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008280) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_08_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_08_ID = (MDR_CAN2_BUF_08_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_08_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008280) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_08_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_08_ID = (MDR_CAN2_BUF_08_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_08_ID  -------------------------------
// SVD Line: 1062

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_08_ID
//    <name> BUF_08_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008280) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_08_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_08_ID = (MDR_CAN2_BUF_08_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_08_DLC  ---------------------------
// SVD Line: 1066

unsigned int MDR_CAN2_BUF_08_DLC __AT (0x40008284);



// ---------------------------  Field Item: MDR_CAN2_BUF_08_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008284) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_08_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_08_DLC = (MDR_CAN2_BUF_08_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_08_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008284) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_08_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_08_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008284) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_08_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_08_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008284) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_08_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_08_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008284) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_08_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_08_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008284) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_08_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_08_DLC  ------------------------------
// SVD Line: 1066

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_08_DLC
//    <name> BUF_08_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008284) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_08_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_08_DLC = (MDR_CAN2_BUF_08_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_08_DATAL  --------------------------
// SVD Line: 1070

unsigned int MDR_CAN2_BUF_08_DATAL __AT (0x40008288);



// --------------------------  Field Item: MDR_CAN2_BUF_08_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008288) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_08_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_08_DATAL = (MDR_CAN2_BUF_08_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_08_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008288) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_08_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_08_DATAL = (MDR_CAN2_BUF_08_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_08_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008288) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_08_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_08_DATAL = (MDR_CAN2_BUF_08_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_08_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008288) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_08_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_08_DATAL = (MDR_CAN2_BUF_08_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_08_DATAL  -----------------------------
// SVD Line: 1070

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_08_DATAL
//    <name> BUF_08_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008288) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_08_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_08_DATAL = (MDR_CAN2_BUF_08_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_08_DATAH  --------------------------
// SVD Line: 1074

unsigned int MDR_CAN2_BUF_08_DATAH __AT (0x4000828C);



// --------------------------  Field Item: MDR_CAN2_BUF_08_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000828C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_08_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_08_DATAH = (MDR_CAN2_BUF_08_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_08_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000828C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_08_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_08_DATAH = (MDR_CAN2_BUF_08_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_08_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000828C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_08_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_08_DATAH = (MDR_CAN2_BUF_08_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_08_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000828C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_08_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_08_DATAH = (MDR_CAN2_BUF_08_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_08_DATAH  -----------------------------
// SVD Line: 1074

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_08_DATAH
//    <name> BUF_08_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000828C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_08_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_08_DATAH = (MDR_CAN2_BUF_08_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_08_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_09_ID  ---------------------------
// SVD Line: 1078

unsigned int MDR_CAN2_BUF_09_ID __AT (0x40008290);



// ---------------------------  Field Item: MDR_CAN2_BUF_09_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008290) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_09_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_09_ID = (MDR_CAN2_BUF_09_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_09_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008290) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_09_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_09_ID = (MDR_CAN2_BUF_09_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_09_ID  -------------------------------
// SVD Line: 1078

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_09_ID
//    <name> BUF_09_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008290) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_09_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_09_ID = (MDR_CAN2_BUF_09_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_09_DLC  ---------------------------
// SVD Line: 1082

unsigned int MDR_CAN2_BUF_09_DLC __AT (0x40008294);



// ---------------------------  Field Item: MDR_CAN2_BUF_09_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008294) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_09_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_09_DLC = (MDR_CAN2_BUF_09_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_09_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008294) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_09_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_09_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008294) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_09_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_09_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008294) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_09_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_09_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008294) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_09_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_09_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008294) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_09_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_09_DLC  ------------------------------
// SVD Line: 1082

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_09_DLC
//    <name> BUF_09_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008294) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_09_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_09_DLC = (MDR_CAN2_BUF_09_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_09_DATAL  --------------------------
// SVD Line: 1086

unsigned int MDR_CAN2_BUF_09_DATAL __AT (0x40008298);



// --------------------------  Field Item: MDR_CAN2_BUF_09_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008298) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_09_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_09_DATAL = (MDR_CAN2_BUF_09_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_09_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008298) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_09_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_09_DATAL = (MDR_CAN2_BUF_09_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_09_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008298) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_09_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_09_DATAL = (MDR_CAN2_BUF_09_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_09_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008298) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_09_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_09_DATAL = (MDR_CAN2_BUF_09_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_09_DATAL  -----------------------------
// SVD Line: 1086

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_09_DATAL
//    <name> BUF_09_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008298) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_09_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_09_DATAL = (MDR_CAN2_BUF_09_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_09_DATAH  --------------------------
// SVD Line: 1090

unsigned int MDR_CAN2_BUF_09_DATAH __AT (0x4000829C);



// --------------------------  Field Item: MDR_CAN2_BUF_09_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000829C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_09_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_09_DATAH = (MDR_CAN2_BUF_09_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_09_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000829C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_09_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_09_DATAH = (MDR_CAN2_BUF_09_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_09_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000829C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_09_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_09_DATAH = (MDR_CAN2_BUF_09_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_09_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000829C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_09_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_09_DATAH = (MDR_CAN2_BUF_09_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_09_DATAH  -----------------------------
// SVD Line: 1090

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_09_DATAH
//    <name> BUF_09_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000829C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_09_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_09_DATAH = (MDR_CAN2_BUF_09_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_09_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_10_ID  ---------------------------
// SVD Line: 1094

unsigned int MDR_CAN2_BUF_10_ID __AT (0x400082A0);



// ---------------------------  Field Item: MDR_CAN2_BUF_10_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400082A0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_10_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_10_ID = (MDR_CAN2_BUF_10_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_10_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400082A0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_10_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_10_ID = (MDR_CAN2_BUF_10_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_10_ID  -------------------------------
// SVD Line: 1094

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_10_ID
//    <name> BUF_10_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082A0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_10_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_10_ID = (MDR_CAN2_BUF_10_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_10_DLC  ---------------------------
// SVD Line: 1098

unsigned int MDR_CAN2_BUF_10_DLC __AT (0x400082A4);



// ---------------------------  Field Item: MDR_CAN2_BUF_10_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400082A4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_10_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_10_DLC = (MDR_CAN2_BUF_10_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_10_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400082A4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_10_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_10_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400082A4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_10_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_10_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400082A4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_10_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_10_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400082A4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_10_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_10_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400082A4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_10_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_10_DLC  ------------------------------
// SVD Line: 1098

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_10_DLC
//    <name> BUF_10_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082A4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_10_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_10_DLC = (MDR_CAN2_BUF_10_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_10_DATAL  --------------------------
// SVD Line: 1102

unsigned int MDR_CAN2_BUF_10_DATAL __AT (0x400082A8);



// --------------------------  Field Item: MDR_CAN2_BUF_10_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082A8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_10_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_10_DATAL = (MDR_CAN2_BUF_10_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_10_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082A8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_10_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_10_DATAL = (MDR_CAN2_BUF_10_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_10_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082A8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_10_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_10_DATAL = (MDR_CAN2_BUF_10_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_10_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082A8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_10_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_10_DATAL = (MDR_CAN2_BUF_10_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_10_DATAL  -----------------------------
// SVD Line: 1102

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_10_DATAL
//    <name> BUF_10_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082A8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_10_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_10_DATAL = (MDR_CAN2_BUF_10_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_10_DATAH  --------------------------
// SVD Line: 1106

unsigned int MDR_CAN2_BUF_10_DATAH __AT (0x400082AC);



// --------------------------  Field Item: MDR_CAN2_BUF_10_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082AC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_10_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_10_DATAH = (MDR_CAN2_BUF_10_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_10_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082AC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_10_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_10_DATAH = (MDR_CAN2_BUF_10_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_10_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082AC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_10_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_10_DATAH = (MDR_CAN2_BUF_10_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_10_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082AC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_10_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_10_DATAH = (MDR_CAN2_BUF_10_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_10_DATAH  -----------------------------
// SVD Line: 1106

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_10_DATAH
//    <name> BUF_10_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082AC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_10_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_10_DATAH = (MDR_CAN2_BUF_10_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_10_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_11_ID  ---------------------------
// SVD Line: 1110

unsigned int MDR_CAN2_BUF_11_ID __AT (0x400082B0);



// ---------------------------  Field Item: MDR_CAN2_BUF_11_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400082B0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_11_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_11_ID = (MDR_CAN2_BUF_11_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_11_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400082B0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_11_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_11_ID = (MDR_CAN2_BUF_11_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_11_ID  -------------------------------
// SVD Line: 1110

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_11_ID
//    <name> BUF_11_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082B0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_11_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_11_ID = (MDR_CAN2_BUF_11_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_11_DLC  ---------------------------
// SVD Line: 1114

unsigned int MDR_CAN2_BUF_11_DLC __AT (0x400082B4);



// ---------------------------  Field Item: MDR_CAN2_BUF_11_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400082B4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_11_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_11_DLC = (MDR_CAN2_BUF_11_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_11_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400082B4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_11_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_11_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400082B4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_11_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_11_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400082B4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_11_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_11_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400082B4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_11_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_11_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400082B4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_11_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_11_DLC  ------------------------------
// SVD Line: 1114

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_11_DLC
//    <name> BUF_11_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082B4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_11_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_11_DLC = (MDR_CAN2_BUF_11_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_11_DATAL  --------------------------
// SVD Line: 1118

unsigned int MDR_CAN2_BUF_11_DATAL __AT (0x400082B8);



// --------------------------  Field Item: MDR_CAN2_BUF_11_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082B8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_11_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_11_DATAL = (MDR_CAN2_BUF_11_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_11_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082B8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_11_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_11_DATAL = (MDR_CAN2_BUF_11_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_11_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082B8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_11_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_11_DATAL = (MDR_CAN2_BUF_11_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_11_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082B8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_11_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_11_DATAL = (MDR_CAN2_BUF_11_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_11_DATAL  -----------------------------
// SVD Line: 1118

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_11_DATAL
//    <name> BUF_11_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082B8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_11_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_11_DATAL = (MDR_CAN2_BUF_11_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_11_DATAH  --------------------------
// SVD Line: 1122

unsigned int MDR_CAN2_BUF_11_DATAH __AT (0x400082BC);



// --------------------------  Field Item: MDR_CAN2_BUF_11_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082BC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_11_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_11_DATAH = (MDR_CAN2_BUF_11_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_11_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082BC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_11_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_11_DATAH = (MDR_CAN2_BUF_11_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_11_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082BC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_11_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_11_DATAH = (MDR_CAN2_BUF_11_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_11_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082BC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_11_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_11_DATAH = (MDR_CAN2_BUF_11_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_11_DATAH  -----------------------------
// SVD Line: 1122

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_11_DATAH
//    <name> BUF_11_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082BC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_11_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_11_DATAH = (MDR_CAN2_BUF_11_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_11_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_12_ID  ---------------------------
// SVD Line: 1126

unsigned int MDR_CAN2_BUF_12_ID __AT (0x400082C0);



// ---------------------------  Field Item: MDR_CAN2_BUF_12_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400082C0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_12_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_12_ID = (MDR_CAN2_BUF_12_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_12_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400082C0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_12_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_12_ID = (MDR_CAN2_BUF_12_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_12_ID  -------------------------------
// SVD Line: 1126

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_12_ID
//    <name> BUF_12_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082C0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_12_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_12_ID = (MDR_CAN2_BUF_12_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_12_DLC  ---------------------------
// SVD Line: 1130

unsigned int MDR_CAN2_BUF_12_DLC __AT (0x400082C4);



// ---------------------------  Field Item: MDR_CAN2_BUF_12_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400082C4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_12_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_12_DLC = (MDR_CAN2_BUF_12_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_12_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400082C4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_12_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_12_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400082C4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_12_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_12_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400082C4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_12_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_12_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400082C4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_12_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_12_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400082C4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_12_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_12_DLC  ------------------------------
// SVD Line: 1130

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_12_DLC
//    <name> BUF_12_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082C4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_12_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_12_DLC = (MDR_CAN2_BUF_12_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_12_DATAL  --------------------------
// SVD Line: 1134

unsigned int MDR_CAN2_BUF_12_DATAL __AT (0x400082C8);



// --------------------------  Field Item: MDR_CAN2_BUF_12_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082C8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_12_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_12_DATAL = (MDR_CAN2_BUF_12_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_12_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082C8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_12_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_12_DATAL = (MDR_CAN2_BUF_12_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_12_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082C8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_12_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_12_DATAL = (MDR_CAN2_BUF_12_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_12_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082C8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_12_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_12_DATAL = (MDR_CAN2_BUF_12_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_12_DATAL  -----------------------------
// SVD Line: 1134

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_12_DATAL
//    <name> BUF_12_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082C8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_12_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_12_DATAL = (MDR_CAN2_BUF_12_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_12_DATAH  --------------------------
// SVD Line: 1138

unsigned int MDR_CAN2_BUF_12_DATAH __AT (0x400082CC);



// --------------------------  Field Item: MDR_CAN2_BUF_12_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082CC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_12_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_12_DATAH = (MDR_CAN2_BUF_12_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_12_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082CC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_12_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_12_DATAH = (MDR_CAN2_BUF_12_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_12_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082CC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_12_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_12_DATAH = (MDR_CAN2_BUF_12_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_12_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082CC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_12_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_12_DATAH = (MDR_CAN2_BUF_12_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_12_DATAH  -----------------------------
// SVD Line: 1138

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_12_DATAH
//    <name> BUF_12_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082CC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_12_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_12_DATAH = (MDR_CAN2_BUF_12_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_12_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_13_ID  ---------------------------
// SVD Line: 1142

unsigned int MDR_CAN2_BUF_13_ID __AT (0x400082D0);



// ---------------------------  Field Item: MDR_CAN2_BUF_13_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400082D0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_13_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_13_ID = (MDR_CAN2_BUF_13_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_13_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400082D0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_13_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_13_ID = (MDR_CAN2_BUF_13_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_13_ID  -------------------------------
// SVD Line: 1142

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_13_ID
//    <name> BUF_13_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082D0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_13_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_13_ID = (MDR_CAN2_BUF_13_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_13_DLC  ---------------------------
// SVD Line: 1146

unsigned int MDR_CAN2_BUF_13_DLC __AT (0x400082D4);



// ---------------------------  Field Item: MDR_CAN2_BUF_13_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400082D4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_13_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_13_DLC = (MDR_CAN2_BUF_13_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_13_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400082D4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_13_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_13_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400082D4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_13_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_13_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400082D4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_13_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_13_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400082D4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_13_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_13_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400082D4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_13_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_13_DLC  ------------------------------
// SVD Line: 1146

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_13_DLC
//    <name> BUF_13_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082D4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_13_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_13_DLC = (MDR_CAN2_BUF_13_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_13_DATAL  --------------------------
// SVD Line: 1150

unsigned int MDR_CAN2_BUF_13_DATAL __AT (0x400082D8);



// --------------------------  Field Item: MDR_CAN2_BUF_13_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082D8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_13_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_13_DATAL = (MDR_CAN2_BUF_13_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_13_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082D8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_13_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_13_DATAL = (MDR_CAN2_BUF_13_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_13_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082D8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_13_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_13_DATAL = (MDR_CAN2_BUF_13_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_13_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082D8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_13_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_13_DATAL = (MDR_CAN2_BUF_13_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_13_DATAL  -----------------------------
// SVD Line: 1150

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_13_DATAL
//    <name> BUF_13_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082D8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_13_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_13_DATAL = (MDR_CAN2_BUF_13_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_13_DATAH  --------------------------
// SVD Line: 1154

unsigned int MDR_CAN2_BUF_13_DATAH __AT (0x400082DC);



// --------------------------  Field Item: MDR_CAN2_BUF_13_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082DC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_13_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_13_DATAH = (MDR_CAN2_BUF_13_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_13_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082DC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_13_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_13_DATAH = (MDR_CAN2_BUF_13_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_13_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082DC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_13_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_13_DATAH = (MDR_CAN2_BUF_13_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_13_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082DC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_13_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_13_DATAH = (MDR_CAN2_BUF_13_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_13_DATAH  -----------------------------
// SVD Line: 1154

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_13_DATAH
//    <name> BUF_13_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082DC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_13_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_13_DATAH = (MDR_CAN2_BUF_13_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_13_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_14_ID  ---------------------------
// SVD Line: 1158

unsigned int MDR_CAN2_BUF_14_ID __AT (0x400082E0);



// ---------------------------  Field Item: MDR_CAN2_BUF_14_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400082E0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_14_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_14_ID = (MDR_CAN2_BUF_14_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_14_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400082E0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_14_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_14_ID = (MDR_CAN2_BUF_14_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_14_ID  -------------------------------
// SVD Line: 1158

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_14_ID
//    <name> BUF_14_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082E0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_14_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_14_ID = (MDR_CAN2_BUF_14_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_14_DLC  ---------------------------
// SVD Line: 1162

unsigned int MDR_CAN2_BUF_14_DLC __AT (0x400082E4);



// ---------------------------  Field Item: MDR_CAN2_BUF_14_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400082E4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_14_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_14_DLC = (MDR_CAN2_BUF_14_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_14_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400082E4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_14_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_14_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400082E4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_14_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_14_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400082E4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_14_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_14_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400082E4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_14_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_14_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400082E4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_14_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_14_DLC  ------------------------------
// SVD Line: 1162

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_14_DLC
//    <name> BUF_14_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082E4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_14_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_14_DLC = (MDR_CAN2_BUF_14_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_14_DATAL  --------------------------
// SVD Line: 1166

unsigned int MDR_CAN2_BUF_14_DATAL __AT (0x400082E8);



// --------------------------  Field Item: MDR_CAN2_BUF_14_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082E8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_14_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_14_DATAL = (MDR_CAN2_BUF_14_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_14_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082E8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_14_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_14_DATAL = (MDR_CAN2_BUF_14_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_14_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082E8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_14_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_14_DATAL = (MDR_CAN2_BUF_14_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_14_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082E8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_14_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_14_DATAL = (MDR_CAN2_BUF_14_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_14_DATAL  -----------------------------
// SVD Line: 1166

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_14_DATAL
//    <name> BUF_14_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082E8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_14_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_14_DATAL = (MDR_CAN2_BUF_14_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_14_DATAH  --------------------------
// SVD Line: 1170

unsigned int MDR_CAN2_BUF_14_DATAH __AT (0x400082EC);



// --------------------------  Field Item: MDR_CAN2_BUF_14_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082EC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_14_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_14_DATAH = (MDR_CAN2_BUF_14_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_14_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082EC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_14_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_14_DATAH = (MDR_CAN2_BUF_14_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_14_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082EC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_14_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_14_DATAH = (MDR_CAN2_BUF_14_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_14_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082EC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_14_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_14_DATAH = (MDR_CAN2_BUF_14_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_14_DATAH  -----------------------------
// SVD Line: 1170

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_14_DATAH
//    <name> BUF_14_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082EC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_14_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_14_DATAH = (MDR_CAN2_BUF_14_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_14_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_15_ID  ---------------------------
// SVD Line: 1174

unsigned int MDR_CAN2_BUF_15_ID __AT (0x400082F0);



// ---------------------------  Field Item: MDR_CAN2_BUF_15_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400082F0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_15_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_15_ID = (MDR_CAN2_BUF_15_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_15_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400082F0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_15_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_15_ID = (MDR_CAN2_BUF_15_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_15_ID  -------------------------------
// SVD Line: 1174

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_15_ID
//    <name> BUF_15_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082F0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_15_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_15_ID = (MDR_CAN2_BUF_15_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_15_DLC  ---------------------------
// SVD Line: 1178

unsigned int MDR_CAN2_BUF_15_DLC __AT (0x400082F4);



// ---------------------------  Field Item: MDR_CAN2_BUF_15_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400082F4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_15_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_15_DLC = (MDR_CAN2_BUF_15_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_15_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400082F4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_15_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_15_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400082F4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_15_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_15_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400082F4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_15_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_15_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400082F4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_15_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_15_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400082F4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_15_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_15_DLC  ------------------------------
// SVD Line: 1178

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_15_DLC
//    <name> BUF_15_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082F4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_15_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_15_DLC = (MDR_CAN2_BUF_15_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_15_DATAL  --------------------------
// SVD Line: 1182

unsigned int MDR_CAN2_BUF_15_DATAL __AT (0x400082F8);



// --------------------------  Field Item: MDR_CAN2_BUF_15_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082F8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_15_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_15_DATAL = (MDR_CAN2_BUF_15_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_15_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082F8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_15_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_15_DATAL = (MDR_CAN2_BUF_15_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_15_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082F8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_15_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_15_DATAL = (MDR_CAN2_BUF_15_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_15_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082F8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_15_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_15_DATAL = (MDR_CAN2_BUF_15_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_15_DATAL  -----------------------------
// SVD Line: 1182

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_15_DATAL
//    <name> BUF_15_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082F8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_15_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_15_DATAL = (MDR_CAN2_BUF_15_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_15_DATAH  --------------------------
// SVD Line: 1186

unsigned int MDR_CAN2_BUF_15_DATAH __AT (0x400082FC);



// --------------------------  Field Item: MDR_CAN2_BUF_15_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400082FC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_15_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_15_DATAH = (MDR_CAN2_BUF_15_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_15_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400082FC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_15_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_15_DATAH = (MDR_CAN2_BUF_15_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_15_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400082FC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_15_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_15_DATAH = (MDR_CAN2_BUF_15_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_15_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400082FC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_15_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_15_DATAH = (MDR_CAN2_BUF_15_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_15_DATAH  -----------------------------
// SVD Line: 1186

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_15_DATAH
//    <name> BUF_15_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400082FC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_15_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_15_DATAH = (MDR_CAN2_BUF_15_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_15_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_16_ID  ---------------------------
// SVD Line: 1190

unsigned int MDR_CAN2_BUF_16_ID __AT (0x40008300);



// ---------------------------  Field Item: MDR_CAN2_BUF_16_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008300) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_16_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_16_ID = (MDR_CAN2_BUF_16_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_16_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008300) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_16_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_16_ID = (MDR_CAN2_BUF_16_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_16_ID  -------------------------------
// SVD Line: 1190

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_16_ID
//    <name> BUF_16_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008300) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_16_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_16_ID = (MDR_CAN2_BUF_16_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_16_DLC  ---------------------------
// SVD Line: 1194

unsigned int MDR_CAN2_BUF_16_DLC __AT (0x40008304);



// ---------------------------  Field Item: MDR_CAN2_BUF_16_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008304) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_16_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_16_DLC = (MDR_CAN2_BUF_16_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_16_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008304) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_16_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_16_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008304) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_16_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_16_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008304) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_16_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_16_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008304) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_16_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_16_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008304) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_16_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_16_DLC  ------------------------------
// SVD Line: 1194

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_16_DLC
//    <name> BUF_16_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008304) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_16_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_16_DLC = (MDR_CAN2_BUF_16_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_16_DATAL  --------------------------
// SVD Line: 1198

unsigned int MDR_CAN2_BUF_16_DATAL __AT (0x40008308);



// --------------------------  Field Item: MDR_CAN2_BUF_16_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008308) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_16_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_16_DATAL = (MDR_CAN2_BUF_16_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_16_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008308) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_16_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_16_DATAL = (MDR_CAN2_BUF_16_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_16_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008308) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_16_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_16_DATAL = (MDR_CAN2_BUF_16_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_16_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008308) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_16_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_16_DATAL = (MDR_CAN2_BUF_16_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_16_DATAL  -----------------------------
// SVD Line: 1198

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_16_DATAL
//    <name> BUF_16_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008308) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_16_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_16_DATAL = (MDR_CAN2_BUF_16_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_16_DATAH  --------------------------
// SVD Line: 1202

unsigned int MDR_CAN2_BUF_16_DATAH __AT (0x4000830C);



// --------------------------  Field Item: MDR_CAN2_BUF_16_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000830C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_16_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_16_DATAH = (MDR_CAN2_BUF_16_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_16_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000830C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_16_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_16_DATAH = (MDR_CAN2_BUF_16_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_16_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000830C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_16_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_16_DATAH = (MDR_CAN2_BUF_16_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_16_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000830C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_16_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_16_DATAH = (MDR_CAN2_BUF_16_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_16_DATAH  -----------------------------
// SVD Line: 1202

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_16_DATAH
//    <name> BUF_16_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000830C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_16_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_16_DATAH = (MDR_CAN2_BUF_16_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_16_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_17_ID  ---------------------------
// SVD Line: 1206

unsigned int MDR_CAN2_BUF_17_ID __AT (0x40008310);



// ---------------------------  Field Item: MDR_CAN2_BUF_17_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008310) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_17_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_17_ID = (MDR_CAN2_BUF_17_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_17_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008310) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_17_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_17_ID = (MDR_CAN2_BUF_17_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_17_ID  -------------------------------
// SVD Line: 1206

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_17_ID
//    <name> BUF_17_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008310) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_17_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_17_ID = (MDR_CAN2_BUF_17_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_17_DLC  ---------------------------
// SVD Line: 1210

unsigned int MDR_CAN2_BUF_17_DLC __AT (0x40008314);



// ---------------------------  Field Item: MDR_CAN2_BUF_17_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008314) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_17_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_17_DLC = (MDR_CAN2_BUF_17_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_17_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008314) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_17_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_17_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008314) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_17_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_17_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008314) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_17_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_17_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008314) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_17_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_17_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008314) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_17_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_17_DLC  ------------------------------
// SVD Line: 1210

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_17_DLC
//    <name> BUF_17_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008314) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_17_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_17_DLC = (MDR_CAN2_BUF_17_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_17_DATAL  --------------------------
// SVD Line: 1214

unsigned int MDR_CAN2_BUF_17_DATAL __AT (0x40008318);



// --------------------------  Field Item: MDR_CAN2_BUF_17_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008318) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_17_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_17_DATAL = (MDR_CAN2_BUF_17_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_17_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008318) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_17_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_17_DATAL = (MDR_CAN2_BUF_17_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_17_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008318) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_17_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_17_DATAL = (MDR_CAN2_BUF_17_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_17_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008318) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_17_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_17_DATAL = (MDR_CAN2_BUF_17_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_17_DATAL  -----------------------------
// SVD Line: 1214

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_17_DATAL
//    <name> BUF_17_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008318) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_17_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_17_DATAL = (MDR_CAN2_BUF_17_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_17_DATAH  --------------------------
// SVD Line: 1218

unsigned int MDR_CAN2_BUF_17_DATAH __AT (0x4000831C);



// --------------------------  Field Item: MDR_CAN2_BUF_17_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000831C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_17_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_17_DATAH = (MDR_CAN2_BUF_17_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_17_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000831C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_17_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_17_DATAH = (MDR_CAN2_BUF_17_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_17_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000831C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_17_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_17_DATAH = (MDR_CAN2_BUF_17_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_17_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000831C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_17_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_17_DATAH = (MDR_CAN2_BUF_17_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_17_DATAH  -----------------------------
// SVD Line: 1218

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_17_DATAH
//    <name> BUF_17_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000831C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_17_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_17_DATAH = (MDR_CAN2_BUF_17_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_17_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_18_ID  ---------------------------
// SVD Line: 1222

unsigned int MDR_CAN2_BUF_18_ID __AT (0x40008320);



// ---------------------------  Field Item: MDR_CAN2_BUF_18_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008320) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_18_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_18_ID = (MDR_CAN2_BUF_18_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_18_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008320) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_18_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_18_ID = (MDR_CAN2_BUF_18_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_18_ID  -------------------------------
// SVD Line: 1222

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_18_ID
//    <name> BUF_18_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008320) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_18_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_18_ID = (MDR_CAN2_BUF_18_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_18_DLC  ---------------------------
// SVD Line: 1226

unsigned int MDR_CAN2_BUF_18_DLC __AT (0x40008324);



// ---------------------------  Field Item: MDR_CAN2_BUF_18_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008324) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_18_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_18_DLC = (MDR_CAN2_BUF_18_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_18_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008324) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_18_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_18_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008324) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_18_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_18_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008324) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_18_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_18_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008324) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_18_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_18_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008324) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_18_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_18_DLC  ------------------------------
// SVD Line: 1226

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_18_DLC
//    <name> BUF_18_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008324) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_18_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_18_DLC = (MDR_CAN2_BUF_18_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_18_DATAL  --------------------------
// SVD Line: 1230

unsigned int MDR_CAN2_BUF_18_DATAL __AT (0x40008328);



// --------------------------  Field Item: MDR_CAN2_BUF_18_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008328) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_18_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_18_DATAL = (MDR_CAN2_BUF_18_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_18_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008328) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_18_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_18_DATAL = (MDR_CAN2_BUF_18_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_18_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008328) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_18_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_18_DATAL = (MDR_CAN2_BUF_18_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_18_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008328) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_18_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_18_DATAL = (MDR_CAN2_BUF_18_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_18_DATAL  -----------------------------
// SVD Line: 1230

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_18_DATAL
//    <name> BUF_18_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008328) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_18_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_18_DATAL = (MDR_CAN2_BUF_18_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_18_DATAH  --------------------------
// SVD Line: 1234

unsigned int MDR_CAN2_BUF_18_DATAH __AT (0x4000832C);



// --------------------------  Field Item: MDR_CAN2_BUF_18_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000832C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_18_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_18_DATAH = (MDR_CAN2_BUF_18_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_18_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000832C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_18_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_18_DATAH = (MDR_CAN2_BUF_18_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_18_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000832C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_18_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_18_DATAH = (MDR_CAN2_BUF_18_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_18_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000832C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_18_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_18_DATAH = (MDR_CAN2_BUF_18_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_18_DATAH  -----------------------------
// SVD Line: 1234

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_18_DATAH
//    <name> BUF_18_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000832C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_18_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_18_DATAH = (MDR_CAN2_BUF_18_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_18_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_19_ID  ---------------------------
// SVD Line: 1238

unsigned int MDR_CAN2_BUF_19_ID __AT (0x40008330);



// ---------------------------  Field Item: MDR_CAN2_BUF_19_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008330) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_19_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_19_ID = (MDR_CAN2_BUF_19_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_19_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008330) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_19_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_19_ID = (MDR_CAN2_BUF_19_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_19_ID  -------------------------------
// SVD Line: 1238

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_19_ID
//    <name> BUF_19_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008330) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_19_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_19_ID = (MDR_CAN2_BUF_19_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_19_DLC  ---------------------------
// SVD Line: 1242

unsigned int MDR_CAN2_BUF_19_DLC __AT (0x40008334);



// ---------------------------  Field Item: MDR_CAN2_BUF_19_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008334) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_19_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_19_DLC = (MDR_CAN2_BUF_19_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_19_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008334) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_19_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_19_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008334) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_19_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_19_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008334) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_19_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_19_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008334) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_19_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_19_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008334) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_19_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_19_DLC  ------------------------------
// SVD Line: 1242

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_19_DLC
//    <name> BUF_19_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008334) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_19_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_19_DLC = (MDR_CAN2_BUF_19_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_19_DATAL  --------------------------
// SVD Line: 1246

unsigned int MDR_CAN2_BUF_19_DATAL __AT (0x40008338);



// --------------------------  Field Item: MDR_CAN2_BUF_19_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008338) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_19_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_19_DATAL = (MDR_CAN2_BUF_19_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_19_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008338) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_19_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_19_DATAL = (MDR_CAN2_BUF_19_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_19_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008338) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_19_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_19_DATAL = (MDR_CAN2_BUF_19_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_19_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008338) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_19_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_19_DATAL = (MDR_CAN2_BUF_19_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_19_DATAL  -----------------------------
// SVD Line: 1246

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_19_DATAL
//    <name> BUF_19_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008338) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_19_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_19_DATAL = (MDR_CAN2_BUF_19_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_19_DATAH  --------------------------
// SVD Line: 1250

unsigned int MDR_CAN2_BUF_19_DATAH __AT (0x4000833C);



// --------------------------  Field Item: MDR_CAN2_BUF_19_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000833C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_19_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_19_DATAH = (MDR_CAN2_BUF_19_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_19_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000833C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_19_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_19_DATAH = (MDR_CAN2_BUF_19_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_19_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000833C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_19_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_19_DATAH = (MDR_CAN2_BUF_19_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_19_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000833C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_19_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_19_DATAH = (MDR_CAN2_BUF_19_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_19_DATAH  -----------------------------
// SVD Line: 1250

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_19_DATAH
//    <name> BUF_19_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000833C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_19_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_19_DATAH = (MDR_CAN2_BUF_19_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_19_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_20_ID  ---------------------------
// SVD Line: 1254

unsigned int MDR_CAN2_BUF_20_ID __AT (0x40008340);



// ---------------------------  Field Item: MDR_CAN2_BUF_20_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008340) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_20_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_20_ID = (MDR_CAN2_BUF_20_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_20_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008340) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_20_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_20_ID = (MDR_CAN2_BUF_20_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_20_ID  -------------------------------
// SVD Line: 1254

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_20_ID
//    <name> BUF_20_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008340) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_20_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_20_ID = (MDR_CAN2_BUF_20_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_20_DLC  ---------------------------
// SVD Line: 1258

unsigned int MDR_CAN2_BUF_20_DLC __AT (0x40008344);



// ---------------------------  Field Item: MDR_CAN2_BUF_20_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008344) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_20_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_20_DLC = (MDR_CAN2_BUF_20_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_20_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008344) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_20_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_20_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008344) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_20_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_20_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008344) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_20_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_20_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008344) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_20_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_20_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008344) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_20_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_20_DLC  ------------------------------
// SVD Line: 1258

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_20_DLC
//    <name> BUF_20_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008344) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_20_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_20_DLC = (MDR_CAN2_BUF_20_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_20_DATAL  --------------------------
// SVD Line: 1262

unsigned int MDR_CAN2_BUF_20_DATAL __AT (0x40008348);



// --------------------------  Field Item: MDR_CAN2_BUF_20_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008348) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_20_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_20_DATAL = (MDR_CAN2_BUF_20_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_20_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008348) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_20_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_20_DATAL = (MDR_CAN2_BUF_20_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_20_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008348) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_20_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_20_DATAL = (MDR_CAN2_BUF_20_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_20_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008348) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_20_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_20_DATAL = (MDR_CAN2_BUF_20_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_20_DATAL  -----------------------------
// SVD Line: 1262

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_20_DATAL
//    <name> BUF_20_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008348) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_20_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_20_DATAL = (MDR_CAN2_BUF_20_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_20_DATAH  --------------------------
// SVD Line: 1266

unsigned int MDR_CAN2_BUF_20_DATAH __AT (0x4000834C);



// --------------------------  Field Item: MDR_CAN2_BUF_20_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000834C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_20_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_20_DATAH = (MDR_CAN2_BUF_20_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_20_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000834C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_20_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_20_DATAH = (MDR_CAN2_BUF_20_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_20_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000834C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_20_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_20_DATAH = (MDR_CAN2_BUF_20_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_20_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000834C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_20_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_20_DATAH = (MDR_CAN2_BUF_20_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_20_DATAH  -----------------------------
// SVD Line: 1266

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_20_DATAH
//    <name> BUF_20_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000834C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_20_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_20_DATAH = (MDR_CAN2_BUF_20_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_20_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_21_ID  ---------------------------
// SVD Line: 1270

unsigned int MDR_CAN2_BUF_21_ID __AT (0x40008350);



// ---------------------------  Field Item: MDR_CAN2_BUF_21_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008350) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_21_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_21_ID = (MDR_CAN2_BUF_21_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_21_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008350) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_21_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_21_ID = (MDR_CAN2_BUF_21_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_21_ID  -------------------------------
// SVD Line: 1270

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_21_ID
//    <name> BUF_21_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008350) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_21_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_21_ID = (MDR_CAN2_BUF_21_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_21_DLC  ---------------------------
// SVD Line: 1274

unsigned int MDR_CAN2_BUF_21_DLC __AT (0x40008354);



// ---------------------------  Field Item: MDR_CAN2_BUF_21_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008354) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_21_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_21_DLC = (MDR_CAN2_BUF_21_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_21_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008354) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_21_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_21_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008354) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_21_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_21_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008354) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_21_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_21_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008354) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_21_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_21_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008354) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_21_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_21_DLC  ------------------------------
// SVD Line: 1274

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_21_DLC
//    <name> BUF_21_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008354) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_21_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_21_DLC = (MDR_CAN2_BUF_21_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_21_DATAL  --------------------------
// SVD Line: 1278

unsigned int MDR_CAN2_BUF_21_DATAL __AT (0x40008358);



// --------------------------  Field Item: MDR_CAN2_BUF_21_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008358) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_21_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_21_DATAL = (MDR_CAN2_BUF_21_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_21_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008358) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_21_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_21_DATAL = (MDR_CAN2_BUF_21_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_21_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008358) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_21_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_21_DATAL = (MDR_CAN2_BUF_21_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_21_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008358) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_21_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_21_DATAL = (MDR_CAN2_BUF_21_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_21_DATAL  -----------------------------
// SVD Line: 1278

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_21_DATAL
//    <name> BUF_21_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008358) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_21_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_21_DATAL = (MDR_CAN2_BUF_21_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_21_DATAH  --------------------------
// SVD Line: 1282

unsigned int MDR_CAN2_BUF_21_DATAH __AT (0x4000835C);



// --------------------------  Field Item: MDR_CAN2_BUF_21_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000835C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_21_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_21_DATAH = (MDR_CAN2_BUF_21_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_21_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000835C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_21_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_21_DATAH = (MDR_CAN2_BUF_21_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_21_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000835C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_21_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_21_DATAH = (MDR_CAN2_BUF_21_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_21_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000835C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_21_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_21_DATAH = (MDR_CAN2_BUF_21_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_21_DATAH  -----------------------------
// SVD Line: 1282

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_21_DATAH
//    <name> BUF_21_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000835C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_21_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_21_DATAH = (MDR_CAN2_BUF_21_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_21_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_22_ID  ---------------------------
// SVD Line: 1286

unsigned int MDR_CAN2_BUF_22_ID __AT (0x40008360);



// ---------------------------  Field Item: MDR_CAN2_BUF_22_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008360) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_22_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_22_ID = (MDR_CAN2_BUF_22_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_22_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008360) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_22_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_22_ID = (MDR_CAN2_BUF_22_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_22_ID  -------------------------------
// SVD Line: 1286

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_22_ID
//    <name> BUF_22_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008360) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_22_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_22_ID = (MDR_CAN2_BUF_22_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_22_DLC  ---------------------------
// SVD Line: 1290

unsigned int MDR_CAN2_BUF_22_DLC __AT (0x40008364);



// ---------------------------  Field Item: MDR_CAN2_BUF_22_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008364) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_22_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_22_DLC = (MDR_CAN2_BUF_22_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_22_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008364) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_22_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_22_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008364) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_22_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_22_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008364) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_22_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_22_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008364) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_22_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_22_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008364) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_22_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_22_DLC  ------------------------------
// SVD Line: 1290

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_22_DLC
//    <name> BUF_22_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008364) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_22_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_22_DLC = (MDR_CAN2_BUF_22_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_22_DATAL  --------------------------
// SVD Line: 1294

unsigned int MDR_CAN2_BUF_22_DATAL __AT (0x40008368);



// --------------------------  Field Item: MDR_CAN2_BUF_22_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008368) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_22_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_22_DATAL = (MDR_CAN2_BUF_22_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_22_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008368) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_22_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_22_DATAL = (MDR_CAN2_BUF_22_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_22_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008368) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_22_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_22_DATAL = (MDR_CAN2_BUF_22_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_22_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008368) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_22_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_22_DATAL = (MDR_CAN2_BUF_22_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_22_DATAL  -----------------------------
// SVD Line: 1294

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_22_DATAL
//    <name> BUF_22_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008368) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_22_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_22_DATAL = (MDR_CAN2_BUF_22_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_22_DATAH  --------------------------
// SVD Line: 1298

unsigned int MDR_CAN2_BUF_22_DATAH __AT (0x4000836C);



// --------------------------  Field Item: MDR_CAN2_BUF_22_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000836C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_22_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_22_DATAH = (MDR_CAN2_BUF_22_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_22_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000836C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_22_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_22_DATAH = (MDR_CAN2_BUF_22_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_22_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000836C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_22_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_22_DATAH = (MDR_CAN2_BUF_22_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_22_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000836C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_22_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_22_DATAH = (MDR_CAN2_BUF_22_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_22_DATAH  -----------------------------
// SVD Line: 1298

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_22_DATAH
//    <name> BUF_22_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000836C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_22_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_22_DATAH = (MDR_CAN2_BUF_22_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_22_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_23_ID  ---------------------------
// SVD Line: 1302

unsigned int MDR_CAN2_BUF_23_ID __AT (0x40008370);



// ---------------------------  Field Item: MDR_CAN2_BUF_23_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008370) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_23_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_23_ID = (MDR_CAN2_BUF_23_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_23_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008370) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_23_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_23_ID = (MDR_CAN2_BUF_23_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_23_ID  -------------------------------
// SVD Line: 1302

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_23_ID
//    <name> BUF_23_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008370) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_23_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_23_ID = (MDR_CAN2_BUF_23_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_23_DLC  ---------------------------
// SVD Line: 1306

unsigned int MDR_CAN2_BUF_23_DLC __AT (0x40008374);



// ---------------------------  Field Item: MDR_CAN2_BUF_23_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008374) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_23_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_23_DLC = (MDR_CAN2_BUF_23_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_23_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008374) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_23_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_23_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008374) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_23_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_23_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008374) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_23_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_23_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008374) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_23_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_23_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008374) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_23_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_23_DLC  ------------------------------
// SVD Line: 1306

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_23_DLC
//    <name> BUF_23_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008374) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_23_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_23_DLC = (MDR_CAN2_BUF_23_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_23_DATAL  --------------------------
// SVD Line: 1310

unsigned int MDR_CAN2_BUF_23_DATAL __AT (0x40008378);



// --------------------------  Field Item: MDR_CAN2_BUF_23_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008378) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_23_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_23_DATAL = (MDR_CAN2_BUF_23_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_23_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008378) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_23_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_23_DATAL = (MDR_CAN2_BUF_23_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_23_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008378) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_23_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_23_DATAL = (MDR_CAN2_BUF_23_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_23_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008378) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_23_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_23_DATAL = (MDR_CAN2_BUF_23_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_23_DATAL  -----------------------------
// SVD Line: 1310

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_23_DATAL
//    <name> BUF_23_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008378) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_23_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_23_DATAL = (MDR_CAN2_BUF_23_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_23_DATAH  --------------------------
// SVD Line: 1314

unsigned int MDR_CAN2_BUF_23_DATAH __AT (0x4000837C);



// --------------------------  Field Item: MDR_CAN2_BUF_23_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000837C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_23_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_23_DATAH = (MDR_CAN2_BUF_23_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_23_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000837C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_23_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_23_DATAH = (MDR_CAN2_BUF_23_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_23_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000837C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_23_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_23_DATAH = (MDR_CAN2_BUF_23_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_23_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000837C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_23_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_23_DATAH = (MDR_CAN2_BUF_23_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_23_DATAH  -----------------------------
// SVD Line: 1314

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_23_DATAH
//    <name> BUF_23_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000837C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_23_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_23_DATAH = (MDR_CAN2_BUF_23_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_23_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_24_ID  ---------------------------
// SVD Line: 1318

unsigned int MDR_CAN2_BUF_24_ID __AT (0x40008380);



// ---------------------------  Field Item: MDR_CAN2_BUF_24_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008380) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_24_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_24_ID = (MDR_CAN2_BUF_24_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_24_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008380) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_24_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_24_ID = (MDR_CAN2_BUF_24_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_24_ID  -------------------------------
// SVD Line: 1318

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_24_ID
//    <name> BUF_24_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008380) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_24_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_24_ID = (MDR_CAN2_BUF_24_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_24_DLC  ---------------------------
// SVD Line: 1322

unsigned int MDR_CAN2_BUF_24_DLC __AT (0x40008384);



// ---------------------------  Field Item: MDR_CAN2_BUF_24_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008384) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_24_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_24_DLC = (MDR_CAN2_BUF_24_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_24_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008384) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_24_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_24_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008384) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_24_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_24_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008384) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_24_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_24_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008384) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_24_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_24_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008384) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_24_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_24_DLC  ------------------------------
// SVD Line: 1322

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_24_DLC
//    <name> BUF_24_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008384) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_24_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_24_DLC = (MDR_CAN2_BUF_24_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_24_DATAL  --------------------------
// SVD Line: 1326

unsigned int MDR_CAN2_BUF_24_DATAL __AT (0x40008388);



// --------------------------  Field Item: MDR_CAN2_BUF_24_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008388) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_24_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_24_DATAL = (MDR_CAN2_BUF_24_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_24_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008388) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_24_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_24_DATAL = (MDR_CAN2_BUF_24_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_24_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008388) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_24_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_24_DATAL = (MDR_CAN2_BUF_24_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_24_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008388) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_24_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_24_DATAL = (MDR_CAN2_BUF_24_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_24_DATAL  -----------------------------
// SVD Line: 1326

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_24_DATAL
//    <name> BUF_24_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008388) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_24_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_24_DATAL = (MDR_CAN2_BUF_24_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_24_DATAH  --------------------------
// SVD Line: 1330

unsigned int MDR_CAN2_BUF_24_DATAH __AT (0x4000838C);



// --------------------------  Field Item: MDR_CAN2_BUF_24_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000838C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_24_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_24_DATAH = (MDR_CAN2_BUF_24_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_24_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000838C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_24_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_24_DATAH = (MDR_CAN2_BUF_24_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_24_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000838C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_24_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_24_DATAH = (MDR_CAN2_BUF_24_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_24_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000838C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_24_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_24_DATAH = (MDR_CAN2_BUF_24_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_24_DATAH  -----------------------------
// SVD Line: 1330

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_24_DATAH
//    <name> BUF_24_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000838C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_24_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_24_DATAH = (MDR_CAN2_BUF_24_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_24_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_25_ID  ---------------------------
// SVD Line: 1334

unsigned int MDR_CAN2_BUF_25_ID __AT (0x40008390);



// ---------------------------  Field Item: MDR_CAN2_BUF_25_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40008390) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_25_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_25_ID = (MDR_CAN2_BUF_25_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_25_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x40008390) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_25_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_25_ID = (MDR_CAN2_BUF_25_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_25_ID  -------------------------------
// SVD Line: 1334

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_25_ID
//    <name> BUF_25_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008390) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_25_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_25_ID = (MDR_CAN2_BUF_25_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_25_DLC  ---------------------------
// SVD Line: 1338

unsigned int MDR_CAN2_BUF_25_DLC __AT (0x40008394);



// ---------------------------  Field Item: MDR_CAN2_BUF_25_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40008394) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_25_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_25_DLC = (MDR_CAN2_BUF_25_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_25_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40008394) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_25_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_25_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40008394) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_25_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_25_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40008394) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_25_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_25_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40008394) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_25_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_25_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40008394) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_25_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_25_DLC  ------------------------------
// SVD Line: 1338

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_25_DLC
//    <name> BUF_25_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008394) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_25_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_25_DLC = (MDR_CAN2_BUF_25_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_25_DATAL  --------------------------
// SVD Line: 1342

unsigned int MDR_CAN2_BUF_25_DATAL __AT (0x40008398);



// --------------------------  Field Item: MDR_CAN2_BUF_25_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008398) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_25_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_25_DATAL = (MDR_CAN2_BUF_25_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_25_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008398) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_25_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_25_DATAL = (MDR_CAN2_BUF_25_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_25_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008398) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_25_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_25_DATAL = (MDR_CAN2_BUF_25_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_25_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008398) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_25_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_25_DATAL = (MDR_CAN2_BUF_25_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_25_DATAL  -----------------------------
// SVD Line: 1342

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_25_DATAL
//    <name> BUF_25_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008398) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_25_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_25_DATAL = (MDR_CAN2_BUF_25_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_25_DATAH  --------------------------
// SVD Line: 1346

unsigned int MDR_CAN2_BUF_25_DATAH __AT (0x4000839C);



// --------------------------  Field Item: MDR_CAN2_BUF_25_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000839C) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_25_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_25_DATAH = (MDR_CAN2_BUF_25_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_25_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000839C) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_25_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_25_DATAH = (MDR_CAN2_BUF_25_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_25_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000839C) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_25_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_25_DATAH = (MDR_CAN2_BUF_25_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_25_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x4000839C) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_25_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_25_DATAH = (MDR_CAN2_BUF_25_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_25_DATAH  -----------------------------
// SVD Line: 1346

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_25_DATAH
//    <name> BUF_25_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000839C) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_25_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_25_DATAH = (MDR_CAN2_BUF_25_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_25_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_26_ID  ---------------------------
// SVD Line: 1350

unsigned int MDR_CAN2_BUF_26_ID __AT (0x400083A0);



// ---------------------------  Field Item: MDR_CAN2_BUF_26_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400083A0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_26_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_26_ID = (MDR_CAN2_BUF_26_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_26_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400083A0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_26_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_26_ID = (MDR_CAN2_BUF_26_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_26_ID  -------------------------------
// SVD Line: 1350

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_26_ID
//    <name> BUF_26_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083A0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_26_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_26_ID = (MDR_CAN2_BUF_26_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_26_DLC  ---------------------------
// SVD Line: 1354

unsigned int MDR_CAN2_BUF_26_DLC __AT (0x400083A4);



// ---------------------------  Field Item: MDR_CAN2_BUF_26_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400083A4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_26_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_26_DLC = (MDR_CAN2_BUF_26_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_26_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400083A4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_26_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_26_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400083A4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_26_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_26_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400083A4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_26_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_26_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400083A4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_26_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_26_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400083A4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_26_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_26_DLC  ------------------------------
// SVD Line: 1354

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_26_DLC
//    <name> BUF_26_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083A4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_26_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_26_DLC = (MDR_CAN2_BUF_26_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_26_DATAL  --------------------------
// SVD Line: 1358

unsigned int MDR_CAN2_BUF_26_DATAL __AT (0x400083A8);



// --------------------------  Field Item: MDR_CAN2_BUF_26_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083A8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_26_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_26_DATAL = (MDR_CAN2_BUF_26_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_26_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083A8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_26_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_26_DATAL = (MDR_CAN2_BUF_26_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_26_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083A8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_26_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_26_DATAL = (MDR_CAN2_BUF_26_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_26_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083A8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_26_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_26_DATAL = (MDR_CAN2_BUF_26_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_26_DATAL  -----------------------------
// SVD Line: 1358

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_26_DATAL
//    <name> BUF_26_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083A8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_26_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_26_DATAL = (MDR_CAN2_BUF_26_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_26_DATAH  --------------------------
// SVD Line: 1362

unsigned int MDR_CAN2_BUF_26_DATAH __AT (0x400083AC);



// --------------------------  Field Item: MDR_CAN2_BUF_26_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083AC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_26_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_26_DATAH = (MDR_CAN2_BUF_26_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_26_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083AC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_26_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_26_DATAH = (MDR_CAN2_BUF_26_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_26_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083AC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_26_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_26_DATAH = (MDR_CAN2_BUF_26_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_26_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083AC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_26_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_26_DATAH = (MDR_CAN2_BUF_26_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_26_DATAH  -----------------------------
// SVD Line: 1362

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_26_DATAH
//    <name> BUF_26_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083AC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_26_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_26_DATAH = (MDR_CAN2_BUF_26_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_26_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_27_ID  ---------------------------
// SVD Line: 1366

unsigned int MDR_CAN2_BUF_27_ID __AT (0x400083B0);



// ---------------------------  Field Item: MDR_CAN2_BUF_27_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400083B0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_27_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_27_ID = (MDR_CAN2_BUF_27_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_27_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400083B0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_27_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_27_ID = (MDR_CAN2_BUF_27_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_27_ID  -------------------------------
// SVD Line: 1366

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_27_ID
//    <name> BUF_27_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083B0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_27_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_27_ID = (MDR_CAN2_BUF_27_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_27_DLC  ---------------------------
// SVD Line: 1370

unsigned int MDR_CAN2_BUF_27_DLC __AT (0x400083B4);



// ---------------------------  Field Item: MDR_CAN2_BUF_27_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400083B4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_27_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_27_DLC = (MDR_CAN2_BUF_27_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_27_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400083B4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_27_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_27_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400083B4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_27_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_27_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400083B4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_27_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_27_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400083B4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_27_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_27_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400083B4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_27_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_27_DLC  ------------------------------
// SVD Line: 1370

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_27_DLC
//    <name> BUF_27_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083B4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_27_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_27_DLC = (MDR_CAN2_BUF_27_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_27_DATAL  --------------------------
// SVD Line: 1374

unsigned int MDR_CAN2_BUF_27_DATAL __AT (0x400083B8);



// --------------------------  Field Item: MDR_CAN2_BUF_27_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083B8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_27_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_27_DATAL = (MDR_CAN2_BUF_27_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_27_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083B8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_27_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_27_DATAL = (MDR_CAN2_BUF_27_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_27_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083B8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_27_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_27_DATAL = (MDR_CAN2_BUF_27_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_27_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083B8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_27_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_27_DATAL = (MDR_CAN2_BUF_27_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_27_DATAL  -----------------------------
// SVD Line: 1374

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_27_DATAL
//    <name> BUF_27_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083B8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_27_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_27_DATAL = (MDR_CAN2_BUF_27_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_27_DATAH  --------------------------
// SVD Line: 1378

unsigned int MDR_CAN2_BUF_27_DATAH __AT (0x400083BC);



// --------------------------  Field Item: MDR_CAN2_BUF_27_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083BC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_27_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_27_DATAH = (MDR_CAN2_BUF_27_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_27_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083BC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_27_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_27_DATAH = (MDR_CAN2_BUF_27_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_27_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083BC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_27_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_27_DATAH = (MDR_CAN2_BUF_27_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_27_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083BC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_27_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_27_DATAH = (MDR_CAN2_BUF_27_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_27_DATAH  -----------------------------
// SVD Line: 1378

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_27_DATAH
//    <name> BUF_27_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083BC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_27_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_27_DATAH = (MDR_CAN2_BUF_27_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_27_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_28_ID  ---------------------------
// SVD Line: 1382

unsigned int MDR_CAN2_BUF_28_ID __AT (0x400083C0);



// ---------------------------  Field Item: MDR_CAN2_BUF_28_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400083C0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_28_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_28_ID = (MDR_CAN2_BUF_28_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_28_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400083C0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_28_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_28_ID = (MDR_CAN2_BUF_28_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_28_ID  -------------------------------
// SVD Line: 1382

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_28_ID
//    <name> BUF_28_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083C0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_28_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_28_ID = (MDR_CAN2_BUF_28_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_28_DLC  ---------------------------
// SVD Line: 1386

unsigned int MDR_CAN2_BUF_28_DLC __AT (0x400083C4);



// ---------------------------  Field Item: MDR_CAN2_BUF_28_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400083C4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_28_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_28_DLC = (MDR_CAN2_BUF_28_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_28_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400083C4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_28_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_28_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400083C4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_28_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_28_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400083C4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_28_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_28_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400083C4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_28_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_28_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400083C4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_28_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_28_DLC  ------------------------------
// SVD Line: 1386

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_28_DLC
//    <name> BUF_28_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083C4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_28_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_28_DLC = (MDR_CAN2_BUF_28_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_28_DATAL  --------------------------
// SVD Line: 1390

unsigned int MDR_CAN2_BUF_28_DATAL __AT (0x400083C8);



// --------------------------  Field Item: MDR_CAN2_BUF_28_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083C8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_28_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_28_DATAL = (MDR_CAN2_BUF_28_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_28_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083C8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_28_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_28_DATAL = (MDR_CAN2_BUF_28_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_28_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083C8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_28_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_28_DATAL = (MDR_CAN2_BUF_28_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_28_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083C8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_28_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_28_DATAL = (MDR_CAN2_BUF_28_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_28_DATAL  -----------------------------
// SVD Line: 1390

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_28_DATAL
//    <name> BUF_28_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083C8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_28_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_28_DATAL = (MDR_CAN2_BUF_28_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_28_DATAH  --------------------------
// SVD Line: 1394

unsigned int MDR_CAN2_BUF_28_DATAH __AT (0x400083CC);



// --------------------------  Field Item: MDR_CAN2_BUF_28_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083CC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_28_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_28_DATAH = (MDR_CAN2_BUF_28_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_28_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083CC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_28_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_28_DATAH = (MDR_CAN2_BUF_28_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_28_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083CC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_28_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_28_DATAH = (MDR_CAN2_BUF_28_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_28_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083CC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_28_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_28_DATAH = (MDR_CAN2_BUF_28_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_28_DATAH  -----------------------------
// SVD Line: 1394

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_28_DATAH
//    <name> BUF_28_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083CC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_28_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_28_DATAH = (MDR_CAN2_BUF_28_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_28_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_29_ID  ---------------------------
// SVD Line: 1398

unsigned int MDR_CAN2_BUF_29_ID __AT (0x400083D0);



// ---------------------------  Field Item: MDR_CAN2_BUF_29_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400083D0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_29_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_29_ID = (MDR_CAN2_BUF_29_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_29_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400083D0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_29_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_29_ID = (MDR_CAN2_BUF_29_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_29_ID  -------------------------------
// SVD Line: 1398

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_29_ID
//    <name> BUF_29_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083D0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_29_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_29_ID = (MDR_CAN2_BUF_29_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_29_DLC  ---------------------------
// SVD Line: 1402

unsigned int MDR_CAN2_BUF_29_DLC __AT (0x400083D4);



// ---------------------------  Field Item: MDR_CAN2_BUF_29_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400083D4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_29_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_29_DLC = (MDR_CAN2_BUF_29_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_29_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400083D4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_29_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_29_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400083D4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_29_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_29_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400083D4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_29_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_29_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400083D4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_29_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_29_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400083D4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_29_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_29_DLC  ------------------------------
// SVD Line: 1402

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_29_DLC
//    <name> BUF_29_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083D4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_29_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_29_DLC = (MDR_CAN2_BUF_29_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_29_DATAL  --------------------------
// SVD Line: 1406

unsigned int MDR_CAN2_BUF_29_DATAL __AT (0x400083D8);



// --------------------------  Field Item: MDR_CAN2_BUF_29_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083D8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_29_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_29_DATAL = (MDR_CAN2_BUF_29_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_29_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083D8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_29_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_29_DATAL = (MDR_CAN2_BUF_29_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_29_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083D8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_29_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_29_DATAL = (MDR_CAN2_BUF_29_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_29_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083D8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_29_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_29_DATAL = (MDR_CAN2_BUF_29_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_29_DATAL  -----------------------------
// SVD Line: 1406

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_29_DATAL
//    <name> BUF_29_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083D8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_29_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_29_DATAL = (MDR_CAN2_BUF_29_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_29_DATAH  --------------------------
// SVD Line: 1410

unsigned int MDR_CAN2_BUF_29_DATAH __AT (0x400083DC);



// --------------------------  Field Item: MDR_CAN2_BUF_29_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083DC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_29_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_29_DATAH = (MDR_CAN2_BUF_29_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_29_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083DC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_29_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_29_DATAH = (MDR_CAN2_BUF_29_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_29_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083DC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_29_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_29_DATAH = (MDR_CAN2_BUF_29_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_29_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083DC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_29_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_29_DATAH = (MDR_CAN2_BUF_29_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_29_DATAH  -----------------------------
// SVD Line: 1410

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_29_DATAH
//    <name> BUF_29_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083DC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_29_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_29_DATAH = (MDR_CAN2_BUF_29_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_29_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_30_ID  ---------------------------
// SVD Line: 1414

unsigned int MDR_CAN2_BUF_30_ID __AT (0x400083E0);



// ---------------------------  Field Item: MDR_CAN2_BUF_30_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400083E0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_30_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_30_ID = (MDR_CAN2_BUF_30_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_30_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400083E0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_30_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_30_ID = (MDR_CAN2_BUF_30_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_30_ID  -------------------------------
// SVD Line: 1414

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_30_ID
//    <name> BUF_30_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083E0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_30_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_30_ID = (MDR_CAN2_BUF_30_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_30_DLC  ---------------------------
// SVD Line: 1418

unsigned int MDR_CAN2_BUF_30_DLC __AT (0x400083E4);



// ---------------------------  Field Item: MDR_CAN2_BUF_30_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400083E4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_30_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_30_DLC = (MDR_CAN2_BUF_30_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_30_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400083E4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_30_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_30_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400083E4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_30_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_30_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400083E4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_30_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_30_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400083E4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_30_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_30_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400083E4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_30_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_30_DLC  ------------------------------
// SVD Line: 1418

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_30_DLC
//    <name> BUF_30_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083E4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_30_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_30_DLC = (MDR_CAN2_BUF_30_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_30_DATAL  --------------------------
// SVD Line: 1422

unsigned int MDR_CAN2_BUF_30_DATAL __AT (0x400083E8);



// --------------------------  Field Item: MDR_CAN2_BUF_30_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083E8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_30_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_30_DATAL = (MDR_CAN2_BUF_30_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_30_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083E8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_30_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_30_DATAL = (MDR_CAN2_BUF_30_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_30_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083E8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_30_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_30_DATAL = (MDR_CAN2_BUF_30_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_30_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083E8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_30_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_30_DATAL = (MDR_CAN2_BUF_30_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_30_DATAL  -----------------------------
// SVD Line: 1422

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_30_DATAL
//    <name> BUF_30_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083E8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_30_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_30_DATAL = (MDR_CAN2_BUF_30_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_30_DATAH  --------------------------
// SVD Line: 1426

unsigned int MDR_CAN2_BUF_30_DATAH __AT (0x400083EC);



// --------------------------  Field Item: MDR_CAN2_BUF_30_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083EC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_30_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_30_DATAH = (MDR_CAN2_BUF_30_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_30_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083EC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_30_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_30_DATAH = (MDR_CAN2_BUF_30_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_30_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083EC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_30_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_30_DATAH = (MDR_CAN2_BUF_30_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_30_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083EC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_30_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_30_DATAH = (MDR_CAN2_BUF_30_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_30_DATAH  -----------------------------
// SVD Line: 1426

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_30_DATAH
//    <name> BUF_30_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083EC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_30_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_30_DATAH = (MDR_CAN2_BUF_30_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_30_DATAH_DB7 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_CAN2_BUF_31_ID  ---------------------------
// SVD Line: 1430

unsigned int MDR_CAN2_BUF_31_ID __AT (0x400083F0);



// ---------------------------  Field Item: MDR_CAN2_BUF_31_ID_EID  -------------------------------
// SVD Line: 819

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_ID_EID
//    <name> EID </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x400083F0) EID </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_31_ID >> 0) & 0x3FFFF), ((MDR_CAN2_BUF_31_ID = (MDR_CAN2_BUF_31_ID & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_31_ID_SID  -------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_ID_SID
//    <name> SID </name>
//    <rw> 
//    <i> [Bits 28..18] RW (@ 0x400083F0) SID </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_CAN2_BUF_31_ID >> 18) & 0x7FF), ((MDR_CAN2_BUF_31_ID = (MDR_CAN2_BUF_31_ID & ~(0x7FFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_31_ID  -------------------------------
// SVD Line: 1430

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_31_ID
//    <name> BUF_31_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083F0) CAN Buffer ID Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_31_ID >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_31_ID = (MDR_CAN2_BUF_31_ID & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_ID_EID </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_ID_SID </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_CAN2_BUF_31_DLC  ---------------------------
// SVD Line: 1434

unsigned int MDR_CAN2_BUF_31_DLC __AT (0x400083F4);



// ---------------------------  Field Item: MDR_CAN2_BUF_31_DLC_DLC  ------------------------------
// SVD Line: 842

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_DLC
//    <name> DLC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400083F4) DLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_31_DLC >> 0) & 0xF), ((MDR_CAN2_BUF_31_DLC = (MDR_CAN2_BUF_31_DLC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_31_DLC_RTR  ------------------------------
// SVD Line: 848

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_RTR
//    <name> RTR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400083F4) RTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_31_DLC ) </loc>
//      <o.8..8> RTR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_31_DLC_R1  -------------------------------
// SVD Line: 854

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_R1
//    <name> R1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400083F4) R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_31_DLC ) </loc>
//      <o.9..9> R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_31_DLC_R0  -------------------------------
// SVD Line: 860

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_R0
//    <name> R0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400083F4) R0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_31_DLC ) </loc>
//      <o.10..10> R0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_31_DLC_SSR  ------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_SSR
//    <name> SSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400083F4) SSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_31_DLC ) </loc>
//      <o.11..11> SSR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_CAN2_BUF_31_DLC_IDE  ------------------------------
// SVD Line: 872

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_IDE
//    <name> IDE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400083F4) IDE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_CAN2_BUF_31_DLC ) </loc>
//      <o.12..12> IDE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_CAN2_BUF_31_DLC  ------------------------------
// SVD Line: 1434

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_31_DLC
//    <name> BUF_31_DLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083F4) CAN Buffer DLC Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_31_DLC >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_31_DLC = (MDR_CAN2_BUF_31_DLC & ~(0x1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_DLC </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_RTR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_R1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_R0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_SSR </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DLC_IDE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_31_DATAL  --------------------------
// SVD Line: 1438

unsigned int MDR_CAN2_BUF_31_DATAL __AT (0x400083F8);



// --------------------------  Field Item: MDR_CAN2_BUF_31_DATAL_DB0  -----------------------------
// SVD Line: 889

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAL_DB0
//    <name> DB0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083F8) DB0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_31_DATAL >> 0) & 0xFF), ((MDR_CAN2_BUF_31_DATAL = (MDR_CAN2_BUF_31_DATAL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_31_DATAL_DB1  -----------------------------
// SVD Line: 895

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAL_DB1
//    <name> DB1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083F8) DB1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_31_DATAL >> 8) & 0xFF), ((MDR_CAN2_BUF_31_DATAL = (MDR_CAN2_BUF_31_DATAL & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_31_DATAL_DB2  -----------------------------
// SVD Line: 901

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAL_DB2
//    <name> DB2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083F8) DB2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_31_DATAL >> 16) & 0xFF), ((MDR_CAN2_BUF_31_DATAL = (MDR_CAN2_BUF_31_DATAL & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_31_DATAL_DB3  -----------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAL_DB3
//    <name> DB3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083F8) DB3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_31_DATAL >> 24) & 0xFF), ((MDR_CAN2_BUF_31_DATAL = (MDR_CAN2_BUF_31_DATAL & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_31_DATAL  -----------------------------
// SVD Line: 1438

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_31_DATAL
//    <name> BUF_31_DATAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083F8) CAN Buffer Data low Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_31_DATAL >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_31_DATAL = (MDR_CAN2_BUF_31_DATAL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAL_DB0 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAL_DB1 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAL_DB2 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAL_DB3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_CAN2_BUF_31_DATAH  --------------------------
// SVD Line: 1442

unsigned int MDR_CAN2_BUF_31_DATAH __AT (0x400083FC);



// --------------------------  Field Item: MDR_CAN2_BUF_31_DATAH_DB4  -----------------------------
// SVD Line: 924

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAH_DB4
//    <name> DB4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400083FC) DB4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_31_DATAH >> 0) & 0xFF), ((MDR_CAN2_BUF_31_DATAH = (MDR_CAN2_BUF_31_DATAH & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_31_DATAH_DB5  -----------------------------
// SVD Line: 930

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAH_DB5
//    <name> DB5 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400083FC) DB5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_31_DATAH >> 8) & 0xFF), ((MDR_CAN2_BUF_31_DATAH = (MDR_CAN2_BUF_31_DATAH & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_31_DATAH_DB6  -----------------------------
// SVD Line: 936

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAH_DB6
//    <name> DB6 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400083FC) DB6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_31_DATAH >> 16) & 0xFF), ((MDR_CAN2_BUF_31_DATAH = (MDR_CAN2_BUF_31_DATAH & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_CAN2_BUF_31_DATAH_DB7  -----------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAH_DB7
//    <name> DB7 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400083FC) DB7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_CAN2_BUF_31_DATAH >> 24) & 0xFF), ((MDR_CAN2_BUF_31_DATAH = (MDR_CAN2_BUF_31_DATAH & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_CAN2_BUF_31_DATAH  -----------------------------
// SVD Line: 1442

//  <rtree> SFDITEM_REG__MDR_CAN2_BUF_31_DATAH
//    <name> BUF_31_DATAH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400083FC) CAN Buffer Data high Register </i>
//    <loc> ( (unsigned int)((MDR_CAN2_BUF_31_DATAH >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_31_DATAH = (MDR_CAN2_BUF_31_DATAH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAH_DB4 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAH_DB5 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAH_DB6 </item>
//    <item> SFDITEM_FIELD__MDR_CAN2_BUF_31_DATAH_DB7 </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER00_MASK  -----------------------
// SVD Line: 1446

unsigned int MDR_CAN2_BUF_FILTER00_MASK __AT (0x40008500);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER00_MASK  ---------------------------
// SVD Line: 1446

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER00_MASK
//    <name> BUF_FILTER00_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008500) BUF_FILTER00_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER00_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER00_MASK = (MDR_CAN2_BUF_FILTER00_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER00_FILTER  ----------------------
// SVD Line: 1454

unsigned int MDR_CAN2_BUF_FILTER00_FILTER __AT (0x40008504);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER00_FILTER  --------------------------
// SVD Line: 1454

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER00_FILTER
//    <name> BUF_FILTER00_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008504) BUF_FILTER00_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER00_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER00_FILTER = (MDR_CAN2_BUF_FILTER00_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER01_MASK  -----------------------
// SVD Line: 1462

unsigned int MDR_CAN2_BUF_FILTER01_MASK __AT (0x40008508);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER01_MASK  ---------------------------
// SVD Line: 1462

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER01_MASK
//    <name> BUF_FILTER01_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008508) BUF_FILTER01_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER01_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER01_MASK = (MDR_CAN2_BUF_FILTER01_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER01_FILTER  ----------------------
// SVD Line: 1466

unsigned int MDR_CAN2_BUF_FILTER01_FILTER __AT (0x4000850C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER01_FILTER  --------------------------
// SVD Line: 1466

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER01_FILTER
//    <name> BUF_FILTER01_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000850C) BUF_FILTER01_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER01_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER01_FILTER = (MDR_CAN2_BUF_FILTER01_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER02_MASK  -----------------------
// SVD Line: 1470

unsigned int MDR_CAN2_BUF_FILTER02_MASK __AT (0x40008510);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER02_MASK  ---------------------------
// SVD Line: 1470

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER02_MASK
//    <name> BUF_FILTER02_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008510) BUF_FILTER02_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER02_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER02_MASK = (MDR_CAN2_BUF_FILTER02_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER02_FILTER  ----------------------
// SVD Line: 1474

unsigned int MDR_CAN2_BUF_FILTER02_FILTER __AT (0x40008514);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER02_FILTER  --------------------------
// SVD Line: 1474

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER02_FILTER
//    <name> BUF_FILTER02_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008514) BUF_FILTER02_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER02_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER02_FILTER = (MDR_CAN2_BUF_FILTER02_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER03_MASK  -----------------------
// SVD Line: 1478

unsigned int MDR_CAN2_BUF_FILTER03_MASK __AT (0x40008518);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER03_MASK  ---------------------------
// SVD Line: 1478

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER03_MASK
//    <name> BUF_FILTER03_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008518) BUF_FILTER03_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER03_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER03_MASK = (MDR_CAN2_BUF_FILTER03_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER03_FILTER  ----------------------
// SVD Line: 1482

unsigned int MDR_CAN2_BUF_FILTER03_FILTER __AT (0x4000851C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER03_FILTER  --------------------------
// SVD Line: 1482

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER03_FILTER
//    <name> BUF_FILTER03_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000851C) BUF_FILTER03_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER03_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER03_FILTER = (MDR_CAN2_BUF_FILTER03_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER04_MASK  -----------------------
// SVD Line: 1486

unsigned int MDR_CAN2_BUF_FILTER04_MASK __AT (0x40008520);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER04_MASK  ---------------------------
// SVD Line: 1486

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER04_MASK
//    <name> BUF_FILTER04_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008520) BUF_FILTER04_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER04_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER04_MASK = (MDR_CAN2_BUF_FILTER04_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER04_FILTER  ----------------------
// SVD Line: 1490

unsigned int MDR_CAN2_BUF_FILTER04_FILTER __AT (0x40008524);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER04_FILTER  --------------------------
// SVD Line: 1490

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER04_FILTER
//    <name> BUF_FILTER04_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008524) BUF_FILTER04_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER04_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER04_FILTER = (MDR_CAN2_BUF_FILTER04_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER05_MASK  -----------------------
// SVD Line: 1494

unsigned int MDR_CAN2_BUF_FILTER05_MASK __AT (0x40008528);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER05_MASK  ---------------------------
// SVD Line: 1494

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER05_MASK
//    <name> BUF_FILTER05_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008528) BUF_FILTER05_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER05_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER05_MASK = (MDR_CAN2_BUF_FILTER05_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER05_FILTER  ----------------------
// SVD Line: 1498

unsigned int MDR_CAN2_BUF_FILTER05_FILTER __AT (0x4000852C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER05_FILTER  --------------------------
// SVD Line: 1498

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER05_FILTER
//    <name> BUF_FILTER05_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000852C) BUF_FILTER05_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER05_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER05_FILTER = (MDR_CAN2_BUF_FILTER05_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER06_MASK  -----------------------
// SVD Line: 1502

unsigned int MDR_CAN2_BUF_FILTER06_MASK __AT (0x40008530);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER06_MASK  ---------------------------
// SVD Line: 1502

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER06_MASK
//    <name> BUF_FILTER06_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008530) BUF_FILTER06_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER06_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER06_MASK = (MDR_CAN2_BUF_FILTER06_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER06_FILTER  ----------------------
// SVD Line: 1506

unsigned int MDR_CAN2_BUF_FILTER06_FILTER __AT (0x40008534);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER06_FILTER  --------------------------
// SVD Line: 1506

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER06_FILTER
//    <name> BUF_FILTER06_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008534) BUF_FILTER06_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER06_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER06_FILTER = (MDR_CAN2_BUF_FILTER06_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER07_MASK  -----------------------
// SVD Line: 1510

unsigned int MDR_CAN2_BUF_FILTER07_MASK __AT (0x40008538);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER07_MASK  ---------------------------
// SVD Line: 1510

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER07_MASK
//    <name> BUF_FILTER07_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008538) BUF_FILTER07_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER07_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER07_MASK = (MDR_CAN2_BUF_FILTER07_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER07_FILTER  ----------------------
// SVD Line: 1514

unsigned int MDR_CAN2_BUF_FILTER07_FILTER __AT (0x4000853C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER07_FILTER  --------------------------
// SVD Line: 1514

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER07_FILTER
//    <name> BUF_FILTER07_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000853C) BUF_FILTER07_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER07_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER07_FILTER = (MDR_CAN2_BUF_FILTER07_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER08_MASK  -----------------------
// SVD Line: 1518

unsigned int MDR_CAN2_BUF_FILTER08_MASK __AT (0x40008540);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER08_MASK  ---------------------------
// SVD Line: 1518

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER08_MASK
//    <name> BUF_FILTER08_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008540) BUF_FILTER08_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER08_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER08_MASK = (MDR_CAN2_BUF_FILTER08_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER08_FILTER  ----------------------
// SVD Line: 1522

unsigned int MDR_CAN2_BUF_FILTER08_FILTER __AT (0x40008544);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER08_FILTER  --------------------------
// SVD Line: 1522

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER08_FILTER
//    <name> BUF_FILTER08_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008544) BUF_FILTER08_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER08_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER08_FILTER = (MDR_CAN2_BUF_FILTER08_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER09_MASK  -----------------------
// SVD Line: 1526

unsigned int MDR_CAN2_BUF_FILTER09_MASK __AT (0x40008548);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER09_MASK  ---------------------------
// SVD Line: 1526

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER09_MASK
//    <name> BUF_FILTER09_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008548) BUF_FILTER09_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER09_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER09_MASK = (MDR_CAN2_BUF_FILTER09_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER09_FILTER  ----------------------
// SVD Line: 1530

unsigned int MDR_CAN2_BUF_FILTER09_FILTER __AT (0x4000854C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER09_FILTER  --------------------------
// SVD Line: 1530

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER09_FILTER
//    <name> BUF_FILTER09_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000854C) BUF_FILTER09_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER09_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER09_FILTER = (MDR_CAN2_BUF_FILTER09_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER10_MASK  -----------------------
// SVD Line: 1534

unsigned int MDR_CAN2_BUF_FILTER10_MASK __AT (0x40008550);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER10_MASK  ---------------------------
// SVD Line: 1534

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER10_MASK
//    <name> BUF_FILTER10_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008550) BUF_FILTER10_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER10_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER10_MASK = (MDR_CAN2_BUF_FILTER10_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER10_FILTER  ----------------------
// SVD Line: 1538

unsigned int MDR_CAN2_BUF_FILTER10_FILTER __AT (0x40008554);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER10_FILTER  --------------------------
// SVD Line: 1538

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER10_FILTER
//    <name> BUF_FILTER10_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008554) BUF_FILTER10_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER10_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER10_FILTER = (MDR_CAN2_BUF_FILTER10_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER11_MASK  -----------------------
// SVD Line: 1542

unsigned int MDR_CAN2_BUF_FILTER11_MASK __AT (0x40008558);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER11_MASK  ---------------------------
// SVD Line: 1542

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER11_MASK
//    <name> BUF_FILTER11_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008558) BUF_FILTER11_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER11_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER11_MASK = (MDR_CAN2_BUF_FILTER11_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER11_FILTER  ----------------------
// SVD Line: 1546

unsigned int MDR_CAN2_BUF_FILTER11_FILTER __AT (0x4000855C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER11_FILTER  --------------------------
// SVD Line: 1546

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER11_FILTER
//    <name> BUF_FILTER11_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000855C) BUF_FILTER11_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER11_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER11_FILTER = (MDR_CAN2_BUF_FILTER11_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER12_MASK  -----------------------
// SVD Line: 1550

unsigned int MDR_CAN2_BUF_FILTER12_MASK __AT (0x40008560);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER12_MASK  ---------------------------
// SVD Line: 1550

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER12_MASK
//    <name> BUF_FILTER12_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008560) BUF_FILTER12_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER12_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER12_MASK = (MDR_CAN2_BUF_FILTER12_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER12_FILTER  ----------------------
// SVD Line: 1554

unsigned int MDR_CAN2_BUF_FILTER12_FILTER __AT (0x40008564);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER12_FILTER  --------------------------
// SVD Line: 1554

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER12_FILTER
//    <name> BUF_FILTER12_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008564) BUF_FILTER12_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER12_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER12_FILTER = (MDR_CAN2_BUF_FILTER12_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER13_MASK  -----------------------
// SVD Line: 1558

unsigned int MDR_CAN2_BUF_FILTER13_MASK __AT (0x40008568);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER13_MASK  ---------------------------
// SVD Line: 1558

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER13_MASK
//    <name> BUF_FILTER13_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008568) BUF_FILTER13_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER13_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER13_MASK = (MDR_CAN2_BUF_FILTER13_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER13_FILTER  ----------------------
// SVD Line: 1562

unsigned int MDR_CAN2_BUF_FILTER13_FILTER __AT (0x4000856C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER13_FILTER  --------------------------
// SVD Line: 1562

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER13_FILTER
//    <name> BUF_FILTER13_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000856C) BUF_FILTER13_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER13_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER13_FILTER = (MDR_CAN2_BUF_FILTER13_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER14_MASK  -----------------------
// SVD Line: 1566

unsigned int MDR_CAN2_BUF_FILTER14_MASK __AT (0x40008570);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER14_MASK  ---------------------------
// SVD Line: 1566

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER14_MASK
//    <name> BUF_FILTER14_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008570) BUF_FILTER14_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER14_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER14_MASK = (MDR_CAN2_BUF_FILTER14_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER14_FILTER  ----------------------
// SVD Line: 1570

unsigned int MDR_CAN2_BUF_FILTER14_FILTER __AT (0x40008574);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER14_FILTER  --------------------------
// SVD Line: 1570

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER14_FILTER
//    <name> BUF_FILTER14_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008574) BUF_FILTER14_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER14_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER14_FILTER = (MDR_CAN2_BUF_FILTER14_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER15_MASK  -----------------------
// SVD Line: 1574

unsigned int MDR_CAN2_BUF_FILTER15_MASK __AT (0x40008578);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER15_MASK  ---------------------------
// SVD Line: 1574

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER15_MASK
//    <name> BUF_FILTER15_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008578) BUF_FILTER15_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER15_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER15_MASK = (MDR_CAN2_BUF_FILTER15_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER15_FILTER  ----------------------
// SVD Line: 1578

unsigned int MDR_CAN2_BUF_FILTER15_FILTER __AT (0x4000857C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER15_FILTER  --------------------------
// SVD Line: 1578

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER15_FILTER
//    <name> BUF_FILTER15_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000857C) BUF_FILTER15_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER15_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER15_FILTER = (MDR_CAN2_BUF_FILTER15_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER16_MASK  -----------------------
// SVD Line: 1582

unsigned int MDR_CAN2_BUF_FILTER16_MASK __AT (0x40008580);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER16_MASK  ---------------------------
// SVD Line: 1582

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER16_MASK
//    <name> BUF_FILTER16_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008580) BUF_FILTER16_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER16_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER16_MASK = (MDR_CAN2_BUF_FILTER16_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER16_FILTER  ----------------------
// SVD Line: 1586

unsigned int MDR_CAN2_BUF_FILTER16_FILTER __AT (0x40008584);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER16_FILTER  --------------------------
// SVD Line: 1586

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER16_FILTER
//    <name> BUF_FILTER16_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008584) BUF_FILTER16_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER16_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER16_FILTER = (MDR_CAN2_BUF_FILTER16_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER17_MASK  -----------------------
// SVD Line: 1590

unsigned int MDR_CAN2_BUF_FILTER17_MASK __AT (0x40008588);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER17_MASK  ---------------------------
// SVD Line: 1590

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER17_MASK
//    <name> BUF_FILTER17_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008588) BUF_FILTER17_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER17_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER17_MASK = (MDR_CAN2_BUF_FILTER17_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER17_FILTER  ----------------------
// SVD Line: 1594

unsigned int MDR_CAN2_BUF_FILTER17_FILTER __AT (0x4000858C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER17_FILTER  --------------------------
// SVD Line: 1594

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER17_FILTER
//    <name> BUF_FILTER17_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000858C) BUF_FILTER17_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER17_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER17_FILTER = (MDR_CAN2_BUF_FILTER17_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER18_MASK  -----------------------
// SVD Line: 1598

unsigned int MDR_CAN2_BUF_FILTER18_MASK __AT (0x40008590);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER18_MASK  ---------------------------
// SVD Line: 1598

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER18_MASK
//    <name> BUF_FILTER18_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008590) BUF_FILTER18_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER18_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER18_MASK = (MDR_CAN2_BUF_FILTER18_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER18_FILTER  ----------------------
// SVD Line: 1602

unsigned int MDR_CAN2_BUF_FILTER18_FILTER __AT (0x40008594);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER18_FILTER  --------------------------
// SVD Line: 1602

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER18_FILTER
//    <name> BUF_FILTER18_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x40008594) BUF_FILTER18_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER18_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER18_FILTER = (MDR_CAN2_BUF_FILTER18_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER19_MASK  -----------------------
// SVD Line: 1606

unsigned int MDR_CAN2_BUF_FILTER19_MASK __AT (0x40008598);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER19_MASK  ---------------------------
// SVD Line: 1606

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER19_MASK
//    <name> BUF_FILTER19_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x40008598) BUF_FILTER19_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER19_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER19_MASK = (MDR_CAN2_BUF_FILTER19_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER19_FILTER  ----------------------
// SVD Line: 1610

unsigned int MDR_CAN2_BUF_FILTER19_FILTER __AT (0x4000859C);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER19_FILTER  --------------------------
// SVD Line: 1610

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER19_FILTER
//    <name> BUF_FILTER19_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x4000859C) BUF_FILTER19_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER19_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER19_FILTER = (MDR_CAN2_BUF_FILTER19_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER20_MASK  -----------------------
// SVD Line: 1614

unsigned int MDR_CAN2_BUF_FILTER20_MASK __AT (0x400085A0);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER20_MASK  ---------------------------
// SVD Line: 1614

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER20_MASK
//    <name> BUF_FILTER20_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085A0) BUF_FILTER20_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER20_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER20_MASK = (MDR_CAN2_BUF_FILTER20_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER20_FILTER  ----------------------
// SVD Line: 1618

unsigned int MDR_CAN2_BUF_FILTER20_FILTER __AT (0x400085A4);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER20_FILTER  --------------------------
// SVD Line: 1618

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER20_FILTER
//    <name> BUF_FILTER20_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085A4) BUF_FILTER20_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER20_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER20_FILTER = (MDR_CAN2_BUF_FILTER20_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER21_MASK  -----------------------
// SVD Line: 1622

unsigned int MDR_CAN2_BUF_FILTER21_MASK __AT (0x400085A8);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER21_MASK  ---------------------------
// SVD Line: 1622

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER21_MASK
//    <name> BUF_FILTER21_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085A8) BUF_FILTER21_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER21_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER21_MASK = (MDR_CAN2_BUF_FILTER21_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER21_FILTER  ----------------------
// SVD Line: 1626

unsigned int MDR_CAN2_BUF_FILTER21_FILTER __AT (0x400085AC);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER21_FILTER  --------------------------
// SVD Line: 1626

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER21_FILTER
//    <name> BUF_FILTER21_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085AC) BUF_FILTER21_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER21_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER21_FILTER = (MDR_CAN2_BUF_FILTER21_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER22_MASK  -----------------------
// SVD Line: 1630

unsigned int MDR_CAN2_BUF_FILTER22_MASK __AT (0x400085B0);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER22_MASK  ---------------------------
// SVD Line: 1630

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER22_MASK
//    <name> BUF_FILTER22_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085B0) BUF_FILTER22_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER22_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER22_MASK = (MDR_CAN2_BUF_FILTER22_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER22_FILTER  ----------------------
// SVD Line: 1634

unsigned int MDR_CAN2_BUF_FILTER22_FILTER __AT (0x400085B4);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER22_FILTER  --------------------------
// SVD Line: 1634

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER22_FILTER
//    <name> BUF_FILTER22_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085B4) BUF_FILTER22_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER22_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER22_FILTER = (MDR_CAN2_BUF_FILTER22_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER23_MASK  -----------------------
// SVD Line: 1638

unsigned int MDR_CAN2_BUF_FILTER23_MASK __AT (0x400085B8);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER23_MASK  ---------------------------
// SVD Line: 1638

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER23_MASK
//    <name> BUF_FILTER23_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085B8) BUF_FILTER23_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER23_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER23_MASK = (MDR_CAN2_BUF_FILTER23_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER23_FILTER  ----------------------
// SVD Line: 1642

unsigned int MDR_CAN2_BUF_FILTER23_FILTER __AT (0x400085BC);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER23_FILTER  --------------------------
// SVD Line: 1642

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER23_FILTER
//    <name> BUF_FILTER23_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085BC) BUF_FILTER23_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER23_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER23_FILTER = (MDR_CAN2_BUF_FILTER23_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER24_MASK  -----------------------
// SVD Line: 1646

unsigned int MDR_CAN2_BUF_FILTER24_MASK __AT (0x400085C0);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER24_MASK  ---------------------------
// SVD Line: 1646

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER24_MASK
//    <name> BUF_FILTER24_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085C0) BUF_FILTER24_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER24_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER24_MASK = (MDR_CAN2_BUF_FILTER24_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER24_FILTER  ----------------------
// SVD Line: 1650

unsigned int MDR_CAN2_BUF_FILTER24_FILTER __AT (0x400085C4);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER24_FILTER  --------------------------
// SVD Line: 1650

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER24_FILTER
//    <name> BUF_FILTER24_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085C4) BUF_FILTER24_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER24_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER24_FILTER = (MDR_CAN2_BUF_FILTER24_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER25_MASK  -----------------------
// SVD Line: 1654

unsigned int MDR_CAN2_BUF_FILTER25_MASK __AT (0x400085C8);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER25_MASK  ---------------------------
// SVD Line: 1654

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER25_MASK
//    <name> BUF_FILTER25_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085C8) BUF_FILTER25_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER25_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER25_MASK = (MDR_CAN2_BUF_FILTER25_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER25_FILTER  ----------------------
// SVD Line: 1658

unsigned int MDR_CAN2_BUF_FILTER25_FILTER __AT (0x400085CC);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER25_FILTER  --------------------------
// SVD Line: 1658

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER25_FILTER
//    <name> BUF_FILTER25_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085CC) BUF_FILTER25_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER25_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER25_FILTER = (MDR_CAN2_BUF_FILTER25_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER26_MASK  -----------------------
// SVD Line: 1662

unsigned int MDR_CAN2_BUF_FILTER26_MASK __AT (0x400085D0);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER26_MASK  ---------------------------
// SVD Line: 1662

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER26_MASK
//    <name> BUF_FILTER26_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085D0) BUF_FILTER26_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER26_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER26_MASK = (MDR_CAN2_BUF_FILTER26_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER26_FILTER  ----------------------
// SVD Line: 1666

unsigned int MDR_CAN2_BUF_FILTER26_FILTER __AT (0x400085D4);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER26_FILTER  --------------------------
// SVD Line: 1666

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER26_FILTER
//    <name> BUF_FILTER26_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085D4) BUF_FILTER26_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER26_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER26_FILTER = (MDR_CAN2_BUF_FILTER26_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER27_MASK  -----------------------
// SVD Line: 1670

unsigned int MDR_CAN2_BUF_FILTER27_MASK __AT (0x400085D8);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER27_MASK  ---------------------------
// SVD Line: 1670

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER27_MASK
//    <name> BUF_FILTER27_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085D8) BUF_FILTER27_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER27_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER27_MASK = (MDR_CAN2_BUF_FILTER27_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER27_FILTER  ----------------------
// SVD Line: 1674

unsigned int MDR_CAN2_BUF_FILTER27_FILTER __AT (0x400085DC);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER27_FILTER  --------------------------
// SVD Line: 1674

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER27_FILTER
//    <name> BUF_FILTER27_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085DC) BUF_FILTER27_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER27_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER27_FILTER = (MDR_CAN2_BUF_FILTER27_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER28_MASK  -----------------------
// SVD Line: 1678

unsigned int MDR_CAN2_BUF_FILTER28_MASK __AT (0x400085E0);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER28_MASK  ---------------------------
// SVD Line: 1678

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER28_MASK
//    <name> BUF_FILTER28_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085E0) BUF_FILTER28_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER28_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER28_MASK = (MDR_CAN2_BUF_FILTER28_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER28_FILTER  ----------------------
// SVD Line: 1682

unsigned int MDR_CAN2_BUF_FILTER28_FILTER __AT (0x400085E4);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER28_FILTER  --------------------------
// SVD Line: 1682

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER28_FILTER
//    <name> BUF_FILTER28_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085E4) BUF_FILTER28_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER28_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER28_FILTER = (MDR_CAN2_BUF_FILTER28_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER29_MASK  -----------------------
// SVD Line: 1686

unsigned int MDR_CAN2_BUF_FILTER29_MASK __AT (0x400085E8);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER29_MASK  ---------------------------
// SVD Line: 1686

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER29_MASK
//    <name> BUF_FILTER29_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085E8) BUF_FILTER29_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER29_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER29_MASK = (MDR_CAN2_BUF_FILTER29_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER29_FILTER  ----------------------
// SVD Line: 1690

unsigned int MDR_CAN2_BUF_FILTER29_FILTER __AT (0x400085EC);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER29_FILTER  --------------------------
// SVD Line: 1690

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER29_FILTER
//    <name> BUF_FILTER29_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085EC) BUF_FILTER29_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER29_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER29_FILTER = (MDR_CAN2_BUF_FILTER29_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER30_MASK  -----------------------
// SVD Line: 1694

unsigned int MDR_CAN2_BUF_FILTER30_MASK __AT (0x400085F0);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER30_MASK  ---------------------------
// SVD Line: 1694

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER30_MASK
//    <name> BUF_FILTER30_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085F0) BUF_FILTER30_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER30_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER30_MASK = (MDR_CAN2_BUF_FILTER30_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER30_FILTER  ----------------------
// SVD Line: 1698

unsigned int MDR_CAN2_BUF_FILTER30_FILTER __AT (0x400085F4);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER30_FILTER  --------------------------
// SVD Line: 1698

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER30_FILTER
//    <name> BUF_FILTER30_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085F4) BUF_FILTER30_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER30_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER30_FILTER = (MDR_CAN2_BUF_FILTER30_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_CAN2_BUF_FILTER31_MASK  -----------------------
// SVD Line: 1702

unsigned int MDR_CAN2_BUF_FILTER31_MASK __AT (0x400085F8);



// ------------------------  Register Item: MDR_CAN2_BUF_FILTER31_MASK  ---------------------------
// SVD Line: 1702

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER31_MASK
//    <name> BUF_FILTER31_MASK </name>
//    <i> [Bits 31..0] RW (@ 0x400085F8) BUF_FILTER31_MASK </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER31_MASK >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER31_MASK = (MDR_CAN2_BUF_FILTER31_MASK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: MDR_CAN2_BUF_FILTER31_FILTER  ----------------------
// SVD Line: 1706

unsigned int MDR_CAN2_BUF_FILTER31_FILTER __AT (0x400085FC);



// -----------------------  Register Item: MDR_CAN2_BUF_FILTER31_FILTER  --------------------------
// SVD Line: 1706

//  <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER31_FILTER
//    <name> BUF_FILTER31_FILTER </name>
//    <i> [Bits 31..0] RW (@ 0x400085FC) BUF_FILTER31_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_CAN2_BUF_FILTER31_FILTER >> 0) & 0xFFFFFFFF), ((MDR_CAN2_BUF_FILTER31_FILTER = (MDR_CAN2_BUF_FILTER31_FILTER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Peripheral View: MDR_CAN2  -----------------------------------
// SVD Line: 1712

//  <view> MDR_CAN2
//    <name> MDR_CAN2 </name>
//    <item> SFDITEM_REG__MDR_CAN2_CONTROL </item>
//    <item> SFDITEM_REG__MDR_CAN2_STATUS </item>
//    <item> SFDITEM_REG__MDR_CAN2_BITTMNG </item>
//    <item> SFDITEM_REG__MDR_CAN2_INT_EN </item>
//    <item> SFDITEM_REG__MDR_CAN2_OVER </item>
//    <item> SFDITEM_REG__MDR_CAN2_RXID </item>
//    <item> SFDITEM_REG__MDR_CAN2_RXDLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_RXDATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_RXDATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_TXID </item>
//    <item> SFDITEM_REG__MDR_CAN2_TXDLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON00 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON01 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON02 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON03 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON04 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON05 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON06 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON07 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON08 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON09 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON10 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON11 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON12 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON13 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON14 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON15 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON16 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON17 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON18 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON19 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON20 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON21 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON22 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON23 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON24 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON25 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON26 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON27 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON28 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON29 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON30 </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_CON31 </item>
//    <item> SFDITEM_REG__MDR_CAN2_INT_RX </item>
//    <item> SFDITEM_REG__MDR_CAN2_RX </item>
//    <item> SFDITEM_REG__MDR_CAN2_INT_TX </item>
//    <item> SFDITEM_REG__MDR_CAN2_TX </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_00_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_00_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_00_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_00_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_01_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_01_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_01_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_01_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_02_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_02_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_02_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_02_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_03_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_03_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_03_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_03_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_04_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_04_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_04_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_04_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_05_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_05_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_05_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_05_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_06_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_06_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_06_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_06_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_07_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_07_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_07_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_07_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_08_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_08_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_08_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_08_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_09_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_09_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_09_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_09_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_10_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_10_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_10_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_10_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_11_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_11_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_11_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_11_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_12_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_12_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_12_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_12_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_13_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_13_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_13_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_13_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_14_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_14_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_14_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_14_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_15_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_15_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_15_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_15_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_16_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_16_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_16_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_16_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_17_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_17_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_17_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_17_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_18_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_18_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_18_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_18_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_19_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_19_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_19_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_19_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_20_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_20_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_20_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_20_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_21_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_21_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_21_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_21_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_22_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_22_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_22_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_22_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_23_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_23_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_23_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_23_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_24_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_24_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_24_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_24_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_25_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_25_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_25_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_25_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_26_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_26_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_26_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_26_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_27_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_27_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_27_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_27_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_28_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_28_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_28_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_28_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_29_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_29_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_29_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_29_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_30_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_30_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_30_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_30_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_31_ID </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_31_DLC </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_31_DATAL </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_31_DATAH </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER00_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER00_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER01_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER01_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER02_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER02_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER03_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER03_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER04_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER04_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER05_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER05_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER06_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER06_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER07_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER07_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER08_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER08_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER09_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER09_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER10_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER10_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER11_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER11_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER12_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER12_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER13_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER13_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER14_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER14_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER15_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER15_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER16_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER16_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER17_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER17_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER18_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER18_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER19_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER19_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER20_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER20_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER21_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER21_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER22_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER22_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER23_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER23_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER24_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER24_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER25_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER25_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER26_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER26_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER27_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER27_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER28_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER28_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER29_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER29_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER30_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER30_FILTER </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER31_MASK </item>
//    <item> SFDITEM_REG__MDR_CAN2_BUF_FILTER31_FILTER </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_USB_HTXC  ------------------------------
// SVD Line: 1742

unsigned int MDR_USB_HTXC __AT (0x40010000);



// ------------------------------  Field Item: MDR_USB_HTXC_TREQ  ---------------------------------
// SVD Line: 1751

//  <item> SFDITEM_FIELD__MDR_USB_HTXC_TREQ
//    <name> TREQ </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010000) TREQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HTXC ) </loc>
//      <o.0..0> TREQ
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_HTXC_SOFS  ---------------------------------
// SVD Line: 1757

//  <item> SFDITEM_FIELD__MDR_USB_HTXC_SOFS
//    <name> SOFS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010000) SOFS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HTXC ) </loc>
//      <o.1..1> SOFS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_USB_HTXC_PREEN  ---------------------------------
// SVD Line: 1763

//  <item> SFDITEM_FIELD__MDR_USB_HTXC_PREEN
//    <name> PREEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010000) PREEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HTXC ) </loc>
//      <o.2..2> PREEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_USB_HTXC_ISOEN  ---------------------------------
// SVD Line: 1769

//  <item> SFDITEM_FIELD__MDR_USB_HTXC_ISOEN
//    <name> ISOEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010000) ISOEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HTXC ) </loc>
//      <o.3..3> ISOEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HTXC  ----------------------------------
// SVD Line: 1742

//  <rtree> SFDITEM_REG__MDR_USB_HTXC
//    <name> HTXC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010000) USB HTXC Register </i>
//    <loc> ( (unsigned int)((MDR_USB_HTXC >> 0) & 0xFFFFFFFF), ((MDR_USB_HTXC = (MDR_USB_HTXC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HTXC_TREQ </item>
//    <item> SFDITEM_FIELD__MDR_USB_HTXC_SOFS </item>
//    <item> SFDITEM_FIELD__MDR_USB_HTXC_PREEN </item>
//    <item> SFDITEM_FIELD__MDR_USB_HTXC_ISOEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HTXT  ------------------------------
// SVD Line: 1777

unsigned int MDR_USB_HTXT __AT (0x40010004);



// -----------------------------  Field Item: MDR_USB_HTXT_TTYPE  ---------------------------------
// SVD Line: 1786

//  <item> SFDITEM_FIELD__MDR_USB_HTXT_TTYPE
//    <name> TTYPE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010004) TTYPE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HTXT >> 0) & 0x3), ((MDR_USB_HTXT = (MDR_USB_HTXT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HTXT  ----------------------------------
// SVD Line: 1777

//  <rtree> SFDITEM_REG__MDR_USB_HTXT
//    <name> HTXT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010004) USB HTXT Register </i>
//    <loc> ( (unsigned int)((MDR_USB_HTXT >> 0) & 0xFFFFFFFF), ((MDR_USB_HTXT = (MDR_USB_HTXT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HTXT_TTYPE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_HTXLC  ------------------------------
// SVD Line: 1794

unsigned int MDR_USB_HTXLC __AT (0x40010008);



// -----------------------------  Field Item: MDR_USB_HTXLC_TXLC  ---------------------------------
// SVD Line: 1803

//  <item> SFDITEM_FIELD__MDR_USB_HTXLC_TXLC
//    <name> TXLC </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010008) TXLC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HTXLC >> 0) & 0x3), ((MDR_USB_HTXLC = (MDR_USB_HTXLC & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_HTXLC_DC  ----------------------------------
// SVD Line: 1809

//  <item> SFDITEM_FIELD__MDR_USB_HTXLC_DC
//    <name> DC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010008) DC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HTXLC ) </loc>
//      <o.2..2> DC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_USB_HTXLC_FSPL  ---------------------------------
// SVD Line: 1815

//  <item> SFDITEM_FIELD__MDR_USB_HTXLC_FSPL
//    <name> FSPL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010008) FSPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HTXLC ) </loc>
//      <o.3..3> FSPL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_USB_HTXLC_FSLR  ---------------------------------
// SVD Line: 1821

//  <item> SFDITEM_FIELD__MDR_USB_HTXLC_FSLR
//    <name> FSLR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010008) FSLR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HTXLC ) </loc>
//      <o.4..4> FSLR
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HTXLC  ---------------------------------
// SVD Line: 1794

//  <rtree> SFDITEM_REG__MDR_USB_HTXLC
//    <name> HTXLC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010008) USB HTXLC Register </i>
//    <loc> ( (unsigned int)((MDR_USB_HTXLC >> 0) & 0xFFFFFFFF), ((MDR_USB_HTXLC = (MDR_USB_HTXLC & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HTXLC_TXLC </item>
//    <item> SFDITEM_FIELD__MDR_USB_HTXLC_DC </item>
//    <item> SFDITEM_FIELD__MDR_USB_HTXLC_FSPL </item>
//    <item> SFDITEM_FIELD__MDR_USB_HTXLC_FSLR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_HTXSE  ------------------------------
// SVD Line: 1829

unsigned int MDR_USB_HTXSE __AT (0x4001000C);



// -----------------------------  Field Item: MDR_USB_HTXSE_SOFEN  --------------------------------
// SVD Line: 1837

//  <item> SFDITEM_FIELD__MDR_USB_HTXSE_SOFEN
//    <name> SOFEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001000C) SOFEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HTXSE ) </loc>
//      <o.0..0> SOFEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HTXSE  ---------------------------------
// SVD Line: 1829

//  <rtree> SFDITEM_REG__MDR_USB_HTXSE
//    <name> HTXSE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001000C) HTXSE </i>
//    <loc> ( (unsigned int)((MDR_USB_HTXSE >> 0) & 0xFFFFFFFF), ((MDR_USB_HTXSE = (MDR_USB_HTXSE & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HTXSE_SOFEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HTXA  ------------------------------
// SVD Line: 1845

unsigned int MDR_USB_HTXA __AT (0x40010010);



// ----------------------------  Field Item: MDR_USB_HTXA_DEVADDR  --------------------------------
// SVD Line: 1853

//  <item> SFDITEM_FIELD__MDR_USB_HTXA_DEVADDR
//    <name> DEVADDR </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40010010) DEVADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HTXA >> 0) & 0x7F), ((MDR_USB_HTXA = (MDR_USB_HTXA & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HTXA  ----------------------------------
// SVD Line: 1845

//  <rtree> SFDITEM_REG__MDR_USB_HTXA
//    <name> HTXA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010010) HTXA </i>
//    <loc> ( (unsigned int)((MDR_USB_HTXA >> 0) & 0xFFFFFFFF), ((MDR_USB_HTXA = (MDR_USB_HTXA & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HTXA_DEVADDR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HTXE  ------------------------------
// SVD Line: 1861

unsigned int MDR_USB_HTXE __AT (0x40010014);



// -----------------------------  Field Item: MDR_USB_HTXE_EPADDR  --------------------------------
// SVD Line: 1869

//  <item> SFDITEM_FIELD__MDR_USB_HTXE_EPADDR
//    <name> EPADDR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40010014) EPADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HTXE >> 0) & 0xF), ((MDR_USB_HTXE = (MDR_USB_HTXE & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HTXE  ----------------------------------
// SVD Line: 1861

//  <rtree> SFDITEM_REG__MDR_USB_HTXE
//    <name> HTXE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010014) HTXE </i>
//    <loc> ( (unsigned int)((MDR_USB_HTXE >> 0) & 0xFFFFFFFF), ((MDR_USB_HTXE = (MDR_USB_HTXE & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HTXE_EPADDR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_HFN_L  ------------------------------
// SVD Line: 1877

unsigned int MDR_USB_HFN_L __AT (0x40010018);



// -----------------------------  Field Item: MDR_USB_HFN_L_FNUM  ---------------------------------
// SVD Line: 1885

//  <item> SFDITEM_FIELD__MDR_USB_HFN_L_FNUM
//    <name> FNUM </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010018) FNUM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HFN_L >> 0) & 0xFF), ((MDR_USB_HFN_L = (MDR_USB_HFN_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HFN_L  ---------------------------------
// SVD Line: 1877

//  <rtree> SFDITEM_REG__MDR_USB_HFN_L
//    <name> HFN_L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010018) HFN_L </i>
//    <loc> ( (unsigned int)((MDR_USB_HFN_L >> 0) & 0xFFFFFFFF), ((MDR_USB_HFN_L = (MDR_USB_HFN_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HFN_L_FNUM </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_HFN_H  ------------------------------
// SVD Line: 1893

unsigned int MDR_USB_HFN_H __AT (0x4001001C);



// -----------------------------  Field Item: MDR_USB_HFN_H_FNUM  ---------------------------------
// SVD Line: 1901

//  <item> SFDITEM_FIELD__MDR_USB_HFN_H_FNUM
//    <name> FNUM </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x4001001C) FNUM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HFN_H >> 0) & 0x7), ((MDR_USB_HFN_H = (MDR_USB_HFN_H & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HFN_H  ---------------------------------
// SVD Line: 1893

//  <rtree> SFDITEM_REG__MDR_USB_HFN_H
//    <name> HFN_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001001C) HFN_H </i>
//    <loc> ( (unsigned int)((MDR_USB_HFN_H >> 0) & 0xFFFFFFFF), ((MDR_USB_HFN_H = (MDR_USB_HFN_H & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HFN_H_FNUM </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HIS  -------------------------------
// SVD Line: 1909

unsigned int MDR_USB_HIS __AT (0x40010020);



// ------------------------------  Field Item: MDR_USB_HIS_TDONE  ---------------------------------
// SVD Line: 1918

//  <item> SFDITEM_FIELD__MDR_USB_HIS_TDONE
//    <name> TDONE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010020) TDONE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HIS ) </loc>
//      <o.0..0> TDONE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_USB_HIS_RESUME  ---------------------------------
// SVD Line: 1924

//  <item> SFDITEM_FIELD__MDR_USB_HIS_RESUME
//    <name> RESUME </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010020) RESUME </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HIS ) </loc>
//      <o.1..1> RESUME
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_HIS_CONEV  ---------------------------------
// SVD Line: 1930

//  <item> SFDITEM_FIELD__MDR_USB_HIS_CONEV
//    <name> CONEV </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010020) CONEV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HIS ) </loc>
//      <o.2..2> CONEV
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_HIS_SOFS  ----------------------------------
// SVD Line: 1936

//  <item> SFDITEM_FIELD__MDR_USB_HIS_SOFS
//    <name> SOFS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010020) SOFS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HIS ) </loc>
//      <o.3..3> SOFS
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_USB_HIS  ----------------------------------
// SVD Line: 1909

//  <rtree> SFDITEM_REG__MDR_USB_HIS
//    <name> HIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010020) USB_HIS Register </i>
//    <loc> ( (unsigned int)((MDR_USB_HIS >> 0) & 0xFFFFFFFF), ((MDR_USB_HIS = (MDR_USB_HIS & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HIS_TDONE </item>
//    <item> SFDITEM_FIELD__MDR_USB_HIS_RESUME </item>
//    <item> SFDITEM_FIELD__MDR_USB_HIS_CONEV </item>
//    <item> SFDITEM_FIELD__MDR_USB_HIS_SOFS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HIM  -------------------------------
// SVD Line: 1944

unsigned int MDR_USB_HIM __AT (0x40010024);



// -----------------------------  Field Item: MDR_USB_HIM_TDONEIE  --------------------------------
// SVD Line: 1953

//  <item> SFDITEM_FIELD__MDR_USB_HIM_TDONEIE
//    <name> TDONEIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010024) TDONEIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HIM ) </loc>
//      <o.0..0> TDONEIE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_USB_HIM_RESUMEIE  --------------------------------
// SVD Line: 1959

//  <item> SFDITEM_FIELD__MDR_USB_HIM_RESUMEIE
//    <name> RESUMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010024) RESUMEIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HIM ) </loc>
//      <o.1..1> RESUMEIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_USB_HIM_CONEVIE  --------------------------------
// SVD Line: 1965

//  <item> SFDITEM_FIELD__MDR_USB_HIM_CONEVIE
//    <name> CONEVIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010024) CONEVIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HIM ) </loc>
//      <o.2..2> CONEVIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_HIM_SOFIE  ---------------------------------
// SVD Line: 1971

//  <item> SFDITEM_FIELD__MDR_USB_HIM_SOFIE
//    <name> SOFIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010024) SOFIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HIM ) </loc>
//      <o.3..3> SOFIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_USB_HIM  ----------------------------------
// SVD Line: 1944

//  <rtree> SFDITEM_REG__MDR_USB_HIM
//    <name> HIM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010024) USB_HIM Register </i>
//    <loc> ( (unsigned int)((MDR_USB_HIM >> 0) & 0xFFFFFFFF), ((MDR_USB_HIM = (MDR_USB_HIM & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HIM_TDONEIE </item>
//    <item> SFDITEM_FIELD__MDR_USB_HIM_RESUMEIE </item>
//    <item> SFDITEM_FIELD__MDR_USB_HIM_CONEVIE </item>
//    <item> SFDITEM_FIELD__MDR_USB_HIM_SOFIE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HRXS  ------------------------------
// SVD Line: 1979

unsigned int MDR_USB_HRXS __AT (0x40010028);



// -----------------------------  Field Item: MDR_USB_HRXS_CRCERR  --------------------------------
// SVD Line: 1988

//  <item> SFDITEM_FIELD__MDR_USB_HRXS_CRCERR
//    <name> CRCERR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010028) CRCERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HRXS ) </loc>
//      <o.0..0> CRCERR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_USB_HRXS_BSERR  ---------------------------------
// SVD Line: 1994

//  <item> SFDITEM_FIELD__MDR_USB_HRXS_BSERR
//    <name> BSERR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010028) BSERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HRXS ) </loc>
//      <o.1..1> BSERR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_HRXS_RXOF  ---------------------------------
// SVD Line: 2000

//  <item> SFDITEM_FIELD__MDR_USB_HRXS_RXOF
//    <name> RXOF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010028) RXOF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HRXS ) </loc>
//      <o.2..2> RXOF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_HRXS_RXTO  ---------------------------------
// SVD Line: 2006

//  <item> SFDITEM_FIELD__MDR_USB_HRXS_RXTO
//    <name> RXTO </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010028) RXTO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HRXS ) </loc>
//      <o.3..3> RXTO
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_USB_HRXS_NAKRXED  --------------------------------
// SVD Line: 2012

//  <item> SFDITEM_FIELD__MDR_USB_HRXS_NAKRXED
//    <name> NAKRXED </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010028) NAKRXED </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HRXS ) </loc>
//      <o.4..4> NAKRXED
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_HRXS_STALLRXED  -------------------------------
// SVD Line: 2018

//  <item> SFDITEM_FIELD__MDR_USB_HRXS_STALLRXED
//    <name> STALLRXED </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010028) STALLRXED </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HRXS ) </loc>
//      <o.5..5> STALLRXED
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_USB_HRXS_ACKRXED  --------------------------------
// SVD Line: 2024

//  <item> SFDITEM_FIELD__MDR_USB_HRXS_ACKRXED
//    <name> ACKRXED </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010028) ACKRXED </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HRXS ) </loc>
//      <o.6..6> ACKRXED
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_USB_HRXS_DATASEQ  --------------------------------
// SVD Line: 2030

//  <item> SFDITEM_FIELD__MDR_USB_HRXS_DATASEQ
//    <name> DATASEQ </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010028) DATASEQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HRXS ) </loc>
//      <o.7..7> DATASEQ
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HRXS  ----------------------------------
// SVD Line: 1979

//  <rtree> SFDITEM_REG__MDR_USB_HRXS
//    <name> HRXS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010028) USB_HRXS Register </i>
//    <loc> ( (unsigned int)((MDR_USB_HRXS >> 0) & 0xFFFFFFFF), ((MDR_USB_HRXS = (MDR_USB_HRXS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HRXS_CRCERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_HRXS_BSERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_HRXS_RXOF </item>
//    <item> SFDITEM_FIELD__MDR_USB_HRXS_RXTO </item>
//    <item> SFDITEM_FIELD__MDR_USB_HRXS_NAKRXED </item>
//    <item> SFDITEM_FIELD__MDR_USB_HRXS_STALLRXED </item>
//    <item> SFDITEM_FIELD__MDR_USB_HRXS_ACKRXED </item>
//    <item> SFDITEM_FIELD__MDR_USB_HRXS_DATASEQ </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HRXP  ------------------------------
// SVD Line: 2038

unsigned int MDR_USB_HRXP __AT (0x4001002C);



// ------------------------------  Field Item: MDR_USB_HRXP_RPID  ---------------------------------
// SVD Line: 2046

//  <item> SFDITEM_FIELD__MDR_USB_HRXP_RPID
//    <name> RPID </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4001002C) RPID </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HRXP >> 0) & 0xF), ((MDR_USB_HRXP = (MDR_USB_HRXP & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HRXP  ----------------------------------
// SVD Line: 2038

//  <rtree> SFDITEM_REG__MDR_USB_HRXP
//    <name> HRXP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001002C) HRXP </i>
//    <loc> ( (unsigned int)((MDR_USB_HRXP >> 0) & 0xFFFFFFFF), ((MDR_USB_HRXP = (MDR_USB_HRXP & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HRXP_RPID </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HRXA  ------------------------------
// SVD Line: 2054

unsigned int MDR_USB_HRXA __AT (0x40010030);



// -----------------------------  Field Item: MDR_USB_HRXA_RADDR  ---------------------------------
// SVD Line: 2062

//  <item> SFDITEM_FIELD__MDR_USB_HRXA_RADDR
//    <name> RADDR </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40010030) RADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HRXA >> 0) & 0x7F), ((MDR_USB_HRXA = (MDR_USB_HRXA & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HRXA  ----------------------------------
// SVD Line: 2054

//  <rtree> SFDITEM_REG__MDR_USB_HRXA
//    <name> HRXA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010030) HRXA </i>
//    <loc> ( (unsigned int)((MDR_USB_HRXA >> 0) & 0xFFFFFFFF), ((MDR_USB_HRXA = (MDR_USB_HRXA & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HRXA_RADDR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HRXE  ------------------------------
// SVD Line: 2070

unsigned int MDR_USB_HRXE __AT (0x40010034);



// -----------------------------  Field Item: MDR_USB_HRXE_RENDP  ---------------------------------
// SVD Line: 2078

//  <item> SFDITEM_FIELD__MDR_USB_HRXE_RENDP
//    <name> RENDP </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40010034) RENDP </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HRXE >> 0) & 0xF), ((MDR_USB_HRXE = (MDR_USB_HRXE & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HRXE  ----------------------------------
// SVD Line: 2070

//  <rtree> SFDITEM_REG__MDR_USB_HRXE
//    <name> HRXE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010034) HRXE </i>
//    <loc> ( (unsigned int)((MDR_USB_HRXE >> 0) & 0xFFFFFFFF), ((MDR_USB_HRXE = (MDR_USB_HRXE & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HRXE_RENDP </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_HRXCS  ------------------------------
// SVD Line: 2086

unsigned int MDR_USB_HRXCS __AT (0x40010038);



// -----------------------------  Field Item: MDR_USB_HRXCS_RXLS  ---------------------------------
// SVD Line: 2094

//  <item> SFDITEM_FIELD__MDR_USB_HRXCS_RXLS
//    <name> RXLS </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010038) RXLS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HRXCS >> 0) & 0x3), ((MDR_USB_HRXCS = (MDR_USB_HRXCS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HRXCS  ---------------------------------
// SVD Line: 2086

//  <rtree> SFDITEM_REG__MDR_USB_HRXCS
//    <name> HRXCS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010038) HRXCS </i>
//    <loc> ( (unsigned int)((MDR_USB_HRXCS >> 0) & 0xFFFFFFFF), ((MDR_USB_HRXCS = (MDR_USB_HRXCS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HRXCS_RXLS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HSTM  ------------------------------
// SVD Line: 2102

unsigned int MDR_USB_HSTM __AT (0x4001003C);



// ------------------------------  Field Item: MDR_USB_HSTM_HSTM  ---------------------------------
// SVD Line: 2110

//  <item> SFDITEM_FIELD__MDR_USB_HSTM_HSTM
//    <name> HSTM </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001003C) HSTM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HSTM >> 0) & 0xFF), ((MDR_USB_HSTM = (MDR_USB_HSTM & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HSTM  ----------------------------------
// SVD Line: 2102

//  <rtree> SFDITEM_REG__MDR_USB_HSTM
//    <name> HSTM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001003C) HSTM </i>
//    <loc> ( (unsigned int)((MDR_USB_HSTM >> 0) & 0xFFFFFFFF), ((MDR_USB_HSTM = (MDR_USB_HSTM & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HSTM_HSTM </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_HRXFD  ------------------------------
// SVD Line: 2118

unsigned int MDR_USB_HRXFD __AT (0x40010080);



// --------------------------  Field Item: MDR_USB_HRXFD_RXFIFODATA  ------------------------------
// SVD Line: 2126

//  <item> SFDITEM_FIELD__MDR_USB_HRXFD_RXFIFODATA
//    <name> RXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010080) RXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HRXFD >> 0) & 0xFF), ((MDR_USB_HRXFD = (MDR_USB_HRXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HRXFD  ---------------------------------
// SVD Line: 2118

//  <rtree> SFDITEM_REG__MDR_USB_HRXFD
//    <name> HRXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010080) HRXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_HRXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_HRXFD = (MDR_USB_HRXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HRXFD_RXFIFODATA </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_HRXFDC_L  ----------------------------
// SVD Line: 2134

unsigned int MDR_USB_HRXFDC_L __AT (0x40010088);



// -----------------------  Field Item: MDR_USB_HRXFDC_L_FIFODATACOUNT  ---------------------------
// SVD Line: 2142

//  <item> SFDITEM_FIELD__MDR_USB_HRXFDC_L_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010088) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HRXFDC_L >> 0) & 0xFF), ((MDR_USB_HRXFDC_L = (MDR_USB_HRXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_HRXFDC_L  --------------------------------
// SVD Line: 2134

//  <rtree> SFDITEM_REG__MDR_USB_HRXFDC_L
//    <name> HRXFDC_L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010088) HRXFDC_L </i>
//    <loc> ( (unsigned int)((MDR_USB_HRXFDC_L >> 0) & 0xFFFFFFFF), ((MDR_USB_HRXFDC_L = (MDR_USB_HRXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HRXFDC_L_FIFODATACOUNT </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_HRXFDC_H  ----------------------------
// SVD Line: 2150

unsigned int MDR_USB_HRXFDC_H __AT (0x4001008C);



// -----------------------  Field Item: MDR_USB_HRXFDC_H_FIFODATACOUNT  ---------------------------
// SVD Line: 2158

//  <item> SFDITEM_FIELD__MDR_USB_HRXFDC_H_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001008C) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HRXFDC_H >> 0) & 0xFF), ((MDR_USB_HRXFDC_H = (MDR_USB_HRXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_HRXFDC_H  --------------------------------
// SVD Line: 2150

//  <rtree> SFDITEM_REG__MDR_USB_HRXFDC_H
//    <name> HRXFDC_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001008C) HRXFDC_H </i>
//    <loc> ( (unsigned int)((MDR_USB_HRXFDC_H >> 0) & 0xFFFFFFFF), ((MDR_USB_HRXFDC_H = (MDR_USB_HRXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HRXFDC_H_FIFODATACOUNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_HRXFC  ------------------------------
// SVD Line: 2166

unsigned int MDR_USB_HRXFC __AT (0x40010090);



// ------------------------  Field Item: MDR_USB_HRXFC_FIFOFORCEEMPTY  ----------------------------
// SVD Line: 2174

//  <item> SFDITEM_FIELD__MDR_USB_HRXFC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010090) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HRXFC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HRXFC  ---------------------------------
// SVD Line: 2166

//  <rtree> SFDITEM_REG__MDR_USB_HRXFC
//    <name> HRXFC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010090) HRXFC </i>
//    <loc> ( (unsigned int)((MDR_USB_HRXFC >> 0) & 0xFFFFFFFF), ((MDR_USB_HRXFC = (MDR_USB_HRXFC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HRXFC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_HTXFD  ------------------------------
// SVD Line: 2182

unsigned int MDR_USB_HTXFD __AT (0x400100C0);



// --------------------------  Field Item: MDR_USB_HTXFD_TXFIFODATA  ------------------------------
// SVD Line: 2190

//  <item> SFDITEM_FIELD__MDR_USB_HTXFD_TXFIFODATA
//    <name> TXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400100C0) TXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HTXFD >> 0) & 0xFF), ((MDR_USB_HTXFD = (MDR_USB_HTXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HTXFD  ---------------------------------
// SVD Line: 2182

//  <rtree> SFDITEM_REG__MDR_USB_HTXFD
//    <name> HTXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400100C0) HTXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_HTXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_HTXFD = (MDR_USB_HTXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HTXFD_TXFIFODATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_HTXFC  ------------------------------
// SVD Line: 2198

unsigned int MDR_USB_HTXFC __AT (0x400100D0);



// ------------------------  Field Item: MDR_USB_HTXFC_FIFOFORCEEMPTY  ----------------------------
// SVD Line: 2206

//  <item> SFDITEM_FIELD__MDR_USB_HTXFC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400100D0) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HTXFC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HTXFC  ---------------------------------
// SVD Line: 2198

//  <rtree> SFDITEM_REG__MDR_USB_HTXFC
//    <name> HTXFC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400100D0) HTXFC </i>
//    <loc> ( (unsigned int)((MDR_USB_HTXFC >> 0) & 0xFFFFFFFF), ((MDR_USB_HTXFC = (MDR_USB_HTXFC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HTXFC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_USB_SEP0_CTRL  ----------------------------
// SVD Line: 2214

unsigned int MDR_USB_SEP0_CTRL __AT (0x40010100);



// ---------------------------  Field Item: MDR_USB_SEP0_CTRL_EPEN  -------------------------------
// SVD Line: 2223

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPEN
//    <name> EPEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010100) EPEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_CTRL ) </loc>
//      <o.0..0> EPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP0_CTRL_EPRDY  ------------------------------
// SVD Line: 2229

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPRDY
//    <name> EPRDY </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010100) EPRDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_CTRL ) </loc>
//      <o.1..1> EPRDY
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP0_CTRL_EPDATASEQ  ----------------------------
// SVD Line: 2235

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPDATASEQ
//    <name> EPDATASEQ </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010100) EPDATASEQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_CTRL ) </loc>
//      <o.2..2> EPDATASEQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP0_CTRL_EPSSTALL  -----------------------------
// SVD Line: 2241

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPSSTALL
//    <name> EPSSTALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010100) EPSSTALL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_CTRL ) </loc>
//      <o.3..3> EPSSTALL
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_SEP0_CTRL_EPISOEN  -----------------------------
// SVD Line: 2247

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPISOEN
//    <name> EPISOEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010100) EPISOEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_CTRL ) </loc>
//      <o.4..4> EPISOEN
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP0_CTRL  -------------------------------
// SVD Line: 2214

//  <rtree> SFDITEM_REG__MDR_USB_SEP0_CTRL
//    <name> SEP0_CTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010100) USB_SEP Control Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP0_CTRL >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP0_CTRL = (MDR_USB_SEP0_CTRL & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPEN </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPRDY </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPDATASEQ </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPSSTALL </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_CTRL_EPISOEN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP0_STS  ----------------------------
// SVD Line: 2255

unsigned int MDR_USB_SEP0_STS __AT (0x40010104);



// --------------------------  Field Item: MDR_USB_SEP0_STS_SCCRCERR  -----------------------------
// SVD Line: 2264

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCCRCERR
//    <name> SCCRCERR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010104) SCCRCERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_STS ) </loc>
//      <o.0..0> SCCRCERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_SEP0_STS_SCBSERR  ------------------------------
// SVD Line: 2270

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCBSERR
//    <name> SCBSERR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010104) SCBSERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_STS ) </loc>
//      <o.1..1> SCBSERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP0_STS_SCRXOF  ------------------------------
// SVD Line: 2276

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCRXOF
//    <name> SCRXOF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010104) SCRXOF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_STS ) </loc>
//      <o.2..2> SCRXOF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP0_STS_SCRXTO  ------------------------------
// SVD Line: 2282

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCRXTO
//    <name> SCRXTO </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010104) SCRXTO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_STS ) </loc>
//      <o.3..3> SCRXTO
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP0_STS_SCNAKSENT  -----------------------------
// SVD Line: 2288

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCNAKSENT
//    <name> SCNAKSENT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010104) SCNAKSENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_STS ) </loc>
//      <o.4..4> SCNAKSENT
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_USB_SEP0_STS_SCSTALLSENT  ----------------------------
// SVD Line: 2294

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCSTALLSENT
//    <name> SCSTALLSENT </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010104) SCSTALLSENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_STS ) </loc>
//      <o.5..5> SCSTALLSENT
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP0_STS_SCACKRXED  -----------------------------
// SVD Line: 2300

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCACKRXED
//    <name> SCACKRXED </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010104) SCACKRXED </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_STS ) </loc>
//      <o.6..6> SCACKRXED
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP0_STS_SCDATASEQ  -----------------------------
// SVD Line: 2306

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCDATASEQ
//    <name> SCDATASEQ </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010104) SCDATASEQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP0_STS ) </loc>
//      <o.7..7> SCDATASEQ
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP0_STS  --------------------------------
// SVD Line: 2255

//  <rtree> SFDITEM_REG__MDR_USB_SEP0_STS
//    <name> SEP0_STS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010104) USB_SEP Status Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP0_STS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP0_STS = (MDR_USB_SEP0_STS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCCRCERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCBSERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCRXOF </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCRXTO </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCNAKSENT </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCSTALLSENT </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCACKRXED </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_STS_SCDATASEQ </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP0_TS  -----------------------------
// SVD Line: 2314

unsigned int MDR_USB_SEP0_TS __AT (0x40010108);



// ---------------------------  Field Item: MDR_USB_SEP0_TS_SCTTYPE  ------------------------------
// SVD Line: 2322

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_TS_SCTTYPE
//    <name> SCTTYPE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010108) SCTTYPE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP0_TS >> 0) & 0x3), ((MDR_USB_SEP0_TS = (MDR_USB_SEP0_TS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_USB_SEP0_TS  --------------------------------
// SVD Line: 2314

//  <rtree> SFDITEM_REG__MDR_USB_SEP0_TS
//    <name> SEP0_TS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010108) SEP0_TS </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP0_TS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP0_TS = (MDR_USB_SEP0_TS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_TS_SCTTYPE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP0_NTS  ----------------------------
// SVD Line: 2330

unsigned int MDR_USB_SEP0_NTS __AT (0x4001010C);



// ---------------------------  Field Item: MDR_USB_SEP0_NTS_NTTYPE  ------------------------------
// SVD Line: 2338

//  <item> SFDITEM_FIELD__MDR_USB_SEP0_NTS_NTTYPE
//    <name> NTTYPE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4001010C) NTTYPE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP0_NTS >> 0) & 0x3), ((MDR_USB_SEP0_NTS = (MDR_USB_SEP0_NTS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP0_NTS  --------------------------------
// SVD Line: 2330

//  <rtree> SFDITEM_REG__MDR_USB_SEP0_NTS
//    <name> SEP0_NTS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001010C) SEP0_NTS </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP0_NTS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP0_NTS = (MDR_USB_SEP0_NTS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP0_NTS_NTTYPE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_USB_SEP1_CTRL  ----------------------------
// SVD Line: 2346

unsigned int MDR_USB_SEP1_CTRL __AT (0x40010110);



// ---------------------------  Field Item: MDR_USB_SEP1_CTRL_EPEN  -------------------------------
// SVD Line: 2223

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPEN
//    <name> EPEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010110) EPEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_CTRL ) </loc>
//      <o.0..0> EPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP1_CTRL_EPRDY  ------------------------------
// SVD Line: 2229

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPRDY
//    <name> EPRDY </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010110) EPRDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_CTRL ) </loc>
//      <o.1..1> EPRDY
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP1_CTRL_EPDATASEQ  ----------------------------
// SVD Line: 2235

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPDATASEQ
//    <name> EPDATASEQ </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010110) EPDATASEQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_CTRL ) </loc>
//      <o.2..2> EPDATASEQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP1_CTRL_EPSSTALL  -----------------------------
// SVD Line: 2241

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPSSTALL
//    <name> EPSSTALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010110) EPSSTALL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_CTRL ) </loc>
//      <o.3..3> EPSSTALL
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_SEP1_CTRL_EPISOEN  -----------------------------
// SVD Line: 2247

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPISOEN
//    <name> EPISOEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010110) EPISOEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_CTRL ) </loc>
//      <o.4..4> EPISOEN
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP1_CTRL  -------------------------------
// SVD Line: 2346

//  <rtree> SFDITEM_REG__MDR_USB_SEP1_CTRL
//    <name> SEP1_CTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010110) USB_SEP Control Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP1_CTRL >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP1_CTRL = (MDR_USB_SEP1_CTRL & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPEN </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPRDY </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPDATASEQ </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPSSTALL </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_CTRL_EPISOEN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP1_STS  ----------------------------
// SVD Line: 2350

unsigned int MDR_USB_SEP1_STS __AT (0x40010114);



// --------------------------  Field Item: MDR_USB_SEP1_STS_SCCRCERR  -----------------------------
// SVD Line: 2264

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCCRCERR
//    <name> SCCRCERR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010114) SCCRCERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_STS ) </loc>
//      <o.0..0> SCCRCERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_SEP1_STS_SCBSERR  ------------------------------
// SVD Line: 2270

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCBSERR
//    <name> SCBSERR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010114) SCBSERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_STS ) </loc>
//      <o.1..1> SCBSERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP1_STS_SCRXOF  ------------------------------
// SVD Line: 2276

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCRXOF
//    <name> SCRXOF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010114) SCRXOF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_STS ) </loc>
//      <o.2..2> SCRXOF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP1_STS_SCRXTO  ------------------------------
// SVD Line: 2282

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCRXTO
//    <name> SCRXTO </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010114) SCRXTO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_STS ) </loc>
//      <o.3..3> SCRXTO
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP1_STS_SCNAKSENT  -----------------------------
// SVD Line: 2288

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCNAKSENT
//    <name> SCNAKSENT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010114) SCNAKSENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_STS ) </loc>
//      <o.4..4> SCNAKSENT
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_USB_SEP1_STS_SCSTALLSENT  ----------------------------
// SVD Line: 2294

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCSTALLSENT
//    <name> SCSTALLSENT </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010114) SCSTALLSENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_STS ) </loc>
//      <o.5..5> SCSTALLSENT
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP1_STS_SCACKRXED  -----------------------------
// SVD Line: 2300

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCACKRXED
//    <name> SCACKRXED </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010114) SCACKRXED </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_STS ) </loc>
//      <o.6..6> SCACKRXED
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP1_STS_SCDATASEQ  -----------------------------
// SVD Line: 2306

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCDATASEQ
//    <name> SCDATASEQ </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010114) SCDATASEQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP1_STS ) </loc>
//      <o.7..7> SCDATASEQ
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP1_STS  --------------------------------
// SVD Line: 2350

//  <rtree> SFDITEM_REG__MDR_USB_SEP1_STS
//    <name> SEP1_STS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010114) USB_SEP Status Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP1_STS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP1_STS = (MDR_USB_SEP1_STS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCCRCERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCBSERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCRXOF </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCRXTO </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCNAKSENT </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCSTALLSENT </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCACKRXED </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_STS_SCDATASEQ </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP1_TS  -----------------------------
// SVD Line: 2354

unsigned int MDR_USB_SEP1_TS __AT (0x40010118);



// ---------------------------  Field Item: MDR_USB_SEP1_TS_SCTTYPE  ------------------------------
// SVD Line: 2322

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_TS_SCTTYPE
//    <name> SCTTYPE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010118) SCTTYPE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP1_TS >> 0) & 0x3), ((MDR_USB_SEP1_TS = (MDR_USB_SEP1_TS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_USB_SEP1_TS  --------------------------------
// SVD Line: 2354

//  <rtree> SFDITEM_REG__MDR_USB_SEP1_TS
//    <name> SEP1_TS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010118) SEP1_TS </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP1_TS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP1_TS = (MDR_USB_SEP1_TS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_TS_SCTTYPE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP1_NTS  ----------------------------
// SVD Line: 2358

unsigned int MDR_USB_SEP1_NTS __AT (0x4001011C);



// ---------------------------  Field Item: MDR_USB_SEP1_NTS_NTTYPE  ------------------------------
// SVD Line: 2338

//  <item> SFDITEM_FIELD__MDR_USB_SEP1_NTS_NTTYPE
//    <name> NTTYPE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4001011C) NTTYPE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP1_NTS >> 0) & 0x3), ((MDR_USB_SEP1_NTS = (MDR_USB_SEP1_NTS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP1_NTS  --------------------------------
// SVD Line: 2358

//  <rtree> SFDITEM_REG__MDR_USB_SEP1_NTS
//    <name> SEP1_NTS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001011C) SEP1_NTS </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP1_NTS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP1_NTS = (MDR_USB_SEP1_NTS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP1_NTS_NTTYPE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_USB_SEP2_CTRL  ----------------------------
// SVD Line: 2362

unsigned int MDR_USB_SEP2_CTRL __AT (0x40010120);



// ---------------------------  Field Item: MDR_USB_SEP2_CTRL_EPEN  -------------------------------
// SVD Line: 2223

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPEN
//    <name> EPEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010120) EPEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_CTRL ) </loc>
//      <o.0..0> EPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP2_CTRL_EPRDY  ------------------------------
// SVD Line: 2229

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPRDY
//    <name> EPRDY </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010120) EPRDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_CTRL ) </loc>
//      <o.1..1> EPRDY
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP2_CTRL_EPDATASEQ  ----------------------------
// SVD Line: 2235

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPDATASEQ
//    <name> EPDATASEQ </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010120) EPDATASEQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_CTRL ) </loc>
//      <o.2..2> EPDATASEQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP2_CTRL_EPSSTALL  -----------------------------
// SVD Line: 2241

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPSSTALL
//    <name> EPSSTALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010120) EPSSTALL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_CTRL ) </loc>
//      <o.3..3> EPSSTALL
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_SEP2_CTRL_EPISOEN  -----------------------------
// SVD Line: 2247

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPISOEN
//    <name> EPISOEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010120) EPISOEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_CTRL ) </loc>
//      <o.4..4> EPISOEN
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP2_CTRL  -------------------------------
// SVD Line: 2362

//  <rtree> SFDITEM_REG__MDR_USB_SEP2_CTRL
//    <name> SEP2_CTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010120) USB_SEP Control Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP2_CTRL >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP2_CTRL = (MDR_USB_SEP2_CTRL & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPEN </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPRDY </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPDATASEQ </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPSSTALL </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_CTRL_EPISOEN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP2_STS  ----------------------------
// SVD Line: 2366

unsigned int MDR_USB_SEP2_STS __AT (0x40010124);



// --------------------------  Field Item: MDR_USB_SEP2_STS_SCCRCERR  -----------------------------
// SVD Line: 2264

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCCRCERR
//    <name> SCCRCERR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010124) SCCRCERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_STS ) </loc>
//      <o.0..0> SCCRCERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_SEP2_STS_SCBSERR  ------------------------------
// SVD Line: 2270

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCBSERR
//    <name> SCBSERR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010124) SCBSERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_STS ) </loc>
//      <o.1..1> SCBSERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP2_STS_SCRXOF  ------------------------------
// SVD Line: 2276

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCRXOF
//    <name> SCRXOF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010124) SCRXOF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_STS ) </loc>
//      <o.2..2> SCRXOF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP2_STS_SCRXTO  ------------------------------
// SVD Line: 2282

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCRXTO
//    <name> SCRXTO </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010124) SCRXTO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_STS ) </loc>
//      <o.3..3> SCRXTO
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP2_STS_SCNAKSENT  -----------------------------
// SVD Line: 2288

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCNAKSENT
//    <name> SCNAKSENT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010124) SCNAKSENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_STS ) </loc>
//      <o.4..4> SCNAKSENT
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_USB_SEP2_STS_SCSTALLSENT  ----------------------------
// SVD Line: 2294

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCSTALLSENT
//    <name> SCSTALLSENT </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010124) SCSTALLSENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_STS ) </loc>
//      <o.5..5> SCSTALLSENT
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP2_STS_SCACKRXED  -----------------------------
// SVD Line: 2300

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCACKRXED
//    <name> SCACKRXED </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010124) SCACKRXED </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_STS ) </loc>
//      <o.6..6> SCACKRXED
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP2_STS_SCDATASEQ  -----------------------------
// SVD Line: 2306

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCDATASEQ
//    <name> SCDATASEQ </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010124) SCDATASEQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP2_STS ) </loc>
//      <o.7..7> SCDATASEQ
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP2_STS  --------------------------------
// SVD Line: 2366

//  <rtree> SFDITEM_REG__MDR_USB_SEP2_STS
//    <name> SEP2_STS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010124) USB_SEP Status Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP2_STS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP2_STS = (MDR_USB_SEP2_STS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCCRCERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCBSERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCRXOF </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCRXTO </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCNAKSENT </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCSTALLSENT </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCACKRXED </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_STS_SCDATASEQ </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP2_TS  -----------------------------
// SVD Line: 2370

unsigned int MDR_USB_SEP2_TS __AT (0x40010128);



// ---------------------------  Field Item: MDR_USB_SEP2_TS_SCTTYPE  ------------------------------
// SVD Line: 2322

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_TS_SCTTYPE
//    <name> SCTTYPE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010128) SCTTYPE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP2_TS >> 0) & 0x3), ((MDR_USB_SEP2_TS = (MDR_USB_SEP2_TS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_USB_SEP2_TS  --------------------------------
// SVD Line: 2370

//  <rtree> SFDITEM_REG__MDR_USB_SEP2_TS
//    <name> SEP2_TS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010128) SEP2_TS </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP2_TS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP2_TS = (MDR_USB_SEP2_TS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_TS_SCTTYPE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP2_NTS  ----------------------------
// SVD Line: 2374

unsigned int MDR_USB_SEP2_NTS __AT (0x4001012C);



// ---------------------------  Field Item: MDR_USB_SEP2_NTS_NTTYPE  ------------------------------
// SVD Line: 2338

//  <item> SFDITEM_FIELD__MDR_USB_SEP2_NTS_NTTYPE
//    <name> NTTYPE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4001012C) NTTYPE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP2_NTS >> 0) & 0x3), ((MDR_USB_SEP2_NTS = (MDR_USB_SEP2_NTS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP2_NTS  --------------------------------
// SVD Line: 2374

//  <rtree> SFDITEM_REG__MDR_USB_SEP2_NTS
//    <name> SEP2_NTS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001012C) SEP2_NTS </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP2_NTS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP2_NTS = (MDR_USB_SEP2_NTS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP2_NTS_NTTYPE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_USB_SEP3_CTRL  ----------------------------
// SVD Line: 2378

unsigned int MDR_USB_SEP3_CTRL __AT (0x40010130);



// ---------------------------  Field Item: MDR_USB_SEP3_CTRL_EPEN  -------------------------------
// SVD Line: 2223

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPEN
//    <name> EPEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010130) EPEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_CTRL ) </loc>
//      <o.0..0> EPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP3_CTRL_EPRDY  ------------------------------
// SVD Line: 2229

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPRDY
//    <name> EPRDY </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010130) EPRDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_CTRL ) </loc>
//      <o.1..1> EPRDY
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP3_CTRL_EPDATASEQ  ----------------------------
// SVD Line: 2235

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPDATASEQ
//    <name> EPDATASEQ </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010130) EPDATASEQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_CTRL ) </loc>
//      <o.2..2> EPDATASEQ
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP3_CTRL_EPSSTALL  -----------------------------
// SVD Line: 2241

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPSSTALL
//    <name> EPSSTALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010130) EPSSTALL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_CTRL ) </loc>
//      <o.3..3> EPSSTALL
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_SEP3_CTRL_EPISOEN  -----------------------------
// SVD Line: 2247

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPISOEN
//    <name> EPISOEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010130) EPISOEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_CTRL ) </loc>
//      <o.4..4> EPISOEN
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP3_CTRL  -------------------------------
// SVD Line: 2378

//  <rtree> SFDITEM_REG__MDR_USB_SEP3_CTRL
//    <name> SEP3_CTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010130) USB_SEP Control Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP3_CTRL >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP3_CTRL = (MDR_USB_SEP3_CTRL & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPEN </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPRDY </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPDATASEQ </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPSSTALL </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_CTRL_EPISOEN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP3_STS  ----------------------------
// SVD Line: 2382

unsigned int MDR_USB_SEP3_STS __AT (0x40010134);



// --------------------------  Field Item: MDR_USB_SEP3_STS_SCCRCERR  -----------------------------
// SVD Line: 2264

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCCRCERR
//    <name> SCCRCERR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010134) SCCRCERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_STS ) </loc>
//      <o.0..0> SCCRCERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_SEP3_STS_SCBSERR  ------------------------------
// SVD Line: 2270

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCBSERR
//    <name> SCBSERR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010134) SCBSERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_STS ) </loc>
//      <o.1..1> SCBSERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP3_STS_SCRXOF  ------------------------------
// SVD Line: 2276

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCRXOF
//    <name> SCRXOF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010134) SCRXOF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_STS ) </loc>
//      <o.2..2> SCRXOF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SEP3_STS_SCRXTO  ------------------------------
// SVD Line: 2282

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCRXTO
//    <name> SCRXTO </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010134) SCRXTO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_STS ) </loc>
//      <o.3..3> SCRXTO
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP3_STS_SCNAKSENT  -----------------------------
// SVD Line: 2288

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCNAKSENT
//    <name> SCNAKSENT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010134) SCNAKSENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_STS ) </loc>
//      <o.4..4> SCNAKSENT
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_USB_SEP3_STS_SCSTALLSENT  ----------------------------
// SVD Line: 2294

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCSTALLSENT
//    <name> SCSTALLSENT </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010134) SCSTALLSENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_STS ) </loc>
//      <o.5..5> SCSTALLSENT
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP3_STS_SCACKRXED  -----------------------------
// SVD Line: 2300

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCACKRXED
//    <name> SCACKRXED </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010134) SCACKRXED </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_STS ) </loc>
//      <o.6..6> SCACKRXED
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_USB_SEP3_STS_SCDATASEQ  -----------------------------
// SVD Line: 2306

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCDATASEQ
//    <name> SCDATASEQ </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010134) SCDATASEQ </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP3_STS ) </loc>
//      <o.7..7> SCDATASEQ
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP3_STS  --------------------------------
// SVD Line: 2382

//  <rtree> SFDITEM_REG__MDR_USB_SEP3_STS
//    <name> SEP3_STS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010134) USB_SEP Status Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP3_STS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP3_STS = (MDR_USB_SEP3_STS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCCRCERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCBSERR </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCRXOF </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCRXTO </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCNAKSENT </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCSTALLSENT </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCACKRXED </item>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_STS_SCDATASEQ </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP3_TS  -----------------------------
// SVD Line: 2386

unsigned int MDR_USB_SEP3_TS __AT (0x40010138);



// ---------------------------  Field Item: MDR_USB_SEP3_TS_SCTTYPE  ------------------------------
// SVD Line: 2322

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_TS_SCTTYPE
//    <name> SCTTYPE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010138) SCTTYPE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP3_TS >> 0) & 0x3), ((MDR_USB_SEP3_TS = (MDR_USB_SEP3_TS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_USB_SEP3_TS  --------------------------------
// SVD Line: 2386

//  <rtree> SFDITEM_REG__MDR_USB_SEP3_TS
//    <name> SEP3_TS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010138) SEP3_TS </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP3_TS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP3_TS = (MDR_USB_SEP3_TS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_TS_SCTTYPE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_USB_SEP3_NTS  ----------------------------
// SVD Line: 2390

unsigned int MDR_USB_SEP3_NTS __AT (0x4001013C);



// ---------------------------  Field Item: MDR_USB_SEP3_NTS_NTTYPE  ------------------------------
// SVD Line: 2338

//  <item> SFDITEM_FIELD__MDR_USB_SEP3_NTS_NTTYPE
//    <name> NTTYPE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4001013C) NTTYPE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP3_NTS >> 0) & 0x3), ((MDR_USB_SEP3_NTS = (MDR_USB_SEP3_NTS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_USB_SEP3_NTS  --------------------------------
// SVD Line: 2390

//  <rtree> SFDITEM_REG__MDR_USB_SEP3_NTS
//    <name> SEP3_NTS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001013C) SEP3_NTS </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP3_NTS >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP3_NTS = (MDR_USB_SEP3_NTS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP3_NTS_NTTYPE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: MDR_USB_SC  -------------------------------
// SVD Line: 2394

unsigned int MDR_USB_SC __AT (0x40010140);



// ------------------------------  Field Item: MDR_USB_SC_SCGEN  ----------------------------------
// SVD Line: 2403

//  <item> SFDITEM_FIELD__MDR_USB_SC_SCGEN
//    <name> SCGEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010140) SCGEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SC ) </loc>
//      <o.0..0> SCGEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_SC_SCTXLS  ---------------------------------
// SVD Line: 2409

//  <item> SFDITEM_FIELD__MDR_USB_SC_SCTXLS
//    <name> SCTXLS </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x40010140) SCTXLS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SC >> 1) & 0x3), ((MDR_USB_SC = (MDR_USB_SC & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: MDR_USB_SC_SCDC  ----------------------------------
// SVD Line: 2415

//  <item> SFDITEM_FIELD__MDR_USB_SC_SCDC
//    <name> SCDC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010140) SCDC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SC ) </loc>
//      <o.3..3> SCDC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_SC_SCFSP  ----------------------------------
// SVD Line: 2421

//  <item> SFDITEM_FIELD__MDR_USB_SC_SCFSP
//    <name> SCFSP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010140) SCFSP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SC ) </loc>
//      <o.4..4> SCFSP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_USB_SC_SCFSR  ----------------------------------
// SVD Line: 2427

//  <item> SFDITEM_FIELD__MDR_USB_SC_SCFSR
//    <name> SCFSR </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010140) SCFSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SC ) </loc>
//      <o.5..5> SCFSR
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_USB_SC  -----------------------------------
// SVD Line: 2394

//  <rtree> SFDITEM_REG__MDR_USB_SC
//    <name> SC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010140) USB_SC Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SC >> 0) & 0xFFFFFFFF), ((MDR_USB_SC = (MDR_USB_SC & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SC_SCGEN </item>
//    <item> SFDITEM_FIELD__MDR_USB_SC_SCTXLS </item>
//    <item> SFDITEM_FIELD__MDR_USB_SC_SCDC </item>
//    <item> SFDITEM_FIELD__MDR_USB_SC_SCFSP </item>
//    <item> SFDITEM_FIELD__MDR_USB_SC_SCFSR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_SLS  -------------------------------
// SVD Line: 2435

unsigned int MDR_USB_SLS __AT (0x40010144);



// -----------------------------  Field Item: MDR_USB_SLS_SCRXLS  ---------------------------------
// SVD Line: 2443

//  <item> SFDITEM_FIELD__MDR_USB_SLS_SCRXLS
//    <name> SCRXLS </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010144) SCRXLS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SLS >> 0) & 0x3), ((MDR_USB_SLS = (MDR_USB_SLS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_USB_SLS  ----------------------------------
// SVD Line: 2435

//  <rtree> SFDITEM_REG__MDR_USB_SLS
//    <name> SLS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010144) SLS </i>
//    <loc> ( (unsigned int)((MDR_USB_SLS >> 0) & 0xFFFFFFFF), ((MDR_USB_SLS = (MDR_USB_SLS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SLS_SCRXLS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_SIS  -------------------------------
// SVD Line: 2451

unsigned int MDR_USB_SIS __AT (0x40010148);



// -----------------------------  Field Item: MDR_USB_SIS_SCTDONE  --------------------------------
// SVD Line: 2460

//  <item> SFDITEM_FIELD__MDR_USB_SIS_SCTDONE
//    <name> SCTDONE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010148) SCTDONE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIS ) </loc>
//      <o.0..0> SCTDONE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_USB_SIS_SCRESUME  --------------------------------
// SVD Line: 2466

//  <item> SFDITEM_FIELD__MDR_USB_SIS_SCRESUME
//    <name> SCRESUME </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010148) SCRESUME </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIS ) </loc>
//      <o.1..1> SCRESUME
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_USB_SIS_SCRESETEV  -------------------------------
// SVD Line: 2472

//  <item> SFDITEM_FIELD__MDR_USB_SIS_SCRESETEV
//    <name> SCRESETEV </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010148) SCRESETEV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIS ) </loc>
//      <o.2..2> SCRESETEV
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_USB_SIS_SCSOFREC  --------------------------------
// SVD Line: 2478

//  <item> SFDITEM_FIELD__MDR_USB_SIS_SCSOFREC
//    <name> SCSOFREC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010148) SCSOFREC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIS ) </loc>
//      <o.3..3> SCSOFREC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_USB_SIS_SCNAKSENT  -------------------------------
// SVD Line: 2484

//  <item> SFDITEM_FIELD__MDR_USB_SIS_SCNAKSENT
//    <name> SCNAKSENT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010148) SCNAKSENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIS ) </loc>
//      <o.4..4> SCNAKSENT
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_USB_SIS  ----------------------------------
// SVD Line: 2451

//  <rtree> SFDITEM_REG__MDR_USB_SIS
//    <name> SIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010148) USB_SIS Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SIS >> 0) & 0xFFFFFFFF), ((MDR_USB_SIS = (MDR_USB_SIS & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SIS_SCTDONE </item>
//    <item> SFDITEM_FIELD__MDR_USB_SIS_SCRESUME </item>
//    <item> SFDITEM_FIELD__MDR_USB_SIS_SCRESETEV </item>
//    <item> SFDITEM_FIELD__MDR_USB_SIS_SCSOFREC </item>
//    <item> SFDITEM_FIELD__MDR_USB_SIS_SCNAKSENT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_SIM  -------------------------------
// SVD Line: 2492

unsigned int MDR_USB_SIM __AT (0x4001014C);



// ----------------------------  Field Item: MDR_USB_SIM_SCTDONEIE  -------------------------------
// SVD Line: 2501

//  <item> SFDITEM_FIELD__MDR_USB_SIM_SCTDONEIE
//    <name> SCTDONEIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001014C) SCTDONEIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIM ) </loc>
//      <o.0..0> SCTDONEIE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SIM_SCRESUMEIE  -------------------------------
// SVD Line: 2507

//  <item> SFDITEM_FIELD__MDR_USB_SIM_SCRESUMEIE
//    <name> SCRESUMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001014C) SCRESUMEIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIM ) </loc>
//      <o.1..1> SCRESUMEIE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SIM_SCRESETEVIE  ------------------------------
// SVD Line: 2513

//  <item> SFDITEM_FIELD__MDR_USB_SIM_SCRESETEVIE
//    <name> SCRESETEVIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001014C) SCRESETEVIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIM ) </loc>
//      <o.2..2> SCRESETEVIE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SIM_SCSOFRECIE  -------------------------------
// SVD Line: 2519

//  <item> SFDITEM_FIELD__MDR_USB_SIM_SCSOFRECIE
//    <name> SCSOFRECIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001014C) SCSOFRECIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIM ) </loc>
//      <o.3..3> SCSOFRECIE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_SIM_SCNAKSENTIE  ------------------------------
// SVD Line: 2525

//  <item> SFDITEM_FIELD__MDR_USB_SIM_SCNAKSENTIE
//    <name> SCNAKSENTIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001014C) SCNAKSENTIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SIM ) </loc>
//      <o.4..4> SCNAKSENTIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_USB_SIM  ----------------------------------
// SVD Line: 2492

//  <rtree> SFDITEM_REG__MDR_USB_SIM
//    <name> SIM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001014C) USB_SIM Register </i>
//    <loc> ( (unsigned int)((MDR_USB_SIM >> 0) & 0xFFFFFFFF), ((MDR_USB_SIM = (MDR_USB_SIM & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SIM_SCTDONEIE </item>
//    <item> SFDITEM_FIELD__MDR_USB_SIM_SCRESUMEIE </item>
//    <item> SFDITEM_FIELD__MDR_USB_SIM_SCRESETEVIE </item>
//    <item> SFDITEM_FIELD__MDR_USB_SIM_SCSOFRECIE </item>
//    <item> SFDITEM_FIELD__MDR_USB_SIM_SCNAKSENTIE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: MDR_USB_SA  -------------------------------
// SVD Line: 2533

unsigned int MDR_USB_SA __AT (0x40010150);



// ----------------------------  Field Item: MDR_USB_SA_SCDEVADDR  --------------------------------
// SVD Line: 2541

//  <item> SFDITEM_FIELD__MDR_USB_SA_SCDEVADDR
//    <name> SCDEVADDR </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40010150) SCDEVADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SA >> 0) & 0x7F), ((MDR_USB_SA = (MDR_USB_SA & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_USB_SA  -----------------------------------
// SVD Line: 2533

//  <rtree> SFDITEM_REG__MDR_USB_SA
//    <name> SA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010150) SA </i>
//    <loc> ( (unsigned int)((MDR_USB_SA >> 0) & 0xFFFFFFFF), ((MDR_USB_SA = (MDR_USB_SA & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SA_SCDEVADDR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_SFN_L  ------------------------------
// SVD Line: 2549

unsigned int MDR_USB_SFN_L __AT (0x40010154);



// ---------------------------  Field Item: MDR_USB_SFN_L_FRAMENUM  -------------------------------
// SVD Line: 2557

//  <item> SFDITEM_FIELD__MDR_USB_SFN_L_FRAMENUM
//    <name> FRAMENUM </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010154) FRAMENUM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SFN_L >> 0) & 0xFF), ((MDR_USB_SFN_L = (MDR_USB_SFN_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_SFN_L  ---------------------------------
// SVD Line: 2549

//  <rtree> SFDITEM_REG__MDR_USB_SFN_L
//    <name> SFN_L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010154) SFN_L </i>
//    <loc> ( (unsigned int)((MDR_USB_SFN_L >> 0) & 0xFFFFFFFF), ((MDR_USB_SFN_L = (MDR_USB_SFN_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SFN_L_FRAMENUM </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_USB_SFN_H  ------------------------------
// SVD Line: 2565

unsigned int MDR_USB_SFN_H __AT (0x40010158);



// ---------------------------  Field Item: MDR_USB_SFN_H_FRAMENUM  -------------------------------
// SVD Line: 2573

//  <item> SFDITEM_FIELD__MDR_USB_SFN_H_FRAMENUM
//    <name> FRAMENUM </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40010158) FRAMENUM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SFN_H >> 0) & 0x7), ((MDR_USB_SFN_H = (MDR_USB_SFN_H & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_SFN_H  ---------------------------------
// SVD Line: 2565

//  <rtree> SFDITEM_REG__MDR_USB_SFN_H
//    <name> SFN_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010158) SFN_H </i>
//    <loc> ( (unsigned int)((MDR_USB_SFN_H >> 0) & 0xFFFFFFFF), ((MDR_USB_SFN_H = (MDR_USB_SFN_H & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SFN_H_FRAMENUM </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO0_RXFD  -------------------------
// SVD Line: 2581

unsigned int MDR_USB_SEP_FIFO0_RXFD __AT (0x40010180);



// ----------------------  Field Item: MDR_USB_SEP_FIFO0_RXFD_RXFIFODATA  -------------------------
// SVD Line: 2589

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_RXFD_RXFIFODATA
//    <name> RXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010180) RXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO0_RXFD >> 0) & 0xFF), ((MDR_USB_SEP_FIFO0_RXFD = (MDR_USB_SEP_FIFO0_RXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO0_RXFD  -----------------------------
// SVD Line: 2581

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO0_RXFD
//    <name> SEP_FIFO0_RXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010180) SEP_FIFO0_RXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO0_RXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO0_RXFD = (MDR_USB_SEP_FIFO0_RXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_RXFD_RXFIFODATA </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_USB_SEP_FIFO0_RXFDC_L  ------------------------
// SVD Line: 2597

unsigned int MDR_USB_SEP_FIFO0_RXFDC_L __AT (0x40010188);



// -------------------  Field Item: MDR_USB_SEP_FIFO0_RXFDC_L_FIFODATACOUNT  ----------------------
// SVD Line: 2605

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_RXFDC_L_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010188) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO0_RXFDC_L >> 0) & 0xFF), ((MDR_USB_SEP_FIFO0_RXFDC_L = (MDR_USB_SEP_FIFO0_RXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: MDR_USB_SEP_FIFO0_RXFDC_L  ---------------------------
// SVD Line: 2597

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO0_RXFDC_L
//    <name> SEP_FIFO0_RXFDC_L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010188) SEP_FIFO0_RXFDC_L </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO0_RXFDC_L >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO0_RXFDC_L = (MDR_USB_SEP_FIFO0_RXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_RXFDC_L_FIFODATACOUNT </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_USB_SEP_FIFO0_RXFDC_H  ------------------------
// SVD Line: 2613

unsigned int MDR_USB_SEP_FIFO0_RXFDC_H __AT (0x4001018C);



// -------------------  Field Item: MDR_USB_SEP_FIFO0_RXFDC_H_FIFODATACOUNT  ----------------------
// SVD Line: 2621

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_RXFDC_H_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001018C) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO0_RXFDC_H >> 0) & 0xFF), ((MDR_USB_SEP_FIFO0_RXFDC_H = (MDR_USB_SEP_FIFO0_RXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: MDR_USB_SEP_FIFO0_RXFDC_H  ---------------------------
// SVD Line: 2613

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO0_RXFDC_H
//    <name> SEP_FIFO0_RXFDC_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001018C) SEP_FIFO0_RXFDC_H </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO0_RXFDC_H >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO0_RXFDC_H = (MDR_USB_SEP_FIFO0_RXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_RXFDC_H_FIFODATACOUNT </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO0_RXFC  -------------------------
// SVD Line: 2629

unsigned int MDR_USB_SEP_FIFO0_RXFC __AT (0x40010190);



// --------------------  Field Item: MDR_USB_SEP_FIFO0_RXFC_FIFOFORCEEMPTY  -----------------------
// SVD Line: 2637

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_RXFC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010190) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP_FIFO0_RXFC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO0_RXFC  -----------------------------
// SVD Line: 2629

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO0_RXFC
//    <name> SEP_FIFO0_RXFC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010190) SEP_FIFO0_RXFC </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO0_RXFC >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO0_RXFC = (MDR_USB_SEP_FIFO0_RXFC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_RXFC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO0_TXFD  -------------------------
// SVD Line: 2645

unsigned int MDR_USB_SEP_FIFO0_TXFD __AT (0x400101C0);



// ----------------------  Field Item: MDR_USB_SEP_FIFO0_TXFD_TXFIFODATA  -------------------------
// SVD Line: 2653

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_TXFD_TXFIFODATA
//    <name> TXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101C0) TXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO0_TXFD >> 0) & 0xFF), ((MDR_USB_SEP_FIFO0_TXFD = (MDR_USB_SEP_FIFO0_TXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO0_TXFD  -----------------------------
// SVD Line: 2645

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO0_TXFD
//    <name> SEP_FIFO0_TXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101C0) SEP_FIFO0_TXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO0_TXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO0_TXFD = (MDR_USB_SEP_FIFO0_TXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_TXFD_TXFIFODATA </item>
//  </rtree>
//  


// ---------------------  Register Item Address: MDR_USB_SEP_FIFO0_TXFDC  -------------------------
// SVD Line: 2661

unsigned int MDR_USB_SEP_FIFO0_TXFDC __AT (0x400101D0);



// -------------------  Field Item: MDR_USB_SEP_FIFO0_TXFDC_FIFOFORCEEMPTY  -----------------------
// SVD Line: 2669

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_TXFDC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400101D0) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP_FIFO0_TXFDC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO0_TXFDC  ----------------------------
// SVD Line: 2661

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO0_TXFDC
//    <name> SEP_FIFO0_TXFDC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101D0) SEP_FIFO0_TXFDC </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO0_TXFDC >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO0_TXFDC = (MDR_USB_SEP_FIFO0_TXFDC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO0_TXFDC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO1_RXFD  -------------------------
// SVD Line: 2677

unsigned int MDR_USB_SEP_FIFO1_RXFD __AT (0x40010198);



// ----------------------  Field Item: MDR_USB_SEP_FIFO1_RXFD_RXFIFODATA  -------------------------
// SVD Line: 2589

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_RXFD_RXFIFODATA
//    <name> RXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010198) RXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO1_RXFD >> 0) & 0xFF), ((MDR_USB_SEP_FIFO1_RXFD = (MDR_USB_SEP_FIFO1_RXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO1_RXFD  -----------------------------
// SVD Line: 2677

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO1_RXFD
//    <name> SEP_FIFO1_RXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010198) SEP_FIFO1_RXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO1_RXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO1_RXFD = (MDR_USB_SEP_FIFO1_RXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_RXFD_RXFIFODATA </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_USB_SEP_FIFO1_RXFDC_L  ------------------------
// SVD Line: 2681

unsigned int MDR_USB_SEP_FIFO1_RXFDC_L __AT (0x400101A0);



// -------------------  Field Item: MDR_USB_SEP_FIFO1_RXFDC_L_FIFODATACOUNT  ----------------------
// SVD Line: 2605

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_RXFDC_L_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101A0) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO1_RXFDC_L >> 0) & 0xFF), ((MDR_USB_SEP_FIFO1_RXFDC_L = (MDR_USB_SEP_FIFO1_RXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: MDR_USB_SEP_FIFO1_RXFDC_L  ---------------------------
// SVD Line: 2681

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO1_RXFDC_L
//    <name> SEP_FIFO1_RXFDC_L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101A0) SEP_FIFO1_RXFDC_L </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO1_RXFDC_L >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO1_RXFDC_L = (MDR_USB_SEP_FIFO1_RXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_RXFDC_L_FIFODATACOUNT </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_USB_SEP_FIFO1_RXFDC_H  ------------------------
// SVD Line: 2685

unsigned int MDR_USB_SEP_FIFO1_RXFDC_H __AT (0x400101A4);



// -------------------  Field Item: MDR_USB_SEP_FIFO1_RXFDC_H_FIFODATACOUNT  ----------------------
// SVD Line: 2621

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_RXFDC_H_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101A4) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO1_RXFDC_H >> 0) & 0xFF), ((MDR_USB_SEP_FIFO1_RXFDC_H = (MDR_USB_SEP_FIFO1_RXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: MDR_USB_SEP_FIFO1_RXFDC_H  ---------------------------
// SVD Line: 2685

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO1_RXFDC_H
//    <name> SEP_FIFO1_RXFDC_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101A4) SEP_FIFO1_RXFDC_H </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO1_RXFDC_H >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO1_RXFDC_H = (MDR_USB_SEP_FIFO1_RXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_RXFDC_H_FIFODATACOUNT </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO1_RXFC  -------------------------
// SVD Line: 2689

unsigned int MDR_USB_SEP_FIFO1_RXFC __AT (0x400101A8);



// --------------------  Field Item: MDR_USB_SEP_FIFO1_RXFC_FIFOFORCEEMPTY  -----------------------
// SVD Line: 2637

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_RXFC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400101A8) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP_FIFO1_RXFC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO1_RXFC  -----------------------------
// SVD Line: 2689

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO1_RXFC
//    <name> SEP_FIFO1_RXFC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101A8) SEP_FIFO1_RXFC </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO1_RXFC >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO1_RXFC = (MDR_USB_SEP_FIFO1_RXFC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_RXFC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO1_TXFD  -------------------------
// SVD Line: 2693

unsigned int MDR_USB_SEP_FIFO1_TXFD __AT (0x400101D8);



// ----------------------  Field Item: MDR_USB_SEP_FIFO1_TXFD_TXFIFODATA  -------------------------
// SVD Line: 2653

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_TXFD_TXFIFODATA
//    <name> TXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101D8) TXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO1_TXFD >> 0) & 0xFF), ((MDR_USB_SEP_FIFO1_TXFD = (MDR_USB_SEP_FIFO1_TXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO1_TXFD  -----------------------------
// SVD Line: 2693

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO1_TXFD
//    <name> SEP_FIFO1_TXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101D8) SEP_FIFO1_TXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO1_TXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO1_TXFD = (MDR_USB_SEP_FIFO1_TXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_TXFD_TXFIFODATA </item>
//  </rtree>
//  


// ---------------------  Register Item Address: MDR_USB_SEP_FIFO1_TXFDC  -------------------------
// SVD Line: 2697

unsigned int MDR_USB_SEP_FIFO1_TXFDC __AT (0x400101E8);



// -------------------  Field Item: MDR_USB_SEP_FIFO1_TXFDC_FIFOFORCEEMPTY  -----------------------
// SVD Line: 2669

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_TXFDC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400101E8) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP_FIFO1_TXFDC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO1_TXFDC  ----------------------------
// SVD Line: 2697

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO1_TXFDC
//    <name> SEP_FIFO1_TXFDC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101E8) SEP_FIFO1_TXFDC </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO1_TXFDC >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO1_TXFDC = (MDR_USB_SEP_FIFO1_TXFDC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO1_TXFDC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO2_RXFD  -------------------------
// SVD Line: 2701

unsigned int MDR_USB_SEP_FIFO2_RXFD __AT (0x400101B0);



// ----------------------  Field Item: MDR_USB_SEP_FIFO2_RXFD_RXFIFODATA  -------------------------
// SVD Line: 2589

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_RXFD_RXFIFODATA
//    <name> RXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101B0) RXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO2_RXFD >> 0) & 0xFF), ((MDR_USB_SEP_FIFO2_RXFD = (MDR_USB_SEP_FIFO2_RXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO2_RXFD  -----------------------------
// SVD Line: 2701

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO2_RXFD
//    <name> SEP_FIFO2_RXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101B0) SEP_FIFO2_RXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO2_RXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO2_RXFD = (MDR_USB_SEP_FIFO2_RXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_RXFD_RXFIFODATA </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_USB_SEP_FIFO2_RXFDC_L  ------------------------
// SVD Line: 2705

unsigned int MDR_USB_SEP_FIFO2_RXFDC_L __AT (0x400101B8);



// -------------------  Field Item: MDR_USB_SEP_FIFO2_RXFDC_L_FIFODATACOUNT  ----------------------
// SVD Line: 2605

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_RXFDC_L_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101B8) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO2_RXFDC_L >> 0) & 0xFF), ((MDR_USB_SEP_FIFO2_RXFDC_L = (MDR_USB_SEP_FIFO2_RXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: MDR_USB_SEP_FIFO2_RXFDC_L  ---------------------------
// SVD Line: 2705

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO2_RXFDC_L
//    <name> SEP_FIFO2_RXFDC_L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101B8) SEP_FIFO2_RXFDC_L </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO2_RXFDC_L >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO2_RXFDC_L = (MDR_USB_SEP_FIFO2_RXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_RXFDC_L_FIFODATACOUNT </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_USB_SEP_FIFO2_RXFDC_H  ------------------------
// SVD Line: 2709

unsigned int MDR_USB_SEP_FIFO2_RXFDC_H __AT (0x400101BC);



// -------------------  Field Item: MDR_USB_SEP_FIFO2_RXFDC_H_FIFODATACOUNT  ----------------------
// SVD Line: 2621

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_RXFDC_H_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101BC) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO2_RXFDC_H >> 0) & 0xFF), ((MDR_USB_SEP_FIFO2_RXFDC_H = (MDR_USB_SEP_FIFO2_RXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: MDR_USB_SEP_FIFO2_RXFDC_H  ---------------------------
// SVD Line: 2709

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO2_RXFDC_H
//    <name> SEP_FIFO2_RXFDC_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101BC) SEP_FIFO2_RXFDC_H </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO2_RXFDC_H >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO2_RXFDC_H = (MDR_USB_SEP_FIFO2_RXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_RXFDC_H_FIFODATACOUNT </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO2_RXFC  -------------------------
// SVD Line: 2713

unsigned int MDR_USB_SEP_FIFO2_RXFC __AT (0x40010290);



// --------------------  Field Item: MDR_USB_SEP_FIFO2_RXFC_FIFOFORCEEMPTY  -----------------------
// SVD Line: 2637

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_RXFC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010290) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP_FIFO2_RXFC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO2_RXFC  -----------------------------
// SVD Line: 2713

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO2_RXFC
//    <name> SEP_FIFO2_RXFC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010290) SEP_FIFO2_RXFC </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO2_RXFC >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO2_RXFC = (MDR_USB_SEP_FIFO2_RXFC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_RXFC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO2_TXFD  -------------------------
// SVD Line: 2717

unsigned int MDR_USB_SEP_FIFO2_TXFD __AT (0x400101F0);



// ----------------------  Field Item: MDR_USB_SEP_FIFO2_TXFD_TXFIFODATA  -------------------------
// SVD Line: 2653

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_TXFD_TXFIFODATA
//    <name> TXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101F0) TXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO2_TXFD >> 0) & 0xFF), ((MDR_USB_SEP_FIFO2_TXFD = (MDR_USB_SEP_FIFO2_TXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO2_TXFD  -----------------------------
// SVD Line: 2717

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO2_TXFD
//    <name> SEP_FIFO2_TXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101F0) SEP_FIFO2_TXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO2_TXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO2_TXFD = (MDR_USB_SEP_FIFO2_TXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_TXFD_TXFIFODATA </item>
//  </rtree>
//  


// ---------------------  Register Item Address: MDR_USB_SEP_FIFO2_TXFDC  -------------------------
// SVD Line: 2721

unsigned int MDR_USB_SEP_FIFO2_TXFDC __AT (0x40010200);



// -------------------  Field Item: MDR_USB_SEP_FIFO2_TXFDC_FIFOFORCEEMPTY  -----------------------
// SVD Line: 2669

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_TXFDC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010200) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP_FIFO2_TXFDC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO2_TXFDC  ----------------------------
// SVD Line: 2721

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO2_TXFDC
//    <name> SEP_FIFO2_TXFDC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010200) SEP_FIFO2_TXFDC </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO2_TXFDC >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO2_TXFDC = (MDR_USB_SEP_FIFO2_TXFDC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO2_TXFDC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO3_RXFD  -------------------------
// SVD Line: 2725

unsigned int MDR_USB_SEP_FIFO3_RXFD __AT (0x400101C8);



// ----------------------  Field Item: MDR_USB_SEP_FIFO3_RXFD_RXFIFODATA  -------------------------
// SVD Line: 2589

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_RXFD_RXFIFODATA
//    <name> RXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101C8) RXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO3_RXFD >> 0) & 0xFF), ((MDR_USB_SEP_FIFO3_RXFD = (MDR_USB_SEP_FIFO3_RXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO3_RXFD  -----------------------------
// SVD Line: 2725

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO3_RXFD
//    <name> SEP_FIFO3_RXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101C8) SEP_FIFO3_RXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO3_RXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO3_RXFD = (MDR_USB_SEP_FIFO3_RXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_RXFD_RXFIFODATA </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_USB_SEP_FIFO3_RXFDC_L  ------------------------
// SVD Line: 2729

unsigned int MDR_USB_SEP_FIFO3_RXFDC_L __AT (0x40010308);



// -------------------  Field Item: MDR_USB_SEP_FIFO3_RXFDC_L_FIFODATACOUNT  ----------------------
// SVD Line: 2605

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_RXFDC_L_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010308) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO3_RXFDC_L >> 0) & 0xFF), ((MDR_USB_SEP_FIFO3_RXFDC_L = (MDR_USB_SEP_FIFO3_RXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: MDR_USB_SEP_FIFO3_RXFDC_L  ---------------------------
// SVD Line: 2729

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO3_RXFDC_L
//    <name> SEP_FIFO3_RXFDC_L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010308) SEP_FIFO3_RXFDC_L </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO3_RXFDC_L >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO3_RXFDC_L = (MDR_USB_SEP_FIFO3_RXFDC_L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_RXFDC_L_FIFODATACOUNT </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_USB_SEP_FIFO3_RXFDC_H  ------------------------
// SVD Line: 2733

unsigned int MDR_USB_SEP_FIFO3_RXFDC_H __AT (0x400101D4);



// -------------------  Field Item: MDR_USB_SEP_FIFO3_RXFDC_H_FIFODATACOUNT  ----------------------
// SVD Line: 2621

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_RXFDC_H_FIFODATACOUNT
//    <name> FIFODATACOUNT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400101D4) FIFODATACOUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO3_RXFDC_H >> 0) & 0xFF), ((MDR_USB_SEP_FIFO3_RXFDC_H = (MDR_USB_SEP_FIFO3_RXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: MDR_USB_SEP_FIFO3_RXFDC_H  ---------------------------
// SVD Line: 2733

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO3_RXFDC_H
//    <name> SEP_FIFO3_RXFDC_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400101D4) SEP_FIFO3_RXFDC_H </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO3_RXFDC_H >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO3_RXFDC_H = (MDR_USB_SEP_FIFO3_RXFDC_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_RXFDC_H_FIFODATACOUNT </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO3_RXFC  -------------------------
// SVD Line: 2737

unsigned int MDR_USB_SEP_FIFO3_RXFC __AT (0x40010310);



// --------------------  Field Item: MDR_USB_SEP_FIFO3_RXFC_FIFOFORCEEMPTY  -----------------------
// SVD Line: 2637

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_RXFC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010310) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP_FIFO3_RXFC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO3_RXFC  -----------------------------
// SVD Line: 2737

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO3_RXFC
//    <name> SEP_FIFO3_RXFC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010310) SEP_FIFO3_RXFC </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO3_RXFC >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO3_RXFC = (MDR_USB_SEP_FIFO3_RXFC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_RXFC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_USB_SEP_FIFO3_TXFD  -------------------------
// SVD Line: 2741

unsigned int MDR_USB_SEP_FIFO3_TXFD __AT (0x40010208);



// ----------------------  Field Item: MDR_USB_SEP_FIFO3_TXFD_TXFIFODATA  -------------------------
// SVD Line: 2653

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_TXFD_TXFIFODATA
//    <name> TXFIFODATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010208) TXFIFODATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_SEP_FIFO3_TXFD >> 0) & 0xFF), ((MDR_USB_SEP_FIFO3_TXFD = (MDR_USB_SEP_FIFO3_TXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO3_TXFD  -----------------------------
// SVD Line: 2741

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO3_TXFD
//    <name> SEP_FIFO3_TXFD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010208) SEP_FIFO3_TXFD </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO3_TXFD >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO3_TXFD = (MDR_USB_SEP_FIFO3_TXFD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_TXFD_TXFIFODATA </item>
//  </rtree>
//  


// ---------------------  Register Item Address: MDR_USB_SEP_FIFO3_TXFDC  -------------------------
// SVD Line: 2745

unsigned int MDR_USB_SEP_FIFO3_TXFDC __AT (0x40010218);



// -------------------  Field Item: MDR_USB_SEP_FIFO3_TXFDC_FIFOFORCEEMPTY  -----------------------
// SVD Line: 2669

//  <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_TXFDC_FIFOFORCEEMPTY
//    <name> FIFOFORCEEMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010218) FIFOFORCEEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_SEP_FIFO3_TXFDC ) </loc>
//      <o.0..0> FIFOFORCEEMPTY
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_USB_SEP_FIFO3_TXFDC  ----------------------------
// SVD Line: 2745

//  <rtree> SFDITEM_REG__MDR_USB_SEP_FIFO3_TXFDC
//    <name> SEP_FIFO3_TXFDC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010218) SEP_FIFO3_TXFDC </i>
//    <loc> ( (unsigned int)((MDR_USB_SEP_FIFO3_TXFDC >> 0) & 0xFFFFFFFF), ((MDR_USB_SEP_FIFO3_TXFDC = (MDR_USB_SEP_FIFO3_TXFDC & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_SEP_FIFO3_TXFDC_FIFOFORCEEMPTY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HSCR  ------------------------------
// SVD Line: 2749

unsigned int MDR_USB_HSCR __AT (0x40010380);



// ---------------------------  Field Item: MDR_USB_HSCR_HOST_MODE  -------------------------------
// SVD Line: 2758

//  <item> SFDITEM_FIELD__MDR_USB_HSCR_HOST_MODE
//    <name> HOST_MODE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010380) HOST_MODE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HSCR ) </loc>
//      <o.0..0> HOST_MODE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_HSCR_RESET_CORE  ------------------------------
// SVD Line: 2764

//  <item> SFDITEM_FIELD__MDR_USB_HSCR_RESET_CORE
//    <name> RESET_CORE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010380) RESET_CORE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HSCR ) </loc>
//      <o.1..1> RESET_CORE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_USB_HSCR_EN_TX  ---------------------------------
// SVD Line: 2770

//  <item> SFDITEM_FIELD__MDR_USB_HSCR_EN_TX
//    <name> EN_TX </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010380) EN_TX </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HSCR ) </loc>
//      <o.2..2> EN_TX
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_USB_HSCR_EN_RX  ---------------------------------
// SVD Line: 2776

//  <item> SFDITEM_FIELD__MDR_USB_HSCR_EN_RX
//    <name> EN_RX </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010380) EN_RX </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HSCR ) </loc>
//      <o.3..3> EN_RX
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_HSCR_DP_PULLUP  -------------------------------
// SVD Line: 2782

//  <item> SFDITEM_FIELD__MDR_USB_HSCR_DP_PULLUP
//    <name> DP_PULLUP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010380) DP_PULLUP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HSCR ) </loc>
//      <o.4..4> DP_PULLUP
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_HSCR_DP_PULLDOWN  ------------------------------
// SVD Line: 2788

//  <item> SFDITEM_FIELD__MDR_USB_HSCR_DP_PULLDOWN
//    <name> DP_PULLDOWN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010380) DP_PULLDOWN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HSCR ) </loc>
//      <o.5..5> DP_PULLDOWN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_USB_HSCR_DM_PULLUP  -------------------------------
// SVD Line: 2794

//  <item> SFDITEM_FIELD__MDR_USB_HSCR_DM_PULLUP
//    <name> DM_PULLUP </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010380) DM_PULLUP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HSCR ) </loc>
//      <o.6..6> DM_PULLUP
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_USB_HSCR_DM_PULLDOWN  ------------------------------
// SVD Line: 2800

//  <item> SFDITEM_FIELD__MDR_USB_HSCR_DM_PULLDOWN
//    <name> DM_PULLDOWN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010380) DM_PULLDOWN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_USB_HSCR ) </loc>
//      <o.7..7> DM_PULLDOWN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HSCR  ----------------------------------
// SVD Line: 2749

//  <rtree> SFDITEM_REG__MDR_USB_HSCR
//    <name> HSCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010380) USB_HSCR Register </i>
//    <loc> ( (unsigned int)((MDR_USB_HSCR >> 0) & 0xFFFFFFFF), ((MDR_USB_HSCR = (MDR_USB_HSCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HSCR_HOST_MODE </item>
//    <item> SFDITEM_FIELD__MDR_USB_HSCR_RESET_CORE </item>
//    <item> SFDITEM_FIELD__MDR_USB_HSCR_EN_TX </item>
//    <item> SFDITEM_FIELD__MDR_USB_HSCR_EN_RX </item>
//    <item> SFDITEM_FIELD__MDR_USB_HSCR_DP_PULLUP </item>
//    <item> SFDITEM_FIELD__MDR_USB_HSCR_DP_PULLDOWN </item>
//    <item> SFDITEM_FIELD__MDR_USB_HSCR_DM_PULLUP </item>
//    <item> SFDITEM_FIELD__MDR_USB_HSCR_DM_PULLDOWN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_USB_HSVR  ------------------------------
// SVD Line: 2808

unsigned int MDR_USB_HSVR __AT (0x40010384);



// ----------------------------  Field Item: MDR_USB_HSVR_VERSION  --------------------------------
// SVD Line: 2817

//  <item> SFDITEM_FIELD__MDR_USB_HSVR_VERSION
//    <name> VERSION </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40010384) VERSION </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HSVR >> 0) & 0xF), ((MDR_USB_HSVR = (MDR_USB_HSVR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_USB_HSVR_REVISION  -------------------------------
// SVD Line: 2823

//  <item> SFDITEM_FIELD__MDR_USB_HSVR_REVISION
//    <name> REVISION </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40010384) REVISION </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_USB_HSVR >> 4) & 0xF), ((MDR_USB_HSVR = (MDR_USB_HSVR & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_USB_HSVR  ----------------------------------
// SVD Line: 2808

//  <rtree> SFDITEM_REG__MDR_USB_HSVR
//    <name> HSVR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010384) USB_HSVR Register </i>
//    <loc> ( (unsigned int)((MDR_USB_HSVR >> 0) & 0xFFFFFFFF), ((MDR_USB_HSVR = (MDR_USB_HSVR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_USB_HSVR_VERSION </item>
//    <item> SFDITEM_FIELD__MDR_USB_HSVR_REVISION </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_USB  ------------------------------------
// SVD Line: 1723

//  <view> MDR_USB
//    <name> MDR_USB </name>
//    <item> SFDITEM_REG__MDR_USB_HTXC </item>
//    <item> SFDITEM_REG__MDR_USB_HTXT </item>
//    <item> SFDITEM_REG__MDR_USB_HTXLC </item>
//    <item> SFDITEM_REG__MDR_USB_HTXSE </item>
//    <item> SFDITEM_REG__MDR_USB_HTXA </item>
//    <item> SFDITEM_REG__MDR_USB_HTXE </item>
//    <item> SFDITEM_REG__MDR_USB_HFN_L </item>
//    <item> SFDITEM_REG__MDR_USB_HFN_H </item>
//    <item> SFDITEM_REG__MDR_USB_HIS </item>
//    <item> SFDITEM_REG__MDR_USB_HIM </item>
//    <item> SFDITEM_REG__MDR_USB_HRXS </item>
//    <item> SFDITEM_REG__MDR_USB_HRXP </item>
//    <item> SFDITEM_REG__MDR_USB_HRXA </item>
//    <item> SFDITEM_REG__MDR_USB_HRXE </item>
//    <item> SFDITEM_REG__MDR_USB_HRXCS </item>
//    <item> SFDITEM_REG__MDR_USB_HSTM </item>
//    <item> SFDITEM_REG__MDR_USB_HRXFD </item>
//    <item> SFDITEM_REG__MDR_USB_HRXFDC_L </item>
//    <item> SFDITEM_REG__MDR_USB_HRXFDC_H </item>
//    <item> SFDITEM_REG__MDR_USB_HRXFC </item>
//    <item> SFDITEM_REG__MDR_USB_HTXFD </item>
//    <item> SFDITEM_REG__MDR_USB_HTXFC </item>
//    <item> SFDITEM_REG__MDR_USB_SEP0_CTRL </item>
//    <item> SFDITEM_REG__MDR_USB_SEP0_STS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP0_TS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP0_NTS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP1_CTRL </item>
//    <item> SFDITEM_REG__MDR_USB_SEP1_STS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP1_TS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP1_NTS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP2_CTRL </item>
//    <item> SFDITEM_REG__MDR_USB_SEP2_STS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP2_TS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP2_NTS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP3_CTRL </item>
//    <item> SFDITEM_REG__MDR_USB_SEP3_STS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP3_TS </item>
//    <item> SFDITEM_REG__MDR_USB_SEP3_NTS </item>
//    <item> SFDITEM_REG__MDR_USB_SC </item>
//    <item> SFDITEM_REG__MDR_USB_SLS </item>
//    <item> SFDITEM_REG__MDR_USB_SIS </item>
//    <item> SFDITEM_REG__MDR_USB_SIM </item>
//    <item> SFDITEM_REG__MDR_USB_SA </item>
//    <item> SFDITEM_REG__MDR_USB_SFN_L </item>
//    <item> SFDITEM_REG__MDR_USB_SFN_H </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO0_RXFD </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO0_RXFDC_L </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO0_RXFDC_H </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO0_RXFC </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO0_TXFD </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO0_TXFDC </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO1_RXFD </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO1_RXFDC_L </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO1_RXFDC_H </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO1_RXFC </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO1_TXFD </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO1_TXFDC </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO2_RXFD </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO2_RXFDC_L </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO2_RXFDC_H </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO2_RXFC </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO2_TXFD </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO2_TXFDC </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO3_RXFD </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO3_RXFDC_L </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO3_RXFDC_H </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO3_RXFC </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO3_TXFD </item>
//    <item> SFDITEM_REG__MDR_USB_SEP_FIFO3_TXFDC </item>
//    <item> SFDITEM_REG__MDR_USB_HSCR </item>
//    <item> SFDITEM_REG__MDR_USB_HSVR </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_EEPROM_CMD  -----------------------------
// SVD Line: 2848

unsigned int MDR_EEPROM_CMD __AT (0x40018000);



// -----------------------------  Field Item: MDR_EEPROM_CMD_CON  ---------------------------------
// SVD Line: 2857

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_CON
//    <name> CON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018000) CON </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EEPROM_CMD ) </loc>
//      <o.0..0> CON
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_EEPROM_CMD_Delay  --------------------------------
// SVD Line: 2863

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_Delay
//    <name> Delay </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40018000) Delay </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EEPROM_CMD >> 3) & 0x7), ((MDR_EEPROM_CMD = (MDR_EEPROM_CMD & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_EEPROM_CMD_XE  ---------------------------------
// SVD Line: 2869

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_XE
//    <name> XE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40018000) XE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EEPROM_CMD ) </loc>
//      <o.6..6> XE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_EEPROM_CMD_YE  ---------------------------------
// SVD Line: 2875

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_YE
//    <name> YE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40018000) YE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EEPROM_CMD ) </loc>
//      <o.7..7> YE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_EEPROM_CMD_SE  ---------------------------------
// SVD Line: 2881

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_SE
//    <name> SE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40018000) SE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EEPROM_CMD ) </loc>
//      <o.8..8> SE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_EEPROM_CMD_IFREN  --------------------------------
// SVD Line: 2887

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_IFREN
//    <name> IFREN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40018000) IFREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EEPROM_CMD ) </loc>
//      <o.9..9> IFREN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_EEPROM_CMD_ERASE  --------------------------------
// SVD Line: 2893

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_ERASE
//    <name> ERASE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40018000) ERASE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EEPROM_CMD ) </loc>
//      <o.10..10> ERASE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_EEPROM_CMD_MAS1  --------------------------------
// SVD Line: 2899

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_MAS1
//    <name> MAS1 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40018000) MAS1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EEPROM_CMD ) </loc>
//      <o.11..11> MAS1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_EEPROM_CMD_PROG  --------------------------------
// SVD Line: 2905

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_PROG
//    <name> PROG </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40018000) PROG </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EEPROM_CMD ) </loc>
//      <o.12..12> PROG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_EEPROM_CMD_NVSTR  --------------------------------
// SVD Line: 2911

//  <item> SFDITEM_FIELD__MDR_EEPROM_CMD_NVSTR
//    <name> NVSTR </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40018000) NVSTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EEPROM_CMD ) </loc>
//      <o.13..13> NVSTR
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_EEPROM_CMD  ---------------------------------
// SVD Line: 2848

//  <rtree> SFDITEM_REG__MDR_EEPROM_CMD
//    <name> CMD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018000) EEPROM Command Register </i>
//    <loc> ( (unsigned int)((MDR_EEPROM_CMD >> 0) & 0xFFFFFFFF), ((MDR_EEPROM_CMD = (MDR_EEPROM_CMD & ~(0x3FF9UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF9) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_CON </item>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_Delay </item>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_XE </item>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_YE </item>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_SE </item>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_IFREN </item>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_ERASE </item>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_MAS1 </item>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_PROG </item>
//    <item> SFDITEM_FIELD__MDR_EEPROM_CMD_NVSTR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_EEPROM_ADR  -----------------------------
// SVD Line: 2919

unsigned int MDR_EEPROM_ADR __AT (0x40018004);



// -----------------------------  Field Item: MDR_EEPROM_ADR_ADR  ---------------------------------
// SVD Line: 2928

//  <item> SFDITEM_FIELD__MDR_EEPROM_ADR_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018004) ADR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_EEPROM_ADR >> 0) & 0xFFFFFFFF), ((MDR_EEPROM_ADR = (MDR_EEPROM_ADR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_EEPROM_ADR  ---------------------------------
// SVD Line: 2919

//  <rtree> SFDITEM_REG__MDR_EEPROM_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018004) EEPROM Address Register </i>
//    <loc> ( (unsigned int)((MDR_EEPROM_ADR >> 0) & 0xFFFFFFFF), ((MDR_EEPROM_ADR = (MDR_EEPROM_ADR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_EEPROM_ADR_ADR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_EEPROM_DI  ------------------------------
// SVD Line: 2936

unsigned int MDR_EEPROM_DI __AT (0x40018008);



// -----------------------------  Field Item: MDR_EEPROM_DI_DATA  ---------------------------------
// SVD Line: 2945

//  <item> SFDITEM_FIELD__MDR_EEPROM_DI_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018008) DATA </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_EEPROM_DI >> 0) & 0xFFFFFFFF), ((MDR_EEPROM_DI = (MDR_EEPROM_DI & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_EEPROM_DI  ---------------------------------
// SVD Line: 2936

//  <rtree> SFDITEM_REG__MDR_EEPROM_DI
//    <name> DI </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018008) EEPROM Read Data Register </i>
//    <loc> ( (unsigned int)((MDR_EEPROM_DI >> 0) & 0xFFFFFFFF), ((MDR_EEPROM_DI = (MDR_EEPROM_DI & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_EEPROM_DI_DATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_EEPROM_DO  ------------------------------
// SVD Line: 2953

unsigned int MDR_EEPROM_DO __AT (0x4001800C);



// -----------------------------  Field Item: MDR_EEPROM_DO_DATA  ---------------------------------
// SVD Line: 2962

//  <item> SFDITEM_FIELD__MDR_EEPROM_DO_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001800C) DATA </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_EEPROM_DO >> 0) & 0xFFFFFFFF), ((MDR_EEPROM_DO = (MDR_EEPROM_DO & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_EEPROM_DO  ---------------------------------
// SVD Line: 2953

//  <rtree> SFDITEM_REG__MDR_EEPROM_DO
//    <name> DO </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001800C) EEPROM Write Data Register </i>
//    <loc> ( (unsigned int)((MDR_EEPROM_DO >> 0) & 0xFFFFFFFF), ((MDR_EEPROM_DO = (MDR_EEPROM_DO & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_EEPROM_DO_DATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_EEPROM_KEY  -----------------------------
// SVD Line: 2970

unsigned int MDR_EEPROM_KEY __AT (0x40018010);



// -----------------------------  Field Item: MDR_EEPROM_KEY_KEY  ---------------------------------
// SVD Line: 2979

//  <item> SFDITEM_FIELD__MDR_EEPROM_KEY_KEY
//    <name> KEY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018010) KEY </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_EEPROM_KEY >> 0) & 0xFFFFFFFF), ((MDR_EEPROM_KEY = (MDR_EEPROM_KEY & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_EEPROM_KEY  ---------------------------------
// SVD Line: 2970

//  <rtree> SFDITEM_REG__MDR_EEPROM_KEY
//    <name> KEY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018010) EEPROM Key Register </i>
//    <loc> ( (unsigned int)((MDR_EEPROM_KEY >> 0) & 0xFFFFFFFF), ((MDR_EEPROM_KEY = (MDR_EEPROM_KEY & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_EEPROM_KEY_KEY </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_EEPROM  ----------------------------------
// SVD Line: 2833

//  <view> MDR_EEPROM
//    <name> MDR_EEPROM </name>
//    <item> SFDITEM_REG__MDR_EEPROM_CMD </item>
//    <item> SFDITEM_REG__MDR_EEPROM_ADR </item>
//    <item> SFDITEM_REG__MDR_EEPROM_DI </item>
//    <item> SFDITEM_REG__MDR_EEPROM_DO </item>
//    <item> SFDITEM_REG__MDR_EEPROM_KEY </item>
//  </view>
//  


// ---------------------  Register Item Address: MDR_RST_CLK_CLOCK_STATUS  ------------------------
// SVD Line: 3004

unsigned int MDR_RST_CLK_CLOCK_STATUS __AT (0x40020000);



// --------------------  Field Item: MDR_RST_CLK_CLOCK_STATUS_PLL_USB_RDY  ------------------------
// SVD Line: 3013

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CLOCK_STATUS_PLL_USB_RDY
//    <name> PLL_USB_RDY </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40020000) PLL_USB_RDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_CLOCK_STATUS ) </loc>
//      <o.0..0> PLL_USB_RDY
//    </check>
//  </item>
//  


// --------------------  Field Item: MDR_RST_CLK_CLOCK_STATUS_PLL_CPU_RDY  ------------------------
// SVD Line: 3019

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CLOCK_STATUS_PLL_CPU_RDY
//    <name> PLL_CPU_RDY </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40020000) PLL_CPU_RDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_CLOCK_STATUS ) </loc>
//      <o.1..1> PLL_CPU_RDY
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_CLOCK_STATUS_HSE_RDY  --------------------------
// SVD Line: 3025

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CLOCK_STATUS_HSE_RDY
//    <name> HSE_RDY </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40020000) HSE_RDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_CLOCK_STATUS ) </loc>
//      <o.2..2> HSE_RDY
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_CLOCK_STATUS_HSE_RDY2  -------------------------
// SVD Line: 3031

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CLOCK_STATUS_HSE_RDY2
//    <name> HSE_RDY2 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40020000) HSE_RDY2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_CLOCK_STATUS ) </loc>
//      <o.3..3> HSE_RDY2
//    </check>
//  </item>
//  


// ------------------------  Register RTree: MDR_RST_CLK_CLOCK_STATUS  ----------------------------
// SVD Line: 3004

//  <rtree> SFDITEM_REG__MDR_RST_CLK_CLOCK_STATUS
//    <name> CLOCK_STATUS </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40020000) Clock Status Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_CLOCK_STATUS >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CLOCK_STATUS_PLL_USB_RDY </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CLOCK_STATUS_PLL_CPU_RDY </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CLOCK_STATUS_HSE_RDY </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CLOCK_STATUS_HSE_RDY2 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: MDR_RST_CLK_PLL_CONTROL  -------------------------
// SVD Line: 3039

unsigned int MDR_RST_CLK_PLL_CONTROL __AT (0x40020004);



// ---------------------  Field Item: MDR_RST_CLK_PLL_CONTROL_PLL_USB_ON  -------------------------
// SVD Line: 3048

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_USB_ON
//    <name> PLL_USB_ON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020004) PLL_USB_ON </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PLL_CONTROL ) </loc>
//      <o.0..0> PLL_USB_ON
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_PLL_CONTROL_PLL_USB_RLD  ------------------------
// SVD Line: 3054

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_USB_RLD
//    <name> PLL_USB_RLD </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020004) PLL_USB_RLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PLL_CONTROL ) </loc>
//      <o.1..1> PLL_USB_RLD
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_PLL_CONTROL_PLL_CPU_ON  -------------------------
// SVD Line: 3060

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_CPU_ON
//    <name> PLL_CPU_ON </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020004) PLL_CPU_ON </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PLL_CONTROL ) </loc>
//      <o.2..2> PLL_CPU_ON
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_PLL_CONTROL_PLL_CPU_PLD  ------------------------
// SVD Line: 3066

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_CPU_PLD
//    <name> PLL_CPU_PLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020004) PLL_CPU_PLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PLL_CONTROL ) </loc>
//      <o.3..3> PLL_CPU_PLD
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_PLL_CONTROL_PLL_USB_MUL  ------------------------
// SVD Line: 3072

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_USB_MUL
//    <name> PLL_USB_MUL </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40020004) PLL_USB_MUL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_PLL_CONTROL >> 4) & 0xF), ((MDR_RST_CLK_PLL_CONTROL = (MDR_RST_CLK_PLL_CONTROL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_PLL_CONTROL_PLL_CPU_MUL  ------------------------
// SVD Line: 3078

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_CPU_MUL
//    <name> PLL_CPU_MUL </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40020004) PLL_CPU_MUL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_PLL_CONTROL >> 8) & 0xF), ((MDR_RST_CLK_PLL_CONTROL = (MDR_RST_CLK_PLL_CONTROL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_RST_CLK_PLL_CONTROL  ----------------------------
// SVD Line: 3039

//  <rtree> SFDITEM_REG__MDR_RST_CLK_PLL_CONTROL
//    <name> PLL_CONTROL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020004) PLL Control Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_PLL_CONTROL >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_PLL_CONTROL = (MDR_RST_CLK_PLL_CONTROL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_USB_ON </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_USB_RLD </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_CPU_ON </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_CPU_PLD </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_USB_MUL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PLL_CONTROL_PLL_CPU_MUL </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_HS_CONTROL  -------------------------
// SVD Line: 3086

unsigned int MDR_RST_CLK_HS_CONTROL __AT (0x40020008);



// ------------------------  Field Item: MDR_RST_CLK_HS_CONTROL_HSE_ON  ---------------------------
// SVD Line: 3095

//  <item> SFDITEM_FIELD__MDR_RST_CLK_HS_CONTROL_HSE_ON
//    <name> HSE_ON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020008) HSE_ON </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_HS_CONTROL ) </loc>
//      <o.0..0> HSE_ON
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_HS_CONTROL_HSE_BYP  ---------------------------
// SVD Line: 3101

//  <item> SFDITEM_FIELD__MDR_RST_CLK_HS_CONTROL_HSE_BYP
//    <name> HSE_BYP </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020008) HSE_BYP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_HS_CONTROL ) </loc>
//      <o.1..1> HSE_BYP
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_HS_CONTROL_HSE_ON2  ---------------------------
// SVD Line: 3107

//  <item> SFDITEM_FIELD__MDR_RST_CLK_HS_CONTROL_HSE_ON2
//    <name> HSE_ON2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020008) HSE_ON2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_HS_CONTROL ) </loc>
//      <o.2..2> HSE_ON2
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_HS_CONTROL_HSE_BYP2  --------------------------
// SVD Line: 3113

//  <item> SFDITEM_FIELD__MDR_RST_CLK_HS_CONTROL_HSE_BYP2
//    <name> HSE_BYP2 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020008) HSE_BYP2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_HS_CONTROL ) </loc>
//      <o.3..3> HSE_BYP2
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_RST_CLK_HS_CONTROL  -----------------------------
// SVD Line: 3086

//  <rtree> SFDITEM_REG__MDR_RST_CLK_HS_CONTROL
//    <name> HS_CONTROL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020008) HS Control Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_HS_CONTROL >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_HS_CONTROL = (MDR_RST_CLK_HS_CONTROL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_HS_CONTROL_HSE_ON </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_HS_CONTROL_HSE_BYP </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_HS_CONTROL_HSE_ON2 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_HS_CONTROL_HSE_BYP2 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_CPU_CLOCK  --------------------------
// SVD Line: 3121

unsigned int MDR_RST_CLK_CPU_CLOCK __AT (0x4002000C);



// ----------------------  Field Item: MDR_RST_CLK_CPU_CLOCK_CPU_C1_SEL  --------------------------
// SVD Line: 3130

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CPU_CLOCK_CPU_C1_SEL
//    <name> CPU_C1_SEL </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002000C) CPU_C1_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_CPU_CLOCK >> 0) & 0x3), ((MDR_RST_CLK_CPU_CLOCK = (MDR_RST_CLK_CPU_CLOCK & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_CPU_CLOCK_CPU_C2_SEL  --------------------------
// SVD Line: 3136

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CPU_CLOCK_CPU_C2_SEL
//    <name> CPU_C2_SEL </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002000C) CPU_C2_SEL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_CPU_CLOCK ) </loc>
//      <o.2..2> CPU_C2_SEL
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_CPU_CLOCK_CPU_C3_SEL  --------------------------
// SVD Line: 3142

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CPU_CLOCK_CPU_C3_SEL
//    <name> CPU_C3_SEL </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4002000C) CPU_C3_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_CPU_CLOCK >> 4) & 0xF), ((MDR_RST_CLK_CPU_CLOCK = (MDR_RST_CLK_CPU_CLOCK & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_CPU_CLOCK_HCLK_SEL  ---------------------------
// SVD Line: 3148

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CPU_CLOCK_HCLK_SEL
//    <name> HCLK_SEL </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4002000C) HCLK_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_CPU_CLOCK >> 8) & 0x3), ((MDR_RST_CLK_CPU_CLOCK = (MDR_RST_CLK_CPU_CLOCK & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_RST_CLK_CPU_CLOCK  -----------------------------
// SVD Line: 3121

//  <rtree> SFDITEM_REG__MDR_RST_CLK_CPU_CLOCK
//    <name> CPU_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002000C) CPU Clock Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_CPU_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_CPU_CLOCK = (MDR_RST_CLK_CPU_CLOCK & ~(0x3F7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CPU_CLOCK_CPU_C1_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CPU_CLOCK_CPU_C2_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CPU_CLOCK_CPU_C3_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CPU_CLOCK_HCLK_SEL </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_USB_CLOCK  --------------------------
// SVD Line: 3156

unsigned int MDR_RST_CLK_USB_CLOCK __AT (0x40020010);



// ----------------------  Field Item: MDR_RST_CLK_USB_CLOCK_USB_C1_SEL  --------------------------
// SVD Line: 3165

//  <item> SFDITEM_FIELD__MDR_RST_CLK_USB_CLOCK_USB_C1_SEL
//    <name> USB_C1_SEL </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020010) USB_C1_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_USB_CLOCK >> 0) & 0x3), ((MDR_RST_CLK_USB_CLOCK = (MDR_RST_CLK_USB_CLOCK & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_USB_CLOCK_USB_C2_SEL  --------------------------
// SVD Line: 3171

//  <item> SFDITEM_FIELD__MDR_RST_CLK_USB_CLOCK_USB_C2_SEL
//    <name> USB_C2_SEL </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020010) USB_C2_SEL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_USB_CLOCK ) </loc>
//      <o.2..2> USB_C2_SEL
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_USB_CLOCK_USB_C3_SEL  --------------------------
// SVD Line: 3177

//  <item> SFDITEM_FIELD__MDR_RST_CLK_USB_CLOCK_USB_C3_SEL
//    <name> USB_C3_SEL </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020010) USB_C3_SEL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_USB_CLOCK ) </loc>
//      <o.4..4> USB_C3_SEL
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_USB_CLOCK_USB_CLK_EN  --------------------------
// SVD Line: 3183

//  <item> SFDITEM_FIELD__MDR_RST_CLK_USB_CLOCK_USB_CLK_EN
//    <name> USB_CLK_EN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020010) USB_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_USB_CLOCK ) </loc>
//      <o.8..8> USB_CLK_EN
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_RST_CLK_USB_CLOCK  -----------------------------
// SVD Line: 3156

//  <rtree> SFDITEM_REG__MDR_RST_CLK_USB_CLOCK
//    <name> USB_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020010) USB Clock Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_USB_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_USB_CLOCK = (MDR_RST_CLK_USB_CLOCK & ~(0x117UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x117) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_USB_CLOCK_USB_C1_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_USB_CLOCK_USB_C2_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_USB_CLOCK_USB_C3_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_USB_CLOCK_USB_CLK_EN </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_RST_CLK_ADC_MCO_CLOCK  ------------------------
// SVD Line: 3191

unsigned int MDR_RST_CLK_ADC_MCO_CLOCK __AT (0x40020014);



// --------------------  Field Item: MDR_RST_CLK_ADC_MCO_CLOCK_ADC_C1_SEL  ------------------------
// SVD Line: 3200

//  <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_ADC_C1_SEL
//    <name> ADC_C1_SEL </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020014) ADC_C1_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_ADC_MCO_CLOCK >> 0) & 0x3), ((MDR_RST_CLK_ADC_MCO_CLOCK = (MDR_RST_CLK_ADC_MCO_CLOCK & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: MDR_RST_CLK_ADC_MCO_CLOCK_ADC_C2_SEL  ------------------------
// SVD Line: 3206

//  <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_ADC_C2_SEL
//    <name> ADC_C2_SEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020014) ADC_C2_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_ADC_MCO_CLOCK >> 4) & 0x3), ((MDR_RST_CLK_ADC_MCO_CLOCK = (MDR_RST_CLK_ADC_MCO_CLOCK & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: MDR_RST_CLK_ADC_MCO_CLOCK_ADC_C3_SEL  ------------------------
// SVD Line: 3212

//  <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_ADC_C3_SEL
//    <name> ADC_C3_SEL </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40020014) ADC_C3_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_ADC_MCO_CLOCK >> 8) & 0xF), ((MDR_RST_CLK_ADC_MCO_CLOCK = (MDR_RST_CLK_ADC_MCO_CLOCK & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_ADC_MCO_CLOCK_MCO_EN  --------------------------
// SVD Line: 3218

//  <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_MCO_EN
//    <name> MCO_EN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020014) MCO_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_ADC_MCO_CLOCK ) </loc>
//      <o.12..12> MCO_EN
//    </check>
//  </item>
//  


// --------------------  Field Item: MDR_RST_CLK_ADC_MCO_CLOCK_ADC_CLK_EN  ------------------------
// SVD Line: 3224

//  <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_ADC_CLK_EN
//    <name> ADC_CLK_EN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020014) ADC_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_ADC_MCO_CLOCK ) </loc>
//      <o.13..13> ADC_CLK_EN
//    </check>
//  </item>
//  


// ------------------------  Register RTree: MDR_RST_CLK_ADC_MCO_CLOCK  ---------------------------
// SVD Line: 3191

//  <rtree> SFDITEM_REG__MDR_RST_CLK_ADC_MCO_CLOCK
//    <name> ADC_MCO_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020014) ADC Clock Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_ADC_MCO_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_ADC_MCO_CLOCK = (MDR_RST_CLK_ADC_MCO_CLOCK & ~(0x3F33UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F33) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_ADC_C1_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_ADC_C2_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_ADC_C3_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_MCO_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_ADC_MCO_CLOCK_ADC_CLK_EN </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_RTC_CLOCK  --------------------------
// SVD Line: 3232

unsigned int MDR_RST_CLK_RTC_CLOCK __AT (0x40020018);



// ------------------------  Field Item: MDR_RST_CLK_RTC_CLOCK_HSE_SEL  ---------------------------
// SVD Line: 3241

//  <item> SFDITEM_FIELD__MDR_RST_CLK_RTC_CLOCK_HSE_SEL
//    <name> HSE_SEL </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40020018) HSE_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_RTC_CLOCK >> 0) & 0xF), ((MDR_RST_CLK_RTC_CLOCK = (MDR_RST_CLK_RTC_CLOCK & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_RST_CLK_RTC_CLOCK_HSI_SEL  ---------------------------
// SVD Line: 3247

//  <item> SFDITEM_FIELD__MDR_RST_CLK_RTC_CLOCK_HSI_SEL
//    <name> HSI_SEL </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40020018) HSI_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_RTC_CLOCK >> 4) & 0xF), ((MDR_RST_CLK_RTC_CLOCK = (MDR_RST_CLK_RTC_CLOCK & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_RTC_CLOCK_HSE_RTC_EN  --------------------------
// SVD Line: 3253

//  <item> SFDITEM_FIELD__MDR_RST_CLK_RTC_CLOCK_HSE_RTC_EN
//    <name> HSE_RTC_EN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020018) HSE_RTC_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_RTC_CLOCK ) </loc>
//      <o.8..8> HSE_RTC_EN
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_RTC_CLOCK_HSI_RTC_EN  --------------------------
// SVD Line: 3259

//  <item> SFDITEM_FIELD__MDR_RST_CLK_RTC_CLOCK_HSI_RTC_EN
//    <name> HSI_RTC_EN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020018) HSI_RTC_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_RTC_CLOCK ) </loc>
//      <o.9..9> HSI_RTC_EN
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_RST_CLK_RTC_CLOCK  -----------------------------
// SVD Line: 3232

//  <rtree> SFDITEM_REG__MDR_RST_CLK_RTC_CLOCK
//    <name> RTC_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020018) RTC Clock Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_RTC_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_RTC_CLOCK = (MDR_RST_CLK_RTC_CLOCK & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_RTC_CLOCK_HSE_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_RTC_CLOCK_HSI_SEL </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_RTC_CLOCK_HSE_RTC_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_RTC_CLOCK_HSI_RTC_EN </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_PER_CLOCK  --------------------------
// SVD Line: 3267

unsigned int MDR_RST_CLK_PER_CLOCK __AT (0x4002001C);



// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_CAN1  --------------------------
// SVD Line: 3276

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_CAN1
//    <name> PCLK_CAN1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002001C) PCLK_CAN1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.0..0> PCLK_CAN1
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_CAN2  --------------------------
// SVD Line: 3282

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_CAN2
//    <name> PCLK_CAN2 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002001C) PCLK_CAN2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.1..1> PCLK_CAN2
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_USB  ---------------------------
// SVD Line: 3288

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_USB
//    <name> PCLK_USB </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002001C) PCLK_USB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.2..2> PCLK_USB
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_EEPROM  -------------------------
// SVD Line: 3294

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_EEPROM
//    <name> PCLK_EEPROM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4002001C) PCLK_EEPROM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.3..3> PCLK_EEPROM
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_RST_CLK  -------------------------
// SVD Line: 3300

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_RST_CLK
//    <name> PCLK_RST_CLK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4002001C) PCLK_RST_CLK </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.4..4> PCLK_RST_CLK
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_DMA  ---------------------------
// SVD Line: 3306

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_DMA
//    <name> PCLK_DMA </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4002001C) PCLK_DMA </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.5..5> PCLK_DMA
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_UART0  --------------------------
// SVD Line: 3312

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_UART0
//    <name> PCLK_UART0 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4002001C) PCLK_UART0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.6..6> PCLK_UART0
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_UART1  --------------------------
// SVD Line: 3318

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_UART1
//    <name> PCLK_UART1 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002001C) PCLK_UART1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.7..7> PCLK_UART1
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_SPI1  --------------------------
// SVD Line: 3324

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_SPI1
//    <name> PCLK_SPI1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4002001C) PCLK_SPI1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.8..8> PCLK_SPI1
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_MILSTD1  -------------------------
// SVD Line: 3330

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_MILSTD1
//    <name> PCLK_MILSTD1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4002001C) PCLK_MILSTD1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.9..9> PCLK_MILSTD1
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_MILSTD2  -------------------------
// SVD Line: 3336

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_MILSTD2
//    <name> PCLK_MILSTD2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4002001C) PCLK_MILSTD2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.10..10> PCLK_MILSTD2
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_POWER  --------------------------
// SVD Line: 3342

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_POWER
//    <name> PCLK_POWER </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4002001C) PCLK_POWER </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.11..11> PCLK_POWER
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_WWDG  --------------------------
// SVD Line: 3348

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_WWDG
//    <name> PCLK_WWDG </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4002001C) PCLK_WWDG </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.12..12> PCLK_WWDG
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_IWDG  --------------------------
// SVD Line: 3354

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_IWDG
//    <name> PCLK_IWDG </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4002001C) PCLK_IWDG </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.13..13> PCLK_IWDG
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_TIMER1  -------------------------
// SVD Line: 3360

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_TIMER1
//    <name> PCLK_TIMER1 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4002001C) PCLK_TIMER1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.14..14> PCLK_TIMER1
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_TIMER2  -------------------------
// SVD Line: 3366

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_TIMER2
//    <name> PCLK_TIMER2 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4002001C) PCLK_TIMER2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.15..15> PCLK_TIMER2
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_TIMER3  -------------------------
// SVD Line: 3372

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_TIMER3
//    <name> PCLK_TIMER3 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4002001C) PCLK_TIMER3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.16..16> PCLK_TIMER3
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_ADC  ---------------------------
// SVD Line: 3378

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_ADC
//    <name> PCLK_ADC </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4002001C) PCLK_ADC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.17..17> PCLK_ADC
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_DAC  ---------------------------
// SVD Line: 3384

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_DAC
//    <name> PCLK_DAC </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x4002001C) PCLK_DAC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.18..18> PCLK_DAC
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_TIMER4  -------------------------
// SVD Line: 3390

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_TIMER4
//    <name> PCLK_TIMER4 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x4002001C) PCLK_TIMER4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.19..19> PCLK_TIMER4
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_SPI2  --------------------------
// SVD Line: 3396

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_SPI2
//    <name> PCLK_SPI2 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x4002001C) PCLK_SPI2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.20..20> PCLK_SPI2
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_PORTA  --------------------------
// SVD Line: 3402

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTA
//    <name> PCLK_PORTA </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x4002001C) PCLK_PORTA </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.21..21> PCLK_PORTA
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_PORTB  --------------------------
// SVD Line: 3408

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTB
//    <name> PCLK_PORTB </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x4002001C) PCLK_PORTB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.22..22> PCLK_PORTB
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_PORTC  --------------------------
// SVD Line: 3414

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTC
//    <name> PCLK_PORTC </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x4002001C) PCLK_PORTC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.23..23> PCLK_PORTC
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_PORTD  --------------------------
// SVD Line: 3420

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTD
//    <name> PCLK_PORTD </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x4002001C) PCLK_PORTD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.24..24> PCLK_PORTD
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_PORTE  --------------------------
// SVD Line: 3426

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTE
//    <name> PCLK_PORTE </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x4002001C) PCLK_PORTE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.25..25> PCLK_PORTE
//    </check>
//  </item>
//  


// --------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_ARINC429R  ------------------------
// SVD Line: 3432

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_ARINC429R
//    <name> PCLK_ARINC429R </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x4002001C) PCLK_ARINC429R </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.26..26> PCLK_ARINC429R
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_BKP  ---------------------------
// SVD Line: 3438

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_BKP
//    <name> PCLK_BKP </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x4002001C) PCLK_BKP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.27..27> PCLK_BKP
//    </check>
//  </item>
//  


// --------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_ARINC429T  ------------------------
// SVD Line: 3444

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_ARINC429T
//    <name> PCLK_ARINC429T </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4002001C) PCLK_ARINC429T </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.28..28> PCLK_ARINC429T
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_PORTF  --------------------------
// SVD Line: 3450

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTF
//    <name> PCLK_PORTF </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4002001C) PCLK_PORTF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.29..29> PCLK_PORTF
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_EXT_BUS  -------------------------
// SVD Line: 3456

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_EXT_BUS
//    <name> PCLK_EXT_BUS </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x4002001C) PCLK_EXT_BUS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.30..30> PCLK_EXT_BUS
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER_CLOCK_PCLK_SPI3  --------------------------
// SVD Line: 3462

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_SPI3
//    <name> PCLK_SPI3 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x4002001C) PCLK_SPI3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER_CLOCK ) </loc>
//      <o.31..31> PCLK_SPI3
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_RST_CLK_PER_CLOCK  -----------------------------
// SVD Line: 3267

//  <rtree> SFDITEM_REG__MDR_RST_CLK_PER_CLOCK
//    <name> PER_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002001C) Peripheral Clock Enable Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_PER_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_PER_CLOCK = (MDR_RST_CLK_PER_CLOCK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_CAN1 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_CAN2 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_USB </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_EEPROM </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_RST_CLK </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_DMA </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_UART0 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_UART1 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_SPI1 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_MILSTD1 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_MILSTD2 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_POWER </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_WWDG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_IWDG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_TIMER1 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_TIMER2 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_TIMER3 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_ADC </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_DAC </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_TIMER4 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_SPI2 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTA </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTB </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTC </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTD </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTE </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_ARINC429R </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_BKP </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_ARINC429T </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_PORTF </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_EXT_BUS </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER_CLOCK_PCLK_SPI3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_CAN_CLOCK  --------------------------
// SVD Line: 3470

unsigned int MDR_RST_CLK_CAN_CLOCK __AT (0x40020020);



// -----------------------  Field Item: MDR_RST_CLK_CAN_CLOCK_CAN1_BRG  ---------------------------
// SVD Line: 3479

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CAN_CLOCK_CAN1_BRG
//    <name> CAN1_BRG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40020020) CAN1_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_CAN_CLOCK >> 0) & 0xFF), ((MDR_RST_CLK_CAN_CLOCK = (MDR_RST_CLK_CAN_CLOCK & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_CAN_CLOCK_CAN2_BRG  ---------------------------
// SVD Line: 3485

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CAN_CLOCK_CAN2_BRG
//    <name> CAN2_BRG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40020020) CAN2_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_CAN_CLOCK >> 8) & 0xFF), ((MDR_RST_CLK_CAN_CLOCK = (MDR_RST_CLK_CAN_CLOCK & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_CAN_CLOCK_CAN1_CLK_EN  -------------------------
// SVD Line: 3491

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CAN_CLOCK_CAN1_CLK_EN
//    <name> CAN1_CLK_EN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40020020) CAN1_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_CAN_CLOCK ) </loc>
//      <o.24..24> CAN1_CLK_EN
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_CAN_CLOCK_CAN2_CLK_EN  -------------------------
// SVD Line: 3497

//  <item> SFDITEM_FIELD__MDR_RST_CLK_CAN_CLOCK_CAN2_CLK_EN
//    <name> CAN2_CLK_EN </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40020020) CAN2_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_CAN_CLOCK ) </loc>
//      <o.25..25> CAN2_CLK_EN
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_RST_CLK_CAN_CLOCK  -----------------------------
// SVD Line: 3470

//  <rtree> SFDITEM_REG__MDR_RST_CLK_CAN_CLOCK
//    <name> CAN_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020020) CAN Clock Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_CAN_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_CAN_CLOCK = (MDR_RST_CLK_CAN_CLOCK & ~(0x300FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x300FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CAN_CLOCK_CAN1_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CAN_CLOCK_CAN2_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CAN_CLOCK_CAN1_CLK_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_CAN_CLOCK_CAN2_CLK_EN </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_TIM_CLOCK  --------------------------
// SVD Line: 3505

unsigned int MDR_RST_CLK_TIM_CLOCK __AT (0x40020024);



// -----------------------  Field Item: MDR_RST_CLK_TIM_CLOCK_TIM1_BRG  ---------------------------
// SVD Line: 3514

//  <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM1_BRG
//    <name> TIM1_BRG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40020024) TIM1_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_TIM_CLOCK >> 0) & 0xFF), ((MDR_RST_CLK_TIM_CLOCK = (MDR_RST_CLK_TIM_CLOCK & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_TIM_CLOCK_TIM2_BRG  ---------------------------
// SVD Line: 3520

//  <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM2_BRG
//    <name> TIM2_BRG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40020024) TIM2_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_TIM_CLOCK >> 8) & 0xFF), ((MDR_RST_CLK_TIM_CLOCK = (MDR_RST_CLK_TIM_CLOCK & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_TIM_CLOCK_TIM3_BRG  ---------------------------
// SVD Line: 3526

//  <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM3_BRG
//    <name> TIM3_BRG </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40020024) TIM3_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_TIM_CLOCK >> 16) & 0xFF), ((MDR_RST_CLK_TIM_CLOCK = (MDR_RST_CLK_TIM_CLOCK & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_TIM_CLOCK_TIM1_CLK_EN  -------------------------
// SVD Line: 3532

//  <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM1_CLK_EN
//    <name> TIM1_CLK_EN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40020024) TIM1_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_TIM_CLOCK ) </loc>
//      <o.24..24> TIM1_CLK_EN
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_TIM_CLOCK_TIM2_CLK_EN  -------------------------
// SVD Line: 3538

//  <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM2_CLK_EN
//    <name> TIM2_CLK_EN </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40020024) TIM2_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_TIM_CLOCK ) </loc>
//      <o.25..25> TIM2_CLK_EN
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_TIM_CLOCK_TIM3_CLK_EN  -------------------------
// SVD Line: 3544

//  <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM3_CLK_EN
//    <name> TIM3_CLK_EN </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40020024) TIM3_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_TIM_CLOCK ) </loc>
//      <o.26..26> TIM3_CLK_EN
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_RST_CLK_TIM_CLOCK  -----------------------------
// SVD Line: 3505

//  <rtree> SFDITEM_REG__MDR_RST_CLK_TIM_CLOCK
//    <name> TIM_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020024) Timer Clock Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_TIM_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_TIM_CLOCK = (MDR_RST_CLK_TIM_CLOCK & ~(0x7FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM1_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM2_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM3_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM1_CLK_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM2_CLK_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_TIM_CLOCK_TIM3_CLK_EN </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_UART_CLOCK  -------------------------
// SVD Line: 3552

unsigned int MDR_RST_CLK_UART_CLOCK __AT (0x40020028);



// ----------------------  Field Item: MDR_RST_CLK_UART_CLOCK_UART1_BRG  --------------------------
// SVD Line: 3561

//  <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_UART1_BRG
//    <name> UART1_BRG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40020028) UART1_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_UART_CLOCK >> 0) & 0xFF), ((MDR_RST_CLK_UART_CLOCK = (MDR_RST_CLK_UART_CLOCK & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_UART_CLOCK_UART2_BRG  --------------------------
// SVD Line: 3567

//  <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_UART2_BRG
//    <name> UART2_BRG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40020028) UART2_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_UART_CLOCK >> 8) & 0xFF), ((MDR_RST_CLK_UART_CLOCK = (MDR_RST_CLK_UART_CLOCK & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_UART_CLOCK_TIM4_BRG  --------------------------
// SVD Line: 3573

//  <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_TIM4_BRG
//    <name> TIM4_BRG </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40020028) TIM4_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_UART_CLOCK >> 16) & 0xFF), ((MDR_RST_CLK_UART_CLOCK = (MDR_RST_CLK_UART_CLOCK & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_UART_CLOCK_UART1_CLK_EN  ------------------------
// SVD Line: 3579

//  <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_UART1_CLK_EN
//    <name> UART1_CLK_EN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40020028) UART1_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_UART_CLOCK ) </loc>
//      <o.24..24> UART1_CLK_EN
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_UART_CLOCK_UART2_CLK_EN  ------------------------
// SVD Line: 3585

//  <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_UART2_CLK_EN
//    <name> UART2_CLK_EN </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40020028) UART2_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_UART_CLOCK ) </loc>
//      <o.25..25> UART2_CLK_EN
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_UART_CLOCK_TIM4_CLK_EN  -------------------------
// SVD Line: 3591

//  <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_TIM4_CLK_EN
//    <name> TIM4_CLK_EN </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40020028) TIM4_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_UART_CLOCK ) </loc>
//      <o.26..26> TIM4_CLK_EN
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_RST_CLK_UART_CLOCK  -----------------------------
// SVD Line: 3552

//  <rtree> SFDITEM_REG__MDR_RST_CLK_UART_CLOCK
//    <name> UART_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020028) UART Clock Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_UART_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_UART_CLOCK = (MDR_RST_CLK_UART_CLOCK & ~(0x7FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_UART1_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_UART2_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_TIM4_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_UART1_CLK_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_UART2_CLK_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_UART_CLOCK_TIM4_CLK_EN </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_SSP_CLOCK  --------------------------
// SVD Line: 3599

unsigned int MDR_RST_CLK_SSP_CLOCK __AT (0x4002002C);



// -----------------------  Field Item: MDR_RST_CLK_SSP_CLOCK_SSP1_BRG  ---------------------------
// SVD Line: 3608

//  <item> SFDITEM_FIELD__MDR_RST_CLK_SSP_CLOCK_SSP1_BRG
//    <name> SSP1_BRG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4002002C) SSP1_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_SSP_CLOCK >> 0) & 0xFF), ((MDR_RST_CLK_SSP_CLOCK = (MDR_RST_CLK_SSP_CLOCK & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_SSP_CLOCK_SSP2_BRG  ---------------------------
// SVD Line: 3614

//  <item> SFDITEM_FIELD__MDR_RST_CLK_SSP_CLOCK_SSP2_BRG
//    <name> SSP2_BRG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4002002C) SSP2_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_SSP_CLOCK >> 8) & 0xFF), ((MDR_RST_CLK_SSP_CLOCK = (MDR_RST_CLK_SSP_CLOCK & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_SSP_CLOCK_SSP1_CLK_EN  -------------------------
// SVD Line: 3620

//  <item> SFDITEM_FIELD__MDR_RST_CLK_SSP_CLOCK_SSP1_CLK_EN
//    <name> SSP1_CLK_EN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x4002002C) SSP1_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_SSP_CLOCK ) </loc>
//      <o.24..24> SSP1_CLK_EN
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_SSP_CLOCK_SSP2_CLK_EN  -------------------------
// SVD Line: 3626

//  <item> SFDITEM_FIELD__MDR_RST_CLK_SSP_CLOCK_SSP2_CLK_EN
//    <name> SSP2_CLK_EN </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x4002002C) SSP2_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_SSP_CLOCK ) </loc>
//      <o.25..25> SSP2_CLK_EN
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_RST_CLK_SSP_CLOCK  -----------------------------
// SVD Line: 3599

//  <rtree> SFDITEM_REG__MDR_RST_CLK_SSP_CLOCK
//    <name> SSP_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002002C) SSP Clock Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_SSP_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_SSP_CLOCK = (MDR_RST_CLK_SSP_CLOCK & ~(0x300FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x300FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_SSP_CLOCK_SSP1_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_SSP_CLOCK_SSP2_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_SSP_CLOCK_SSP1_CLK_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_SSP_CLOCK_SSP2_CLK_EN </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_ETH_CLOCK  --------------------------
// SVD Line: 3634

unsigned int MDR_RST_CLK_ETH_CLOCK __AT (0x40020034);



// ------------------------  Field Item: MDR_RST_CLK_ETH_CLOCK_ETH_BRG  ---------------------------
// SVD Line: 3643

//  <item> SFDITEM_FIELD__MDR_RST_CLK_ETH_CLOCK_ETH_BRG
//    <name> ETH_BRG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40020034) ETH_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_ETH_CLOCK >> 0) & 0xFF), ((MDR_RST_CLK_ETH_CLOCK = (MDR_RST_CLK_ETH_CLOCK & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_RST_CLK_ETH_CLOCK_MAN_BRG  ---------------------------
// SVD Line: 3649

//  <item> SFDITEM_FIELD__MDR_RST_CLK_ETH_CLOCK_MAN_BRG
//    <name> MAN_BRG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40020034) MAN_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_ETH_CLOCK >> 8) & 0xFF), ((MDR_RST_CLK_ETH_CLOCK = (MDR_RST_CLK_ETH_CLOCK & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_RST_CLK_ETH_CLOCK_PHY_BRG  ---------------------------
// SVD Line: 3655

//  <item> SFDITEM_FIELD__MDR_RST_CLK_ETH_CLOCK_PHY_BRG
//    <name> PHY_BRG </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40020034) PHY_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_ETH_CLOCK >> 16) & 0xFF), ((MDR_RST_CLK_ETH_CLOCK = (MDR_RST_CLK_ETH_CLOCK & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_ETH_CLOCK_ETH_CLK_EN  --------------------------
// SVD Line: 3661

//  <item> SFDITEM_FIELD__MDR_RST_CLK_ETH_CLOCK_ETH_CLK_EN
//    <name> ETH_CLK_EN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40020034) ETH_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_ETH_CLOCK ) </loc>
//      <o.24..24> ETH_CLK_EN
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_ETH_CLOCK_MAN_CLK_EN  --------------------------
// SVD Line: 3667

//  <item> SFDITEM_FIELD__MDR_RST_CLK_ETH_CLOCK_MAN_CLK_EN
//    <name> MAN_CLK_EN </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40020034) MAN_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_ETH_CLOCK ) </loc>
//      <o.25..25> MAN_CLK_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_RST_CLK_ETH_CLOCK_SLEEP  ----------------------------
// SVD Line: 3673

//  <item> SFDITEM_FIELD__MDR_RST_CLK_ETH_CLOCK_SLEEP
//    <name> SLEEP </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40020034) SLEEP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_ETH_CLOCK ) </loc>
//      <o.26..26> SLEEP
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_ETH_CLOCK_PHY_CLK_EN  --------------------------
// SVD Line: 3679

//  <item> SFDITEM_FIELD__MDR_RST_CLK_ETH_CLOCK_PHY_CLK_EN
//    <name> PHY_CLK_EN </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40020034) PHY_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_ETH_CLOCK ) </loc>
//      <o.27..27> PHY_CLK_EN
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_ETH_CLOCK_PHY_CLK_SEL  -------------------------
// SVD Line: 3685

//  <item> SFDITEM_FIELD__MDR_RST_CLK_ETH_CLOCK_PHY_CLK_SEL
//    <name> PHY_CLK_SEL </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40020034) PHY_CLK_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_ETH_CLOCK >> 28) & 0x3), ((MDR_RST_CLK_ETH_CLOCK = (MDR_RST_CLK_ETH_CLOCK & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_RST_CLK_ETH_CLOCK  -----------------------------
// SVD Line: 3634

//  <rtree> SFDITEM_REG__MDR_RST_CLK_ETH_CLOCK
//    <name> ETH_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020034) ETH Clock Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_ETH_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_ETH_CLOCK = (MDR_RST_CLK_ETH_CLOCK & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_ETH_CLOCK_ETH_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_ETH_CLOCK_MAN_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_ETH_CLOCK_PHY_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_ETH_CLOCK_ETH_CLK_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_ETH_CLOCK_MAN_CLK_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_ETH_CLOCK_SLEEP </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_ETH_CLOCK_PHY_CLK_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_ETH_CLOCK_PHY_CLK_SEL </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_RST_CLK_PER2_CLOCK  -------------------------
// SVD Line: 3693

unsigned int MDR_RST_CLK_PER2_CLOCK __AT (0x40020038);



// --------------------  Field Item: MDR_RST_CLK_PER2_CLOCK_PCLK_AUDIO_IP  ------------------------
// SVD Line: 3702

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER2_CLOCK_PCLK_AUDIO_IP
//    <name> PCLK_AUDIO_IP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020038) PCLK_AUDIO_IP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER2_CLOCK ) </loc>
//      <o.0..0> PCLK_AUDIO_IP
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_RST_CLK_PER2_CLOCK_PCLK_LED  --------------------------
// SVD Line: 3708

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER2_CLOCK_PCLK_LED
//    <name> PCLK_LED </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020038) PCLK_LED </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER2_CLOCK ) </loc>
//      <o.1..1> PCLK_LED
//    </check>
//  </item>
//  


// --------------------  Field Item: MDR_RST_CLK_PER2_CLOCK_PCLK_KEYBOARD  ------------------------
// SVD Line: 3714

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER2_CLOCK_PCLK_KEYBOARD
//    <name> PCLK_KEYBOARD </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020038) PCLK_KEYBOARD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER2_CLOCK ) </loc>
//      <o.2..2> PCLK_KEYBOARD
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER2_CLOCK_PCLK_PORTG  -------------------------
// SVD Line: 3720

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER2_CLOCK_PCLK_PORTG
//    <name> PCLK_PORTG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020038) PCLK_PORTG </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER2_CLOCK ) </loc>
//      <o.3..3> PCLK_PORTG
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER2_CLOCK_PCLK_UART2  -------------------------
// SVD Line: 3726

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER2_CLOCK_PCLK_UART2
//    <name> PCLK_UART2 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020038) PCLK_UART2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER2_CLOCK ) </loc>
//      <o.4..4> PCLK_UART2
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER2_CLOCK_PCLK_UART3  -------------------------
// SVD Line: 3732

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER2_CLOCK_PCLK_UART3
//    <name> PCLK_UART3 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020038) PCLK_UART3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER2_CLOCK ) </loc>
//      <o.5..5> PCLK_UART3
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER2_CLOCK_PCLK_SPI4  --------------------------
// SVD Line: 3738

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER2_CLOCK_PCLK_SPI4
//    <name> PCLK_SPI4 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020038) PCLK_SPI4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER2_CLOCK ) </loc>
//      <o.6..6> PCLK_SPI4
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER2_CLOCK_PCLK_PORTH  -------------------------
// SVD Line: 3744

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER2_CLOCK_PCLK_PORTH
//    <name> PCLK_PORTH </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020038) PCLK_PORTH </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER2_CLOCK ) </loc>
//      <o.7..7> PCLK_PORTH
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_RST_CLK_PER2_CLOCK_PCLK_PORTI  -------------------------
// SVD Line: 3750

//  <item> SFDITEM_FIELD__MDR_RST_CLK_PER2_CLOCK_PCLK_PORTI
//    <name> PCLK_PORTI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020038) PCLK_PORTI </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_PER2_CLOCK ) </loc>
//      <o.8..8> PCLK_PORTI
//    </check>
//  </item>
//  


// -------------------------  Register RTree: MDR_RST_CLK_PER2_CLOCK  -----------------------------
// SVD Line: 3693

//  <rtree> SFDITEM_REG__MDR_RST_CLK_PER2_CLOCK
//    <name> PER2_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020038) Peripheral Clock Enable 2 Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_PER2_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_PER2_CLOCK = (MDR_RST_CLK_PER2_CLOCK & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER2_CLOCK_PCLK_AUDIO_IP </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER2_CLOCK_PCLK_LED </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER2_CLOCK_PCLK_KEYBOARD </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER2_CLOCK_PCLK_PORTG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER2_CLOCK_PCLK_UART2 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER2_CLOCK_PCLK_UART3 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER2_CLOCK_PCLK_SPI4 </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER2_CLOCK_PCLK_PORTH </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_PER2_CLOCK_PCLK_PORTI </item>
//  </rtree>
//  


// --------------------  Register Item Address: MDR_RST_CLK_UART_SSP_CLOCK  -----------------------
// SVD Line: 3758

unsigned int MDR_RST_CLK_UART_SSP_CLOCK __AT (0x4002003C);



// --------------------  Field Item: MDR_RST_CLK_UART_SSP_CLOCK_UART2_BRG  ------------------------
// SVD Line: 3767

//  <item> SFDITEM_FIELD__MDR_RST_CLK_UART_SSP_CLOCK_UART2_BRG
//    <name> UART2_BRG </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x4002003C) UART2_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_UART_SSP_CLOCK >> 0) & 0x7), ((MDR_RST_CLK_UART_SSP_CLOCK = (MDR_RST_CLK_UART_SSP_CLOCK & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: MDR_RST_CLK_UART_SSP_CLOCK_UART3_BRG  ------------------------
// SVD Line: 3773

//  <item> SFDITEM_FIELD__MDR_RST_CLK_UART_SSP_CLOCK_UART3_BRG
//    <name> UART3_BRG </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x4002003C) UART3_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_UART_SSP_CLOCK >> 8) & 0x7), ((MDR_RST_CLK_UART_SSP_CLOCK = (MDR_RST_CLK_UART_SSP_CLOCK & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_RST_CLK_UART_SSP_CLOCK_SSP4_BRG  ------------------------
// SVD Line: 3779

//  <item> SFDITEM_FIELD__MDR_RST_CLK_UART_SSP_CLOCK_SSP4_BRG
//    <name> SSP4_BRG </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x4002003C) SSP4_BRG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_RST_CLK_UART_SSP_CLOCK >> 16) & 0x7), ((MDR_RST_CLK_UART_SSP_CLOCK = (MDR_RST_CLK_UART_SSP_CLOCK & ~(0x7UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: MDR_RST_CLK_UART_SSP_CLOCK_UART2_CLK_EN  ----------------------
// SVD Line: 3785

//  <item> SFDITEM_FIELD__MDR_RST_CLK_UART_SSP_CLOCK_UART2_CLK_EN
//    <name> UART2_CLK_EN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x4002003C) UART2_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_UART_SSP_CLOCK ) </loc>
//      <o.24..24> UART2_CLK_EN
//    </check>
//  </item>
//  


// -------------------  Field Item: MDR_RST_CLK_UART_SSP_CLOCK_UART3_CLK_EN  ----------------------
// SVD Line: 3791

//  <item> SFDITEM_FIELD__MDR_RST_CLK_UART_SSP_CLOCK_UART3_CLK_EN
//    <name> UART3_CLK_EN </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x4002003C) UART3_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_UART_SSP_CLOCK ) </loc>
//      <o.25..25> UART3_CLK_EN
//    </check>
//  </item>
//  


// -------------------  Field Item: MDR_RST_CLK_UART_SSP_CLOCK_SSP4_CLK_EN  -----------------------
// SVD Line: 3797

//  <item> SFDITEM_FIELD__MDR_RST_CLK_UART_SSP_CLOCK_SSP4_CLK_EN
//    <name> SSP4_CLK_EN </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x4002003C) SSP4_CLK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_RST_CLK_UART_SSP_CLOCK ) </loc>
//      <o.26..26> SSP4_CLK_EN
//    </check>
//  </item>
//  


// -----------------------  Register RTree: MDR_RST_CLK_UART_SSP_CLOCK  ---------------------------
// SVD Line: 3758

//  <rtree> SFDITEM_REG__MDR_RST_CLK_UART_SSP_CLOCK
//    <name> UART_SSP_CLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002003C) UART SSP Clock Register </i>
//    <loc> ( (unsigned int)((MDR_RST_CLK_UART_SSP_CLOCK >> 0) & 0xFFFFFFFF), ((MDR_RST_CLK_UART_SSP_CLOCK = (MDR_RST_CLK_UART_SSP_CLOCK & ~(0x7070707UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7070707) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_UART_SSP_CLOCK_UART2_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_UART_SSP_CLOCK_UART3_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_UART_SSP_CLOCK_SSP4_BRG </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_UART_SSP_CLOCK_UART2_CLK_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_UART_SSP_CLOCK_UART3_CLK_EN </item>
//    <item> SFDITEM_FIELD__MDR_RST_CLK_UART_SSP_CLOCK_SSP4_CLK_EN </item>
//  </rtree>
//  


// ------------------------------  Peripheral View: MDR_RST_CLK  ----------------------------------
// SVD Line: 2989

//  <view> MDR_RST_CLK
//    <name> MDR_RST_CLK </name>
//    <item> SFDITEM_REG__MDR_RST_CLK_CLOCK_STATUS </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_PLL_CONTROL </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_HS_CONTROL </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_CPU_CLOCK </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_USB_CLOCK </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_ADC_MCO_CLOCK </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_RTC_CLOCK </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_PER_CLOCK </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_CAN_CLOCK </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_TIM_CLOCK </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_UART_CLOCK </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_SSP_CLOCK </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_ETH_CLOCK </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_PER2_CLOCK </item>
//    <item> SFDITEM_REG__MDR_RST_CLK_UART_SSP_CLOCK </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_DMA_STATUS  -----------------------------
// SVD Line: 3826

unsigned int MDR_DMA_STATUS __AT (0x40028000);



// ------------------------  Field Item: MDR_DMA_STATUS_MASTER_ENABLE  ----------------------------
// SVD Line: 3835

//  <item> SFDITEM_FIELD__MDR_DMA_STATUS_MASTER_ENABLE
//    <name> MASTER_ENABLE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40028000) MASTER_ENABLE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_DMA_STATUS ) </loc>
//      <o.0..0> MASTER_ENABLE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_DMA_STATUS_STATE  --------------------------------
// SVD Line: 3841

//  <item> SFDITEM_FIELD__MDR_DMA_STATUS_STATE
//    <name> STATE </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40028000) STATE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_DMA_STATUS >> 4) & 0xF), ((MDR_DMA_STATUS = (MDR_DMA_STATUS & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_DMA_STATUS_CHNLS_MINUS1  ----------------------------
// SVD Line: 3847

//  <item> SFDITEM_FIELD__MDR_DMA_STATUS_CHNLS_MINUS1
//    <name> CHNLS_MINUS1 </name>
//    <rw> 
//    <i> [Bits 20..16] RW (@ 0x40028000) CHNLS_MINUS1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_DMA_STATUS >> 16) & 0x1F), ((MDR_DMA_STATUS = (MDR_DMA_STATUS & ~(0x1FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_DMA_STATUS_TEST_STATUS  -----------------------------
// SVD Line: 3853

//  <item> SFDITEM_FIELD__MDR_DMA_STATUS_TEST_STATUS
//    <name> TEST_STATUS </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40028000) TEST_STATUS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_DMA_STATUS >> 28) & 0xF), ((MDR_DMA_STATUS = (MDR_DMA_STATUS & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_DMA_STATUS  ---------------------------------
// SVD Line: 3826

//  <rtree> SFDITEM_REG__MDR_DMA_STATUS
//    <name> STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40028000) DMA Status Register </i>
//    <loc> ( (unsigned int)((MDR_DMA_STATUS >> 0) & 0xFFFFFFFF), ((MDR_DMA_STATUS = (MDR_DMA_STATUS & ~(0xF01F00F1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF01F00F1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_DMA_STATUS_MASTER_ENABLE </item>
//    <item> SFDITEM_FIELD__MDR_DMA_STATUS_STATE </item>
//    <item> SFDITEM_FIELD__MDR_DMA_STATUS_CHNLS_MINUS1 </item>
//    <item> SFDITEM_FIELD__MDR_DMA_STATUS_TEST_STATUS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_DMA_CFG  -------------------------------
// SVD Line: 3861

unsigned int MDR_DMA_CFG __AT (0x40028004);



// --------------------------  Field Item: MDR_DMA_CFG_MASTER_ENABLE  -----------------------------
// SVD Line: 3870

//  <item> SFDITEM_FIELD__MDR_DMA_CFG_MASTER_ENABLE
//    <name> MASTER_ENABLE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40028004) MASTER_ENABLE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_DMA_CFG ) </loc>
//      <o.0..0> MASTER_ENABLE
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_DMA_CFG_CHNL_PROT_CTRL  -----------------------------
// SVD Line: 3876

//  <item> SFDITEM_FIELD__MDR_DMA_CFG_CHNL_PROT_CTRL
//    <name> CHNL_PROT_CTRL </name>
//    <rw> 
//    <i> [Bits 7..5] RW (@ 0x40028004) CHNL_PROT_CTRL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_DMA_CFG >> 5) & 0x7), ((MDR_DMA_CFG = (MDR_DMA_CFG & ~(0x7UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_DMA_CFG  ----------------------------------
// SVD Line: 3861

//  <rtree> SFDITEM_REG__MDR_DMA_CFG
//    <name> CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40028004) DMA Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_DMA_CFG >> 0) & 0xFFFFFFFF), ((MDR_DMA_CFG = (MDR_DMA_CFG & ~(0xE1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_DMA_CFG_MASTER_ENABLE </item>
//    <item> SFDITEM_FIELD__MDR_DMA_CFG_CHNL_PROT_CTRL </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_DMA_CTRL_BASE_PTR  --------------------------
// SVD Line: 3884

unsigned int MDR_DMA_CTRL_BASE_PTR __AT (0x40028008);



// --------------------------  Register Item: MDR_DMA_CTRL_BASE_PTR  ------------------------------
// SVD Line: 3884

//  <item> SFDITEM_REG__MDR_DMA_CTRL_BASE_PTR
//    <name> CTRL_BASE_PTR </name>
//    <i> [Bits 31..0] RW (@ 0x40028008) CTRL_BASE_PTR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CTRL_BASE_PTR >> 0) & 0xFFFFFFFF), ((MDR_DMA_CTRL_BASE_PTR = (MDR_DMA_CTRL_BASE_PTR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_DMA_ALT_CTRL_BASE_PTR  ------------------------
// SVD Line: 3892

unsigned int MDR_DMA_ALT_CTRL_BASE_PTR __AT (0x4002800C);



// ------------------------  Register Item: MDR_DMA_ALT_CTRL_BASE_PTR  ----------------------------
// SVD Line: 3892

//  <item> SFDITEM_REG__MDR_DMA_ALT_CTRL_BASE_PTR
//    <name> ALT_CTRL_BASE_PTR </name>
//    <i> [Bits 31..0] RW (@ 0x4002800C) ALT_CTRL_BASE_PTR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_ALT_CTRL_BASE_PTR >> 0) & 0xFFFFFFFF), ((MDR_DMA_ALT_CTRL_BASE_PTR = (MDR_DMA_ALT_CTRL_BASE_PTR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: MDR_DMA_WAITONREQ_STATUS  ------------------------
// SVD Line: 3900

unsigned int MDR_DMA_WAITONREQ_STATUS __AT (0x40028010);



// -------------------------  Register Item: MDR_DMA_WAITONREQ_STATUS  ----------------------------
// SVD Line: 3900

//  <item> SFDITEM_REG__MDR_DMA_WAITONREQ_STATUS
//    <name> WAITONREQ_STATUS </name>
//    <i> [Bits 31..0] RW (@ 0x40028010) WAITONREQ_STATUS </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_WAITONREQ_STATUS >> 0) & 0xFFFFFFFF), ((MDR_DMA_WAITONREQ_STATUS = (MDR_DMA_WAITONREQ_STATUS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: MDR_DMA_CHNL_SW_REQUEST  -------------------------
// SVD Line: 3908

unsigned int MDR_DMA_CHNL_SW_REQUEST __AT (0x40028014);



// -------------------------  Register Item: MDR_DMA_CHNL_SW_REQUEST  -----------------------------
// SVD Line: 3908

//  <item> SFDITEM_REG__MDR_DMA_CHNL_SW_REQUEST
//    <name> CHNL_SW_REQUEST </name>
//    <i> [Bits 31..0] RW (@ 0x40028014) CHNL_SW_REQUEST </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_SW_REQUEST >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_SW_REQUEST = (MDR_DMA_CHNL_SW_REQUEST & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_DMA_CHNL_USEBURST_SET  ------------------------
// SVD Line: 3916

unsigned int MDR_DMA_CHNL_USEBURST_SET __AT (0x40028018);



// ------------------------  Register Item: MDR_DMA_CHNL_USEBURST_SET  ----------------------------
// SVD Line: 3916

//  <item> SFDITEM_REG__MDR_DMA_CHNL_USEBURST_SET
//    <name> CHNL_USEBURST_SET </name>
//    <i> [Bits 31..0] RW (@ 0x40028018) CHNL_USEBURST_SET </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_USEBURST_SET >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_USEBURST_SET = (MDR_DMA_CHNL_USEBURST_SET & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_DMA_CHNL_USEBURST_CLR  ------------------------
// SVD Line: 3924

unsigned int MDR_DMA_CHNL_USEBURST_CLR __AT (0x4002801C);



// ------------------------  Register Item: MDR_DMA_CHNL_USEBURST_CLR  ----------------------------
// SVD Line: 3924

//  <item> SFDITEM_REG__MDR_DMA_CHNL_USEBURST_CLR
//    <name> CHNL_USEBURST_CLR </name>
//    <i> [Bits 31..0] RW (@ 0x4002801C) CHNL_USEBURST_CLR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_USEBURST_CLR >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_USEBURST_CLR = (MDR_DMA_CHNL_USEBURST_CLR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_DMA_CHNL_REQ_MASK_SET  ------------------------
// SVD Line: 3932

unsigned int MDR_DMA_CHNL_REQ_MASK_SET __AT (0x40028020);



// ------------------------  Register Item: MDR_DMA_CHNL_REQ_MASK_SET  ----------------------------
// SVD Line: 3932

//  <item> SFDITEM_REG__MDR_DMA_CHNL_REQ_MASK_SET
//    <name> CHNL_REQ_MASK_SET </name>
//    <i> [Bits 31..0] RW (@ 0x40028020) CHNL_REQ_MASK_SET </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_REQ_MASK_SET >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_REQ_MASK_SET = (MDR_DMA_CHNL_REQ_MASK_SET & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_DMA_CHNL_REQ_MASK_CLR  ------------------------
// SVD Line: 3940

unsigned int MDR_DMA_CHNL_REQ_MASK_CLR __AT (0x40028024);



// ------------------------  Register Item: MDR_DMA_CHNL_REQ_MASK_CLR  ----------------------------
// SVD Line: 3940

//  <item> SFDITEM_REG__MDR_DMA_CHNL_REQ_MASK_CLR
//    <name> CHNL_REQ_MASK_CLR </name>
//    <i> [Bits 31..0] RW (@ 0x40028024) CHNL_REQ_MASK_CLR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_REQ_MASK_CLR >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_REQ_MASK_CLR = (MDR_DMA_CHNL_REQ_MASK_CLR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: MDR_DMA_CHNL_ENABLE_SET  -------------------------
// SVD Line: 3948

unsigned int MDR_DMA_CHNL_ENABLE_SET __AT (0x40028028);



// -------------------------  Register Item: MDR_DMA_CHNL_ENABLE_SET  -----------------------------
// SVD Line: 3948

//  <item> SFDITEM_REG__MDR_DMA_CHNL_ENABLE_SET
//    <name> CHNL_ENABLE_SET </name>
//    <i> [Bits 31..0] RW (@ 0x40028028) CHNL_ENABLE_SET </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_ENABLE_SET >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_ENABLE_SET = (MDR_DMA_CHNL_ENABLE_SET & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: MDR_DMA_CHNL_ENABLE_CLR  -------------------------
// SVD Line: 3956

unsigned int MDR_DMA_CHNL_ENABLE_CLR __AT (0x4002802C);



// -------------------------  Register Item: MDR_DMA_CHNL_ENABLE_CLR  -----------------------------
// SVD Line: 3956

//  <item> SFDITEM_REG__MDR_DMA_CHNL_ENABLE_CLR
//    <name> CHNL_ENABLE_CLR </name>
//    <i> [Bits 31..0] RW (@ 0x4002802C) CHNL_ENABLE_CLR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_ENABLE_CLR >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_ENABLE_CLR = (MDR_DMA_CHNL_ENABLE_CLR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: MDR_DMA_CHNL_PRI_ALT_SET  ------------------------
// SVD Line: 3964

unsigned int MDR_DMA_CHNL_PRI_ALT_SET __AT (0x40028030);



// -------------------------  Register Item: MDR_DMA_CHNL_PRI_ALT_SET  ----------------------------
// SVD Line: 3964

//  <item> SFDITEM_REG__MDR_DMA_CHNL_PRI_ALT_SET
//    <name> CHNL_PRI_ALT_SET </name>
//    <i> [Bits 31..0] RW (@ 0x40028030) CHNL_PRI_ALT_SET </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_PRI_ALT_SET >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_PRI_ALT_SET = (MDR_DMA_CHNL_PRI_ALT_SET & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: MDR_DMA_CHNL_PRI_ALT_CLR  ------------------------
// SVD Line: 3972

unsigned int MDR_DMA_CHNL_PRI_ALT_CLR __AT (0x40028034);



// -------------------------  Register Item: MDR_DMA_CHNL_PRI_ALT_CLR  ----------------------------
// SVD Line: 3972

//  <item> SFDITEM_REG__MDR_DMA_CHNL_PRI_ALT_CLR
//    <name> CHNL_PRI_ALT_CLR </name>
//    <i> [Bits 31..0] RW (@ 0x40028034) CHNL_PRI_ALT_CLR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_PRI_ALT_CLR >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_PRI_ALT_CLR = (MDR_DMA_CHNL_PRI_ALT_CLR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_DMA_CHNL_PRIORITY_SET  ------------------------
// SVD Line: 3980

unsigned int MDR_DMA_CHNL_PRIORITY_SET __AT (0x40028038);



// ------------------------  Register Item: MDR_DMA_CHNL_PRIORITY_SET  ----------------------------
// SVD Line: 3980

//  <item> SFDITEM_REG__MDR_DMA_CHNL_PRIORITY_SET
//    <name> CHNL_PRIORITY_SET </name>
//    <i> [Bits 31..0] RW (@ 0x40028038) CHNL_PRIORITY_SET </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_PRIORITY_SET >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_PRIORITY_SET = (MDR_DMA_CHNL_PRIORITY_SET & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: MDR_DMA_CHNL_PRIORITY_CLR  ------------------------
// SVD Line: 3988

unsigned int MDR_DMA_CHNL_PRIORITY_CLR __AT (0x4002803C);



// ------------------------  Register Item: MDR_DMA_CHNL_PRIORITY_CLR  ----------------------------
// SVD Line: 3988

//  <item> SFDITEM_REG__MDR_DMA_CHNL_PRIORITY_CLR
//    <name> CHNL_PRIORITY_CLR </name>
//    <i> [Bits 31..0] RW (@ 0x4002803C) CHNL_PRIORITY_CLR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_DMA_CHNL_PRIORITY_CLR >> 0) & 0xFFFFFFFF), ((MDR_DMA_CHNL_PRIORITY_CLR = (MDR_DMA_CHNL_PRIORITY_CLR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register Item Address: MDR_DMA_ERR_CLR  -----------------------------
// SVD Line: 3996

unsigned int MDR_DMA_ERR_CLR __AT (0x4002804C);



// ---------------------------  Field Item: MDR_DMA_ERR_CLR_ERR_CLR  ------------------------------
// SVD Line: 4004

//  <item> SFDITEM_FIELD__MDR_DMA_ERR_CLR_ERR_CLR
//    <name> ERR_CLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002804C) ERR_CLR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_DMA_ERR_CLR ) </loc>
//      <o.0..0> ERR_CLR
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_DMA_ERR_CLR  --------------------------------
// SVD Line: 3996

//  <rtree> SFDITEM_REG__MDR_DMA_ERR_CLR
//    <name> ERR_CLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002804C) ERR_CLR </i>
//    <loc> ( (unsigned int)((MDR_DMA_ERR_CLR >> 0) & 0xFFFFFFFF), ((MDR_DMA_ERR_CLR = (MDR_DMA_ERR_CLR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_DMA_ERR_CLR_ERR_CLR </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_DMA  ------------------------------------
// SVD Line: 3807

//  <view> MDR_DMA
//    <name> MDR_DMA </name>
//    <item> SFDITEM_REG__MDR_DMA_STATUS </item>
//    <item> SFDITEM_REG__MDR_DMA_CFG </item>
//    <item> SFDITEM_REG__MDR_DMA_CTRL_BASE_PTR </item>
//    <item> SFDITEM_REG__MDR_DMA_ALT_CTRL_BASE_PTR </item>
//    <item> SFDITEM_REG__MDR_DMA_WAITONREQ_STATUS </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_SW_REQUEST </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_USEBURST_SET </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_USEBURST_CLR </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_REQ_MASK_SET </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_REQ_MASK_CLR </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_ENABLE_SET </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_ENABLE_CLR </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_PRI_ALT_SET </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_PRI_ALT_CLR </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_PRIORITY_SET </item>
//    <item> SFDITEM_REG__MDR_DMA_CHNL_PRIORITY_CLR </item>
//    <item> SFDITEM_REG__MDR_DMA_ERR_CLR </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_UART1_DR  ------------------------------
// SVD Line: 4033

unsigned int MDR_UART1_DR __AT (0x40030000);



// ------------------------------  Field Item: MDR_UART1_DR_DATA  ---------------------------------
// SVD Line: 4042

//  <item> SFDITEM_FIELD__MDR_UART1_DR_DATA
//    <name> DATA </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40030000) DATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART1_DR >> 0) & 0x0), ((MDR_UART1_DR = (MDR_UART1_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART1_DR_FE  ----------------------------------
// SVD Line: 4048

//  <item> SFDITEM_FIELD__MDR_UART1_DR_FE
//    <name> FE </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40030000) FE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_DR ) </loc>
//      <o.8..8> FE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART1_DR_PE  ----------------------------------
// SVD Line: 4054

//  <item> SFDITEM_FIELD__MDR_UART1_DR_PE
//    <name> PE </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40030000) PE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_DR ) </loc>
//      <o.9..9> PE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART1_DR_BE  ----------------------------------
// SVD Line: 4060

//  <item> SFDITEM_FIELD__MDR_UART1_DR_BE
//    <name> BE </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40030000) BE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_DR ) </loc>
//      <o.10..10> BE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART1_DR_OE  ----------------------------------
// SVD Line: 4066

//  <item> SFDITEM_FIELD__MDR_UART1_DR_OE
//    <name> OE </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40030000) OE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_DR ) </loc>
//      <o.11..11> OE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART1_DR  ----------------------------------
// SVD Line: 4033

//  <rtree> SFDITEM_REG__MDR_UART1_DR
//    <name> DR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40030000) UART Data Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_DR >> 0) & 0xFFFFFFFF), ((MDR_UART1_DR = (MDR_UART1_DR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_DR_DATA </item>
//    <item> SFDITEM_FIELD__MDR_UART1_DR_FE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_DR_PE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_DR_BE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_DR_OE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_UART1_RSR_ECR  ----------------------------
// SVD Line: 4074

unsigned int MDR_UART1_RSR_ECR __AT (0x40030004);



// ----------------------------  Field Item: MDR_UART1_RSR_ECR_FE  --------------------------------
// SVD Line: 4083

//  <item> SFDITEM_FIELD__MDR_UART1_RSR_ECR_FE
//    <name> FE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40030004) FE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RSR_ECR ) </loc>
//      <o.0..0> FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_RSR_ECR_PE  --------------------------------
// SVD Line: 4089

//  <item> SFDITEM_FIELD__MDR_UART1_RSR_ECR_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40030004) PE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RSR_ECR ) </loc>
//      <o.1..1> PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_RSR_ECR_BE  --------------------------------
// SVD Line: 4095

//  <item> SFDITEM_FIELD__MDR_UART1_RSR_ECR_BE
//    <name> BE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40030004) BE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RSR_ECR ) </loc>
//      <o.2..2> BE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_RSR_ECR_OE  --------------------------------
// SVD Line: 4101

//  <item> SFDITEM_FIELD__MDR_UART1_RSR_ECR_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40030004) OE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RSR_ECR ) </loc>
//      <o.3..3> OE
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_UART1_RSR_ECR  -------------------------------
// SVD Line: 4074

//  <rtree> SFDITEM_REG__MDR_UART1_RSR_ECR
//    <name> RSR_ECR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030004) UART RSR Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_RSR_ECR >> 0) & 0xFFFFFFFF), ((MDR_UART1_RSR_ECR = (MDR_UART1_RSR_ECR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_RSR_ECR_FE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RSR_ECR_PE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RSR_ECR_BE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RSR_ECR_OE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_UART1_FR  ------------------------------
// SVD Line: 4109

unsigned int MDR_UART1_FR __AT (0x40030018);



// ------------------------------  Field Item: MDR_UART1_FR_CTS  ----------------------------------
// SVD Line: 4118

//  <item> SFDITEM_FIELD__MDR_UART1_FR_CTS
//    <name> CTS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40030018) CTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_FR ) </loc>
//      <o.0..0> CTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_FR_DSR  ----------------------------------
// SVD Line: 4124

//  <item> SFDITEM_FIELD__MDR_UART1_FR_DSR
//    <name> DSR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40030018) DSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_FR ) </loc>
//      <o.1..1> DSR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_FR_DCD  ----------------------------------
// SVD Line: 4130

//  <item> SFDITEM_FIELD__MDR_UART1_FR_DCD
//    <name> DCD </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40030018) DCD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_FR ) </loc>
//      <o.2..2> DCD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_FR_BUSY  ---------------------------------
// SVD Line: 4136

//  <item> SFDITEM_FIELD__MDR_UART1_FR_BUSY
//    <name> BUSY </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40030018) BUSY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_FR ) </loc>
//      <o.3..3> BUSY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_FR_RXFE  ---------------------------------
// SVD Line: 4142

//  <item> SFDITEM_FIELD__MDR_UART1_FR_RXFE
//    <name> RXFE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40030018) RXFE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_FR ) </loc>
//      <o.4..4> RXFE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_FR_TXFF  ---------------------------------
// SVD Line: 4148

//  <item> SFDITEM_FIELD__MDR_UART1_FR_TXFF
//    <name> TXFF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40030018) TXFF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_FR ) </loc>
//      <o.5..5> TXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_FR_RXFF  ---------------------------------
// SVD Line: 4154

//  <item> SFDITEM_FIELD__MDR_UART1_FR_RXFF
//    <name> RXFF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40030018) RXFF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_FR ) </loc>
//      <o.6..6> RXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_FR_TXFE  ---------------------------------
// SVD Line: 4160

//  <item> SFDITEM_FIELD__MDR_UART1_FR_TXFE
//    <name> TXFE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40030018) TXFE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_FR ) </loc>
//      <o.7..7> TXFE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART1_FR_RI  ----------------------------------
// SVD Line: 4166

//  <item> SFDITEM_FIELD__MDR_UART1_FR_RI
//    <name> RI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40030018) RI </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_FR ) </loc>
//      <o.8..8> RI
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART1_FR  ----------------------------------
// SVD Line: 4109

//  <rtree> SFDITEM_REG__MDR_UART1_FR
//    <name> FR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030018) UART Flag Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_FR >> 0) & 0xFFFFFFFF), ((MDR_UART1_FR = (MDR_UART1_FR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_FR_CTS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_FR_DSR </item>
//    <item> SFDITEM_FIELD__MDR_UART1_FR_DCD </item>
//    <item> SFDITEM_FIELD__MDR_UART1_FR_BUSY </item>
//    <item> SFDITEM_FIELD__MDR_UART1_FR_RXFE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_FR_TXFF </item>
//    <item> SFDITEM_FIELD__MDR_UART1_FR_RXFF </item>
//    <item> SFDITEM_FIELD__MDR_UART1_FR_TXFE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_FR_RI </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART1_ILPR  -----------------------------
// SVD Line: 4174

unsigned int MDR_UART1_ILPR __AT (0x40030020);



// ---------------------------  Field Item: MDR_UART1_ILPR_ILPDVSR  -------------------------------
// SVD Line: 4182

//  <item> SFDITEM_FIELD__MDR_UART1_ILPR_ILPDVSR
//    <name> ILPDVSR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40030020) ILPDVSR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART1_ILPR >> 0) & 0xFF), ((MDR_UART1_ILPR = (MDR_UART1_ILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART1_ILPR  ---------------------------------
// SVD Line: 4174

//  <rtree> SFDITEM_REG__MDR_UART1_ILPR
//    <name> ILPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030020) ILPR </i>
//    <loc> ( (unsigned int)((MDR_UART1_ILPR >> 0) & 0xFFFFFFFF), ((MDR_UART1_ILPR = (MDR_UART1_ILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_ILPR_ILPDVSR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART1_IBRD  -----------------------------
// SVD Line: 4190

unsigned int MDR_UART1_IBRD __AT (0x40030024);



// -------------------------  Field Item: MDR_UART1_IBRD_BAUD_DIVINT  -----------------------------
// SVD Line: 4198

//  <item> SFDITEM_FIELD__MDR_UART1_IBRD_BAUD_DIVINT
//    <name> BAUD_DIVINT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40030024) BAUD_DIVINT </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_UART1_IBRD >> 0) & 0xFFFF), ((MDR_UART1_IBRD = (MDR_UART1_IBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART1_IBRD  ---------------------------------
// SVD Line: 4190

//  <rtree> SFDITEM_REG__MDR_UART1_IBRD
//    <name> IBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030024) IBRD </i>
//    <loc> ( (unsigned int)((MDR_UART1_IBRD >> 0) & 0xFFFFFFFF), ((MDR_UART1_IBRD = (MDR_UART1_IBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_IBRD_BAUD_DIVINT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART1_FBRD  -----------------------------
// SVD Line: 4206

unsigned int MDR_UART1_FBRD __AT (0x40030028);



// -------------------------  Field Item: MDR_UART1_FBRD_BAUD_DIVFRAC  ----------------------------
// SVD Line: 4214

//  <item> SFDITEM_FIELD__MDR_UART1_FBRD_BAUD_DIVFRAC
//    <name> BAUD_DIVFRAC </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40030028) BAUD_DIVFRAC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART1_FBRD >> 0) & 0x3F), ((MDR_UART1_FBRD = (MDR_UART1_FBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART1_FBRD  ---------------------------------
// SVD Line: 4206

//  <rtree> SFDITEM_REG__MDR_UART1_FBRD
//    <name> FBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030028) FBRD </i>
//    <loc> ( (unsigned int)((MDR_UART1_FBRD >> 0) & 0xFFFFFFFF), ((MDR_UART1_FBRD = (MDR_UART1_FBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_FBRD_BAUD_DIVFRAC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_UART1_LCR_H  -----------------------------
// SVD Line: 4222

unsigned int MDR_UART1_LCR_H __AT (0x4003002C);



// -----------------------------  Field Item: MDR_UART1_LCR_H_BRK  --------------------------------
// SVD Line: 4231

//  <item> SFDITEM_FIELD__MDR_UART1_LCR_H_BRK
//    <name> BRK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4003002C) BRK </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_LCR_H ) </loc>
//      <o.0..0> BRK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_LCR_H_PEN  --------------------------------
// SVD Line: 4237

//  <item> SFDITEM_FIELD__MDR_UART1_LCR_H_PEN
//    <name> PEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4003002C) PEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_LCR_H ) </loc>
//      <o.1..1> PEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_LCR_H_EPS  --------------------------------
// SVD Line: 4243

//  <item> SFDITEM_FIELD__MDR_UART1_LCR_H_EPS
//    <name> EPS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4003002C) EPS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_LCR_H ) </loc>
//      <o.2..2> EPS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_LCR_H_STP2  --------------------------------
// SVD Line: 4249

//  <item> SFDITEM_FIELD__MDR_UART1_LCR_H_STP2
//    <name> STP2 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4003002C) STP2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_LCR_H ) </loc>
//      <o.3..3> STP2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_LCR_H_FEN  --------------------------------
// SVD Line: 4255

//  <item> SFDITEM_FIELD__MDR_UART1_LCR_H_FEN
//    <name> FEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4003002C) FEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_LCR_H ) </loc>
//      <o.4..4> FEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_LCR_H_WLEN  --------------------------------
// SVD Line: 4261

//  <item> SFDITEM_FIELD__MDR_UART1_LCR_H_WLEN
//    <name> WLEN </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x4003002C) WLEN </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART1_LCR_H >> 5) & 0x3), ((MDR_UART1_LCR_H = (MDR_UART1_LCR_H & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_LCR_H_SPS  --------------------------------
// SVD Line: 4267

//  <item> SFDITEM_FIELD__MDR_UART1_LCR_H_SPS
//    <name> SPS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4003002C) SPS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_LCR_H ) </loc>
//      <o.7..7> SPS
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART1_LCR_H  --------------------------------
// SVD Line: 4222

//  <rtree> SFDITEM_REG__MDR_UART1_LCR_H
//    <name> LCR_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4003002C) UART LCR_H Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_LCR_H >> 0) & 0xFFFFFFFF), ((MDR_UART1_LCR_H = (MDR_UART1_LCR_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_LCR_H_BRK </item>
//    <item> SFDITEM_FIELD__MDR_UART1_LCR_H_PEN </item>
//    <item> SFDITEM_FIELD__MDR_UART1_LCR_H_EPS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_LCR_H_STP2 </item>
//    <item> SFDITEM_FIELD__MDR_UART1_LCR_H_FEN </item>
//    <item> SFDITEM_FIELD__MDR_UART1_LCR_H_WLEN </item>
//    <item> SFDITEM_FIELD__MDR_UART1_LCR_H_SPS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_UART1_CR  ------------------------------
// SVD Line: 4275

unsigned int MDR_UART1_CR __AT (0x40030030);



// -----------------------------  Field Item: MDR_UART1_CR_UARTEN  --------------------------------
// SVD Line: 4284

//  <item> SFDITEM_FIELD__MDR_UART1_CR_UARTEN
//    <name> UARTEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40030030) UARTEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.0..0> UARTEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_CR_SIREN  ---------------------------------
// SVD Line: 4290

//  <item> SFDITEM_FIELD__MDR_UART1_CR_SIREN
//    <name> SIREN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40030030) SIREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.1..1> SIREN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_CR_SIRLP  ---------------------------------
// SVD Line: 4296

//  <item> SFDITEM_FIELD__MDR_UART1_CR_SIRLP
//    <name> SIRLP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40030030) SIRLP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.2..2> SIRLP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_CR_LBE  ----------------------------------
// SVD Line: 4302

//  <item> SFDITEM_FIELD__MDR_UART1_CR_LBE
//    <name> LBE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40030030) LBE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.7..7> LBE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_CR_TXE  ----------------------------------
// SVD Line: 4308

//  <item> SFDITEM_FIELD__MDR_UART1_CR_TXE
//    <name> TXE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40030030) TXE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.8..8> TXE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_CR_RXE  ----------------------------------
// SVD Line: 4314

//  <item> SFDITEM_FIELD__MDR_UART1_CR_RXE
//    <name> RXE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40030030) RXE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.9..9> RXE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_CR_DTR  ----------------------------------
// SVD Line: 4320

//  <item> SFDITEM_FIELD__MDR_UART1_CR_DTR
//    <name> DTR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40030030) DTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.10..10> DTR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_CR_RTS  ----------------------------------
// SVD Line: 4326

//  <item> SFDITEM_FIELD__MDR_UART1_CR_RTS
//    <name> RTS </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40030030) RTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.11..11> RTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_CR_Out1  ---------------------------------
// SVD Line: 4332

//  <item> SFDITEM_FIELD__MDR_UART1_CR_Out1
//    <name> Out1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40030030) Out1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.12..12> Out1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART1_CR_Out2  ---------------------------------
// SVD Line: 4338

//  <item> SFDITEM_FIELD__MDR_UART1_CR_Out2
//    <name> Out2 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40030030) Out2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.13..13> Out2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_CR_RTSEn  ---------------------------------
// SVD Line: 4344

//  <item> SFDITEM_FIELD__MDR_UART1_CR_RTSEn
//    <name> RTSEn </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40030030) RTSEn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.14..14> RTSEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_CR_CTSEn  ---------------------------------
// SVD Line: 4350

//  <item> SFDITEM_FIELD__MDR_UART1_CR_CTSEn
//    <name> CTSEn </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40030030) CTSEn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_CR ) </loc>
//      <o.15..15> CTSEn
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART1_CR  ----------------------------------
// SVD Line: 4275

//  <rtree> SFDITEM_REG__MDR_UART1_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030030) UART Command Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_CR >> 0) & 0xFFFFFFFF), ((MDR_UART1_CR = (MDR_UART1_CR & ~(0xFF87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_UARTEN </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_SIREN </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_SIRLP </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_LBE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_TXE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_RXE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_DTR </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_RTS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_Out1 </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_Out2 </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_RTSEn </item>
//    <item> SFDITEM_FIELD__MDR_UART1_CR_CTSEn </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART1_IFLS  -----------------------------
// SVD Line: 4358

unsigned int MDR_UART1_IFLS __AT (0x40030034);



// ---------------------------  Field Item: MDR_UART1_IFLS_TXIFLSEL  ------------------------------
// SVD Line: 4367

//  <item> SFDITEM_FIELD__MDR_UART1_IFLS_TXIFLSEL
//    <name> TXIFLSEL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40030034) TXIFLSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART1_IFLS >> 0) & 0x7), ((MDR_UART1_IFLS = (MDR_UART1_IFLS & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_UART1_IFLS_RXIFLSEL  ------------------------------
// SVD Line: 4373

//  <item> SFDITEM_FIELD__MDR_UART1_IFLS_RXIFLSEL
//    <name> RXIFLSEL </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40030034) RXIFLSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART1_IFLS >> 3) & 0x7), ((MDR_UART1_IFLS = (MDR_UART1_IFLS & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART1_IFLS  ---------------------------------
// SVD Line: 4358

//  <rtree> SFDITEM_REG__MDR_UART1_IFLS
//    <name> IFLS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030034) UART IFLS Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_IFLS >> 0) & 0xFFFFFFFF), ((MDR_UART1_IFLS = (MDR_UART1_IFLS & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_IFLS_TXIFLSEL </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IFLS_RXIFLSEL </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART1_IMSC  -----------------------------
// SVD Line: 4381

unsigned int MDR_UART1_IMSC __AT (0x40030038);



// ----------------------------  Field Item: MDR_UART1_IMSC_RIMIM  --------------------------------
// SVD Line: 4390

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_RIMIM
//    <name> RIMIM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40030038) RIMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.0..0> RIMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_IMSC_CTSMIM  -------------------------------
// SVD Line: 4396

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_CTSMIM
//    <name> CTSMIM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40030038) CTSMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.1..1> CTSMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_IMSC_DCDMIM  -------------------------------
// SVD Line: 4402

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_DCDMIM
//    <name> DCDMIM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40030038) DCDMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.2..2> DCDMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_IMSC_DSRMIM  -------------------------------
// SVD Line: 4408

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_DSRMIM
//    <name> DSRMIM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40030038) DSRMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.3..3> DSRMIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_IMSC_RXIM  --------------------------------
// SVD Line: 4414

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_RXIM
//    <name> RXIM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40030038) RXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.4..4> RXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_IMSC_TXIM  --------------------------------
// SVD Line: 4420

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_TXIM
//    <name> TXIM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40030038) TXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.5..5> TXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_IMSC_RTIM  --------------------------------
// SVD Line: 4426

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_RTIM
//    <name> RTIM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40030038) RTIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.6..6> RTIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_IMSC_FEIM  --------------------------------
// SVD Line: 4432

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_FEIM
//    <name> FEIM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40030038) FEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.7..7> FEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_IMSC_PEIM  --------------------------------
// SVD Line: 4438

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_PEIM
//    <name> PEIM </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40030038) PEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.8..8> PEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_IMSC_BEIM  --------------------------------
// SVD Line: 4444

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_BEIM
//    <name> BEIM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40030038) BEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.9..9> BEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_IMSC_OEIM  --------------------------------
// SVD Line: 4450

//  <item> SFDITEM_FIELD__MDR_UART1_IMSC_OEIM
//    <name> OEIM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40030038) OEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_IMSC ) </loc>
//      <o.10..10> OEIM
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART1_IMSC  ---------------------------------
// SVD Line: 4381

//  <rtree> SFDITEM_REG__MDR_UART1_IMSC
//    <name> IMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030038) UART Interrupt Mask Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_IMSC >> 0) & 0xFFFFFFFF), ((MDR_UART1_IMSC = (MDR_UART1_IMSC & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_RIMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_CTSMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_DCDMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_DSRMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_RXIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_TXIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_RTIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_FEIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_PEIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_BEIM </item>
//    <item> SFDITEM_FIELD__MDR_UART1_IMSC_OEIM </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART1_RIS  ------------------------------
// SVD Line: 4458

unsigned int MDR_UART1_RIS __AT (0x4003003C);



// ----------------------------  Field Item: MDR_UART1_RIS_RIRMIS  --------------------------------
// SVD Line: 4467

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_RIRMIS
//    <name> RIRMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4003003C) RIRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.0..0> RIRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_RIS_CTSRMIS  -------------------------------
// SVD Line: 4473

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_CTSRMIS
//    <name> CTSRMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4003003C) CTSRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.1..1> CTSRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_RIS_DCDRMIS  -------------------------------
// SVD Line: 4479

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_DCDRMIS
//    <name> DCDRMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4003003C) DCDRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.2..2> DCDRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_RIS_DSRRMIS  -------------------------------
// SVD Line: 4485

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_DSRRMIS
//    <name> DSRRMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4003003C) DSRRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.3..3> DSRRMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_RIS_RXRIS  --------------------------------
// SVD Line: 4491

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_RXRIS
//    <name> RXRIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4003003C) RXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.4..4> RXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_RIS_TXRIS  --------------------------------
// SVD Line: 4497

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_TXRIS
//    <name> TXRIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4003003C) TXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.5..5> TXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_RIS_RTRIS  --------------------------------
// SVD Line: 4503

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_RTRIS
//    <name> RTRIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4003003C) RTRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.6..6> RTRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_RIS_FERIS  --------------------------------
// SVD Line: 4509

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_FERIS
//    <name> FERIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4003003C) FERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.7..7> FERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_RIS_PERIS  --------------------------------
// SVD Line: 4515

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_PERIS
//    <name> PERIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4003003C) PERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.8..8> PERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_RIS_BERIS  --------------------------------
// SVD Line: 4521

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_BERIS
//    <name> BERIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4003003C) BERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.9..9> BERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_RIS_OERIS  --------------------------------
// SVD Line: 4527

//  <item> SFDITEM_FIELD__MDR_UART1_RIS_OERIS
//    <name> OERIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4003003C) OERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_RIS ) </loc>
//      <o.10..10> OERIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART1_RIS  ---------------------------------
// SVD Line: 4458

//  <rtree> SFDITEM_REG__MDR_UART1_RIS
//    <name> RIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4003003C) UART Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_RIS >> 0) & 0xFFFFFFFF), ((MDR_UART1_RIS = (MDR_UART1_RIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_RIRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_CTSRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_DCDRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_DSRRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_RXRIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_TXRIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_RTRIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_FERIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_PERIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_BERIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_RIS_OERIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART1_MIS  ------------------------------
// SVD Line: 4535

unsigned int MDR_UART1_MIS __AT (0x40030040);



// ----------------------------  Field Item: MDR_UART1_MIS_RIMMIS  --------------------------------
// SVD Line: 4544

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_RIMMIS
//    <name> RIMMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40030040) RIMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.0..0> RIMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_MIS_CTSMMIS  -------------------------------
// SVD Line: 4550

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_CTSMMIS
//    <name> CTSMMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40030040) CTSMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.1..1> CTSMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_MIS_DCDMMIS  -------------------------------
// SVD Line: 4556

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_DCDMMIS
//    <name> DCDMMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40030040) DCDMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.2..2> DCDMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_MIS_DSRMMIS  -------------------------------
// SVD Line: 4562

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_DSRMMIS
//    <name> DSRMMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40030040) DSRMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.3..3> DSRMMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_MIS_RXMIS  --------------------------------
// SVD Line: 4568

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_RXMIS
//    <name> RXMIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40030040) RXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.4..4> RXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_MIS_TXMIS  --------------------------------
// SVD Line: 4574

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_TXMIS
//    <name> TXMIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40030040) TXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.5..5> TXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_MIS_RTMIS  --------------------------------
// SVD Line: 4580

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_RTMIS
//    <name> RTMIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40030040) RTMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.6..6> RTMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_MIS_FEMIS  --------------------------------
// SVD Line: 4586

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_FEMIS
//    <name> FEMIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40030040) FEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.7..7> FEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_MIS_PEMIS  --------------------------------
// SVD Line: 4592

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_PEMIS
//    <name> PEMIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40030040) PEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.8..8> PEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_MIS_BEMIS  --------------------------------
// SVD Line: 4598

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_BEMIS
//    <name> BEMIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40030040) BEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.9..9> BEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_MIS_OEMIS  --------------------------------
// SVD Line: 4604

//  <item> SFDITEM_FIELD__MDR_UART1_MIS_OEMIS
//    <name> OEMIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40030040) OEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_MIS ) </loc>
//      <o.10..10> OEMIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART1_MIS  ---------------------------------
// SVD Line: 4535

//  <rtree> SFDITEM_REG__MDR_UART1_MIS
//    <name> MIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030040) UART Masked Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_MIS >> 0) & 0xFFFFFFFF), ((MDR_UART1_MIS = (MDR_UART1_MIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_RIMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_CTSMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_DCDMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_DSRMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_RXMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_TXMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_RTMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_FEMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_PEMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_BEMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART1_MIS_OEMIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART1_ICR  ------------------------------
// SVD Line: 4612

unsigned int MDR_UART1_ICR __AT (0x40030044);



// -----------------------------  Field Item: MDR_UART1_ICR_RIMIC  --------------------------------
// SVD Line: 4621

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_RIMIC
//    <name> RIMIC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40030044) RIMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.0..0> RIMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_ICR_CTSMIC  --------------------------------
// SVD Line: 4627

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_CTSMIC
//    <name> CTSMIC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40030044) CTSMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.1..1> CTSMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_ICR_DCDMIC  --------------------------------
// SVD Line: 4633

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_DCDMIC
//    <name> DCDMIC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40030044) DCDMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.2..2> DCDMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART1_ICR_DSRMIC  --------------------------------
// SVD Line: 4639

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_DSRMIC
//    <name> DSRMIC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40030044) DSRMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.3..3> DSRMIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_ICR_RXIC  ---------------------------------
// SVD Line: 4645

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_RXIC
//    <name> RXIC </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40030044) RXIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.4..4> RXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_ICR_TXIC  ---------------------------------
// SVD Line: 4651

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_TXIC
//    <name> TXIC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40030044) TXIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.5..5> TXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_ICR_RTIC  ---------------------------------
// SVD Line: 4657

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_RTIC
//    <name> RTIC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40030044) RTIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.6..6> RTIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_ICR_FEIC  ---------------------------------
// SVD Line: 4663

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_FEIC
//    <name> FEIC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40030044) FEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.7..7> FEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_ICR_PEIC  ---------------------------------
// SVD Line: 4669

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_PEIC
//    <name> PEIC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40030044) PEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.8..8> PEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_ICR_BEIC  ---------------------------------
// SVD Line: 4675

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_BEIC
//    <name> BEIC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40030044) BEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.9..9> BEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART1_ICR_OEIC  ---------------------------------
// SVD Line: 4681

//  <item> SFDITEM_FIELD__MDR_UART1_ICR_OEIC
//    <name> OEIC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40030044) OEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_ICR ) </loc>
//      <o.10..10> OEIC
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART1_ICR  ---------------------------------
// SVD Line: 4612

//  <rtree> SFDITEM_REG__MDR_UART1_ICR
//    <name> ICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030044) UART Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_ICR >> 0) & 0xFFFFFFFF), ((MDR_UART1_ICR = (MDR_UART1_ICR & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_RIMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_CTSMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_DCDMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_DSRMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_RXIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_TXIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_RTIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_FEIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_PEIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_BEIC </item>
//    <item> SFDITEM_FIELD__MDR_UART1_ICR_OEIC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_UART1_DMACR  -----------------------------
// SVD Line: 4689

unsigned int MDR_UART1_DMACR __AT (0x40030048);



// ---------------------------  Field Item: MDR_UART1_DMACR_RXDMAE  -------------------------------
// SVD Line: 4698

//  <item> SFDITEM_FIELD__MDR_UART1_DMACR_RXDMAE
//    <name> RXDMAE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40030048) RXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_DMACR ) </loc>
//      <o.0..0> RXDMAE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_UART1_DMACR_TXDMAE  -------------------------------
// SVD Line: 4704

//  <item> SFDITEM_FIELD__MDR_UART1_DMACR_TXDMAE
//    <name> TXDMAE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40030048) TXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_DMACR ) </loc>
//      <o.1..1> TXDMAE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_UART1_DMACR_DMAONERR  ------------------------------
// SVD Line: 4710

//  <item> SFDITEM_FIELD__MDR_UART1_DMACR_DMAONERR
//    <name> DMAONERR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40030048) DMAONERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART1_DMACR ) </loc>
//      <o.2..2> DMAONERR
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART1_DMACR  --------------------------------
// SVD Line: 4689

//  <rtree> SFDITEM_REG__MDR_UART1_DMACR
//    <name> DMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40030048) UART DMA Control Register </i>
//    <loc> ( (unsigned int)((MDR_UART1_DMACR >> 0) & 0xFFFFFFFF), ((MDR_UART1_DMACR = (MDR_UART1_DMACR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART1_DMACR_RXDMAE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_DMACR_TXDMAE </item>
//    <item> SFDITEM_FIELD__MDR_UART1_DMACR_DMAONERR </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_UART1  -----------------------------------
// SVD Line: 4014

//  <view> MDR_UART1
//    <name> MDR_UART1 </name>
//    <item> SFDITEM_REG__MDR_UART1_DR </item>
//    <item> SFDITEM_REG__MDR_UART1_RSR_ECR </item>
//    <item> SFDITEM_REG__MDR_UART1_FR </item>
//    <item> SFDITEM_REG__MDR_UART1_ILPR </item>
//    <item> SFDITEM_REG__MDR_UART1_IBRD </item>
//    <item> SFDITEM_REG__MDR_UART1_FBRD </item>
//    <item> SFDITEM_REG__MDR_UART1_LCR_H </item>
//    <item> SFDITEM_REG__MDR_UART1_CR </item>
//    <item> SFDITEM_REG__MDR_UART1_IFLS </item>
//    <item> SFDITEM_REG__MDR_UART1_IMSC </item>
//    <item> SFDITEM_REG__MDR_UART1_RIS </item>
//    <item> SFDITEM_REG__MDR_UART1_MIS </item>
//    <item> SFDITEM_REG__MDR_UART1_ICR </item>
//    <item> SFDITEM_REG__MDR_UART1_DMACR </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_UART2_DR  ------------------------------
// SVD Line: 4033

unsigned int MDR_UART2_DR __AT (0x40038000);



// ------------------------------  Field Item: MDR_UART2_DR_DATA  ---------------------------------
// SVD Line: 4042

//  <item> SFDITEM_FIELD__MDR_UART2_DR_DATA
//    <name> DATA </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40038000) DATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART2_DR >> 0) & 0x0), ((MDR_UART2_DR = (MDR_UART2_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART2_DR_FE  ----------------------------------
// SVD Line: 4048

//  <item> SFDITEM_FIELD__MDR_UART2_DR_FE
//    <name> FE </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40038000) FE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_DR ) </loc>
//      <o.8..8> FE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART2_DR_PE  ----------------------------------
// SVD Line: 4054

//  <item> SFDITEM_FIELD__MDR_UART2_DR_PE
//    <name> PE </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40038000) PE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_DR ) </loc>
//      <o.9..9> PE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART2_DR_BE  ----------------------------------
// SVD Line: 4060

//  <item> SFDITEM_FIELD__MDR_UART2_DR_BE
//    <name> BE </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40038000) BE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_DR ) </loc>
//      <o.10..10> BE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART2_DR_OE  ----------------------------------
// SVD Line: 4066

//  <item> SFDITEM_FIELD__MDR_UART2_DR_OE
//    <name> OE </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40038000) OE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_DR ) </loc>
//      <o.11..11> OE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART2_DR  ----------------------------------
// SVD Line: 4033

//  <rtree> SFDITEM_REG__MDR_UART2_DR
//    <name> DR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40038000) UART Data Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_DR >> 0) & 0xFFFFFFFF), ((MDR_UART2_DR = (MDR_UART2_DR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_DR_DATA </item>
//    <item> SFDITEM_FIELD__MDR_UART2_DR_FE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_DR_PE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_DR_BE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_DR_OE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_UART2_RSR_ECR  ----------------------------
// SVD Line: 4074

unsigned int MDR_UART2_RSR_ECR __AT (0x40038004);



// ----------------------------  Field Item: MDR_UART2_RSR_ECR_FE  --------------------------------
// SVD Line: 4083

//  <item> SFDITEM_FIELD__MDR_UART2_RSR_ECR_FE
//    <name> FE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40038004) FE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RSR_ECR ) </loc>
//      <o.0..0> FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_RSR_ECR_PE  --------------------------------
// SVD Line: 4089

//  <item> SFDITEM_FIELD__MDR_UART2_RSR_ECR_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40038004) PE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RSR_ECR ) </loc>
//      <o.1..1> PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_RSR_ECR_BE  --------------------------------
// SVD Line: 4095

//  <item> SFDITEM_FIELD__MDR_UART2_RSR_ECR_BE
//    <name> BE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40038004) BE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RSR_ECR ) </loc>
//      <o.2..2> BE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_RSR_ECR_OE  --------------------------------
// SVD Line: 4101

//  <item> SFDITEM_FIELD__MDR_UART2_RSR_ECR_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40038004) OE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RSR_ECR ) </loc>
//      <o.3..3> OE
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_UART2_RSR_ECR  -------------------------------
// SVD Line: 4074

//  <rtree> SFDITEM_REG__MDR_UART2_RSR_ECR
//    <name> RSR_ECR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038004) UART RSR Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_RSR_ECR >> 0) & 0xFFFFFFFF), ((MDR_UART2_RSR_ECR = (MDR_UART2_RSR_ECR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_RSR_ECR_FE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RSR_ECR_PE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RSR_ECR_BE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RSR_ECR_OE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_UART2_FR  ------------------------------
// SVD Line: 4109

unsigned int MDR_UART2_FR __AT (0x40038018);



// ------------------------------  Field Item: MDR_UART2_FR_CTS  ----------------------------------
// SVD Line: 4118

//  <item> SFDITEM_FIELD__MDR_UART2_FR_CTS
//    <name> CTS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40038018) CTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_FR ) </loc>
//      <o.0..0> CTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_FR_DSR  ----------------------------------
// SVD Line: 4124

//  <item> SFDITEM_FIELD__MDR_UART2_FR_DSR
//    <name> DSR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40038018) DSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_FR ) </loc>
//      <o.1..1> DSR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_FR_DCD  ----------------------------------
// SVD Line: 4130

//  <item> SFDITEM_FIELD__MDR_UART2_FR_DCD
//    <name> DCD </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40038018) DCD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_FR ) </loc>
//      <o.2..2> DCD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_FR_BUSY  ---------------------------------
// SVD Line: 4136

//  <item> SFDITEM_FIELD__MDR_UART2_FR_BUSY
//    <name> BUSY </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40038018) BUSY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_FR ) </loc>
//      <o.3..3> BUSY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_FR_RXFE  ---------------------------------
// SVD Line: 4142

//  <item> SFDITEM_FIELD__MDR_UART2_FR_RXFE
//    <name> RXFE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40038018) RXFE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_FR ) </loc>
//      <o.4..4> RXFE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_FR_TXFF  ---------------------------------
// SVD Line: 4148

//  <item> SFDITEM_FIELD__MDR_UART2_FR_TXFF
//    <name> TXFF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40038018) TXFF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_FR ) </loc>
//      <o.5..5> TXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_FR_RXFF  ---------------------------------
// SVD Line: 4154

//  <item> SFDITEM_FIELD__MDR_UART2_FR_RXFF
//    <name> RXFF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40038018) RXFF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_FR ) </loc>
//      <o.6..6> RXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_FR_TXFE  ---------------------------------
// SVD Line: 4160

//  <item> SFDITEM_FIELD__MDR_UART2_FR_TXFE
//    <name> TXFE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40038018) TXFE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_FR ) </loc>
//      <o.7..7> TXFE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART2_FR_RI  ----------------------------------
// SVD Line: 4166

//  <item> SFDITEM_FIELD__MDR_UART2_FR_RI
//    <name> RI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40038018) RI </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_FR ) </loc>
//      <o.8..8> RI
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART2_FR  ----------------------------------
// SVD Line: 4109

//  <rtree> SFDITEM_REG__MDR_UART2_FR
//    <name> FR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038018) UART Flag Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_FR >> 0) & 0xFFFFFFFF), ((MDR_UART2_FR = (MDR_UART2_FR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_FR_CTS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_FR_DSR </item>
//    <item> SFDITEM_FIELD__MDR_UART2_FR_DCD </item>
//    <item> SFDITEM_FIELD__MDR_UART2_FR_BUSY </item>
//    <item> SFDITEM_FIELD__MDR_UART2_FR_RXFE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_FR_TXFF </item>
//    <item> SFDITEM_FIELD__MDR_UART2_FR_RXFF </item>
//    <item> SFDITEM_FIELD__MDR_UART2_FR_TXFE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_FR_RI </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART2_ILPR  -----------------------------
// SVD Line: 4174

unsigned int MDR_UART2_ILPR __AT (0x40038020);



// ---------------------------  Field Item: MDR_UART2_ILPR_ILPDVSR  -------------------------------
// SVD Line: 4182

//  <item> SFDITEM_FIELD__MDR_UART2_ILPR_ILPDVSR
//    <name> ILPDVSR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40038020) ILPDVSR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART2_ILPR >> 0) & 0xFF), ((MDR_UART2_ILPR = (MDR_UART2_ILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART2_ILPR  ---------------------------------
// SVD Line: 4174

//  <rtree> SFDITEM_REG__MDR_UART2_ILPR
//    <name> ILPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038020) ILPR </i>
//    <loc> ( (unsigned int)((MDR_UART2_ILPR >> 0) & 0xFFFFFFFF), ((MDR_UART2_ILPR = (MDR_UART2_ILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_ILPR_ILPDVSR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART2_IBRD  -----------------------------
// SVD Line: 4190

unsigned int MDR_UART2_IBRD __AT (0x40038024);



// -------------------------  Field Item: MDR_UART2_IBRD_BAUD_DIVINT  -----------------------------
// SVD Line: 4198

//  <item> SFDITEM_FIELD__MDR_UART2_IBRD_BAUD_DIVINT
//    <name> BAUD_DIVINT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40038024) BAUD_DIVINT </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_UART2_IBRD >> 0) & 0xFFFF), ((MDR_UART2_IBRD = (MDR_UART2_IBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART2_IBRD  ---------------------------------
// SVD Line: 4190

//  <rtree> SFDITEM_REG__MDR_UART2_IBRD
//    <name> IBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038024) IBRD </i>
//    <loc> ( (unsigned int)((MDR_UART2_IBRD >> 0) & 0xFFFFFFFF), ((MDR_UART2_IBRD = (MDR_UART2_IBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_IBRD_BAUD_DIVINT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART2_FBRD  -----------------------------
// SVD Line: 4206

unsigned int MDR_UART2_FBRD __AT (0x40038028);



// -------------------------  Field Item: MDR_UART2_FBRD_BAUD_DIVFRAC  ----------------------------
// SVD Line: 4214

//  <item> SFDITEM_FIELD__MDR_UART2_FBRD_BAUD_DIVFRAC
//    <name> BAUD_DIVFRAC </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40038028) BAUD_DIVFRAC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART2_FBRD >> 0) & 0x3F), ((MDR_UART2_FBRD = (MDR_UART2_FBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART2_FBRD  ---------------------------------
// SVD Line: 4206

//  <rtree> SFDITEM_REG__MDR_UART2_FBRD
//    <name> FBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038028) FBRD </i>
//    <loc> ( (unsigned int)((MDR_UART2_FBRD >> 0) & 0xFFFFFFFF), ((MDR_UART2_FBRD = (MDR_UART2_FBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_FBRD_BAUD_DIVFRAC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_UART2_LCR_H  -----------------------------
// SVD Line: 4222

unsigned int MDR_UART2_LCR_H __AT (0x4003802C);



// -----------------------------  Field Item: MDR_UART2_LCR_H_BRK  --------------------------------
// SVD Line: 4231

//  <item> SFDITEM_FIELD__MDR_UART2_LCR_H_BRK
//    <name> BRK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4003802C) BRK </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_LCR_H ) </loc>
//      <o.0..0> BRK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_LCR_H_PEN  --------------------------------
// SVD Line: 4237

//  <item> SFDITEM_FIELD__MDR_UART2_LCR_H_PEN
//    <name> PEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4003802C) PEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_LCR_H ) </loc>
//      <o.1..1> PEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_LCR_H_EPS  --------------------------------
// SVD Line: 4243

//  <item> SFDITEM_FIELD__MDR_UART2_LCR_H_EPS
//    <name> EPS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4003802C) EPS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_LCR_H ) </loc>
//      <o.2..2> EPS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_LCR_H_STP2  --------------------------------
// SVD Line: 4249

//  <item> SFDITEM_FIELD__MDR_UART2_LCR_H_STP2
//    <name> STP2 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4003802C) STP2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_LCR_H ) </loc>
//      <o.3..3> STP2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_LCR_H_FEN  --------------------------------
// SVD Line: 4255

//  <item> SFDITEM_FIELD__MDR_UART2_LCR_H_FEN
//    <name> FEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4003802C) FEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_LCR_H ) </loc>
//      <o.4..4> FEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_LCR_H_WLEN  --------------------------------
// SVD Line: 4261

//  <item> SFDITEM_FIELD__MDR_UART2_LCR_H_WLEN
//    <name> WLEN </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x4003802C) WLEN </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART2_LCR_H >> 5) & 0x3), ((MDR_UART2_LCR_H = (MDR_UART2_LCR_H & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_LCR_H_SPS  --------------------------------
// SVD Line: 4267

//  <item> SFDITEM_FIELD__MDR_UART2_LCR_H_SPS
//    <name> SPS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4003802C) SPS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_LCR_H ) </loc>
//      <o.7..7> SPS
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART2_LCR_H  --------------------------------
// SVD Line: 4222

//  <rtree> SFDITEM_REG__MDR_UART2_LCR_H
//    <name> LCR_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4003802C) UART LCR_H Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_LCR_H >> 0) & 0xFFFFFFFF), ((MDR_UART2_LCR_H = (MDR_UART2_LCR_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_LCR_H_BRK </item>
//    <item> SFDITEM_FIELD__MDR_UART2_LCR_H_PEN </item>
//    <item> SFDITEM_FIELD__MDR_UART2_LCR_H_EPS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_LCR_H_STP2 </item>
//    <item> SFDITEM_FIELD__MDR_UART2_LCR_H_FEN </item>
//    <item> SFDITEM_FIELD__MDR_UART2_LCR_H_WLEN </item>
//    <item> SFDITEM_FIELD__MDR_UART2_LCR_H_SPS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_UART2_CR  ------------------------------
// SVD Line: 4275

unsigned int MDR_UART2_CR __AT (0x40038030);



// -----------------------------  Field Item: MDR_UART2_CR_UARTEN  --------------------------------
// SVD Line: 4284

//  <item> SFDITEM_FIELD__MDR_UART2_CR_UARTEN
//    <name> UARTEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40038030) UARTEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.0..0> UARTEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_CR_SIREN  ---------------------------------
// SVD Line: 4290

//  <item> SFDITEM_FIELD__MDR_UART2_CR_SIREN
//    <name> SIREN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40038030) SIREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.1..1> SIREN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_CR_SIRLP  ---------------------------------
// SVD Line: 4296

//  <item> SFDITEM_FIELD__MDR_UART2_CR_SIRLP
//    <name> SIRLP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40038030) SIRLP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.2..2> SIRLP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_CR_LBE  ----------------------------------
// SVD Line: 4302

//  <item> SFDITEM_FIELD__MDR_UART2_CR_LBE
//    <name> LBE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40038030) LBE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.7..7> LBE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_CR_TXE  ----------------------------------
// SVD Line: 4308

//  <item> SFDITEM_FIELD__MDR_UART2_CR_TXE
//    <name> TXE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40038030) TXE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.8..8> TXE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_CR_RXE  ----------------------------------
// SVD Line: 4314

//  <item> SFDITEM_FIELD__MDR_UART2_CR_RXE
//    <name> RXE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40038030) RXE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.9..9> RXE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_CR_DTR  ----------------------------------
// SVD Line: 4320

//  <item> SFDITEM_FIELD__MDR_UART2_CR_DTR
//    <name> DTR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40038030) DTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.10..10> DTR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_CR_RTS  ----------------------------------
// SVD Line: 4326

//  <item> SFDITEM_FIELD__MDR_UART2_CR_RTS
//    <name> RTS </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40038030) RTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.11..11> RTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_CR_Out1  ---------------------------------
// SVD Line: 4332

//  <item> SFDITEM_FIELD__MDR_UART2_CR_Out1
//    <name> Out1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40038030) Out1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.12..12> Out1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART2_CR_Out2  ---------------------------------
// SVD Line: 4338

//  <item> SFDITEM_FIELD__MDR_UART2_CR_Out2
//    <name> Out2 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40038030) Out2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.13..13> Out2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_CR_RTSEn  ---------------------------------
// SVD Line: 4344

//  <item> SFDITEM_FIELD__MDR_UART2_CR_RTSEn
//    <name> RTSEn </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40038030) RTSEn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.14..14> RTSEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_CR_CTSEn  ---------------------------------
// SVD Line: 4350

//  <item> SFDITEM_FIELD__MDR_UART2_CR_CTSEn
//    <name> CTSEn </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40038030) CTSEn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_CR ) </loc>
//      <o.15..15> CTSEn
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART2_CR  ----------------------------------
// SVD Line: 4275

//  <rtree> SFDITEM_REG__MDR_UART2_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038030) UART Command Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_CR >> 0) & 0xFFFFFFFF), ((MDR_UART2_CR = (MDR_UART2_CR & ~(0xFF87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_UARTEN </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_SIREN </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_SIRLP </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_LBE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_TXE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_RXE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_DTR </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_RTS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_Out1 </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_Out2 </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_RTSEn </item>
//    <item> SFDITEM_FIELD__MDR_UART2_CR_CTSEn </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART2_IFLS  -----------------------------
// SVD Line: 4358

unsigned int MDR_UART2_IFLS __AT (0x40038034);



// ---------------------------  Field Item: MDR_UART2_IFLS_TXIFLSEL  ------------------------------
// SVD Line: 4367

//  <item> SFDITEM_FIELD__MDR_UART2_IFLS_TXIFLSEL
//    <name> TXIFLSEL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40038034) TXIFLSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART2_IFLS >> 0) & 0x7), ((MDR_UART2_IFLS = (MDR_UART2_IFLS & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_UART2_IFLS_RXIFLSEL  ------------------------------
// SVD Line: 4373

//  <item> SFDITEM_FIELD__MDR_UART2_IFLS_RXIFLSEL
//    <name> RXIFLSEL </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40038034) RXIFLSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART2_IFLS >> 3) & 0x7), ((MDR_UART2_IFLS = (MDR_UART2_IFLS & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART2_IFLS  ---------------------------------
// SVD Line: 4358

//  <rtree> SFDITEM_REG__MDR_UART2_IFLS
//    <name> IFLS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038034) UART IFLS Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_IFLS >> 0) & 0xFFFFFFFF), ((MDR_UART2_IFLS = (MDR_UART2_IFLS & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_IFLS_TXIFLSEL </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IFLS_RXIFLSEL </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART2_IMSC  -----------------------------
// SVD Line: 4381

unsigned int MDR_UART2_IMSC __AT (0x40038038);



// ----------------------------  Field Item: MDR_UART2_IMSC_RIMIM  --------------------------------
// SVD Line: 4390

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_RIMIM
//    <name> RIMIM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40038038) RIMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.0..0> RIMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_IMSC_CTSMIM  -------------------------------
// SVD Line: 4396

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_CTSMIM
//    <name> CTSMIM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40038038) CTSMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.1..1> CTSMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_IMSC_DCDMIM  -------------------------------
// SVD Line: 4402

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_DCDMIM
//    <name> DCDMIM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40038038) DCDMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.2..2> DCDMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_IMSC_DSRMIM  -------------------------------
// SVD Line: 4408

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_DSRMIM
//    <name> DSRMIM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40038038) DSRMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.3..3> DSRMIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_IMSC_RXIM  --------------------------------
// SVD Line: 4414

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_RXIM
//    <name> RXIM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40038038) RXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.4..4> RXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_IMSC_TXIM  --------------------------------
// SVD Line: 4420

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_TXIM
//    <name> TXIM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40038038) TXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.5..5> TXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_IMSC_RTIM  --------------------------------
// SVD Line: 4426

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_RTIM
//    <name> RTIM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40038038) RTIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.6..6> RTIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_IMSC_FEIM  --------------------------------
// SVD Line: 4432

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_FEIM
//    <name> FEIM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40038038) FEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.7..7> FEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_IMSC_PEIM  --------------------------------
// SVD Line: 4438

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_PEIM
//    <name> PEIM </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40038038) PEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.8..8> PEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_IMSC_BEIM  --------------------------------
// SVD Line: 4444

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_BEIM
//    <name> BEIM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40038038) BEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.9..9> BEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_IMSC_OEIM  --------------------------------
// SVD Line: 4450

//  <item> SFDITEM_FIELD__MDR_UART2_IMSC_OEIM
//    <name> OEIM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40038038) OEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_IMSC ) </loc>
//      <o.10..10> OEIM
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART2_IMSC  ---------------------------------
// SVD Line: 4381

//  <rtree> SFDITEM_REG__MDR_UART2_IMSC
//    <name> IMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038038) UART Interrupt Mask Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_IMSC >> 0) & 0xFFFFFFFF), ((MDR_UART2_IMSC = (MDR_UART2_IMSC & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_RIMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_CTSMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_DCDMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_DSRMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_RXIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_TXIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_RTIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_FEIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_PEIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_BEIM </item>
//    <item> SFDITEM_FIELD__MDR_UART2_IMSC_OEIM </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART2_RIS  ------------------------------
// SVD Line: 4458

unsigned int MDR_UART2_RIS __AT (0x4003803C);



// ----------------------------  Field Item: MDR_UART2_RIS_RIRMIS  --------------------------------
// SVD Line: 4467

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_RIRMIS
//    <name> RIRMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4003803C) RIRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.0..0> RIRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_RIS_CTSRMIS  -------------------------------
// SVD Line: 4473

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_CTSRMIS
//    <name> CTSRMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4003803C) CTSRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.1..1> CTSRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_RIS_DCDRMIS  -------------------------------
// SVD Line: 4479

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_DCDRMIS
//    <name> DCDRMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4003803C) DCDRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.2..2> DCDRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_RIS_DSRRMIS  -------------------------------
// SVD Line: 4485

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_DSRRMIS
//    <name> DSRRMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4003803C) DSRRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.3..3> DSRRMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_RIS_RXRIS  --------------------------------
// SVD Line: 4491

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_RXRIS
//    <name> RXRIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4003803C) RXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.4..4> RXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_RIS_TXRIS  --------------------------------
// SVD Line: 4497

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_TXRIS
//    <name> TXRIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4003803C) TXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.5..5> TXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_RIS_RTRIS  --------------------------------
// SVD Line: 4503

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_RTRIS
//    <name> RTRIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4003803C) RTRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.6..6> RTRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_RIS_FERIS  --------------------------------
// SVD Line: 4509

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_FERIS
//    <name> FERIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4003803C) FERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.7..7> FERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_RIS_PERIS  --------------------------------
// SVD Line: 4515

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_PERIS
//    <name> PERIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4003803C) PERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.8..8> PERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_RIS_BERIS  --------------------------------
// SVD Line: 4521

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_BERIS
//    <name> BERIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4003803C) BERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.9..9> BERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_RIS_OERIS  --------------------------------
// SVD Line: 4527

//  <item> SFDITEM_FIELD__MDR_UART2_RIS_OERIS
//    <name> OERIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4003803C) OERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_RIS ) </loc>
//      <o.10..10> OERIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART2_RIS  ---------------------------------
// SVD Line: 4458

//  <rtree> SFDITEM_REG__MDR_UART2_RIS
//    <name> RIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4003803C) UART Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_RIS >> 0) & 0xFFFFFFFF), ((MDR_UART2_RIS = (MDR_UART2_RIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_RIRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_CTSRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_DCDRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_DSRRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_RXRIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_TXRIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_RTRIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_FERIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_PERIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_BERIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_RIS_OERIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART2_MIS  ------------------------------
// SVD Line: 4535

unsigned int MDR_UART2_MIS __AT (0x40038040);



// ----------------------------  Field Item: MDR_UART2_MIS_RIMMIS  --------------------------------
// SVD Line: 4544

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_RIMMIS
//    <name> RIMMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40038040) RIMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.0..0> RIMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_MIS_CTSMMIS  -------------------------------
// SVD Line: 4550

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_CTSMMIS
//    <name> CTSMMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40038040) CTSMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.1..1> CTSMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_MIS_DCDMMIS  -------------------------------
// SVD Line: 4556

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_DCDMMIS
//    <name> DCDMMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40038040) DCDMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.2..2> DCDMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_MIS_DSRMMIS  -------------------------------
// SVD Line: 4562

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_DSRMMIS
//    <name> DSRMMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40038040) DSRMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.3..3> DSRMMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_MIS_RXMIS  --------------------------------
// SVD Line: 4568

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_RXMIS
//    <name> RXMIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40038040) RXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.4..4> RXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_MIS_TXMIS  --------------------------------
// SVD Line: 4574

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_TXMIS
//    <name> TXMIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40038040) TXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.5..5> TXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_MIS_RTMIS  --------------------------------
// SVD Line: 4580

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_RTMIS
//    <name> RTMIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40038040) RTMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.6..6> RTMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_MIS_FEMIS  --------------------------------
// SVD Line: 4586

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_FEMIS
//    <name> FEMIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40038040) FEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.7..7> FEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_MIS_PEMIS  --------------------------------
// SVD Line: 4592

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_PEMIS
//    <name> PEMIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40038040) PEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.8..8> PEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_MIS_BEMIS  --------------------------------
// SVD Line: 4598

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_BEMIS
//    <name> BEMIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40038040) BEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.9..9> BEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_MIS_OEMIS  --------------------------------
// SVD Line: 4604

//  <item> SFDITEM_FIELD__MDR_UART2_MIS_OEMIS
//    <name> OEMIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40038040) OEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_MIS ) </loc>
//      <o.10..10> OEMIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART2_MIS  ---------------------------------
// SVD Line: 4535

//  <rtree> SFDITEM_REG__MDR_UART2_MIS
//    <name> MIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038040) UART Masked Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_MIS >> 0) & 0xFFFFFFFF), ((MDR_UART2_MIS = (MDR_UART2_MIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_RIMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_CTSMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_DCDMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_DSRMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_RXMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_TXMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_RTMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_FEMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_PEMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_BEMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART2_MIS_OEMIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART2_ICR  ------------------------------
// SVD Line: 4612

unsigned int MDR_UART2_ICR __AT (0x40038044);



// -----------------------------  Field Item: MDR_UART2_ICR_RIMIC  --------------------------------
// SVD Line: 4621

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_RIMIC
//    <name> RIMIC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40038044) RIMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.0..0> RIMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_ICR_CTSMIC  --------------------------------
// SVD Line: 4627

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_CTSMIC
//    <name> CTSMIC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40038044) CTSMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.1..1> CTSMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_ICR_DCDMIC  --------------------------------
// SVD Line: 4633

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_DCDMIC
//    <name> DCDMIC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40038044) DCDMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.2..2> DCDMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART2_ICR_DSRMIC  --------------------------------
// SVD Line: 4639

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_DSRMIC
//    <name> DSRMIC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40038044) DSRMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.3..3> DSRMIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_ICR_RXIC  ---------------------------------
// SVD Line: 4645

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_RXIC
//    <name> RXIC </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40038044) RXIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.4..4> RXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_ICR_TXIC  ---------------------------------
// SVD Line: 4651

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_TXIC
//    <name> TXIC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40038044) TXIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.5..5> TXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_ICR_RTIC  ---------------------------------
// SVD Line: 4657

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_RTIC
//    <name> RTIC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40038044) RTIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.6..6> RTIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_ICR_FEIC  ---------------------------------
// SVD Line: 4663

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_FEIC
//    <name> FEIC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40038044) FEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.7..7> FEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_ICR_PEIC  ---------------------------------
// SVD Line: 4669

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_PEIC
//    <name> PEIC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40038044) PEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.8..8> PEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_ICR_BEIC  ---------------------------------
// SVD Line: 4675

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_BEIC
//    <name> BEIC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40038044) BEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.9..9> BEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART2_ICR_OEIC  ---------------------------------
// SVD Line: 4681

//  <item> SFDITEM_FIELD__MDR_UART2_ICR_OEIC
//    <name> OEIC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40038044) OEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_ICR ) </loc>
//      <o.10..10> OEIC
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART2_ICR  ---------------------------------
// SVD Line: 4612

//  <rtree> SFDITEM_REG__MDR_UART2_ICR
//    <name> ICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038044) UART Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_ICR >> 0) & 0xFFFFFFFF), ((MDR_UART2_ICR = (MDR_UART2_ICR & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_RIMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_CTSMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_DCDMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_DSRMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_RXIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_TXIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_RTIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_FEIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_PEIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_BEIC </item>
//    <item> SFDITEM_FIELD__MDR_UART2_ICR_OEIC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_UART2_DMACR  -----------------------------
// SVD Line: 4689

unsigned int MDR_UART2_DMACR __AT (0x40038048);



// ---------------------------  Field Item: MDR_UART2_DMACR_RXDMAE  -------------------------------
// SVD Line: 4698

//  <item> SFDITEM_FIELD__MDR_UART2_DMACR_RXDMAE
//    <name> RXDMAE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40038048) RXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_DMACR ) </loc>
//      <o.0..0> RXDMAE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_UART2_DMACR_TXDMAE  -------------------------------
// SVD Line: 4704

//  <item> SFDITEM_FIELD__MDR_UART2_DMACR_TXDMAE
//    <name> TXDMAE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40038048) TXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_DMACR ) </loc>
//      <o.1..1> TXDMAE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_UART2_DMACR_DMAONERR  ------------------------------
// SVD Line: 4710

//  <item> SFDITEM_FIELD__MDR_UART2_DMACR_DMAONERR
//    <name> DMAONERR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40038048) DMAONERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART2_DMACR ) </loc>
//      <o.2..2> DMAONERR
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART2_DMACR  --------------------------------
// SVD Line: 4689

//  <rtree> SFDITEM_REG__MDR_UART2_DMACR
//    <name> DMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40038048) UART DMA Control Register </i>
//    <loc> ( (unsigned int)((MDR_UART2_DMACR >> 0) & 0xFFFFFFFF), ((MDR_UART2_DMACR = (MDR_UART2_DMACR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART2_DMACR_RXDMAE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_DMACR_TXDMAE </item>
//    <item> SFDITEM_FIELD__MDR_UART2_DMACR_DMAONERR </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_UART2  -----------------------------------
// SVD Line: 4720

//  <view> MDR_UART2
//    <name> MDR_UART2 </name>
//    <item> SFDITEM_REG__MDR_UART2_DR </item>
//    <item> SFDITEM_REG__MDR_UART2_RSR_ECR </item>
//    <item> SFDITEM_REG__MDR_UART2_FR </item>
//    <item> SFDITEM_REG__MDR_UART2_ILPR </item>
//    <item> SFDITEM_REG__MDR_UART2_IBRD </item>
//    <item> SFDITEM_REG__MDR_UART2_FBRD </item>
//    <item> SFDITEM_REG__MDR_UART2_LCR_H </item>
//    <item> SFDITEM_REG__MDR_UART2_CR </item>
//    <item> SFDITEM_REG__MDR_UART2_IFLS </item>
//    <item> SFDITEM_REG__MDR_UART2_IMSC </item>
//    <item> SFDITEM_REG__MDR_UART2_RIS </item>
//    <item> SFDITEM_REG__MDR_UART2_MIS </item>
//    <item> SFDITEM_REG__MDR_UART2_ICR </item>
//    <item> SFDITEM_REG__MDR_UART2_DMACR </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_UART3_DR  ------------------------------
// SVD Line: 4033

unsigned int MDR_UART3_DR __AT (0x40120000);



// ------------------------------  Field Item: MDR_UART3_DR_DATA  ---------------------------------
// SVD Line: 4042

//  <item> SFDITEM_FIELD__MDR_UART3_DR_DATA
//    <name> DATA </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40120000) DATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART3_DR >> 0) & 0x0), ((MDR_UART3_DR = (MDR_UART3_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART3_DR_FE  ----------------------------------
// SVD Line: 4048

//  <item> SFDITEM_FIELD__MDR_UART3_DR_FE
//    <name> FE </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40120000) FE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_DR ) </loc>
//      <o.8..8> FE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART3_DR_PE  ----------------------------------
// SVD Line: 4054

//  <item> SFDITEM_FIELD__MDR_UART3_DR_PE
//    <name> PE </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40120000) PE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_DR ) </loc>
//      <o.9..9> PE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART3_DR_BE  ----------------------------------
// SVD Line: 4060

//  <item> SFDITEM_FIELD__MDR_UART3_DR_BE
//    <name> BE </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40120000) BE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_DR ) </loc>
//      <o.10..10> BE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART3_DR_OE  ----------------------------------
// SVD Line: 4066

//  <item> SFDITEM_FIELD__MDR_UART3_DR_OE
//    <name> OE </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40120000) OE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_DR ) </loc>
//      <o.11..11> OE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART3_DR  ----------------------------------
// SVD Line: 4033

//  <rtree> SFDITEM_REG__MDR_UART3_DR
//    <name> DR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40120000) UART Data Register </i>
//    <loc> ( (unsigned int)((MDR_UART3_DR >> 0) & 0xFFFFFFFF), ((MDR_UART3_DR = (MDR_UART3_DR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART3_DR_DATA </item>
//    <item> SFDITEM_FIELD__MDR_UART3_DR_FE </item>
//    <item> SFDITEM_FIELD__MDR_UART3_DR_PE </item>
//    <item> SFDITEM_FIELD__MDR_UART3_DR_BE </item>
//    <item> SFDITEM_FIELD__MDR_UART3_DR_OE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_UART3_RSR_ECR  ----------------------------
// SVD Line: 4074

unsigned int MDR_UART3_RSR_ECR __AT (0x40120004);



// ----------------------------  Field Item: MDR_UART3_RSR_ECR_FE  --------------------------------
// SVD Line: 4083

//  <item> SFDITEM_FIELD__MDR_UART3_RSR_ECR_FE
//    <name> FE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40120004) FE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_RSR_ECR ) </loc>
//      <o.0..0> FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART3_RSR_ECR_PE  --------------------------------
// SVD Line: 4089

//  <item> SFDITEM_FIELD__MDR_UART3_RSR_ECR_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40120004) PE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_RSR_ECR ) </loc>
//      <o.1..1> PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART3_RSR_ECR_BE  --------------------------------
// SVD Line: 4095

//  <item> SFDITEM_FIELD__MDR_UART3_RSR_ECR_BE
//    <name> BE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40120004) BE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_RSR_ECR ) </loc>
//      <o.2..2> BE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART3_RSR_ECR_OE  --------------------------------
// SVD Line: 4101

//  <item> SFDITEM_FIELD__MDR_UART3_RSR_ECR_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40120004) OE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_RSR_ECR ) </loc>
//      <o.3..3> OE
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_UART3_RSR_ECR  -------------------------------
// SVD Line: 4074

//  <rtree> SFDITEM_REG__MDR_UART3_RSR_ECR
//    <name> RSR_ECR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40120004) UART RSR Register </i>
//    <loc> ( (unsigned int)((MDR_UART3_RSR_ECR >> 0) & 0xFFFFFFFF), ((MDR_UART3_RSR_ECR = (MDR_UART3_RSR_ECR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART3_RSR_ECR_FE </item>
//    <item> SFDITEM_FIELD__MDR_UART3_RSR_ECR_PE </item>
//    <item> SFDITEM_FIELD__MDR_UART3_RSR_ECR_BE </item>
//    <item> SFDITEM_FIELD__MDR_UART3_RSR_ECR_OE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_UART3_FR  ------------------------------
// SVD Line: 4109

unsigned int MDR_UART3_FR __AT (0x40120018);



// ------------------------------  Field Item: MDR_UART3_FR_CTS  ----------------------------------
// SVD Line: 4118

//  <item> SFDITEM_FIELD__MDR_UART3_FR_CTS
//    <name> CTS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40120018) CTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_FR ) </loc>
//      <o.0..0> CTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART3_FR_DSR  ----------------------------------
// SVD Line: 4124

//  <item> SFDITEM_FIELD__MDR_UART3_FR_DSR
//    <name> DSR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40120018) DSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_FR ) </loc>
//      <o.1..1> DSR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART3_FR_DCD  ----------------------------------
// SVD Line: 4130

//  <item> SFDITEM_FIELD__MDR_UART3_FR_DCD
//    <name> DCD </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40120018) DCD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_FR ) </loc>
//      <o.2..2> DCD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART3_FR_BUSY  ---------------------------------
// SVD Line: 4136

//  <item> SFDITEM_FIELD__MDR_UART3_FR_BUSY
//    <name> BUSY </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40120018) BUSY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_FR ) </loc>
//      <o.3..3> BUSY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART3_FR_RXFE  ---------------------------------
// SVD Line: 4142

//  <item> SFDITEM_FIELD__MDR_UART3_FR_RXFE
//    <name> RXFE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40120018) RXFE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_FR ) </loc>
//      <o.4..4> RXFE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART3_FR_TXFF  ---------------------------------
// SVD Line: 4148

//  <item> SFDITEM_FIELD__MDR_UART3_FR_TXFF
//    <name> TXFF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40120018) TXFF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_FR ) </loc>
//      <o.5..5> TXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART3_FR_RXFF  ---------------------------------
// SVD Line: 4154

//  <item> SFDITEM_FIELD__MDR_UART3_FR_RXFF
//    <name> RXFF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40120018) RXFF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_FR ) </loc>
//      <o.6..6> RXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART3_FR_TXFE  ---------------------------------
// SVD Line: 4160

//  <item> SFDITEM_FIELD__MDR_UART3_FR_TXFE
//    <name> TXFE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40120018) TXFE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_FR ) </loc>
//      <o.7..7> TXFE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART3_FR_RI  ----------------------------------
// SVD Line: 4166

//  <item> SFDITEM_FIELD__MDR_UART3_FR_RI
//    <name> RI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40120018) RI </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_FR ) </loc>
//      <o.8..8> RI
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART3_FR  ----------------------------------
// SVD Line: 4109

//  <rtree> SFDITEM_REG__MDR_UART3_FR
//    <name> FR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40120018) UART Flag Register </i>
//    <loc> ( (unsigned int)((MDR_UART3_FR >> 0) & 0xFFFFFFFF), ((MDR_UART3_FR = (MDR_UART3_FR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART3_FR_CTS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_FR_DSR </item>
//    <item> SFDITEM_FIELD__MDR_UART3_FR_DCD </item>
//    <item> SFDITEM_FIELD__MDR_UART3_FR_BUSY </item>
//    <item> SFDITEM_FIELD__MDR_UART3_FR_RXFE </item>
//    <item> SFDITEM_FIELD__MDR_UART3_FR_TXFF </item>
//    <item> SFDITEM_FIELD__MDR_UART3_FR_RXFF </item>
//    <item> SFDITEM_FIELD__MDR_UART3_FR_TXFE </item>
//    <item> SFDITEM_FIELD__MDR_UART3_FR_RI </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART3_ILPR  -----------------------------
// SVD Line: 4174

unsigned int MDR_UART3_ILPR __AT (0x40120020);



// ---------------------------  Field Item: MDR_UART3_ILPR_ILPDVSR  -------------------------------
// SVD Line: 4182

//  <item> SFDITEM_FIELD__MDR_UART3_ILPR_ILPDVSR
//    <name> ILPDVSR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40120020) ILPDVSR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART3_ILPR >> 0) & 0xFF), ((MDR_UART3_ILPR = (MDR_UART3_ILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART3_ILPR  ---------------------------------
// SVD Line: 4174

//  <rtree> SFDITEM_REG__MDR_UART3_ILPR
//    <name> ILPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40120020) ILPR </i>
//    <loc> ( (unsigned int)((MDR_UART3_ILPR >> 0) & 0xFFFFFFFF), ((MDR_UART3_ILPR = (MDR_UART3_ILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART3_ILPR_ILPDVSR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART3_IBRD  -----------------------------
// SVD Line: 4190

unsigned int MDR_UART3_IBRD __AT (0x40120024);



// -------------------------  Field Item: MDR_UART3_IBRD_BAUD_DIVINT  -----------------------------
// SVD Line: 4198

//  <item> SFDITEM_FIELD__MDR_UART3_IBRD_BAUD_DIVINT
//    <name> BAUD_DIVINT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40120024) BAUD_DIVINT </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_UART3_IBRD >> 0) & 0xFFFF), ((MDR_UART3_IBRD = (MDR_UART3_IBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART3_IBRD  ---------------------------------
// SVD Line: 4190

//  <rtree> SFDITEM_REG__MDR_UART3_IBRD
//    <name> IBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40120024) IBRD </i>
//    <loc> ( (unsigned int)((MDR_UART3_IBRD >> 0) & 0xFFFFFFFF), ((MDR_UART3_IBRD = (MDR_UART3_IBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART3_IBRD_BAUD_DIVINT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART3_FBRD  -----------------------------
// SVD Line: 4206

unsigned int MDR_UART3_FBRD __AT (0x40120028);



// -------------------------  Field Item: MDR_UART3_FBRD_BAUD_DIVFRAC  ----------------------------
// SVD Line: 4214

//  <item> SFDITEM_FIELD__MDR_UART3_FBRD_BAUD_DIVFRAC
//    <name> BAUD_DIVFRAC </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40120028) BAUD_DIVFRAC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART3_FBRD >> 0) & 0x3F), ((MDR_UART3_FBRD = (MDR_UART3_FBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART3_FBRD  ---------------------------------
// SVD Line: 4206

//  <rtree> SFDITEM_REG__MDR_UART3_FBRD
//    <name> FBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40120028) FBRD </i>
//    <loc> ( (unsigned int)((MDR_UART3_FBRD >> 0) & 0xFFFFFFFF), ((MDR_UART3_FBRD = (MDR_UART3_FBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART3_FBRD_BAUD_DIVFRAC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_UART3_LCR_H  -----------------------------
// SVD Line: 4222

unsigned int MDR_UART3_LCR_H __AT (0x4012002C);



// -----------------------------  Field Item: MDR_UART3_LCR_H_BRK  --------------------------------
// SVD Line: 4231

//  <item> SFDITEM_FIELD__MDR_UART3_LCR_H_BRK
//    <name> BRK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4012002C) BRK </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_LCR_H ) </loc>
//      <o.0..0> BRK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_LCR_H_PEN  --------------------------------
// SVD Line: 4237

//  <item> SFDITEM_FIELD__MDR_UART3_LCR_H_PEN
//    <name> PEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4012002C) PEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_LCR_H ) </loc>
//      <o.1..1> PEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_LCR_H_EPS  --------------------------------
// SVD Line: 4243

//  <item> SFDITEM_FIELD__MDR_UART3_LCR_H_EPS
//    <name> EPS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4012002C) EPS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_LCR_H ) </loc>
//      <o.2..2> EPS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART3_LCR_H_STP2  --------------------------------
// SVD Line: 4249

//  <item> SFDITEM_FIELD__MDR_UART3_LCR_H_STP2
//    <name> STP2 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4012002C) STP2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_LCR_H ) </loc>
//      <o.3..3> STP2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_LCR_H_FEN  --------------------------------
// SVD Line: 4255

//  <item> SFDITEM_FIELD__MDR_UART3_LCR_H_FEN
//    <name> FEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4012002C) FEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_LCR_H ) </loc>
//      <o.4..4> FEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART3_LCR_H_WLEN  --------------------------------
// SVD Line: 4261

//  <item> SFDITEM_FIELD__MDR_UART3_LCR_H_WLEN
//    <name> WLEN </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x4012002C) WLEN </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART3_LCR_H >> 5) & 0x3), ((MDR_UART3_LCR_H = (MDR_UART3_LCR_H & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_LCR_H_SPS  --------------------------------
// SVD Line: 4267

//  <item> SFDITEM_FIELD__MDR_UART3_LCR_H_SPS
//    <name> SPS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4012002C) SPS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_LCR_H ) </loc>
//      <o.7..7> SPS
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART3_LCR_H  --------------------------------
// SVD Line: 4222

//  <rtree> SFDITEM_REG__MDR_UART3_LCR_H
//    <name> LCR_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4012002C) UART LCR_H Register </i>
//    <loc> ( (unsigned int)((MDR_UART3_LCR_H >> 0) & 0xFFFFFFFF), ((MDR_UART3_LCR_H = (MDR_UART3_LCR_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART3_LCR_H_BRK </item>
//    <item> SFDITEM_FIELD__MDR_UART3_LCR_H_PEN </item>
//    <item> SFDITEM_FIELD__MDR_UART3_LCR_H_EPS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_LCR_H_STP2 </item>
//    <item> SFDITEM_FIELD__MDR_UART3_LCR_H_FEN </item>
//    <item> SFDITEM_FIELD__MDR_UART3_LCR_H_WLEN </item>
//    <item> SFDITEM_FIELD__MDR_UART3_LCR_H_SPS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_UART3_CR  ------------------------------
// SVD Line: 4275

unsigned int MDR_UART3_CR __AT (0x40120030);



// -----------------------------  Field Item: MDR_UART3_CR_UARTEN  --------------------------------
// SVD Line: 4284

//  <item> SFDITEM_FIELD__MDR_UART3_CR_UARTEN
//    <name> UARTEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40120030) UARTEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_CR ) </loc>
//      <o.0..0> UARTEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_CR_SIREN  ---------------------------------
// SVD Line: 4290

//  <item> SFDITEM_FIELD__MDR_UART3_CR_SIREN
//    <name> SIREN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40120030) SIREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_CR ) </loc>
//      <o.1..1> SIREN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_CR_SIRLP  ---------------------------------
// SVD Line: 4296

//  <item> SFDITEM_FIELD__MDR_UART3_CR_SIRLP
//    <name> SIRLP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40120030) SIRLP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_CR ) </loc>
//      <o.2..2> SIRLP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART3_CR_LBE  ----------------------------------
// SVD Line: 4302

//  <item> SFDITEM_FIELD__MDR_UART3_CR_LBE
//    <name> LBE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40120030) LBE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_CR ) </loc>
//      <o.7..7> LBE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART3_CR_TXE  ----------------------------------
// SVD Line: 4308

//  <item> SFDITEM_FIELD__MDR_UART3_CR_TXE
//    <name> TXE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40120030) TXE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_CR ) </loc>
//      <o.8..8> TXE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART3_CR_RXE  ----------------------------------
// SVD Line: 4314

//  <item> SFDITEM_FIELD__MDR_UART3_CR_RXE
//    <name> RXE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40120030) RXE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_CR ) </loc>
//      <o.9..9> RXE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART3_CR_DTR  ----------------------------------
// SVD Line: 4320

//  <item> SFDITEM_FIELD__MDR_UART3_CR_DTR
//    <name> DTR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40120030) DTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_CR ) </loc>
//      <o.10..10> DTR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART3_CR_RTS  ----------------------------------
// SVD Line: 4326

//  <item> SFDITEM_FIELD__MDR_UART3_CR_RTS
//    <name> RTS </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40120030) RTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_CR ) </loc>
//      <o.11..11> RTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART3_CR_Out1  ---------------------------------
// SVD Line: 4332

//  <item> SFDITEM_FIELD__MDR_UART3_CR_Out1
//    <name> Out1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40120030) Out1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_CR ) </loc>
//      <o.12..12> Out1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART3_CR_Out2  ---------------------------------
// SVD Line: 4338

//  <item> SFDITEM_FIELD__MDR_UART3_CR_Out2
//    <name> Out2 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40120030) Out2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_CR ) </loc>
//      <o.13..13> Out2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_CR_RTSEn  ---------------------------------
// SVD Line: 4344

//  <item> SFDITEM_FIELD__MDR_UART3_CR_RTSEn
//    <name> RTSEn </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40120030) RTSEn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_CR ) </loc>
//      <o.14..14> RTSEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_CR_CTSEn  ---------------------------------
// SVD Line: 4350

//  <item> SFDITEM_FIELD__MDR_UART3_CR_CTSEn
//    <name> CTSEn </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40120030) CTSEn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_CR ) </loc>
//      <o.15..15> CTSEn
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART3_CR  ----------------------------------
// SVD Line: 4275

//  <rtree> SFDITEM_REG__MDR_UART3_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40120030) UART Command Register </i>
//    <loc> ( (unsigned int)((MDR_UART3_CR >> 0) & 0xFFFFFFFF), ((MDR_UART3_CR = (MDR_UART3_CR & ~(0xFF87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART3_CR_UARTEN </item>
//    <item> SFDITEM_FIELD__MDR_UART3_CR_SIREN </item>
//    <item> SFDITEM_FIELD__MDR_UART3_CR_SIRLP </item>
//    <item> SFDITEM_FIELD__MDR_UART3_CR_LBE </item>
//    <item> SFDITEM_FIELD__MDR_UART3_CR_TXE </item>
//    <item> SFDITEM_FIELD__MDR_UART3_CR_RXE </item>
//    <item> SFDITEM_FIELD__MDR_UART3_CR_DTR </item>
//    <item> SFDITEM_FIELD__MDR_UART3_CR_RTS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_CR_Out1 </item>
//    <item> SFDITEM_FIELD__MDR_UART3_CR_Out2 </item>
//    <item> SFDITEM_FIELD__MDR_UART3_CR_RTSEn </item>
//    <item> SFDITEM_FIELD__MDR_UART3_CR_CTSEn </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART3_IFLS  -----------------------------
// SVD Line: 4358

unsigned int MDR_UART3_IFLS __AT (0x40120034);



// ---------------------------  Field Item: MDR_UART3_IFLS_TXIFLSEL  ------------------------------
// SVD Line: 4367

//  <item> SFDITEM_FIELD__MDR_UART3_IFLS_TXIFLSEL
//    <name> TXIFLSEL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40120034) TXIFLSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART3_IFLS >> 0) & 0x7), ((MDR_UART3_IFLS = (MDR_UART3_IFLS & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_UART3_IFLS_RXIFLSEL  ------------------------------
// SVD Line: 4373

//  <item> SFDITEM_FIELD__MDR_UART3_IFLS_RXIFLSEL
//    <name> RXIFLSEL </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40120034) RXIFLSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART3_IFLS >> 3) & 0x7), ((MDR_UART3_IFLS = (MDR_UART3_IFLS & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART3_IFLS  ---------------------------------
// SVD Line: 4358

//  <rtree> SFDITEM_REG__MDR_UART3_IFLS
//    <name> IFLS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40120034) UART IFLS Register </i>
//    <loc> ( (unsigned int)((MDR_UART3_IFLS >> 0) & 0xFFFFFFFF), ((MDR_UART3_IFLS = (MDR_UART3_IFLS & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART3_IFLS_TXIFLSEL </item>
//    <item> SFDITEM_FIELD__MDR_UART3_IFLS_RXIFLSEL </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART3_IMSC  -----------------------------
// SVD Line: 4381

unsigned int MDR_UART3_IMSC __AT (0x40120038);



// ----------------------------  Field Item: MDR_UART3_IMSC_RIMIM  --------------------------------
// SVD Line: 4390

//  <item> SFDITEM_FIELD__MDR_UART3_IMSC_RIMIM
//    <name> RIMIM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40120038) RIMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_IMSC ) </loc>
//      <o.0..0> RIMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART3_IMSC_CTSMIM  -------------------------------
// SVD Line: 4396

//  <item> SFDITEM_FIELD__MDR_UART3_IMSC_CTSMIM
//    <name> CTSMIM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40120038) CTSMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_IMSC ) </loc>
//      <o.1..1> CTSMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART3_IMSC_DCDMIM  -------------------------------
// SVD Line: 4402

//  <item> SFDITEM_FIELD__MDR_UART3_IMSC_DCDMIM
//    <name> DCDMIM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40120038) DCDMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_IMSC ) </loc>
//      <o.2..2> DCDMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART3_IMSC_DSRMIM  -------------------------------
// SVD Line: 4408

//  <item> SFDITEM_FIELD__MDR_UART3_IMSC_DSRMIM
//    <name> DSRMIM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40120038) DSRMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_IMSC ) </loc>
//      <o.3..3> DSRMIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_IMSC_RXIM  --------------------------------
// SVD Line: 4414

//  <item> SFDITEM_FIELD__MDR_UART3_IMSC_RXIM
//    <name> RXIM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40120038) RXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_IMSC ) </loc>
//      <o.4..4> RXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_IMSC_TXIM  --------------------------------
// SVD Line: 4420

//  <item> SFDITEM_FIELD__MDR_UART3_IMSC_TXIM
//    <name> TXIM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40120038) TXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_IMSC ) </loc>
//      <o.5..5> TXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_IMSC_RTIM  --------------------------------
// SVD Line: 4426

//  <item> SFDITEM_FIELD__MDR_UART3_IMSC_RTIM
//    <name> RTIM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40120038) RTIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_IMSC ) </loc>
//      <o.6..6> RTIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_IMSC_FEIM  --------------------------------
// SVD Line: 4432

//  <item> SFDITEM_FIELD__MDR_UART3_IMSC_FEIM
//    <name> FEIM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40120038) FEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_IMSC ) </loc>
//      <o.7..7> FEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_IMSC_PEIM  --------------------------------
// SVD Line: 4438

//  <item> SFDITEM_FIELD__MDR_UART3_IMSC_PEIM
//    <name> PEIM </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40120038) PEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_IMSC ) </loc>
//      <o.8..8> PEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_IMSC_BEIM  --------------------------------
// SVD Line: 4444

//  <item> SFDITEM_FIELD__MDR_UART3_IMSC_BEIM
//    <name> BEIM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40120038) BEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_IMSC ) </loc>
//      <o.9..9> BEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_IMSC_OEIM  --------------------------------
// SVD Line: 4450

//  <item> SFDITEM_FIELD__MDR_UART3_IMSC_OEIM
//    <name> OEIM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40120038) OEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_IMSC ) </loc>
//      <o.10..10> OEIM
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART3_IMSC  ---------------------------------
// SVD Line: 4381

//  <rtree> SFDITEM_REG__MDR_UART3_IMSC
//    <name> IMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40120038) UART Interrupt Mask Register </i>
//    <loc> ( (unsigned int)((MDR_UART3_IMSC >> 0) & 0xFFFFFFFF), ((MDR_UART3_IMSC = (MDR_UART3_IMSC & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART3_IMSC_RIMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART3_IMSC_CTSMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART3_IMSC_DCDMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART3_IMSC_DSRMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART3_IMSC_RXIM </item>
//    <item> SFDITEM_FIELD__MDR_UART3_IMSC_TXIM </item>
//    <item> SFDITEM_FIELD__MDR_UART3_IMSC_RTIM </item>
//    <item> SFDITEM_FIELD__MDR_UART3_IMSC_FEIM </item>
//    <item> SFDITEM_FIELD__MDR_UART3_IMSC_PEIM </item>
//    <item> SFDITEM_FIELD__MDR_UART3_IMSC_BEIM </item>
//    <item> SFDITEM_FIELD__MDR_UART3_IMSC_OEIM </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART3_RIS  ------------------------------
// SVD Line: 4458

unsigned int MDR_UART3_RIS __AT (0x4012003C);



// ----------------------------  Field Item: MDR_UART3_RIS_RIRMIS  --------------------------------
// SVD Line: 4467

//  <item> SFDITEM_FIELD__MDR_UART3_RIS_RIRMIS
//    <name> RIRMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4012003C) RIRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_RIS ) </loc>
//      <o.0..0> RIRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART3_RIS_CTSRMIS  -------------------------------
// SVD Line: 4473

//  <item> SFDITEM_FIELD__MDR_UART3_RIS_CTSRMIS
//    <name> CTSRMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4012003C) CTSRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_RIS ) </loc>
//      <o.1..1> CTSRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART3_RIS_DCDRMIS  -------------------------------
// SVD Line: 4479

//  <item> SFDITEM_FIELD__MDR_UART3_RIS_DCDRMIS
//    <name> DCDRMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4012003C) DCDRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_RIS ) </loc>
//      <o.2..2> DCDRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART3_RIS_DSRRMIS  -------------------------------
// SVD Line: 4485

//  <item> SFDITEM_FIELD__MDR_UART3_RIS_DSRRMIS
//    <name> DSRRMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4012003C) DSRRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_RIS ) </loc>
//      <o.3..3> DSRRMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_RIS_RXRIS  --------------------------------
// SVD Line: 4491

//  <item> SFDITEM_FIELD__MDR_UART3_RIS_RXRIS
//    <name> RXRIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4012003C) RXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_RIS ) </loc>
//      <o.4..4> RXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_RIS_TXRIS  --------------------------------
// SVD Line: 4497

//  <item> SFDITEM_FIELD__MDR_UART3_RIS_TXRIS
//    <name> TXRIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4012003C) TXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_RIS ) </loc>
//      <o.5..5> TXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_RIS_RTRIS  --------------------------------
// SVD Line: 4503

//  <item> SFDITEM_FIELD__MDR_UART3_RIS_RTRIS
//    <name> RTRIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4012003C) RTRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_RIS ) </loc>
//      <o.6..6> RTRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_RIS_FERIS  --------------------------------
// SVD Line: 4509

//  <item> SFDITEM_FIELD__MDR_UART3_RIS_FERIS
//    <name> FERIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4012003C) FERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_RIS ) </loc>
//      <o.7..7> FERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_RIS_PERIS  --------------------------------
// SVD Line: 4515

//  <item> SFDITEM_FIELD__MDR_UART3_RIS_PERIS
//    <name> PERIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4012003C) PERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_RIS ) </loc>
//      <o.8..8> PERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_RIS_BERIS  --------------------------------
// SVD Line: 4521

//  <item> SFDITEM_FIELD__MDR_UART3_RIS_BERIS
//    <name> BERIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4012003C) BERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_RIS ) </loc>
//      <o.9..9> BERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_RIS_OERIS  --------------------------------
// SVD Line: 4527

//  <item> SFDITEM_FIELD__MDR_UART3_RIS_OERIS
//    <name> OERIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4012003C) OERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_RIS ) </loc>
//      <o.10..10> OERIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART3_RIS  ---------------------------------
// SVD Line: 4458

//  <rtree> SFDITEM_REG__MDR_UART3_RIS
//    <name> RIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4012003C) UART Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_UART3_RIS >> 0) & 0xFFFFFFFF), ((MDR_UART3_RIS = (MDR_UART3_RIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART3_RIS_RIRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_RIS_CTSRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_RIS_DCDRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_RIS_DSRRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_RIS_RXRIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_RIS_TXRIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_RIS_RTRIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_RIS_FERIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_RIS_PERIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_RIS_BERIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_RIS_OERIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART3_MIS  ------------------------------
// SVD Line: 4535

unsigned int MDR_UART3_MIS __AT (0x40120040);



// ----------------------------  Field Item: MDR_UART3_MIS_RIMMIS  --------------------------------
// SVD Line: 4544

//  <item> SFDITEM_FIELD__MDR_UART3_MIS_RIMMIS
//    <name> RIMMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40120040) RIMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_MIS ) </loc>
//      <o.0..0> RIMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART3_MIS_CTSMMIS  -------------------------------
// SVD Line: 4550

//  <item> SFDITEM_FIELD__MDR_UART3_MIS_CTSMMIS
//    <name> CTSMMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40120040) CTSMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_MIS ) </loc>
//      <o.1..1> CTSMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART3_MIS_DCDMMIS  -------------------------------
// SVD Line: 4556

//  <item> SFDITEM_FIELD__MDR_UART3_MIS_DCDMMIS
//    <name> DCDMMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40120040) DCDMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_MIS ) </loc>
//      <o.2..2> DCDMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART3_MIS_DSRMMIS  -------------------------------
// SVD Line: 4562

//  <item> SFDITEM_FIELD__MDR_UART3_MIS_DSRMMIS
//    <name> DSRMMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40120040) DSRMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_MIS ) </loc>
//      <o.3..3> DSRMMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_MIS_RXMIS  --------------------------------
// SVD Line: 4568

//  <item> SFDITEM_FIELD__MDR_UART3_MIS_RXMIS
//    <name> RXMIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40120040) RXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_MIS ) </loc>
//      <o.4..4> RXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_MIS_TXMIS  --------------------------------
// SVD Line: 4574

//  <item> SFDITEM_FIELD__MDR_UART3_MIS_TXMIS
//    <name> TXMIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40120040) TXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_MIS ) </loc>
//      <o.5..5> TXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_MIS_RTMIS  --------------------------------
// SVD Line: 4580

//  <item> SFDITEM_FIELD__MDR_UART3_MIS_RTMIS
//    <name> RTMIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40120040) RTMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_MIS ) </loc>
//      <o.6..6> RTMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_MIS_FEMIS  --------------------------------
// SVD Line: 4586

//  <item> SFDITEM_FIELD__MDR_UART3_MIS_FEMIS
//    <name> FEMIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40120040) FEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_MIS ) </loc>
//      <o.7..7> FEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_MIS_PEMIS  --------------------------------
// SVD Line: 4592

//  <item> SFDITEM_FIELD__MDR_UART3_MIS_PEMIS
//    <name> PEMIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40120040) PEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_MIS ) </loc>
//      <o.8..8> PEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_MIS_BEMIS  --------------------------------
// SVD Line: 4598

//  <item> SFDITEM_FIELD__MDR_UART3_MIS_BEMIS
//    <name> BEMIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40120040) BEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_MIS ) </loc>
//      <o.9..9> BEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_MIS_OEMIS  --------------------------------
// SVD Line: 4604

//  <item> SFDITEM_FIELD__MDR_UART3_MIS_OEMIS
//    <name> OEMIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40120040) OEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_MIS ) </loc>
//      <o.10..10> OEMIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART3_MIS  ---------------------------------
// SVD Line: 4535

//  <rtree> SFDITEM_REG__MDR_UART3_MIS
//    <name> MIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40120040) UART Masked Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_UART3_MIS >> 0) & 0xFFFFFFFF), ((MDR_UART3_MIS = (MDR_UART3_MIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART3_MIS_RIMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_MIS_CTSMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_MIS_DCDMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_MIS_DSRMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_MIS_RXMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_MIS_TXMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_MIS_RTMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_MIS_FEMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_MIS_PEMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_MIS_BEMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART3_MIS_OEMIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART3_ICR  ------------------------------
// SVD Line: 4612

unsigned int MDR_UART3_ICR __AT (0x40120044);



// -----------------------------  Field Item: MDR_UART3_ICR_RIMIC  --------------------------------
// SVD Line: 4621

//  <item> SFDITEM_FIELD__MDR_UART3_ICR_RIMIC
//    <name> RIMIC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40120044) RIMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_ICR ) </loc>
//      <o.0..0> RIMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART3_ICR_CTSMIC  --------------------------------
// SVD Line: 4627

//  <item> SFDITEM_FIELD__MDR_UART3_ICR_CTSMIC
//    <name> CTSMIC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40120044) CTSMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_ICR ) </loc>
//      <o.1..1> CTSMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART3_ICR_DCDMIC  --------------------------------
// SVD Line: 4633

//  <item> SFDITEM_FIELD__MDR_UART3_ICR_DCDMIC
//    <name> DCDMIC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40120044) DCDMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_ICR ) </loc>
//      <o.2..2> DCDMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART3_ICR_DSRMIC  --------------------------------
// SVD Line: 4639

//  <item> SFDITEM_FIELD__MDR_UART3_ICR_DSRMIC
//    <name> DSRMIC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40120044) DSRMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_ICR ) </loc>
//      <o.3..3> DSRMIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_ICR_RXIC  ---------------------------------
// SVD Line: 4645

//  <item> SFDITEM_FIELD__MDR_UART3_ICR_RXIC
//    <name> RXIC </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40120044) RXIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_ICR ) </loc>
//      <o.4..4> RXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_ICR_TXIC  ---------------------------------
// SVD Line: 4651

//  <item> SFDITEM_FIELD__MDR_UART3_ICR_TXIC
//    <name> TXIC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40120044) TXIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_ICR ) </loc>
//      <o.5..5> TXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_ICR_RTIC  ---------------------------------
// SVD Line: 4657

//  <item> SFDITEM_FIELD__MDR_UART3_ICR_RTIC
//    <name> RTIC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40120044) RTIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_ICR ) </loc>
//      <o.6..6> RTIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_ICR_FEIC  ---------------------------------
// SVD Line: 4663

//  <item> SFDITEM_FIELD__MDR_UART3_ICR_FEIC
//    <name> FEIC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40120044) FEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_ICR ) </loc>
//      <o.7..7> FEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_ICR_PEIC  ---------------------------------
// SVD Line: 4669

//  <item> SFDITEM_FIELD__MDR_UART3_ICR_PEIC
//    <name> PEIC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40120044) PEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_ICR ) </loc>
//      <o.8..8> PEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_ICR_BEIC  ---------------------------------
// SVD Line: 4675

//  <item> SFDITEM_FIELD__MDR_UART3_ICR_BEIC
//    <name> BEIC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40120044) BEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_ICR ) </loc>
//      <o.9..9> BEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART3_ICR_OEIC  ---------------------------------
// SVD Line: 4681

//  <item> SFDITEM_FIELD__MDR_UART3_ICR_OEIC
//    <name> OEIC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40120044) OEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_ICR ) </loc>
//      <o.10..10> OEIC
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART3_ICR  ---------------------------------
// SVD Line: 4612

//  <rtree> SFDITEM_REG__MDR_UART3_ICR
//    <name> ICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40120044) UART Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((MDR_UART3_ICR >> 0) & 0xFFFFFFFF), ((MDR_UART3_ICR = (MDR_UART3_ICR & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART3_ICR_RIMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART3_ICR_CTSMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART3_ICR_DCDMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART3_ICR_DSRMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART3_ICR_RXIC </item>
//    <item> SFDITEM_FIELD__MDR_UART3_ICR_TXIC </item>
//    <item> SFDITEM_FIELD__MDR_UART3_ICR_RTIC </item>
//    <item> SFDITEM_FIELD__MDR_UART3_ICR_FEIC </item>
//    <item> SFDITEM_FIELD__MDR_UART3_ICR_PEIC </item>
//    <item> SFDITEM_FIELD__MDR_UART3_ICR_BEIC </item>
//    <item> SFDITEM_FIELD__MDR_UART3_ICR_OEIC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_UART3_DMACR  -----------------------------
// SVD Line: 4689

unsigned int MDR_UART3_DMACR __AT (0x40120048);



// ---------------------------  Field Item: MDR_UART3_DMACR_RXDMAE  -------------------------------
// SVD Line: 4698

//  <item> SFDITEM_FIELD__MDR_UART3_DMACR_RXDMAE
//    <name> RXDMAE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40120048) RXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_DMACR ) </loc>
//      <o.0..0> RXDMAE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_UART3_DMACR_TXDMAE  -------------------------------
// SVD Line: 4704

//  <item> SFDITEM_FIELD__MDR_UART3_DMACR_TXDMAE
//    <name> TXDMAE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40120048) TXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_DMACR ) </loc>
//      <o.1..1> TXDMAE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_UART3_DMACR_DMAONERR  ------------------------------
// SVD Line: 4710

//  <item> SFDITEM_FIELD__MDR_UART3_DMACR_DMAONERR
//    <name> DMAONERR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40120048) DMAONERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART3_DMACR ) </loc>
//      <o.2..2> DMAONERR
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART3_DMACR  --------------------------------
// SVD Line: 4689

//  <rtree> SFDITEM_REG__MDR_UART3_DMACR
//    <name> DMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40120048) UART DMA Control Register </i>
//    <loc> ( (unsigned int)((MDR_UART3_DMACR >> 0) & 0xFFFFFFFF), ((MDR_UART3_DMACR = (MDR_UART3_DMACR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART3_DMACR_RXDMAE </item>
//    <item> SFDITEM_FIELD__MDR_UART3_DMACR_TXDMAE </item>
//    <item> SFDITEM_FIELD__MDR_UART3_DMACR_DMAONERR </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_UART3  -----------------------------------
// SVD Line: 4731

//  <view> MDR_UART3
//    <name> MDR_UART3 </name>
//    <item> SFDITEM_REG__MDR_UART3_DR </item>
//    <item> SFDITEM_REG__MDR_UART3_RSR_ECR </item>
//    <item> SFDITEM_REG__MDR_UART3_FR </item>
//    <item> SFDITEM_REG__MDR_UART3_ILPR </item>
//    <item> SFDITEM_REG__MDR_UART3_IBRD </item>
//    <item> SFDITEM_REG__MDR_UART3_FBRD </item>
//    <item> SFDITEM_REG__MDR_UART3_LCR_H </item>
//    <item> SFDITEM_REG__MDR_UART3_CR </item>
//    <item> SFDITEM_REG__MDR_UART3_IFLS </item>
//    <item> SFDITEM_REG__MDR_UART3_IMSC </item>
//    <item> SFDITEM_REG__MDR_UART3_RIS </item>
//    <item> SFDITEM_REG__MDR_UART3_MIS </item>
//    <item> SFDITEM_REG__MDR_UART3_ICR </item>
//    <item> SFDITEM_REG__MDR_UART3_DMACR </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_UART4_DR  ------------------------------
// SVD Line: 4033

unsigned int MDR_UART4_DR __AT (0x40128000);



// ------------------------------  Field Item: MDR_UART4_DR_DATA  ---------------------------------
// SVD Line: 4042

//  <item> SFDITEM_FIELD__MDR_UART4_DR_DATA
//    <name> DATA </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40128000) DATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART4_DR >> 0) & 0x0), ((MDR_UART4_DR = (MDR_UART4_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART4_DR_FE  ----------------------------------
// SVD Line: 4048

//  <item> SFDITEM_FIELD__MDR_UART4_DR_FE
//    <name> FE </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40128000) FE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_DR ) </loc>
//      <o.8..8> FE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART4_DR_PE  ----------------------------------
// SVD Line: 4054

//  <item> SFDITEM_FIELD__MDR_UART4_DR_PE
//    <name> PE </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40128000) PE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_DR ) </loc>
//      <o.9..9> PE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART4_DR_BE  ----------------------------------
// SVD Line: 4060

//  <item> SFDITEM_FIELD__MDR_UART4_DR_BE
//    <name> BE </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40128000) BE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_DR ) </loc>
//      <o.10..10> BE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART4_DR_OE  ----------------------------------
// SVD Line: 4066

//  <item> SFDITEM_FIELD__MDR_UART4_DR_OE
//    <name> OE </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40128000) OE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_DR ) </loc>
//      <o.11..11> OE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART4_DR  ----------------------------------
// SVD Line: 4033

//  <rtree> SFDITEM_REG__MDR_UART4_DR
//    <name> DR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40128000) UART Data Register </i>
//    <loc> ( (unsigned int)((MDR_UART4_DR >> 0) & 0xFFFFFFFF), ((MDR_UART4_DR = (MDR_UART4_DR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART4_DR_DATA </item>
//    <item> SFDITEM_FIELD__MDR_UART4_DR_FE </item>
//    <item> SFDITEM_FIELD__MDR_UART4_DR_PE </item>
//    <item> SFDITEM_FIELD__MDR_UART4_DR_BE </item>
//    <item> SFDITEM_FIELD__MDR_UART4_DR_OE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_UART4_RSR_ECR  ----------------------------
// SVD Line: 4074

unsigned int MDR_UART4_RSR_ECR __AT (0x40128004);



// ----------------------------  Field Item: MDR_UART4_RSR_ECR_FE  --------------------------------
// SVD Line: 4083

//  <item> SFDITEM_FIELD__MDR_UART4_RSR_ECR_FE
//    <name> FE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40128004) FE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_RSR_ECR ) </loc>
//      <o.0..0> FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART4_RSR_ECR_PE  --------------------------------
// SVD Line: 4089

//  <item> SFDITEM_FIELD__MDR_UART4_RSR_ECR_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40128004) PE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_RSR_ECR ) </loc>
//      <o.1..1> PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART4_RSR_ECR_BE  --------------------------------
// SVD Line: 4095

//  <item> SFDITEM_FIELD__MDR_UART4_RSR_ECR_BE
//    <name> BE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40128004) BE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_RSR_ECR ) </loc>
//      <o.2..2> BE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART4_RSR_ECR_OE  --------------------------------
// SVD Line: 4101

//  <item> SFDITEM_FIELD__MDR_UART4_RSR_ECR_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40128004) OE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_RSR_ECR ) </loc>
//      <o.3..3> OE
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_UART4_RSR_ECR  -------------------------------
// SVD Line: 4074

//  <rtree> SFDITEM_REG__MDR_UART4_RSR_ECR
//    <name> RSR_ECR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40128004) UART RSR Register </i>
//    <loc> ( (unsigned int)((MDR_UART4_RSR_ECR >> 0) & 0xFFFFFFFF), ((MDR_UART4_RSR_ECR = (MDR_UART4_RSR_ECR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART4_RSR_ECR_FE </item>
//    <item> SFDITEM_FIELD__MDR_UART4_RSR_ECR_PE </item>
//    <item> SFDITEM_FIELD__MDR_UART4_RSR_ECR_BE </item>
//    <item> SFDITEM_FIELD__MDR_UART4_RSR_ECR_OE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_UART4_FR  ------------------------------
// SVD Line: 4109

unsigned int MDR_UART4_FR __AT (0x40128018);



// ------------------------------  Field Item: MDR_UART4_FR_CTS  ----------------------------------
// SVD Line: 4118

//  <item> SFDITEM_FIELD__MDR_UART4_FR_CTS
//    <name> CTS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40128018) CTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_FR ) </loc>
//      <o.0..0> CTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART4_FR_DSR  ----------------------------------
// SVD Line: 4124

//  <item> SFDITEM_FIELD__MDR_UART4_FR_DSR
//    <name> DSR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40128018) DSR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_FR ) </loc>
//      <o.1..1> DSR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART4_FR_DCD  ----------------------------------
// SVD Line: 4130

//  <item> SFDITEM_FIELD__MDR_UART4_FR_DCD
//    <name> DCD </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40128018) DCD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_FR ) </loc>
//      <o.2..2> DCD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART4_FR_BUSY  ---------------------------------
// SVD Line: 4136

//  <item> SFDITEM_FIELD__MDR_UART4_FR_BUSY
//    <name> BUSY </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40128018) BUSY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_FR ) </loc>
//      <o.3..3> BUSY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART4_FR_RXFE  ---------------------------------
// SVD Line: 4142

//  <item> SFDITEM_FIELD__MDR_UART4_FR_RXFE
//    <name> RXFE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40128018) RXFE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_FR ) </loc>
//      <o.4..4> RXFE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART4_FR_TXFF  ---------------------------------
// SVD Line: 4148

//  <item> SFDITEM_FIELD__MDR_UART4_FR_TXFF
//    <name> TXFF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40128018) TXFF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_FR ) </loc>
//      <o.5..5> TXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART4_FR_RXFF  ---------------------------------
// SVD Line: 4154

//  <item> SFDITEM_FIELD__MDR_UART4_FR_RXFF
//    <name> RXFF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40128018) RXFF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_FR ) </loc>
//      <o.6..6> RXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART4_FR_TXFE  ---------------------------------
// SVD Line: 4160

//  <item> SFDITEM_FIELD__MDR_UART4_FR_TXFE
//    <name> TXFE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40128018) TXFE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_FR ) </loc>
//      <o.7..7> TXFE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_UART4_FR_RI  ----------------------------------
// SVD Line: 4166

//  <item> SFDITEM_FIELD__MDR_UART4_FR_RI
//    <name> RI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40128018) RI </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_FR ) </loc>
//      <o.8..8> RI
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART4_FR  ----------------------------------
// SVD Line: 4109

//  <rtree> SFDITEM_REG__MDR_UART4_FR
//    <name> FR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40128018) UART Flag Register </i>
//    <loc> ( (unsigned int)((MDR_UART4_FR >> 0) & 0xFFFFFFFF), ((MDR_UART4_FR = (MDR_UART4_FR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART4_FR_CTS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_FR_DSR </item>
//    <item> SFDITEM_FIELD__MDR_UART4_FR_DCD </item>
//    <item> SFDITEM_FIELD__MDR_UART4_FR_BUSY </item>
//    <item> SFDITEM_FIELD__MDR_UART4_FR_RXFE </item>
//    <item> SFDITEM_FIELD__MDR_UART4_FR_TXFF </item>
//    <item> SFDITEM_FIELD__MDR_UART4_FR_RXFF </item>
//    <item> SFDITEM_FIELD__MDR_UART4_FR_TXFE </item>
//    <item> SFDITEM_FIELD__MDR_UART4_FR_RI </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART4_ILPR  -----------------------------
// SVD Line: 4174

unsigned int MDR_UART4_ILPR __AT (0x40128020);



// ---------------------------  Field Item: MDR_UART4_ILPR_ILPDVSR  -------------------------------
// SVD Line: 4182

//  <item> SFDITEM_FIELD__MDR_UART4_ILPR_ILPDVSR
//    <name> ILPDVSR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40128020) ILPDVSR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART4_ILPR >> 0) & 0xFF), ((MDR_UART4_ILPR = (MDR_UART4_ILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART4_ILPR  ---------------------------------
// SVD Line: 4174

//  <rtree> SFDITEM_REG__MDR_UART4_ILPR
//    <name> ILPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40128020) ILPR </i>
//    <loc> ( (unsigned int)((MDR_UART4_ILPR >> 0) & 0xFFFFFFFF), ((MDR_UART4_ILPR = (MDR_UART4_ILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART4_ILPR_ILPDVSR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART4_IBRD  -----------------------------
// SVD Line: 4190

unsigned int MDR_UART4_IBRD __AT (0x40128024);



// -------------------------  Field Item: MDR_UART4_IBRD_BAUD_DIVINT  -----------------------------
// SVD Line: 4198

//  <item> SFDITEM_FIELD__MDR_UART4_IBRD_BAUD_DIVINT
//    <name> BAUD_DIVINT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40128024) BAUD_DIVINT </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_UART4_IBRD >> 0) & 0xFFFF), ((MDR_UART4_IBRD = (MDR_UART4_IBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART4_IBRD  ---------------------------------
// SVD Line: 4190

//  <rtree> SFDITEM_REG__MDR_UART4_IBRD
//    <name> IBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40128024) IBRD </i>
//    <loc> ( (unsigned int)((MDR_UART4_IBRD >> 0) & 0xFFFFFFFF), ((MDR_UART4_IBRD = (MDR_UART4_IBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART4_IBRD_BAUD_DIVINT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART4_FBRD  -----------------------------
// SVD Line: 4206

unsigned int MDR_UART4_FBRD __AT (0x40128028);



// -------------------------  Field Item: MDR_UART4_FBRD_BAUD_DIVFRAC  ----------------------------
// SVD Line: 4214

//  <item> SFDITEM_FIELD__MDR_UART4_FBRD_BAUD_DIVFRAC
//    <name> BAUD_DIVFRAC </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40128028) BAUD_DIVFRAC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART4_FBRD >> 0) & 0x3F), ((MDR_UART4_FBRD = (MDR_UART4_FBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART4_FBRD  ---------------------------------
// SVD Line: 4206

//  <rtree> SFDITEM_REG__MDR_UART4_FBRD
//    <name> FBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40128028) FBRD </i>
//    <loc> ( (unsigned int)((MDR_UART4_FBRD >> 0) & 0xFFFFFFFF), ((MDR_UART4_FBRD = (MDR_UART4_FBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART4_FBRD_BAUD_DIVFRAC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_UART4_LCR_H  -----------------------------
// SVD Line: 4222

unsigned int MDR_UART4_LCR_H __AT (0x4012802C);



// -----------------------------  Field Item: MDR_UART4_LCR_H_BRK  --------------------------------
// SVD Line: 4231

//  <item> SFDITEM_FIELD__MDR_UART4_LCR_H_BRK
//    <name> BRK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4012802C) BRK </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_LCR_H ) </loc>
//      <o.0..0> BRK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_LCR_H_PEN  --------------------------------
// SVD Line: 4237

//  <item> SFDITEM_FIELD__MDR_UART4_LCR_H_PEN
//    <name> PEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4012802C) PEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_LCR_H ) </loc>
//      <o.1..1> PEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_LCR_H_EPS  --------------------------------
// SVD Line: 4243

//  <item> SFDITEM_FIELD__MDR_UART4_LCR_H_EPS
//    <name> EPS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4012802C) EPS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_LCR_H ) </loc>
//      <o.2..2> EPS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART4_LCR_H_STP2  --------------------------------
// SVD Line: 4249

//  <item> SFDITEM_FIELD__MDR_UART4_LCR_H_STP2
//    <name> STP2 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4012802C) STP2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_LCR_H ) </loc>
//      <o.3..3> STP2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_LCR_H_FEN  --------------------------------
// SVD Line: 4255

//  <item> SFDITEM_FIELD__MDR_UART4_LCR_H_FEN
//    <name> FEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4012802C) FEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_LCR_H ) </loc>
//      <o.4..4> FEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART4_LCR_H_WLEN  --------------------------------
// SVD Line: 4261

//  <item> SFDITEM_FIELD__MDR_UART4_LCR_H_WLEN
//    <name> WLEN </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x4012802C) WLEN </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART4_LCR_H >> 5) & 0x3), ((MDR_UART4_LCR_H = (MDR_UART4_LCR_H & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_LCR_H_SPS  --------------------------------
// SVD Line: 4267

//  <item> SFDITEM_FIELD__MDR_UART4_LCR_H_SPS
//    <name> SPS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4012802C) SPS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_LCR_H ) </loc>
//      <o.7..7> SPS
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART4_LCR_H  --------------------------------
// SVD Line: 4222

//  <rtree> SFDITEM_REG__MDR_UART4_LCR_H
//    <name> LCR_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4012802C) UART LCR_H Register </i>
//    <loc> ( (unsigned int)((MDR_UART4_LCR_H >> 0) & 0xFFFFFFFF), ((MDR_UART4_LCR_H = (MDR_UART4_LCR_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART4_LCR_H_BRK </item>
//    <item> SFDITEM_FIELD__MDR_UART4_LCR_H_PEN </item>
//    <item> SFDITEM_FIELD__MDR_UART4_LCR_H_EPS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_LCR_H_STP2 </item>
//    <item> SFDITEM_FIELD__MDR_UART4_LCR_H_FEN </item>
//    <item> SFDITEM_FIELD__MDR_UART4_LCR_H_WLEN </item>
//    <item> SFDITEM_FIELD__MDR_UART4_LCR_H_SPS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_UART4_CR  ------------------------------
// SVD Line: 4275

unsigned int MDR_UART4_CR __AT (0x40128030);



// -----------------------------  Field Item: MDR_UART4_CR_UARTEN  --------------------------------
// SVD Line: 4284

//  <item> SFDITEM_FIELD__MDR_UART4_CR_UARTEN
//    <name> UARTEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40128030) UARTEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_CR ) </loc>
//      <o.0..0> UARTEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_CR_SIREN  ---------------------------------
// SVD Line: 4290

//  <item> SFDITEM_FIELD__MDR_UART4_CR_SIREN
//    <name> SIREN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40128030) SIREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_CR ) </loc>
//      <o.1..1> SIREN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_CR_SIRLP  ---------------------------------
// SVD Line: 4296

//  <item> SFDITEM_FIELD__MDR_UART4_CR_SIRLP
//    <name> SIRLP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40128030) SIRLP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_CR ) </loc>
//      <o.2..2> SIRLP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART4_CR_LBE  ----------------------------------
// SVD Line: 4302

//  <item> SFDITEM_FIELD__MDR_UART4_CR_LBE
//    <name> LBE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40128030) LBE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_CR ) </loc>
//      <o.7..7> LBE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART4_CR_TXE  ----------------------------------
// SVD Line: 4308

//  <item> SFDITEM_FIELD__MDR_UART4_CR_TXE
//    <name> TXE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40128030) TXE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_CR ) </loc>
//      <o.8..8> TXE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART4_CR_RXE  ----------------------------------
// SVD Line: 4314

//  <item> SFDITEM_FIELD__MDR_UART4_CR_RXE
//    <name> RXE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40128030) RXE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_CR ) </loc>
//      <o.9..9> RXE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART4_CR_DTR  ----------------------------------
// SVD Line: 4320

//  <item> SFDITEM_FIELD__MDR_UART4_CR_DTR
//    <name> DTR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40128030) DTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_CR ) </loc>
//      <o.10..10> DTR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART4_CR_RTS  ----------------------------------
// SVD Line: 4326

//  <item> SFDITEM_FIELD__MDR_UART4_CR_RTS
//    <name> RTS </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40128030) RTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_CR ) </loc>
//      <o.11..11> RTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART4_CR_Out1  ---------------------------------
// SVD Line: 4332

//  <item> SFDITEM_FIELD__MDR_UART4_CR_Out1
//    <name> Out1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40128030) Out1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_CR ) </loc>
//      <o.12..12> Out1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_UART4_CR_Out2  ---------------------------------
// SVD Line: 4338

//  <item> SFDITEM_FIELD__MDR_UART4_CR_Out2
//    <name> Out2 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40128030) Out2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_CR ) </loc>
//      <o.13..13> Out2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_CR_RTSEn  ---------------------------------
// SVD Line: 4344

//  <item> SFDITEM_FIELD__MDR_UART4_CR_RTSEn
//    <name> RTSEn </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40128030) RTSEn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_CR ) </loc>
//      <o.14..14> RTSEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_CR_CTSEn  ---------------------------------
// SVD Line: 4350

//  <item> SFDITEM_FIELD__MDR_UART4_CR_CTSEn
//    <name> CTSEn </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40128030) CTSEn </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_CR ) </loc>
//      <o.15..15> CTSEn
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART4_CR  ----------------------------------
// SVD Line: 4275

//  <rtree> SFDITEM_REG__MDR_UART4_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40128030) UART Command Register </i>
//    <loc> ( (unsigned int)((MDR_UART4_CR >> 0) & 0xFFFFFFFF), ((MDR_UART4_CR = (MDR_UART4_CR & ~(0xFF87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART4_CR_UARTEN </item>
//    <item> SFDITEM_FIELD__MDR_UART4_CR_SIREN </item>
//    <item> SFDITEM_FIELD__MDR_UART4_CR_SIRLP </item>
//    <item> SFDITEM_FIELD__MDR_UART4_CR_LBE </item>
//    <item> SFDITEM_FIELD__MDR_UART4_CR_TXE </item>
//    <item> SFDITEM_FIELD__MDR_UART4_CR_RXE </item>
//    <item> SFDITEM_FIELD__MDR_UART4_CR_DTR </item>
//    <item> SFDITEM_FIELD__MDR_UART4_CR_RTS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_CR_Out1 </item>
//    <item> SFDITEM_FIELD__MDR_UART4_CR_Out2 </item>
//    <item> SFDITEM_FIELD__MDR_UART4_CR_RTSEn </item>
//    <item> SFDITEM_FIELD__MDR_UART4_CR_CTSEn </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART4_IFLS  -----------------------------
// SVD Line: 4358

unsigned int MDR_UART4_IFLS __AT (0x40128034);



// ---------------------------  Field Item: MDR_UART4_IFLS_TXIFLSEL  ------------------------------
// SVD Line: 4367

//  <item> SFDITEM_FIELD__MDR_UART4_IFLS_TXIFLSEL
//    <name> TXIFLSEL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40128034) TXIFLSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART4_IFLS >> 0) & 0x7), ((MDR_UART4_IFLS = (MDR_UART4_IFLS & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_UART4_IFLS_RXIFLSEL  ------------------------------
// SVD Line: 4373

//  <item> SFDITEM_FIELD__MDR_UART4_IFLS_RXIFLSEL
//    <name> RXIFLSEL </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40128034) RXIFLSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_UART4_IFLS >> 3) & 0x7), ((MDR_UART4_IFLS = (MDR_UART4_IFLS & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART4_IFLS  ---------------------------------
// SVD Line: 4358

//  <rtree> SFDITEM_REG__MDR_UART4_IFLS
//    <name> IFLS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40128034) UART IFLS Register </i>
//    <loc> ( (unsigned int)((MDR_UART4_IFLS >> 0) & 0xFFFFFFFF), ((MDR_UART4_IFLS = (MDR_UART4_IFLS & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART4_IFLS_TXIFLSEL </item>
//    <item> SFDITEM_FIELD__MDR_UART4_IFLS_RXIFLSEL </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART4_IMSC  -----------------------------
// SVD Line: 4381

unsigned int MDR_UART4_IMSC __AT (0x40128038);



// ----------------------------  Field Item: MDR_UART4_IMSC_RIMIM  --------------------------------
// SVD Line: 4390

//  <item> SFDITEM_FIELD__MDR_UART4_IMSC_RIMIM
//    <name> RIMIM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40128038) RIMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_IMSC ) </loc>
//      <o.0..0> RIMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART4_IMSC_CTSMIM  -------------------------------
// SVD Line: 4396

//  <item> SFDITEM_FIELD__MDR_UART4_IMSC_CTSMIM
//    <name> CTSMIM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40128038) CTSMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_IMSC ) </loc>
//      <o.1..1> CTSMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART4_IMSC_DCDMIM  -------------------------------
// SVD Line: 4402

//  <item> SFDITEM_FIELD__MDR_UART4_IMSC_DCDMIM
//    <name> DCDMIM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40128038) DCDMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_IMSC ) </loc>
//      <o.2..2> DCDMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART4_IMSC_DSRMIM  -------------------------------
// SVD Line: 4408

//  <item> SFDITEM_FIELD__MDR_UART4_IMSC_DSRMIM
//    <name> DSRMIM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40128038) DSRMIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_IMSC ) </loc>
//      <o.3..3> DSRMIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_IMSC_RXIM  --------------------------------
// SVD Line: 4414

//  <item> SFDITEM_FIELD__MDR_UART4_IMSC_RXIM
//    <name> RXIM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40128038) RXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_IMSC ) </loc>
//      <o.4..4> RXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_IMSC_TXIM  --------------------------------
// SVD Line: 4420

//  <item> SFDITEM_FIELD__MDR_UART4_IMSC_TXIM
//    <name> TXIM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40128038) TXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_IMSC ) </loc>
//      <o.5..5> TXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_IMSC_RTIM  --------------------------------
// SVD Line: 4426

//  <item> SFDITEM_FIELD__MDR_UART4_IMSC_RTIM
//    <name> RTIM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40128038) RTIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_IMSC ) </loc>
//      <o.6..6> RTIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_IMSC_FEIM  --------------------------------
// SVD Line: 4432

//  <item> SFDITEM_FIELD__MDR_UART4_IMSC_FEIM
//    <name> FEIM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40128038) FEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_IMSC ) </loc>
//      <o.7..7> FEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_IMSC_PEIM  --------------------------------
// SVD Line: 4438

//  <item> SFDITEM_FIELD__MDR_UART4_IMSC_PEIM
//    <name> PEIM </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40128038) PEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_IMSC ) </loc>
//      <o.8..8> PEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_IMSC_BEIM  --------------------------------
// SVD Line: 4444

//  <item> SFDITEM_FIELD__MDR_UART4_IMSC_BEIM
//    <name> BEIM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40128038) BEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_IMSC ) </loc>
//      <o.9..9> BEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_IMSC_OEIM  --------------------------------
// SVD Line: 4450

//  <item> SFDITEM_FIELD__MDR_UART4_IMSC_OEIM
//    <name> OEIM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40128038) OEIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_IMSC ) </loc>
//      <o.10..10> OEIM
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART4_IMSC  ---------------------------------
// SVD Line: 4381

//  <rtree> SFDITEM_REG__MDR_UART4_IMSC
//    <name> IMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40128038) UART Interrupt Mask Register </i>
//    <loc> ( (unsigned int)((MDR_UART4_IMSC >> 0) & 0xFFFFFFFF), ((MDR_UART4_IMSC = (MDR_UART4_IMSC & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART4_IMSC_RIMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART4_IMSC_CTSMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART4_IMSC_DCDMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART4_IMSC_DSRMIM </item>
//    <item> SFDITEM_FIELD__MDR_UART4_IMSC_RXIM </item>
//    <item> SFDITEM_FIELD__MDR_UART4_IMSC_TXIM </item>
//    <item> SFDITEM_FIELD__MDR_UART4_IMSC_RTIM </item>
//    <item> SFDITEM_FIELD__MDR_UART4_IMSC_FEIM </item>
//    <item> SFDITEM_FIELD__MDR_UART4_IMSC_PEIM </item>
//    <item> SFDITEM_FIELD__MDR_UART4_IMSC_BEIM </item>
//    <item> SFDITEM_FIELD__MDR_UART4_IMSC_OEIM </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART4_RIS  ------------------------------
// SVD Line: 4458

unsigned int MDR_UART4_RIS __AT (0x4012803C);



// ----------------------------  Field Item: MDR_UART4_RIS_RIRMIS  --------------------------------
// SVD Line: 4467

//  <item> SFDITEM_FIELD__MDR_UART4_RIS_RIRMIS
//    <name> RIRMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4012803C) RIRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_RIS ) </loc>
//      <o.0..0> RIRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART4_RIS_CTSRMIS  -------------------------------
// SVD Line: 4473

//  <item> SFDITEM_FIELD__MDR_UART4_RIS_CTSRMIS
//    <name> CTSRMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4012803C) CTSRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_RIS ) </loc>
//      <o.1..1> CTSRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART4_RIS_DCDRMIS  -------------------------------
// SVD Line: 4479

//  <item> SFDITEM_FIELD__MDR_UART4_RIS_DCDRMIS
//    <name> DCDRMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4012803C) DCDRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_RIS ) </loc>
//      <o.2..2> DCDRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART4_RIS_DSRRMIS  -------------------------------
// SVD Line: 4485

//  <item> SFDITEM_FIELD__MDR_UART4_RIS_DSRRMIS
//    <name> DSRRMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4012803C) DSRRMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_RIS ) </loc>
//      <o.3..3> DSRRMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_RIS_RXRIS  --------------------------------
// SVD Line: 4491

//  <item> SFDITEM_FIELD__MDR_UART4_RIS_RXRIS
//    <name> RXRIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4012803C) RXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_RIS ) </loc>
//      <o.4..4> RXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_RIS_TXRIS  --------------------------------
// SVD Line: 4497

//  <item> SFDITEM_FIELD__MDR_UART4_RIS_TXRIS
//    <name> TXRIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4012803C) TXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_RIS ) </loc>
//      <o.5..5> TXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_RIS_RTRIS  --------------------------------
// SVD Line: 4503

//  <item> SFDITEM_FIELD__MDR_UART4_RIS_RTRIS
//    <name> RTRIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4012803C) RTRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_RIS ) </loc>
//      <o.6..6> RTRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_RIS_FERIS  --------------------------------
// SVD Line: 4509

//  <item> SFDITEM_FIELD__MDR_UART4_RIS_FERIS
//    <name> FERIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4012803C) FERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_RIS ) </loc>
//      <o.7..7> FERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_RIS_PERIS  --------------------------------
// SVD Line: 4515

//  <item> SFDITEM_FIELD__MDR_UART4_RIS_PERIS
//    <name> PERIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4012803C) PERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_RIS ) </loc>
//      <o.8..8> PERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_RIS_BERIS  --------------------------------
// SVD Line: 4521

//  <item> SFDITEM_FIELD__MDR_UART4_RIS_BERIS
//    <name> BERIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4012803C) BERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_RIS ) </loc>
//      <o.9..9> BERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_RIS_OERIS  --------------------------------
// SVD Line: 4527

//  <item> SFDITEM_FIELD__MDR_UART4_RIS_OERIS
//    <name> OERIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4012803C) OERIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_RIS ) </loc>
//      <o.10..10> OERIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART4_RIS  ---------------------------------
// SVD Line: 4458

//  <rtree> SFDITEM_REG__MDR_UART4_RIS
//    <name> RIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4012803C) UART Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_UART4_RIS >> 0) & 0xFFFFFFFF), ((MDR_UART4_RIS = (MDR_UART4_RIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART4_RIS_RIRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_RIS_CTSRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_RIS_DCDRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_RIS_DSRRMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_RIS_RXRIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_RIS_TXRIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_RIS_RTRIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_RIS_FERIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_RIS_PERIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_RIS_BERIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_RIS_OERIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART4_MIS  ------------------------------
// SVD Line: 4535

unsigned int MDR_UART4_MIS __AT (0x40128040);



// ----------------------------  Field Item: MDR_UART4_MIS_RIMMIS  --------------------------------
// SVD Line: 4544

//  <item> SFDITEM_FIELD__MDR_UART4_MIS_RIMMIS
//    <name> RIMMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40128040) RIMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_MIS ) </loc>
//      <o.0..0> RIMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART4_MIS_CTSMMIS  -------------------------------
// SVD Line: 4550

//  <item> SFDITEM_FIELD__MDR_UART4_MIS_CTSMMIS
//    <name> CTSMMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40128040) CTSMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_MIS ) </loc>
//      <o.1..1> CTSMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART4_MIS_DCDMMIS  -------------------------------
// SVD Line: 4556

//  <item> SFDITEM_FIELD__MDR_UART4_MIS_DCDMMIS
//    <name> DCDMMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40128040) DCDMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_MIS ) </loc>
//      <o.2..2> DCDMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART4_MIS_DSRMMIS  -------------------------------
// SVD Line: 4562

//  <item> SFDITEM_FIELD__MDR_UART4_MIS_DSRMMIS
//    <name> DSRMMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40128040) DSRMMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_MIS ) </loc>
//      <o.3..3> DSRMMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_MIS_RXMIS  --------------------------------
// SVD Line: 4568

//  <item> SFDITEM_FIELD__MDR_UART4_MIS_RXMIS
//    <name> RXMIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40128040) RXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_MIS ) </loc>
//      <o.4..4> RXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_MIS_TXMIS  --------------------------------
// SVD Line: 4574

//  <item> SFDITEM_FIELD__MDR_UART4_MIS_TXMIS
//    <name> TXMIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40128040) TXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_MIS ) </loc>
//      <o.5..5> TXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_MIS_RTMIS  --------------------------------
// SVD Line: 4580

//  <item> SFDITEM_FIELD__MDR_UART4_MIS_RTMIS
//    <name> RTMIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40128040) RTMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_MIS ) </loc>
//      <o.6..6> RTMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_MIS_FEMIS  --------------------------------
// SVD Line: 4586

//  <item> SFDITEM_FIELD__MDR_UART4_MIS_FEMIS
//    <name> FEMIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40128040) FEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_MIS ) </loc>
//      <o.7..7> FEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_MIS_PEMIS  --------------------------------
// SVD Line: 4592

//  <item> SFDITEM_FIELD__MDR_UART4_MIS_PEMIS
//    <name> PEMIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40128040) PEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_MIS ) </loc>
//      <o.8..8> PEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_MIS_BEMIS  --------------------------------
// SVD Line: 4598

//  <item> SFDITEM_FIELD__MDR_UART4_MIS_BEMIS
//    <name> BEMIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40128040) BEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_MIS ) </loc>
//      <o.9..9> BEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_MIS_OEMIS  --------------------------------
// SVD Line: 4604

//  <item> SFDITEM_FIELD__MDR_UART4_MIS_OEMIS
//    <name> OEMIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40128040) OEMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_MIS ) </loc>
//      <o.10..10> OEMIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART4_MIS  ---------------------------------
// SVD Line: 4535

//  <rtree> SFDITEM_REG__MDR_UART4_MIS
//    <name> MIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40128040) UART Masked Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_UART4_MIS >> 0) & 0xFFFFFFFF), ((MDR_UART4_MIS = (MDR_UART4_MIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART4_MIS_RIMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_MIS_CTSMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_MIS_DCDMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_MIS_DSRMMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_MIS_RXMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_MIS_TXMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_MIS_RTMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_MIS_FEMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_MIS_PEMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_MIS_BEMIS </item>
//    <item> SFDITEM_FIELD__MDR_UART4_MIS_OEMIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_UART4_ICR  ------------------------------
// SVD Line: 4612

unsigned int MDR_UART4_ICR __AT (0x40128044);



// -----------------------------  Field Item: MDR_UART4_ICR_RIMIC  --------------------------------
// SVD Line: 4621

//  <item> SFDITEM_FIELD__MDR_UART4_ICR_RIMIC
//    <name> RIMIC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40128044) RIMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_ICR ) </loc>
//      <o.0..0> RIMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART4_ICR_CTSMIC  --------------------------------
// SVD Line: 4627

//  <item> SFDITEM_FIELD__MDR_UART4_ICR_CTSMIC
//    <name> CTSMIC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40128044) CTSMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_ICR ) </loc>
//      <o.1..1> CTSMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART4_ICR_DCDMIC  --------------------------------
// SVD Line: 4633

//  <item> SFDITEM_FIELD__MDR_UART4_ICR_DCDMIC
//    <name> DCDMIC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40128044) DCDMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_ICR ) </loc>
//      <o.2..2> DCDMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_UART4_ICR_DSRMIC  --------------------------------
// SVD Line: 4639

//  <item> SFDITEM_FIELD__MDR_UART4_ICR_DSRMIC
//    <name> DSRMIC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40128044) DSRMIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_ICR ) </loc>
//      <o.3..3> DSRMIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_ICR_RXIC  ---------------------------------
// SVD Line: 4645

//  <item> SFDITEM_FIELD__MDR_UART4_ICR_RXIC
//    <name> RXIC </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40128044) RXIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_ICR ) </loc>
//      <o.4..4> RXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_ICR_TXIC  ---------------------------------
// SVD Line: 4651

//  <item> SFDITEM_FIELD__MDR_UART4_ICR_TXIC
//    <name> TXIC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40128044) TXIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_ICR ) </loc>
//      <o.5..5> TXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_ICR_RTIC  ---------------------------------
// SVD Line: 4657

//  <item> SFDITEM_FIELD__MDR_UART4_ICR_RTIC
//    <name> RTIC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40128044) RTIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_ICR ) </loc>
//      <o.6..6> RTIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_ICR_FEIC  ---------------------------------
// SVD Line: 4663

//  <item> SFDITEM_FIELD__MDR_UART4_ICR_FEIC
//    <name> FEIC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40128044) FEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_ICR ) </loc>
//      <o.7..7> FEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_ICR_PEIC  ---------------------------------
// SVD Line: 4669

//  <item> SFDITEM_FIELD__MDR_UART4_ICR_PEIC
//    <name> PEIC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40128044) PEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_ICR ) </loc>
//      <o.8..8> PEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_ICR_BEIC  ---------------------------------
// SVD Line: 4675

//  <item> SFDITEM_FIELD__MDR_UART4_ICR_BEIC
//    <name> BEIC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40128044) BEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_ICR ) </loc>
//      <o.9..9> BEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_UART4_ICR_OEIC  ---------------------------------
// SVD Line: 4681

//  <item> SFDITEM_FIELD__MDR_UART4_ICR_OEIC
//    <name> OEIC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40128044) OEIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_ICR ) </loc>
//      <o.10..10> OEIC
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_UART4_ICR  ---------------------------------
// SVD Line: 4612

//  <rtree> SFDITEM_REG__MDR_UART4_ICR
//    <name> ICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40128044) UART Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((MDR_UART4_ICR >> 0) & 0xFFFFFFFF), ((MDR_UART4_ICR = (MDR_UART4_ICR & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART4_ICR_RIMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART4_ICR_CTSMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART4_ICR_DCDMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART4_ICR_DSRMIC </item>
//    <item> SFDITEM_FIELD__MDR_UART4_ICR_RXIC </item>
//    <item> SFDITEM_FIELD__MDR_UART4_ICR_TXIC </item>
//    <item> SFDITEM_FIELD__MDR_UART4_ICR_RTIC </item>
//    <item> SFDITEM_FIELD__MDR_UART4_ICR_FEIC </item>
//    <item> SFDITEM_FIELD__MDR_UART4_ICR_PEIC </item>
//    <item> SFDITEM_FIELD__MDR_UART4_ICR_BEIC </item>
//    <item> SFDITEM_FIELD__MDR_UART4_ICR_OEIC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_UART4_DMACR  -----------------------------
// SVD Line: 4689

unsigned int MDR_UART4_DMACR __AT (0x40128048);



// ---------------------------  Field Item: MDR_UART4_DMACR_RXDMAE  -------------------------------
// SVD Line: 4698

//  <item> SFDITEM_FIELD__MDR_UART4_DMACR_RXDMAE
//    <name> RXDMAE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40128048) RXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_DMACR ) </loc>
//      <o.0..0> RXDMAE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_UART4_DMACR_TXDMAE  -------------------------------
// SVD Line: 4704

//  <item> SFDITEM_FIELD__MDR_UART4_DMACR_TXDMAE
//    <name> TXDMAE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40128048) TXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_DMACR ) </loc>
//      <o.1..1> TXDMAE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_UART4_DMACR_DMAONERR  ------------------------------
// SVD Line: 4710

//  <item> SFDITEM_FIELD__MDR_UART4_DMACR_DMAONERR
//    <name> DMAONERR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40128048) DMAONERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_UART4_DMACR ) </loc>
//      <o.2..2> DMAONERR
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_UART4_DMACR  --------------------------------
// SVD Line: 4689

//  <rtree> SFDITEM_REG__MDR_UART4_DMACR
//    <name> DMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40128048) UART DMA Control Register </i>
//    <loc> ( (unsigned int)((MDR_UART4_DMACR >> 0) & 0xFFFFFFFF), ((MDR_UART4_DMACR = (MDR_UART4_DMACR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_UART4_DMACR_RXDMAE </item>
//    <item> SFDITEM_FIELD__MDR_UART4_DMACR_TXDMAE </item>
//    <item> SFDITEM_FIELD__MDR_UART4_DMACR_DMAONERR </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_UART4  -----------------------------------
// SVD Line: 4742

//  <view> MDR_UART4
//    <name> MDR_UART4 </name>
//    <item> SFDITEM_REG__MDR_UART4_DR </item>
//    <item> SFDITEM_REG__MDR_UART4_RSR_ECR </item>
//    <item> SFDITEM_REG__MDR_UART4_FR </item>
//    <item> SFDITEM_REG__MDR_UART4_ILPR </item>
//    <item> SFDITEM_REG__MDR_UART4_IBRD </item>
//    <item> SFDITEM_REG__MDR_UART4_FBRD </item>
//    <item> SFDITEM_REG__MDR_UART4_LCR_H </item>
//    <item> SFDITEM_REG__MDR_UART4_CR </item>
//    <item> SFDITEM_REG__MDR_UART4_IFLS </item>
//    <item> SFDITEM_REG__MDR_UART4_IMSC </item>
//    <item> SFDITEM_REG__MDR_UART4_RIS </item>
//    <item> SFDITEM_REG__MDR_UART4_MIS </item>
//    <item> SFDITEM_REG__MDR_UART4_ICR </item>
//    <item> SFDITEM_REG__MDR_UART4_DMACR </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_SSP1_CR0  ------------------------------
// SVD Line: 4768

unsigned int MDR_SSP1_CR0 __AT (0x40040000);



// ------------------------------  Field Item: MDR_SSP1_CR0_DSS  ----------------------------------
// SVD Line: 4777

//  <item> SFDITEM_FIELD__MDR_SSP1_CR0_DSS
//    <name> DSS </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40040000) DSS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP1_CR0 >> 0) & 0xF), ((MDR_SSP1_CR0 = (MDR_SSP1_CR0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP1_CR0_FRF  ----------------------------------
// SVD Line: 4783

//  <item> SFDITEM_FIELD__MDR_SSP1_CR0_FRF
//    <name> FRF </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40040000) FRF </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP1_CR0 >> 4) & 0x3), ((MDR_SSP1_CR0 = (MDR_SSP1_CR0 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP1_CR0_SPO  ----------------------------------
// SVD Line: 4789

//  <item> SFDITEM_FIELD__MDR_SSP1_CR0_SPO
//    <name> SPO </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40040000) SPO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_CR0 ) </loc>
//      <o.6..6> SPO
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP1_CR0_SPH  ----------------------------------
// SVD Line: 4795

//  <item> SFDITEM_FIELD__MDR_SSP1_CR0_SPH
//    <name> SPH </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40040000) SPH </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_CR0 ) </loc>
//      <o.7..7> SPH
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP1_CR0_SCR  ----------------------------------
// SVD Line: 4801

//  <item> SFDITEM_FIELD__MDR_SSP1_CR0_SCR
//    <name> SCR </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40040000) SCR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP1_CR0 >> 8) & 0xFF), ((MDR_SSP1_CR0 = (MDR_SSP1_CR0 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP1_CR0  ----------------------------------
// SVD Line: 4768

//  <rtree> SFDITEM_REG__MDR_SSP1_CR0
//    <name> CR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40040000) SSP Control0 Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_CR0 >> 0) & 0xFFFFFFFF), ((MDR_SSP1_CR0 = (MDR_SSP1_CR0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_CR0_DSS </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_CR0_FRF </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_CR0_SPO </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_CR0_SPH </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_CR0_SCR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP1_CR1  ------------------------------
// SVD Line: 4809

unsigned int MDR_SSP1_CR1 __AT (0x40040004);



// ------------------------------  Field Item: MDR_SSP1_CR1_LBM  ----------------------------------
// SVD Line: 4818

//  <item> SFDITEM_FIELD__MDR_SSP1_CR1_LBM
//    <name> LBM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40040004) LBM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_CR1 ) </loc>
//      <o.0..0> LBM
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP1_CR1_SSE  ----------------------------------
// SVD Line: 4824

//  <item> SFDITEM_FIELD__MDR_SSP1_CR1_SSE
//    <name> SSE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40040004) SSE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_CR1 ) </loc>
//      <o.1..1> SSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP1_CR1_MS  ----------------------------------
// SVD Line: 4830

//  <item> SFDITEM_FIELD__MDR_SSP1_CR1_MS
//    <name> MS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40040004) MS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_CR1 ) </loc>
//      <o.2..2> MS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP1_CR1_SOD  ----------------------------------
// SVD Line: 4836

//  <item> SFDITEM_FIELD__MDR_SSP1_CR1_SOD
//    <name> SOD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40040004) SOD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_CR1 ) </loc>
//      <o.3..3> SOD
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP1_CR1  ----------------------------------
// SVD Line: 4809

//  <rtree> SFDITEM_REG__MDR_SSP1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40040004) SSP Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_CR1 >> 0) & 0xFFFFFFFF), ((MDR_SSP1_CR1 = (MDR_SSP1_CR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_CR1_LBM </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_CR1_SSE </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_CR1_MS </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_CR1_SOD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP1_DR  -------------------------------
// SVD Line: 4844

unsigned int MDR_SSP1_DR __AT (0x40040008);



// ------------------------------  Field Item: MDR_SSP1_DR_DATA  ----------------------------------
// SVD Line: 4853

//  <item> SFDITEM_FIELD__MDR_SSP1_DR_DATA
//    <name> DATA </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40040008) DATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_SSP1_DR >> 0) & 0x0), ((MDR_SSP1_DR = (MDR_SSP1_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_SSP1_DR  ----------------------------------
// SVD Line: 4844

//  <rtree> SFDITEM_REG__MDR_SSP1_DR
//    <name> DR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40040008) SSP Data Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_DR >> 0) & 0xFFFFFFFF), ((MDR_SSP1_DR = (MDR_SSP1_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_DR_DATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP1_SR  -------------------------------
// SVD Line: 4861

unsigned int MDR_SSP1_SR __AT (0x4004000C);



// -------------------------------  Field Item: MDR_SSP1_SR_TFE  ----------------------------------
// SVD Line: 4870

//  <item> SFDITEM_FIELD__MDR_SSP1_SR_TFE
//    <name> TFE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4004000C) TFE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_SR ) </loc>
//      <o.0..0> TFE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP1_SR_TNF  ----------------------------------
// SVD Line: 4876

//  <item> SFDITEM_FIELD__MDR_SSP1_SR_TNF
//    <name> TNF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4004000C) TNF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_SR ) </loc>
//      <o.1..1> TNF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP1_SR_RNE  ----------------------------------
// SVD Line: 4882

//  <item> SFDITEM_FIELD__MDR_SSP1_SR_RNE
//    <name> RNE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4004000C) RNE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_SR ) </loc>
//      <o.2..2> RNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP1_SR_RFF  ----------------------------------
// SVD Line: 4888

//  <item> SFDITEM_FIELD__MDR_SSP1_SR_RFF
//    <name> RFF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4004000C) RFF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_SR ) </loc>
//      <o.3..3> RFF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP1_SR_BSY  ----------------------------------
// SVD Line: 4894

//  <item> SFDITEM_FIELD__MDR_SSP1_SR_BSY
//    <name> BSY </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4004000C) BSY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_SR ) </loc>
//      <o.4..4> BSY
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_SSP1_SR  ----------------------------------
// SVD Line: 4861

//  <rtree> SFDITEM_REG__MDR_SSP1_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004000C) SSP Status Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_SR >> 0) & 0xFFFFFFFF), ((MDR_SSP1_SR = (MDR_SSP1_SR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_SR_TFE </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_SR_TNF </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_SR_RNE </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_SR_RFF </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_SR_BSY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_SSP1_CPSR  ------------------------------
// SVD Line: 4902

unsigned int MDR_SSP1_CPSR __AT (0x40040010);



// ----------------------------  Field Item: MDR_SSP1_CPSR_CPSDVSR  -------------------------------
// SVD Line: 4911

//  <item> SFDITEM_FIELD__MDR_SSP1_CPSR_CPSDVSR
//    <name> CPSDVSR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40040010) CPSDVSR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP1_CPSR >> 0) & 0xFF), ((MDR_SSP1_CPSR = (MDR_SSP1_CPSR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP1_CPSR  ---------------------------------
// SVD Line: 4902

//  <rtree> SFDITEM_REG__MDR_SSP1_CPSR
//    <name> CPSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40040010) SSP Clock Prescaler Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_CPSR >> 0) & 0xFFFFFFFF), ((MDR_SSP1_CPSR = (MDR_SSP1_CPSR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_CPSR_CPSDVSR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_SSP1_IMSC  ------------------------------
// SVD Line: 4919

unsigned int MDR_SSP1_IMSC __AT (0x40040014);



// -----------------------------  Field Item: MDR_SSP1_IMSC_RORIM  --------------------------------
// SVD Line: 4928

//  <item> SFDITEM_FIELD__MDR_SSP1_IMSC_RORIM
//    <name> RORIM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40040014) RORIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_IMSC ) </loc>
//      <o.0..0> RORIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP1_IMSC_RTIM  ---------------------------------
// SVD Line: 4934

//  <item> SFDITEM_FIELD__MDR_SSP1_IMSC_RTIM
//    <name> RTIM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40040014) RTIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_IMSC ) </loc>
//      <o.1..1> RTIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP1_IMSC_RXIM  ---------------------------------
// SVD Line: 4940

//  <item> SFDITEM_FIELD__MDR_SSP1_IMSC_RXIM
//    <name> RXIM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40040014) RXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_IMSC ) </loc>
//      <o.2..2> RXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP1_IMSC_TXIM  ---------------------------------
// SVD Line: 4946

//  <item> SFDITEM_FIELD__MDR_SSP1_IMSC_TXIM
//    <name> TXIM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40040014) TXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_IMSC ) </loc>
//      <o.3..3> TXIM
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP1_IMSC  ---------------------------------
// SVD Line: 4919

//  <rtree> SFDITEM_REG__MDR_SSP1_IMSC
//    <name> IMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40040014) SSP Interrupt Mask Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_IMSC >> 0) & 0xFFFFFFFF), ((MDR_SSP1_IMSC = (MDR_SSP1_IMSC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_IMSC_RORIM </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_IMSC_RTIM </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_IMSC_RXIM </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_IMSC_TXIM </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP1_RIS  ------------------------------
// SVD Line: 4954

unsigned int MDR_SSP1_RIS __AT (0x40040018);



// -----------------------------  Field Item: MDR_SSP1_RIS_RORRIS  --------------------------------
// SVD Line: 4963

//  <item> SFDITEM_FIELD__MDR_SSP1_RIS_RORRIS
//    <name> RORRIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40040018) RORRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_RIS ) </loc>
//      <o.0..0> RORRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP1_RIS_RTRIS  ---------------------------------
// SVD Line: 4969

//  <item> SFDITEM_FIELD__MDR_SSP1_RIS_RTRIS
//    <name> RTRIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40040018) RTRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_RIS ) </loc>
//      <o.1..1> RTRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP1_RIS_RXRIS  ---------------------------------
// SVD Line: 4975

//  <item> SFDITEM_FIELD__MDR_SSP1_RIS_RXRIS
//    <name> RXRIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40040018) RXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_RIS ) </loc>
//      <o.2..2> RXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP1_RIS_TXRIS  ---------------------------------
// SVD Line: 4981

//  <item> SFDITEM_FIELD__MDR_SSP1_RIS_TXRIS
//    <name> TXRIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40040018) TXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_RIS ) </loc>
//      <o.3..3> TXRIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP1_RIS  ----------------------------------
// SVD Line: 4954

//  <rtree> SFDITEM_REG__MDR_SSP1_RIS
//    <name> RIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40040018) SSP Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_RIS >> 0) & 0xFFFFFFFF), ((MDR_SSP1_RIS = (MDR_SSP1_RIS & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_RIS_RORRIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_RIS_RTRIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_RIS_RXRIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_RIS_TXRIS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP1_MIS  ------------------------------
// SVD Line: 4989

unsigned int MDR_SSP1_MIS __AT (0x4004001C);



// -----------------------------  Field Item: MDR_SSP1_MIS_RORMIS  --------------------------------
// SVD Line: 4998

//  <item> SFDITEM_FIELD__MDR_SSP1_MIS_RORMIS
//    <name> RORMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4004001C) RORMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_MIS ) </loc>
//      <o.0..0> RORMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP1_MIS_RTMIS  ---------------------------------
// SVD Line: 5004

//  <item> SFDITEM_FIELD__MDR_SSP1_MIS_RTMIS
//    <name> RTMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4004001C) RTMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_MIS ) </loc>
//      <o.1..1> RTMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP1_MIS_RXMIS  ---------------------------------
// SVD Line: 5010

//  <item> SFDITEM_FIELD__MDR_SSP1_MIS_RXMIS
//    <name> RXMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4004001C) RXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_MIS ) </loc>
//      <o.2..2> RXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP1_MIS_TXMIS  ---------------------------------
// SVD Line: 5016

//  <item> SFDITEM_FIELD__MDR_SSP1_MIS_TXMIS
//    <name> TXMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4004001C) TXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_MIS ) </loc>
//      <o.3..3> TXMIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP1_MIS  ----------------------------------
// SVD Line: 4989

//  <rtree> SFDITEM_REG__MDR_SSP1_MIS
//    <name> MIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004001C) SSP Masked Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_MIS >> 0) & 0xFFFFFFFF), ((MDR_SSP1_MIS = (MDR_SSP1_MIS & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_MIS_RORMIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_MIS_RTMIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_MIS_RXMIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_MIS_TXMIS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP1_ICR  ------------------------------
// SVD Line: 5024

unsigned int MDR_SSP1_ICR __AT (0x40040020);



// -----------------------------  Field Item: MDR_SSP1_ICR_RORIC  ---------------------------------
// SVD Line: 5033

//  <item> SFDITEM_FIELD__MDR_SSP1_ICR_RORIC
//    <name> RORIC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40040020) RORIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_ICR ) </loc>
//      <o.0..0> RORIC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP1_ICR_RTIC  ---------------------------------
// SVD Line: 5039

//  <item> SFDITEM_FIELD__MDR_SSP1_ICR_RTIC
//    <name> RTIC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40040020) RTIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_ICR ) </loc>
//      <o.1..1> RTIC
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP1_ICR  ----------------------------------
// SVD Line: 5024

//  <rtree> SFDITEM_REG__MDR_SSP1_ICR
//    <name> ICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40040020) SSP Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_ICR >> 0) & 0xFFFFFFFF), ((MDR_SSP1_ICR = (MDR_SSP1_ICR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_ICR_RORIC </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_ICR_RTIC </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_SSP1_DMACR  -----------------------------
// SVD Line: 5047

unsigned int MDR_SSP1_DMACR __AT (0x40040024);



// ----------------------------  Field Item: MDR_SSP1_DMACR_RXDMAE  -------------------------------
// SVD Line: 5056

//  <item> SFDITEM_FIELD__MDR_SSP1_DMACR_RXDMAE
//    <name> RXDMAE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40040024) RXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_DMACR ) </loc>
//      <o.0..0> RXDMAE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_SSP1_DMACR_TXDMAE  -------------------------------
// SVD Line: 5062

//  <item> SFDITEM_FIELD__MDR_SSP1_DMACR_TXDMAE
//    <name> TXDMAE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40040024) TXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP1_DMACR ) </loc>
//      <o.1..1> TXDMAE
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_SSP1_DMACR  ---------------------------------
// SVD Line: 5047

//  <rtree> SFDITEM_REG__MDR_SSP1_DMACR
//    <name> DMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40040024) SSP DMA Control Register </i>
//    <loc> ( (unsigned int)((MDR_SSP1_DMACR >> 0) & 0xFFFFFFFF), ((MDR_SSP1_DMACR = (MDR_SSP1_DMACR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP1_DMACR_RXDMAE </item>
//    <item> SFDITEM_FIELD__MDR_SSP1_DMACR_TXDMAE </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_SSP1  -----------------------------------
// SVD Line: 4749

//  <view> MDR_SSP1
//    <name> MDR_SSP1 </name>
//    <item> SFDITEM_REG__MDR_SSP1_CR0 </item>
//    <item> SFDITEM_REG__MDR_SSP1_CR1 </item>
//    <item> SFDITEM_REG__MDR_SSP1_DR </item>
//    <item> SFDITEM_REG__MDR_SSP1_SR </item>
//    <item> SFDITEM_REG__MDR_SSP1_CPSR </item>
//    <item> SFDITEM_REG__MDR_SSP1_IMSC </item>
//    <item> SFDITEM_REG__MDR_SSP1_RIS </item>
//    <item> SFDITEM_REG__MDR_SSP1_MIS </item>
//    <item> SFDITEM_REG__MDR_SSP1_ICR </item>
//    <item> SFDITEM_REG__MDR_SSP1_DMACR </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_SSP2_CR0  ------------------------------
// SVD Line: 4768

unsigned int MDR_SSP2_CR0 __AT (0x400A0000);



// ------------------------------  Field Item: MDR_SSP2_CR0_DSS  ----------------------------------
// SVD Line: 4777

//  <item> SFDITEM_FIELD__MDR_SSP2_CR0_DSS
//    <name> DSS </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400A0000) DSS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP2_CR0 >> 0) & 0xF), ((MDR_SSP2_CR0 = (MDR_SSP2_CR0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP2_CR0_FRF  ----------------------------------
// SVD Line: 4783

//  <item> SFDITEM_FIELD__MDR_SSP2_CR0_FRF
//    <name> FRF </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400A0000) FRF </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP2_CR0 >> 4) & 0x3), ((MDR_SSP2_CR0 = (MDR_SSP2_CR0 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP2_CR0_SPO  ----------------------------------
// SVD Line: 4789

//  <item> SFDITEM_FIELD__MDR_SSP2_CR0_SPO
//    <name> SPO </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400A0000) SPO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_CR0 ) </loc>
//      <o.6..6> SPO
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP2_CR0_SPH  ----------------------------------
// SVD Line: 4795

//  <item> SFDITEM_FIELD__MDR_SSP2_CR0_SPH
//    <name> SPH </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400A0000) SPH </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_CR0 ) </loc>
//      <o.7..7> SPH
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP2_CR0_SCR  ----------------------------------
// SVD Line: 4801

//  <item> SFDITEM_FIELD__MDR_SSP2_CR0_SCR
//    <name> SCR </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400A0000) SCR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP2_CR0 >> 8) & 0xFF), ((MDR_SSP2_CR0 = (MDR_SSP2_CR0 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP2_CR0  ----------------------------------
// SVD Line: 4768

//  <rtree> SFDITEM_REG__MDR_SSP2_CR0
//    <name> CR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A0000) SSP Control0 Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_CR0 >> 0) & 0xFFFFFFFF), ((MDR_SSP2_CR0 = (MDR_SSP2_CR0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_CR0_DSS </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_CR0_FRF </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_CR0_SPO </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_CR0_SPH </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_CR0_SCR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP2_CR1  ------------------------------
// SVD Line: 4809

unsigned int MDR_SSP2_CR1 __AT (0x400A0004);



// ------------------------------  Field Item: MDR_SSP2_CR1_LBM  ----------------------------------
// SVD Line: 4818

//  <item> SFDITEM_FIELD__MDR_SSP2_CR1_LBM
//    <name> LBM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A0004) LBM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_CR1 ) </loc>
//      <o.0..0> LBM
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP2_CR1_SSE  ----------------------------------
// SVD Line: 4824

//  <item> SFDITEM_FIELD__MDR_SSP2_CR1_SSE
//    <name> SSE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A0004) SSE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_CR1 ) </loc>
//      <o.1..1> SSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP2_CR1_MS  ----------------------------------
// SVD Line: 4830

//  <item> SFDITEM_FIELD__MDR_SSP2_CR1_MS
//    <name> MS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A0004) MS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_CR1 ) </loc>
//      <o.2..2> MS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP2_CR1_SOD  ----------------------------------
// SVD Line: 4836

//  <item> SFDITEM_FIELD__MDR_SSP2_CR1_SOD
//    <name> SOD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A0004) SOD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_CR1 ) </loc>
//      <o.3..3> SOD
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP2_CR1  ----------------------------------
// SVD Line: 4809

//  <rtree> SFDITEM_REG__MDR_SSP2_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A0004) SSP Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_CR1 >> 0) & 0xFFFFFFFF), ((MDR_SSP2_CR1 = (MDR_SSP2_CR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_CR1_LBM </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_CR1_SSE </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_CR1_MS </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_CR1_SOD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP2_DR  -------------------------------
// SVD Line: 4844

unsigned int MDR_SSP2_DR __AT (0x400A0008);



// ------------------------------  Field Item: MDR_SSP2_DR_DATA  ----------------------------------
// SVD Line: 4853

//  <item> SFDITEM_FIELD__MDR_SSP2_DR_DATA
//    <name> DATA </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x400A0008) DATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_SSP2_DR >> 0) & 0x0), ((MDR_SSP2_DR = (MDR_SSP2_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_SSP2_DR  ----------------------------------
// SVD Line: 4844

//  <rtree> SFDITEM_REG__MDR_SSP2_DR
//    <name> DR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x400A0008) SSP Data Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_DR >> 0) & 0xFFFFFFFF), ((MDR_SSP2_DR = (MDR_SSP2_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_DR_DATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP2_SR  -------------------------------
// SVD Line: 4861

unsigned int MDR_SSP2_SR __AT (0x400A000C);



// -------------------------------  Field Item: MDR_SSP2_SR_TFE  ----------------------------------
// SVD Line: 4870

//  <item> SFDITEM_FIELD__MDR_SSP2_SR_TFE
//    <name> TFE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A000C) TFE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_SR ) </loc>
//      <o.0..0> TFE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP2_SR_TNF  ----------------------------------
// SVD Line: 4876

//  <item> SFDITEM_FIELD__MDR_SSP2_SR_TNF
//    <name> TNF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A000C) TNF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_SR ) </loc>
//      <o.1..1> TNF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP2_SR_RNE  ----------------------------------
// SVD Line: 4882

//  <item> SFDITEM_FIELD__MDR_SSP2_SR_RNE
//    <name> RNE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A000C) RNE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_SR ) </loc>
//      <o.2..2> RNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP2_SR_RFF  ----------------------------------
// SVD Line: 4888

//  <item> SFDITEM_FIELD__MDR_SSP2_SR_RFF
//    <name> RFF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A000C) RFF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_SR ) </loc>
//      <o.3..3> RFF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP2_SR_BSY  ----------------------------------
// SVD Line: 4894

//  <item> SFDITEM_FIELD__MDR_SSP2_SR_BSY
//    <name> BSY </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400A000C) BSY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_SR ) </loc>
//      <o.4..4> BSY
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_SSP2_SR  ----------------------------------
// SVD Line: 4861

//  <rtree> SFDITEM_REG__MDR_SSP2_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A000C) SSP Status Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_SR >> 0) & 0xFFFFFFFF), ((MDR_SSP2_SR = (MDR_SSP2_SR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_SR_TFE </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_SR_TNF </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_SR_RNE </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_SR_RFF </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_SR_BSY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_SSP2_CPSR  ------------------------------
// SVD Line: 4902

unsigned int MDR_SSP2_CPSR __AT (0x400A0010);



// ----------------------------  Field Item: MDR_SSP2_CPSR_CPSDVSR  -------------------------------
// SVD Line: 4911

//  <item> SFDITEM_FIELD__MDR_SSP2_CPSR_CPSDVSR
//    <name> CPSDVSR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400A0010) CPSDVSR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP2_CPSR >> 0) & 0xFF), ((MDR_SSP2_CPSR = (MDR_SSP2_CPSR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP2_CPSR  ---------------------------------
// SVD Line: 4902

//  <rtree> SFDITEM_REG__MDR_SSP2_CPSR
//    <name> CPSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A0010) SSP Clock Prescaler Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_CPSR >> 0) & 0xFFFFFFFF), ((MDR_SSP2_CPSR = (MDR_SSP2_CPSR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_CPSR_CPSDVSR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_SSP2_IMSC  ------------------------------
// SVD Line: 4919

unsigned int MDR_SSP2_IMSC __AT (0x400A0014);



// -----------------------------  Field Item: MDR_SSP2_IMSC_RORIM  --------------------------------
// SVD Line: 4928

//  <item> SFDITEM_FIELD__MDR_SSP2_IMSC_RORIM
//    <name> RORIM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A0014) RORIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_IMSC ) </loc>
//      <o.0..0> RORIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP2_IMSC_RTIM  ---------------------------------
// SVD Line: 4934

//  <item> SFDITEM_FIELD__MDR_SSP2_IMSC_RTIM
//    <name> RTIM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A0014) RTIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_IMSC ) </loc>
//      <o.1..1> RTIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP2_IMSC_RXIM  ---------------------------------
// SVD Line: 4940

//  <item> SFDITEM_FIELD__MDR_SSP2_IMSC_RXIM
//    <name> RXIM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A0014) RXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_IMSC ) </loc>
//      <o.2..2> RXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP2_IMSC_TXIM  ---------------------------------
// SVD Line: 4946

//  <item> SFDITEM_FIELD__MDR_SSP2_IMSC_TXIM
//    <name> TXIM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A0014) TXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_IMSC ) </loc>
//      <o.3..3> TXIM
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP2_IMSC  ---------------------------------
// SVD Line: 4919

//  <rtree> SFDITEM_REG__MDR_SSP2_IMSC
//    <name> IMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A0014) SSP Interrupt Mask Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_IMSC >> 0) & 0xFFFFFFFF), ((MDR_SSP2_IMSC = (MDR_SSP2_IMSC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_IMSC_RORIM </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_IMSC_RTIM </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_IMSC_RXIM </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_IMSC_TXIM </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP2_RIS  ------------------------------
// SVD Line: 4954

unsigned int MDR_SSP2_RIS __AT (0x400A0018);



// -----------------------------  Field Item: MDR_SSP2_RIS_RORRIS  --------------------------------
// SVD Line: 4963

//  <item> SFDITEM_FIELD__MDR_SSP2_RIS_RORRIS
//    <name> RORRIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A0018) RORRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_RIS ) </loc>
//      <o.0..0> RORRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP2_RIS_RTRIS  ---------------------------------
// SVD Line: 4969

//  <item> SFDITEM_FIELD__MDR_SSP2_RIS_RTRIS
//    <name> RTRIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A0018) RTRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_RIS ) </loc>
//      <o.1..1> RTRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP2_RIS_RXRIS  ---------------------------------
// SVD Line: 4975

//  <item> SFDITEM_FIELD__MDR_SSP2_RIS_RXRIS
//    <name> RXRIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A0018) RXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_RIS ) </loc>
//      <o.2..2> RXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP2_RIS_TXRIS  ---------------------------------
// SVD Line: 4981

//  <item> SFDITEM_FIELD__MDR_SSP2_RIS_TXRIS
//    <name> TXRIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A0018) TXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_RIS ) </loc>
//      <o.3..3> TXRIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP2_RIS  ----------------------------------
// SVD Line: 4954

//  <rtree> SFDITEM_REG__MDR_SSP2_RIS
//    <name> RIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A0018) SSP Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_RIS >> 0) & 0xFFFFFFFF), ((MDR_SSP2_RIS = (MDR_SSP2_RIS & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_RIS_RORRIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_RIS_RTRIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_RIS_RXRIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_RIS_TXRIS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP2_MIS  ------------------------------
// SVD Line: 4989

unsigned int MDR_SSP2_MIS __AT (0x400A001C);



// -----------------------------  Field Item: MDR_SSP2_MIS_RORMIS  --------------------------------
// SVD Line: 4998

//  <item> SFDITEM_FIELD__MDR_SSP2_MIS_RORMIS
//    <name> RORMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A001C) RORMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_MIS ) </loc>
//      <o.0..0> RORMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP2_MIS_RTMIS  ---------------------------------
// SVD Line: 5004

//  <item> SFDITEM_FIELD__MDR_SSP2_MIS_RTMIS
//    <name> RTMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A001C) RTMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_MIS ) </loc>
//      <o.1..1> RTMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP2_MIS_RXMIS  ---------------------------------
// SVD Line: 5010

//  <item> SFDITEM_FIELD__MDR_SSP2_MIS_RXMIS
//    <name> RXMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A001C) RXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_MIS ) </loc>
//      <o.2..2> RXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP2_MIS_TXMIS  ---------------------------------
// SVD Line: 5016

//  <item> SFDITEM_FIELD__MDR_SSP2_MIS_TXMIS
//    <name> TXMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A001C) TXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_MIS ) </loc>
//      <o.3..3> TXMIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP2_MIS  ----------------------------------
// SVD Line: 4989

//  <rtree> SFDITEM_REG__MDR_SSP2_MIS
//    <name> MIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A001C) SSP Masked Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_MIS >> 0) & 0xFFFFFFFF), ((MDR_SSP2_MIS = (MDR_SSP2_MIS & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_MIS_RORMIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_MIS_RTMIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_MIS_RXMIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_MIS_TXMIS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP2_ICR  ------------------------------
// SVD Line: 5024

unsigned int MDR_SSP2_ICR __AT (0x400A0020);



// -----------------------------  Field Item: MDR_SSP2_ICR_RORIC  ---------------------------------
// SVD Line: 5033

//  <item> SFDITEM_FIELD__MDR_SSP2_ICR_RORIC
//    <name> RORIC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A0020) RORIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_ICR ) </loc>
//      <o.0..0> RORIC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP2_ICR_RTIC  ---------------------------------
// SVD Line: 5039

//  <item> SFDITEM_FIELD__MDR_SSP2_ICR_RTIC
//    <name> RTIC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A0020) RTIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_ICR ) </loc>
//      <o.1..1> RTIC
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP2_ICR  ----------------------------------
// SVD Line: 5024

//  <rtree> SFDITEM_REG__MDR_SSP2_ICR
//    <name> ICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A0020) SSP Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_ICR >> 0) & 0xFFFFFFFF), ((MDR_SSP2_ICR = (MDR_SSP2_ICR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_ICR_RORIC </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_ICR_RTIC </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_SSP2_DMACR  -----------------------------
// SVD Line: 5047

unsigned int MDR_SSP2_DMACR __AT (0x400A0024);



// ----------------------------  Field Item: MDR_SSP2_DMACR_RXDMAE  -------------------------------
// SVD Line: 5056

//  <item> SFDITEM_FIELD__MDR_SSP2_DMACR_RXDMAE
//    <name> RXDMAE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A0024) RXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_DMACR ) </loc>
//      <o.0..0> RXDMAE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_SSP2_DMACR_TXDMAE  -------------------------------
// SVD Line: 5062

//  <item> SFDITEM_FIELD__MDR_SSP2_DMACR_TXDMAE
//    <name> TXDMAE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A0024) TXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP2_DMACR ) </loc>
//      <o.1..1> TXDMAE
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_SSP2_DMACR  ---------------------------------
// SVD Line: 5047

//  <rtree> SFDITEM_REG__MDR_SSP2_DMACR
//    <name> DMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A0024) SSP DMA Control Register </i>
//    <loc> ( (unsigned int)((MDR_SSP2_DMACR >> 0) & 0xFFFFFFFF), ((MDR_SSP2_DMACR = (MDR_SSP2_DMACR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP2_DMACR_RXDMAE </item>
//    <item> SFDITEM_FIELD__MDR_SSP2_DMACR_TXDMAE </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_SSP2  -----------------------------------
// SVD Line: 5072

//  <view> MDR_SSP2
//    <name> MDR_SSP2 </name>
//    <item> SFDITEM_REG__MDR_SSP2_CR0 </item>
//    <item> SFDITEM_REG__MDR_SSP2_CR1 </item>
//    <item> SFDITEM_REG__MDR_SSP2_DR </item>
//    <item> SFDITEM_REG__MDR_SSP2_SR </item>
//    <item> SFDITEM_REG__MDR_SSP2_CPSR </item>
//    <item> SFDITEM_REG__MDR_SSP2_IMSC </item>
//    <item> SFDITEM_REG__MDR_SSP2_RIS </item>
//    <item> SFDITEM_REG__MDR_SSP2_MIS </item>
//    <item> SFDITEM_REG__MDR_SSP2_ICR </item>
//    <item> SFDITEM_REG__MDR_SSP2_DMACR </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_SSP3_CR0  ------------------------------
// SVD Line: 4768

unsigned int MDR_SSP3_CR0 __AT (0x400F8000);



// ------------------------------  Field Item: MDR_SSP3_CR0_DSS  ----------------------------------
// SVD Line: 4777

//  <item> SFDITEM_FIELD__MDR_SSP3_CR0_DSS
//    <name> DSS </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400F8000) DSS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP3_CR0 >> 0) & 0xF), ((MDR_SSP3_CR0 = (MDR_SSP3_CR0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP3_CR0_FRF  ----------------------------------
// SVD Line: 4783

//  <item> SFDITEM_FIELD__MDR_SSP3_CR0_FRF
//    <name> FRF </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400F8000) FRF </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP3_CR0 >> 4) & 0x3), ((MDR_SSP3_CR0 = (MDR_SSP3_CR0 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP3_CR0_SPO  ----------------------------------
// SVD Line: 4789

//  <item> SFDITEM_FIELD__MDR_SSP3_CR0_SPO
//    <name> SPO </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400F8000) SPO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_CR0 ) </loc>
//      <o.6..6> SPO
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP3_CR0_SPH  ----------------------------------
// SVD Line: 4795

//  <item> SFDITEM_FIELD__MDR_SSP3_CR0_SPH
//    <name> SPH </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400F8000) SPH </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_CR0 ) </loc>
//      <o.7..7> SPH
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP3_CR0_SCR  ----------------------------------
// SVD Line: 4801

//  <item> SFDITEM_FIELD__MDR_SSP3_CR0_SCR
//    <name> SCR </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400F8000) SCR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP3_CR0 >> 8) & 0xFF), ((MDR_SSP3_CR0 = (MDR_SSP3_CR0 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP3_CR0  ----------------------------------
// SVD Line: 4768

//  <rtree> SFDITEM_REG__MDR_SSP3_CR0
//    <name> CR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400F8000) SSP Control0 Register </i>
//    <loc> ( (unsigned int)((MDR_SSP3_CR0 >> 0) & 0xFFFFFFFF), ((MDR_SSP3_CR0 = (MDR_SSP3_CR0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP3_CR0_DSS </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_CR0_FRF </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_CR0_SPO </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_CR0_SPH </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_CR0_SCR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP3_CR1  ------------------------------
// SVD Line: 4809

unsigned int MDR_SSP3_CR1 __AT (0x400F8004);



// ------------------------------  Field Item: MDR_SSP3_CR1_LBM  ----------------------------------
// SVD Line: 4818

//  <item> SFDITEM_FIELD__MDR_SSP3_CR1_LBM
//    <name> LBM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400F8004) LBM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_CR1 ) </loc>
//      <o.0..0> LBM
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP3_CR1_SSE  ----------------------------------
// SVD Line: 4824

//  <item> SFDITEM_FIELD__MDR_SSP3_CR1_SSE
//    <name> SSE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400F8004) SSE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_CR1 ) </loc>
//      <o.1..1> SSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP3_CR1_MS  ----------------------------------
// SVD Line: 4830

//  <item> SFDITEM_FIELD__MDR_SSP3_CR1_MS
//    <name> MS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400F8004) MS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_CR1 ) </loc>
//      <o.2..2> MS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP3_CR1_SOD  ----------------------------------
// SVD Line: 4836

//  <item> SFDITEM_FIELD__MDR_SSP3_CR1_SOD
//    <name> SOD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400F8004) SOD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_CR1 ) </loc>
//      <o.3..3> SOD
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP3_CR1  ----------------------------------
// SVD Line: 4809

//  <rtree> SFDITEM_REG__MDR_SSP3_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400F8004) SSP Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_SSP3_CR1 >> 0) & 0xFFFFFFFF), ((MDR_SSP3_CR1 = (MDR_SSP3_CR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP3_CR1_LBM </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_CR1_SSE </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_CR1_MS </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_CR1_SOD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP3_DR  -------------------------------
// SVD Line: 4844

unsigned int MDR_SSP3_DR __AT (0x400F8008);



// ------------------------------  Field Item: MDR_SSP3_DR_DATA  ----------------------------------
// SVD Line: 4853

//  <item> SFDITEM_FIELD__MDR_SSP3_DR_DATA
//    <name> DATA </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x400F8008) DATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_SSP3_DR >> 0) & 0x0), ((MDR_SSP3_DR = (MDR_SSP3_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_SSP3_DR  ----------------------------------
// SVD Line: 4844

//  <rtree> SFDITEM_REG__MDR_SSP3_DR
//    <name> DR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x400F8008) SSP Data Register </i>
//    <loc> ( (unsigned int)((MDR_SSP3_DR >> 0) & 0xFFFFFFFF), ((MDR_SSP3_DR = (MDR_SSP3_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP3_DR_DATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP3_SR  -------------------------------
// SVD Line: 4861

unsigned int MDR_SSP3_SR __AT (0x400F800C);



// -------------------------------  Field Item: MDR_SSP3_SR_TFE  ----------------------------------
// SVD Line: 4870

//  <item> SFDITEM_FIELD__MDR_SSP3_SR_TFE
//    <name> TFE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400F800C) TFE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_SR ) </loc>
//      <o.0..0> TFE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP3_SR_TNF  ----------------------------------
// SVD Line: 4876

//  <item> SFDITEM_FIELD__MDR_SSP3_SR_TNF
//    <name> TNF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400F800C) TNF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_SR ) </loc>
//      <o.1..1> TNF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP3_SR_RNE  ----------------------------------
// SVD Line: 4882

//  <item> SFDITEM_FIELD__MDR_SSP3_SR_RNE
//    <name> RNE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400F800C) RNE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_SR ) </loc>
//      <o.2..2> RNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP3_SR_RFF  ----------------------------------
// SVD Line: 4888

//  <item> SFDITEM_FIELD__MDR_SSP3_SR_RFF
//    <name> RFF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400F800C) RFF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_SR ) </loc>
//      <o.3..3> RFF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP3_SR_BSY  ----------------------------------
// SVD Line: 4894

//  <item> SFDITEM_FIELD__MDR_SSP3_SR_BSY
//    <name> BSY </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400F800C) BSY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_SR ) </loc>
//      <o.4..4> BSY
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_SSP3_SR  ----------------------------------
// SVD Line: 4861

//  <rtree> SFDITEM_REG__MDR_SSP3_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400F800C) SSP Status Register </i>
//    <loc> ( (unsigned int)((MDR_SSP3_SR >> 0) & 0xFFFFFFFF), ((MDR_SSP3_SR = (MDR_SSP3_SR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP3_SR_TFE </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_SR_TNF </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_SR_RNE </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_SR_RFF </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_SR_BSY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_SSP3_CPSR  ------------------------------
// SVD Line: 4902

unsigned int MDR_SSP3_CPSR __AT (0x400F8010);



// ----------------------------  Field Item: MDR_SSP3_CPSR_CPSDVSR  -------------------------------
// SVD Line: 4911

//  <item> SFDITEM_FIELD__MDR_SSP3_CPSR_CPSDVSR
//    <name> CPSDVSR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400F8010) CPSDVSR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP3_CPSR >> 0) & 0xFF), ((MDR_SSP3_CPSR = (MDR_SSP3_CPSR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP3_CPSR  ---------------------------------
// SVD Line: 4902

//  <rtree> SFDITEM_REG__MDR_SSP3_CPSR
//    <name> CPSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400F8010) SSP Clock Prescaler Register </i>
//    <loc> ( (unsigned int)((MDR_SSP3_CPSR >> 0) & 0xFFFFFFFF), ((MDR_SSP3_CPSR = (MDR_SSP3_CPSR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP3_CPSR_CPSDVSR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_SSP3_IMSC  ------------------------------
// SVD Line: 4919

unsigned int MDR_SSP3_IMSC __AT (0x400F8014);



// -----------------------------  Field Item: MDR_SSP3_IMSC_RORIM  --------------------------------
// SVD Line: 4928

//  <item> SFDITEM_FIELD__MDR_SSP3_IMSC_RORIM
//    <name> RORIM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400F8014) RORIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_IMSC ) </loc>
//      <o.0..0> RORIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP3_IMSC_RTIM  ---------------------------------
// SVD Line: 4934

//  <item> SFDITEM_FIELD__MDR_SSP3_IMSC_RTIM
//    <name> RTIM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400F8014) RTIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_IMSC ) </loc>
//      <o.1..1> RTIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP3_IMSC_RXIM  ---------------------------------
// SVD Line: 4940

//  <item> SFDITEM_FIELD__MDR_SSP3_IMSC_RXIM
//    <name> RXIM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400F8014) RXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_IMSC ) </loc>
//      <o.2..2> RXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP3_IMSC_TXIM  ---------------------------------
// SVD Line: 4946

//  <item> SFDITEM_FIELD__MDR_SSP3_IMSC_TXIM
//    <name> TXIM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400F8014) TXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_IMSC ) </loc>
//      <o.3..3> TXIM
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP3_IMSC  ---------------------------------
// SVD Line: 4919

//  <rtree> SFDITEM_REG__MDR_SSP3_IMSC
//    <name> IMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400F8014) SSP Interrupt Mask Register </i>
//    <loc> ( (unsigned int)((MDR_SSP3_IMSC >> 0) & 0xFFFFFFFF), ((MDR_SSP3_IMSC = (MDR_SSP3_IMSC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP3_IMSC_RORIM </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_IMSC_RTIM </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_IMSC_RXIM </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_IMSC_TXIM </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP3_RIS  ------------------------------
// SVD Line: 4954

unsigned int MDR_SSP3_RIS __AT (0x400F8018);



// -----------------------------  Field Item: MDR_SSP3_RIS_RORRIS  --------------------------------
// SVD Line: 4963

//  <item> SFDITEM_FIELD__MDR_SSP3_RIS_RORRIS
//    <name> RORRIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400F8018) RORRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_RIS ) </loc>
//      <o.0..0> RORRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP3_RIS_RTRIS  ---------------------------------
// SVD Line: 4969

//  <item> SFDITEM_FIELD__MDR_SSP3_RIS_RTRIS
//    <name> RTRIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400F8018) RTRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_RIS ) </loc>
//      <o.1..1> RTRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP3_RIS_RXRIS  ---------------------------------
// SVD Line: 4975

//  <item> SFDITEM_FIELD__MDR_SSP3_RIS_RXRIS
//    <name> RXRIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400F8018) RXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_RIS ) </loc>
//      <o.2..2> RXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP3_RIS_TXRIS  ---------------------------------
// SVD Line: 4981

//  <item> SFDITEM_FIELD__MDR_SSP3_RIS_TXRIS
//    <name> TXRIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400F8018) TXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_RIS ) </loc>
//      <o.3..3> TXRIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP3_RIS  ----------------------------------
// SVD Line: 4954

//  <rtree> SFDITEM_REG__MDR_SSP3_RIS
//    <name> RIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400F8018) SSP Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_SSP3_RIS >> 0) & 0xFFFFFFFF), ((MDR_SSP3_RIS = (MDR_SSP3_RIS & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP3_RIS_RORRIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_RIS_RTRIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_RIS_RXRIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_RIS_TXRIS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP3_MIS  ------------------------------
// SVD Line: 4989

unsigned int MDR_SSP3_MIS __AT (0x400F801C);



// -----------------------------  Field Item: MDR_SSP3_MIS_RORMIS  --------------------------------
// SVD Line: 4998

//  <item> SFDITEM_FIELD__MDR_SSP3_MIS_RORMIS
//    <name> RORMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400F801C) RORMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_MIS ) </loc>
//      <o.0..0> RORMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP3_MIS_RTMIS  ---------------------------------
// SVD Line: 5004

//  <item> SFDITEM_FIELD__MDR_SSP3_MIS_RTMIS
//    <name> RTMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400F801C) RTMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_MIS ) </loc>
//      <o.1..1> RTMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP3_MIS_RXMIS  ---------------------------------
// SVD Line: 5010

//  <item> SFDITEM_FIELD__MDR_SSP3_MIS_RXMIS
//    <name> RXMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400F801C) RXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_MIS ) </loc>
//      <o.2..2> RXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP3_MIS_TXMIS  ---------------------------------
// SVD Line: 5016

//  <item> SFDITEM_FIELD__MDR_SSP3_MIS_TXMIS
//    <name> TXMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400F801C) TXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_MIS ) </loc>
//      <o.3..3> TXMIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP3_MIS  ----------------------------------
// SVD Line: 4989

//  <rtree> SFDITEM_REG__MDR_SSP3_MIS
//    <name> MIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400F801C) SSP Masked Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_SSP3_MIS >> 0) & 0xFFFFFFFF), ((MDR_SSP3_MIS = (MDR_SSP3_MIS & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP3_MIS_RORMIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_MIS_RTMIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_MIS_RXMIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_MIS_TXMIS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP3_ICR  ------------------------------
// SVD Line: 5024

unsigned int MDR_SSP3_ICR __AT (0x400F8020);



// -----------------------------  Field Item: MDR_SSP3_ICR_RORIC  ---------------------------------
// SVD Line: 5033

//  <item> SFDITEM_FIELD__MDR_SSP3_ICR_RORIC
//    <name> RORIC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400F8020) RORIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_ICR ) </loc>
//      <o.0..0> RORIC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP3_ICR_RTIC  ---------------------------------
// SVD Line: 5039

//  <item> SFDITEM_FIELD__MDR_SSP3_ICR_RTIC
//    <name> RTIC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400F8020) RTIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_ICR ) </loc>
//      <o.1..1> RTIC
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP3_ICR  ----------------------------------
// SVD Line: 5024

//  <rtree> SFDITEM_REG__MDR_SSP3_ICR
//    <name> ICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400F8020) SSP Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((MDR_SSP3_ICR >> 0) & 0xFFFFFFFF), ((MDR_SSP3_ICR = (MDR_SSP3_ICR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP3_ICR_RORIC </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_ICR_RTIC </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_SSP3_DMACR  -----------------------------
// SVD Line: 5047

unsigned int MDR_SSP3_DMACR __AT (0x400F8024);



// ----------------------------  Field Item: MDR_SSP3_DMACR_RXDMAE  -------------------------------
// SVD Line: 5056

//  <item> SFDITEM_FIELD__MDR_SSP3_DMACR_RXDMAE
//    <name> RXDMAE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400F8024) RXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_DMACR ) </loc>
//      <o.0..0> RXDMAE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_SSP3_DMACR_TXDMAE  -------------------------------
// SVD Line: 5062

//  <item> SFDITEM_FIELD__MDR_SSP3_DMACR_TXDMAE
//    <name> TXDMAE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400F8024) TXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP3_DMACR ) </loc>
//      <o.1..1> TXDMAE
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_SSP3_DMACR  ---------------------------------
// SVD Line: 5047

//  <rtree> SFDITEM_REG__MDR_SSP3_DMACR
//    <name> DMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400F8024) SSP DMA Control Register </i>
//    <loc> ( (unsigned int)((MDR_SSP3_DMACR >> 0) & 0xFFFFFFFF), ((MDR_SSP3_DMACR = (MDR_SSP3_DMACR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP3_DMACR_RXDMAE </item>
//    <item> SFDITEM_FIELD__MDR_SSP3_DMACR_TXDMAE </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_SSP3  -----------------------------------
// SVD Line: 5083

//  <view> MDR_SSP3
//    <name> MDR_SSP3 </name>
//    <item> SFDITEM_REG__MDR_SSP3_CR0 </item>
//    <item> SFDITEM_REG__MDR_SSP3_CR1 </item>
//    <item> SFDITEM_REG__MDR_SSP3_DR </item>
//    <item> SFDITEM_REG__MDR_SSP3_SR </item>
//    <item> SFDITEM_REG__MDR_SSP3_CPSR </item>
//    <item> SFDITEM_REG__MDR_SSP3_IMSC </item>
//    <item> SFDITEM_REG__MDR_SSP3_RIS </item>
//    <item> SFDITEM_REG__MDR_SSP3_MIS </item>
//    <item> SFDITEM_REG__MDR_SSP3_ICR </item>
//    <item> SFDITEM_REG__MDR_SSP3_DMACR </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_SSP4_CR0  ------------------------------
// SVD Line: 4768

unsigned int MDR_SSP4_CR0 __AT (0x40130000);



// ------------------------------  Field Item: MDR_SSP4_CR0_DSS  ----------------------------------
// SVD Line: 4777

//  <item> SFDITEM_FIELD__MDR_SSP4_CR0_DSS
//    <name> DSS </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40130000) DSS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP4_CR0 >> 0) & 0xF), ((MDR_SSP4_CR0 = (MDR_SSP4_CR0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP4_CR0_FRF  ----------------------------------
// SVD Line: 4783

//  <item> SFDITEM_FIELD__MDR_SSP4_CR0_FRF
//    <name> FRF </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40130000) FRF </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP4_CR0 >> 4) & 0x3), ((MDR_SSP4_CR0 = (MDR_SSP4_CR0 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP4_CR0_SPO  ----------------------------------
// SVD Line: 4789

//  <item> SFDITEM_FIELD__MDR_SSP4_CR0_SPO
//    <name> SPO </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40130000) SPO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_CR0 ) </loc>
//      <o.6..6> SPO
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP4_CR0_SPH  ----------------------------------
// SVD Line: 4795

//  <item> SFDITEM_FIELD__MDR_SSP4_CR0_SPH
//    <name> SPH </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40130000) SPH </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_CR0 ) </loc>
//      <o.7..7> SPH
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP4_CR0_SCR  ----------------------------------
// SVD Line: 4801

//  <item> SFDITEM_FIELD__MDR_SSP4_CR0_SCR
//    <name> SCR </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40130000) SCR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP4_CR0 >> 8) & 0xFF), ((MDR_SSP4_CR0 = (MDR_SSP4_CR0 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP4_CR0  ----------------------------------
// SVD Line: 4768

//  <rtree> SFDITEM_REG__MDR_SSP4_CR0
//    <name> CR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130000) SSP Control0 Register </i>
//    <loc> ( (unsigned int)((MDR_SSP4_CR0 >> 0) & 0xFFFFFFFF), ((MDR_SSP4_CR0 = (MDR_SSP4_CR0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP4_CR0_DSS </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_CR0_FRF </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_CR0_SPO </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_CR0_SPH </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_CR0_SCR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP4_CR1  ------------------------------
// SVD Line: 4809

unsigned int MDR_SSP4_CR1 __AT (0x40130004);



// ------------------------------  Field Item: MDR_SSP4_CR1_LBM  ----------------------------------
// SVD Line: 4818

//  <item> SFDITEM_FIELD__MDR_SSP4_CR1_LBM
//    <name> LBM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40130004) LBM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_CR1 ) </loc>
//      <o.0..0> LBM
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP4_CR1_SSE  ----------------------------------
// SVD Line: 4824

//  <item> SFDITEM_FIELD__MDR_SSP4_CR1_SSE
//    <name> SSE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40130004) SSE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_CR1 ) </loc>
//      <o.1..1> SSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP4_CR1_MS  ----------------------------------
// SVD Line: 4830

//  <item> SFDITEM_FIELD__MDR_SSP4_CR1_MS
//    <name> MS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40130004) MS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_CR1 ) </loc>
//      <o.2..2> MS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP4_CR1_SOD  ----------------------------------
// SVD Line: 4836

//  <item> SFDITEM_FIELD__MDR_SSP4_CR1_SOD
//    <name> SOD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40130004) SOD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_CR1 ) </loc>
//      <o.3..3> SOD
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP4_CR1  ----------------------------------
// SVD Line: 4809

//  <rtree> SFDITEM_REG__MDR_SSP4_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130004) SSP Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_SSP4_CR1 >> 0) & 0xFFFFFFFF), ((MDR_SSP4_CR1 = (MDR_SSP4_CR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP4_CR1_LBM </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_CR1_SSE </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_CR1_MS </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_CR1_SOD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP4_DR  -------------------------------
// SVD Line: 4844

unsigned int MDR_SSP4_DR __AT (0x40130008);



// ------------------------------  Field Item: MDR_SSP4_DR_DATA  ----------------------------------
// SVD Line: 4853

//  <item> SFDITEM_FIELD__MDR_SSP4_DR_DATA
//    <name> DATA </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40130008) DATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_SSP4_DR >> 0) & 0x0), ((MDR_SSP4_DR = (MDR_SSP4_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_SSP4_DR  ----------------------------------
// SVD Line: 4844

//  <rtree> SFDITEM_REG__MDR_SSP4_DR
//    <name> DR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40130008) SSP Data Register </i>
//    <loc> ( (unsigned int)((MDR_SSP4_DR >> 0) & 0xFFFFFFFF), ((MDR_SSP4_DR = (MDR_SSP4_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP4_DR_DATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP4_SR  -------------------------------
// SVD Line: 4861

unsigned int MDR_SSP4_SR __AT (0x4013000C);



// -------------------------------  Field Item: MDR_SSP4_SR_TFE  ----------------------------------
// SVD Line: 4870

//  <item> SFDITEM_FIELD__MDR_SSP4_SR_TFE
//    <name> TFE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4013000C) TFE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_SR ) </loc>
//      <o.0..0> TFE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP4_SR_TNF  ----------------------------------
// SVD Line: 4876

//  <item> SFDITEM_FIELD__MDR_SSP4_SR_TNF
//    <name> TNF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4013000C) TNF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_SR ) </loc>
//      <o.1..1> TNF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP4_SR_RNE  ----------------------------------
// SVD Line: 4882

//  <item> SFDITEM_FIELD__MDR_SSP4_SR_RNE
//    <name> RNE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4013000C) RNE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_SR ) </loc>
//      <o.2..2> RNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP4_SR_RFF  ----------------------------------
// SVD Line: 4888

//  <item> SFDITEM_FIELD__MDR_SSP4_SR_RFF
//    <name> RFF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4013000C) RFF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_SR ) </loc>
//      <o.3..3> RFF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_SSP4_SR_BSY  ----------------------------------
// SVD Line: 4894

//  <item> SFDITEM_FIELD__MDR_SSP4_SR_BSY
//    <name> BSY </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4013000C) BSY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_SR ) </loc>
//      <o.4..4> BSY
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_SSP4_SR  ----------------------------------
// SVD Line: 4861

//  <rtree> SFDITEM_REG__MDR_SSP4_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4013000C) SSP Status Register </i>
//    <loc> ( (unsigned int)((MDR_SSP4_SR >> 0) & 0xFFFFFFFF), ((MDR_SSP4_SR = (MDR_SSP4_SR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP4_SR_TFE </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_SR_TNF </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_SR_RNE </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_SR_RFF </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_SR_BSY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_SSP4_CPSR  ------------------------------
// SVD Line: 4902

unsigned int MDR_SSP4_CPSR __AT (0x40130010);



// ----------------------------  Field Item: MDR_SSP4_CPSR_CPSDVSR  -------------------------------
// SVD Line: 4911

//  <item> SFDITEM_FIELD__MDR_SSP4_CPSR_CPSDVSR
//    <name> CPSDVSR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40130010) CPSDVSR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_SSP4_CPSR >> 0) & 0xFF), ((MDR_SSP4_CPSR = (MDR_SSP4_CPSR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP4_CPSR  ---------------------------------
// SVD Line: 4902

//  <rtree> SFDITEM_REG__MDR_SSP4_CPSR
//    <name> CPSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130010) SSP Clock Prescaler Register </i>
//    <loc> ( (unsigned int)((MDR_SSP4_CPSR >> 0) & 0xFFFFFFFF), ((MDR_SSP4_CPSR = (MDR_SSP4_CPSR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP4_CPSR_CPSDVSR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_SSP4_IMSC  ------------------------------
// SVD Line: 4919

unsigned int MDR_SSP4_IMSC __AT (0x40130014);



// -----------------------------  Field Item: MDR_SSP4_IMSC_RORIM  --------------------------------
// SVD Line: 4928

//  <item> SFDITEM_FIELD__MDR_SSP4_IMSC_RORIM
//    <name> RORIM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40130014) RORIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_IMSC ) </loc>
//      <o.0..0> RORIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP4_IMSC_RTIM  ---------------------------------
// SVD Line: 4934

//  <item> SFDITEM_FIELD__MDR_SSP4_IMSC_RTIM
//    <name> RTIM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40130014) RTIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_IMSC ) </loc>
//      <o.1..1> RTIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP4_IMSC_RXIM  ---------------------------------
// SVD Line: 4940

//  <item> SFDITEM_FIELD__MDR_SSP4_IMSC_RXIM
//    <name> RXIM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40130014) RXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_IMSC ) </loc>
//      <o.2..2> RXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP4_IMSC_TXIM  ---------------------------------
// SVD Line: 4946

//  <item> SFDITEM_FIELD__MDR_SSP4_IMSC_TXIM
//    <name> TXIM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40130014) TXIM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_IMSC ) </loc>
//      <o.3..3> TXIM
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP4_IMSC  ---------------------------------
// SVD Line: 4919

//  <rtree> SFDITEM_REG__MDR_SSP4_IMSC
//    <name> IMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130014) SSP Interrupt Mask Register </i>
//    <loc> ( (unsigned int)((MDR_SSP4_IMSC >> 0) & 0xFFFFFFFF), ((MDR_SSP4_IMSC = (MDR_SSP4_IMSC & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP4_IMSC_RORIM </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_IMSC_RTIM </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_IMSC_RXIM </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_IMSC_TXIM </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP4_RIS  ------------------------------
// SVD Line: 4954

unsigned int MDR_SSP4_RIS __AT (0x40130018);



// -----------------------------  Field Item: MDR_SSP4_RIS_RORRIS  --------------------------------
// SVD Line: 4963

//  <item> SFDITEM_FIELD__MDR_SSP4_RIS_RORRIS
//    <name> RORRIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40130018) RORRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_RIS ) </loc>
//      <o.0..0> RORRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP4_RIS_RTRIS  ---------------------------------
// SVD Line: 4969

//  <item> SFDITEM_FIELD__MDR_SSP4_RIS_RTRIS
//    <name> RTRIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40130018) RTRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_RIS ) </loc>
//      <o.1..1> RTRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP4_RIS_RXRIS  ---------------------------------
// SVD Line: 4975

//  <item> SFDITEM_FIELD__MDR_SSP4_RIS_RXRIS
//    <name> RXRIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40130018) RXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_RIS ) </loc>
//      <o.2..2> RXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP4_RIS_TXRIS  ---------------------------------
// SVD Line: 4981

//  <item> SFDITEM_FIELD__MDR_SSP4_RIS_TXRIS
//    <name> TXRIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40130018) TXRIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_RIS ) </loc>
//      <o.3..3> TXRIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP4_RIS  ----------------------------------
// SVD Line: 4954

//  <rtree> SFDITEM_REG__MDR_SSP4_RIS
//    <name> RIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130018) SSP Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_SSP4_RIS >> 0) & 0xFFFFFFFF), ((MDR_SSP4_RIS = (MDR_SSP4_RIS & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP4_RIS_RORRIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_RIS_RTRIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_RIS_RXRIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_RIS_TXRIS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP4_MIS  ------------------------------
// SVD Line: 4989

unsigned int MDR_SSP4_MIS __AT (0x4013001C);



// -----------------------------  Field Item: MDR_SSP4_MIS_RORMIS  --------------------------------
// SVD Line: 4998

//  <item> SFDITEM_FIELD__MDR_SSP4_MIS_RORMIS
//    <name> RORMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4013001C) RORMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_MIS ) </loc>
//      <o.0..0> RORMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP4_MIS_RTMIS  ---------------------------------
// SVD Line: 5004

//  <item> SFDITEM_FIELD__MDR_SSP4_MIS_RTMIS
//    <name> RTMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4013001C) RTMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_MIS ) </loc>
//      <o.1..1> RTMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP4_MIS_RXMIS  ---------------------------------
// SVD Line: 5010

//  <item> SFDITEM_FIELD__MDR_SSP4_MIS_RXMIS
//    <name> RXMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4013001C) RXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_MIS ) </loc>
//      <o.2..2> RXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_SSP4_MIS_TXMIS  ---------------------------------
// SVD Line: 5016

//  <item> SFDITEM_FIELD__MDR_SSP4_MIS_TXMIS
//    <name> TXMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4013001C) TXMIS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_MIS ) </loc>
//      <o.3..3> TXMIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP4_MIS  ----------------------------------
// SVD Line: 4989

//  <rtree> SFDITEM_REG__MDR_SSP4_MIS
//    <name> MIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4013001C) SSP Masked Interrupt Pending Register </i>
//    <loc> ( (unsigned int)((MDR_SSP4_MIS >> 0) & 0xFFFFFFFF), ((MDR_SSP4_MIS = (MDR_SSP4_MIS & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP4_MIS_RORMIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_MIS_RTMIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_MIS_RXMIS </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_MIS_TXMIS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_SSP4_ICR  ------------------------------
// SVD Line: 5024

unsigned int MDR_SSP4_ICR __AT (0x40130020);



// -----------------------------  Field Item: MDR_SSP4_ICR_RORIC  ---------------------------------
// SVD Line: 5033

//  <item> SFDITEM_FIELD__MDR_SSP4_ICR_RORIC
//    <name> RORIC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40130020) RORIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_ICR ) </loc>
//      <o.0..0> RORIC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_SSP4_ICR_RTIC  ---------------------------------
// SVD Line: 5039

//  <item> SFDITEM_FIELD__MDR_SSP4_ICR_RTIC
//    <name> RTIC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40130020) RTIC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_ICR ) </loc>
//      <o.1..1> RTIC
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_SSP4_ICR  ----------------------------------
// SVD Line: 5024

//  <rtree> SFDITEM_REG__MDR_SSP4_ICR
//    <name> ICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130020) SSP Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((MDR_SSP4_ICR >> 0) & 0xFFFFFFFF), ((MDR_SSP4_ICR = (MDR_SSP4_ICR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP4_ICR_RORIC </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_ICR_RTIC </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_SSP4_DMACR  -----------------------------
// SVD Line: 5047

unsigned int MDR_SSP4_DMACR __AT (0x40130024);



// ----------------------------  Field Item: MDR_SSP4_DMACR_RXDMAE  -------------------------------
// SVD Line: 5056

//  <item> SFDITEM_FIELD__MDR_SSP4_DMACR_RXDMAE
//    <name> RXDMAE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40130024) RXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_DMACR ) </loc>
//      <o.0..0> RXDMAE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_SSP4_DMACR_TXDMAE  -------------------------------
// SVD Line: 5062

//  <item> SFDITEM_FIELD__MDR_SSP4_DMACR_TXDMAE
//    <name> TXDMAE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40130024) TXDMAE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_SSP4_DMACR ) </loc>
//      <o.1..1> TXDMAE
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_SSP4_DMACR  ---------------------------------
// SVD Line: 5047

//  <rtree> SFDITEM_REG__MDR_SSP4_DMACR
//    <name> DMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130024) SSP DMA Control Register </i>
//    <loc> ( (unsigned int)((MDR_SSP4_DMACR >> 0) & 0xFFFFFFFF), ((MDR_SSP4_DMACR = (MDR_SSP4_DMACR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_SSP4_DMACR_RXDMAE </item>
//    <item> SFDITEM_FIELD__MDR_SSP4_DMACR_TXDMAE </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_SSP4  -----------------------------------
// SVD Line: 5094

//  <view> MDR_SSP4
//    <name> MDR_SSP4 </name>
//    <item> SFDITEM_REG__MDR_SSP4_CR0 </item>
//    <item> SFDITEM_REG__MDR_SSP4_CR1 </item>
//    <item> SFDITEM_REG__MDR_SSP4_DR </item>
//    <item> SFDITEM_REG__MDR_SSP4_SR </item>
//    <item> SFDITEM_REG__MDR_SSP4_CPSR </item>
//    <item> SFDITEM_REG__MDR_SSP4_IMSC </item>
//    <item> SFDITEM_REG__MDR_SSP4_RIS </item>
//    <item> SFDITEM_REG__MDR_SSP4_MIS </item>
//    <item> SFDITEM_REG__MDR_SSP4_ICR </item>
//    <item> SFDITEM_REG__MDR_SSP4_DMACR </item>
//  </view>
//  


// -----------------------  Register Item Address: MDR_MILSTD1_CONTROL  ---------------------------
// SVD Line: 5120

unsigned int MDR_MILSTD1_CONTROL __AT (0x40049000);



// ---------------------------  Field Item: MDR_MILSTD1_CONTROL_MR  -------------------------------
// SVD Line: 5129

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_MR
//    <name> MR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40049000) MR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_CONTROL ) </loc>
//      <o.0..0> MR
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_MILSTD1_CONTROL_BCSTART  ----------------------------
// SVD Line: 5135

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_BCSTART
//    <name> BCSTART </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40049000) BCSTART </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_CONTROL ) </loc>
//      <o.1..1> BCSTART
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_MILSTD1_CONTROL_RTBCMODE  ----------------------------
// SVD Line: 5141

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_RTBCMODE
//    <name> RTBCMODE </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40049000) RTBCMODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD1_CONTROL >> 2) & 0x3), ((MDR_MILSTD1_CONTROL = (MDR_MILSTD1_CONTROL & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD1_CONTROL_TRA  ------------------------------
// SVD Line: 5147

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_TRA
//    <name> TRA </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40049000) TRA </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_CONTROL ) </loc>
//      <o.4..4> TRA
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD1_CONTROL_TRB  ------------------------------
// SVD Line: 5153

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_TRB
//    <name> TRB </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40049000) TRB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_CONTROL ) </loc>
//      <o.5..5> TRB
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD1_CONTROL_RTA  ------------------------------
// SVD Line: 5159

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_RTA
//    <name> RTA </name>
//    <rw> 
//    <i> [Bits 10..6] RW (@ 0x40049000) RTA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD1_CONTROL >> 6) & 0x1F), ((MDR_MILSTD1_CONTROL = (MDR_MILSTD1_CONTROL & ~(0x1FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD1_CONTROL_DIV  ------------------------------
// SVD Line: 5165

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_DIV
//    <name> DIV </name>
//    <rw> 
//    <i> [Bits 17..11] RW (@ 0x40049000) DIV </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD1_CONTROL >> 11) & 0x7F), ((MDR_MILSTD1_CONTROL = (MDR_MILSTD1_CONTROL & ~(0x7FUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD1_CONTROL_RER  ------------------------------
// SVD Line: 5171

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_RER
//    <name> RER </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40049000) RER </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_CONTROL ) </loc>
//      <o.18..18> RER
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD1_CONTROL_INVTR  -----------------------------
// SVD Line: 5177

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_INVTR
//    <name> INVTR </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40049000) INVTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_CONTROL ) </loc>
//      <o.19..19> INVTR
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_MILSTD1_CONTROL_ENFILTER  ----------------------------
// SVD Line: 5183

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_ENFILTER
//    <name> ENFILTER </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40049000) ENFILTER </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_CONTROL ) </loc>
//      <o.20..20> ENFILTER
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD1_CONTROL_DIV7  ------------------------------
// SVD Line: 5189

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_DIV7
//    <name> DIV7 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40049000) DIV7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_CONTROL ) </loc>
//      <o.21..21> DIV7
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_MILSTD1_CONTROL_INPINV  -----------------------------
// SVD Line: 5195

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_INPINV
//    <name> INPINV </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40049000) INPINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_CONTROL ) </loc>
//      <o.22..22> INPINV
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD1_CONTROL_RT_HW  -----------------------------
// SVD Line: 5201

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_RT_HW
//    <name> RT_HW </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40049000) RT_HW </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_CONTROL ) </loc>
//      <o.23..23> RT_HW
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_MILSTD1_CONTROL  ------------------------------
// SVD Line: 5120

//  <rtree> SFDITEM_REG__MDR_MILSTD1_CONTROL
//    <name> CONTROL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40049000) MIL_STD_1553 Register control </i>
//    <loc> ( (unsigned int)((MDR_MILSTD1_CONTROL >> 0) & 0xFFFFFFFF), ((MDR_MILSTD1_CONTROL = (MDR_MILSTD1_CONTROL & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_MR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_BCSTART </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_RTBCMODE </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_TRA </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_TRB </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_RTA </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_DIV </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_RER </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_INVTR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_ENFILTER </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_DIV7 </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_INPINV </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CONTROL_RT_HW </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_MILSTD1_STATUS  ---------------------------
// SVD Line: 5209

unsigned int MDR_MILSTD1_STATUS __AT (0x40049004);



// ---------------------------  Field Item: MDR_MILSTD1_STATUS_IDLE  ------------------------------
// SVD Line: 5218

//  <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_IDLE
//    <name> IDLE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40049004) IDLE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_STATUS ) </loc>
//      <o.0..0> IDLE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD1_STATUS_RFLAGN  -----------------------------
// SVD Line: 5224

//  <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_RFLAGN
//    <name> RFLAGN </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40049004) RFLAGN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_STATUS ) </loc>
//      <o.1..1> RFLAGN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_MILSTD1_STATUS_VALMESS  -----------------------------
// SVD Line: 5230

//  <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_VALMESS
//    <name> VALMESS </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40049004) VALMESS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_STATUS ) </loc>
//      <o.2..2> VALMESS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD1_STATUS_ERR  -------------------------------
// SVD Line: 5236

//  <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_ERR
//    <name> ERR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40049004) ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_STATUS ) </loc>
//      <o.3..3> ERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD1_STATUS_RCVA  ------------------------------
// SVD Line: 5242

//  <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_RCVA
//    <name> RCVA </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40049004) RCVA </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_STATUS ) </loc>
//      <o.4..4> RCVA
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD1_STATUS_RCVB  ------------------------------
// SVD Line: 5248

//  <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_RCVB
//    <name> RCVB </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40049004) RCVB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_STATUS ) </loc>
//      <o.5..5> RCVB
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_MILSTD1_STATUS_RFLAGN_stick  --------------------------
// SVD Line: 5254

//  <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_RFLAGN_stick
//    <name> RFLAGN_stick </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40049004) RFLAGN_stick </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_STATUS ) </loc>
//      <o.6..6> RFLAGN_stick
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_MILSTD1_STATUS_VALMESS_stick  --------------------------
// SVD Line: 5260

//  <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_VALMESS_stick
//    <name> VALMESS_stick </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40049004) VALMESS_stick </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_STATUS ) </loc>
//      <o.7..7> VALMESS_stick
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_MILSTD1_STATUS_ERR_stick  ----------------------------
// SVD Line: 5266

//  <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_ERR_stick
//    <name> ERR_stick </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40049004) ERR_stick </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_STATUS ) </loc>
//      <o.8..8> ERR_stick
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_MILSTD1_STATUS_RCVA_stick  ---------------------------
// SVD Line: 5272

//  <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_RCVA_stick
//    <name> RCVA_stick </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40049004) RCVA_stick </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_STATUS ) </loc>
//      <o.9..9> RCVA_stick
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_MILSTD1_STATUS_RCVB_stick  ---------------------------
// SVD Line: 5278

//  <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_RCVB_stick
//    <name> RCVB_stick </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40049004) RCVB_stick </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_STATUS ) </loc>
//      <o.10..10> RCVB_stick
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_MILSTD1_STATUS  -------------------------------
// SVD Line: 5209

//  <rtree> SFDITEM_REG__MDR_MILSTD1_STATUS
//    <name> STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40049004) MIL_STD_1553 Register status </i>
//    <loc> ( (unsigned int)((MDR_MILSTD1_STATUS >> 0) & 0xFFFFFFFF), ((MDR_MILSTD1_STATUS = (MDR_MILSTD1_STATUS & ~(0x7C0UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7C0) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_IDLE </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_RFLAGN </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_VALMESS </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_ERR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_RCVA </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_RCVB </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_RFLAGN_stick </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_VALMESS_stick </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_ERR_stick </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_RCVA_stick </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_STATUS_RCVB_stick </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_MILSTD1_ERROR  ----------------------------
// SVD Line: 5286

unsigned int MDR_MILSTD1_ERROR __AT (0x40049008);



// ---------------------------  Field Item: MDR_MILSTD1_ERROR_NORCV  ------------------------------
// SVD Line: 5295

//  <item> SFDITEM_FIELD__MDR_MILSTD1_ERROR_NORCV
//    <name> NORCV </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40049008) NORCV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_ERROR ) </loc>
//      <o.0..0> NORCV
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD1_ERROR_MANERR  ------------------------------
// SVD Line: 5301

//  <item> SFDITEM_FIELD__MDR_MILSTD1_ERROR_MANERR
//    <name> MANERR </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40049008) MANERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_ERROR ) </loc>
//      <o.1..1> MANERR
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_MILSTD1_ERROR_DSYCERR_SYNCERR  -------------------------
// SVD Line: 5307

//  <item> SFDITEM_FIELD__MDR_MILSTD1_ERROR_DSYCERR_SYNCERR
//    <name> DSYCERR_SYNCERR </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40049008) DSYCERR_SYNCERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_ERROR ) </loc>
//      <o.2..2> DSYCERR_SYNCERR
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_MILSTD1_ERROR_CSYCERR_SEQERR  --------------------------
// SVD Line: 5313

//  <item> SFDITEM_FIELD__MDR_MILSTD1_ERROR_CSYCERR_SEQERR
//    <name> CSYCERR_SEQERR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40049008) CSYCERR_SEQERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_ERROR ) </loc>
//      <o.3..3> CSYCERR_SEQERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD1_ERROR_GAPERR  ------------------------------
// SVD Line: 5319

//  <item> SFDITEM_FIELD__MDR_MILSTD1_ERROR_GAPERR
//    <name> GAPERR </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40049008) GAPERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_ERROR ) </loc>
//      <o.4..4> GAPERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD1_ERROR_CONERR  ------------------------------
// SVD Line: 5325

//  <item> SFDITEM_FIELD__MDR_MILSTD1_ERROR_CONERR
//    <name> CONERR </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40049008) CONERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_ERROR ) </loc>
//      <o.5..5> CONERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD1_ERROR_PROERR  ------------------------------
// SVD Line: 5331

//  <item> SFDITEM_FIELD__MDR_MILSTD1_ERROR_PROERR
//    <name> PROERR </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40049008) PROERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_ERROR ) </loc>
//      <o.6..6> PROERR
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_MILSTD1_ERROR  -------------------------------
// SVD Line: 5286

//  <rtree> SFDITEM_REG__MDR_MILSTD1_ERROR
//    <name> ERROR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40049008) MILSTD Register error </i>
//    <loc> ( (unsigned int)((MDR_MILSTD1_ERROR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_ERROR_NORCV </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_ERROR_MANERR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_ERROR_DSYCERR_SYNCERR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_ERROR_CSYCERR_SEQERR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_ERROR_GAPERR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_ERROR_CONERR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_ERROR_PROERR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_MILSTD1_CW1  -----------------------------
// SVD Line: 5339

unsigned int MDR_MILSTD1_CW1 __AT (0x4004900C);



// -----------------------  Field Item: MDR_MILSTD1_CW1_NUM_DATA_WORDS  ---------------------------
// SVD Line: 5348

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CW1_NUM_DATA_WORDS
//    <name> NUM_DATA_WORDS </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x4004900C) NUM_DATA_WORDS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD1_CW1 >> 0) & 0x1F), ((MDR_MILSTD1_CW1 = (MDR_MILSTD1_CW1 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD1_CW1_SUB_ADDR  ------------------------------
// SVD Line: 5354

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CW1_SUB_ADDR
//    <name> SUB_ADDR </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x4004900C) SUB_ADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD1_CW1 >> 5) & 0x1F), ((MDR_MILSTD1_CW1 = (MDR_MILSTD1_CW1 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_MILSTD1_CW1_R_W  --------------------------------
// SVD Line: 5360

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CW1_R_W
//    <name> R_W </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4004900C) R_W </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_CW1 ) </loc>
//      <o.10..10> R_W
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD1_CW1_DEST_ADDR  -----------------------------
// SVD Line: 5366

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CW1_DEST_ADDR
//    <name> DEST_ADDR </name>
//    <rw> 
//    <i> [Bits 15..11] RW (@ 0x4004900C) DEST_ADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD1_CW1 >> 11) & 0x1F), ((MDR_MILSTD1_CW1 = (MDR_MILSTD1_CW1 & ~(0x1FUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_MILSTD1_CW1  --------------------------------
// SVD Line: 5339

//  <rtree> SFDITEM_REG__MDR_MILSTD1_CW1
//    <name> CW1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004900C) MILSTD Register Command Word 1 </i>
//    <loc> ( (unsigned int)((MDR_MILSTD1_CW1 >> 0) & 0xFFFFFFFF), ((MDR_MILSTD1_CW1 = (MDR_MILSTD1_CW1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CW1_NUM_DATA_WORDS </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CW1_SUB_ADDR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CW1_R_W </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CW1_DEST_ADDR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_MILSTD1_CW2  -----------------------------
// SVD Line: 5374

unsigned int MDR_MILSTD1_CW2 __AT (0x40049010);



// -----------------------  Field Item: MDR_MILSTD1_CW2_NUM_DATA_WORDS  ---------------------------
// SVD Line: 5383

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CW2_NUM_DATA_WORDS
//    <name> NUM_DATA_WORDS </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40049010) NUM_DATA_WORDS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD1_CW2 >> 0) & 0x1F), ((MDR_MILSTD1_CW2 = (MDR_MILSTD1_CW2 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD1_CW2_SUB_ADDR  ------------------------------
// SVD Line: 5389

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CW2_SUB_ADDR
//    <name> SUB_ADDR </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40049010) SUB_ADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD1_CW2 >> 5) & 0x1F), ((MDR_MILSTD1_CW2 = (MDR_MILSTD1_CW2 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_MILSTD1_CW2_R_W  --------------------------------
// SVD Line: 5395

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CW2_R_W
//    <name> R_W </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40049010) R_W </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_CW2 ) </loc>
//      <o.10..10> R_W
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD1_CW2_DEST_ADDR  -----------------------------
// SVD Line: 5401

//  <item> SFDITEM_FIELD__MDR_MILSTD1_CW2_DEST_ADDR
//    <name> DEST_ADDR </name>
//    <rw> 
//    <i> [Bits 15..11] RW (@ 0x40049010) DEST_ADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD1_CW2 >> 11) & 0x1F), ((MDR_MILSTD1_CW2 = (MDR_MILSTD1_CW2 & ~(0x1FUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_MILSTD1_CW2  --------------------------------
// SVD Line: 5374

//  <rtree> SFDITEM_REG__MDR_MILSTD1_CW2
//    <name> CW2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40049010) MILSTD Register Command Word 2 </i>
//    <loc> ( (unsigned int)((MDR_MILSTD1_CW2 >> 0) & 0xFFFFFFFF), ((MDR_MILSTD1_CW2 = (MDR_MILSTD1_CW2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CW2_NUM_DATA_WORDS </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CW2_SUB_ADDR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CW2_R_W </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_CW2_DEST_ADDR </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_MILSTD1_MODE_DATA  --------------------------
// SVD Line: 5409

unsigned int MDR_MILSTD1_MODE_DATA __AT (0x40049014);



// -----------------------  Field Item: MDR_MILSTD1_MODE_DATA_MODE_DATA  --------------------------
// SVD Line: 5418

//  <item> SFDITEM_FIELD__MDR_MILSTD1_MODE_DATA_MODE_DATA
//    <name> MODE_DATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40049014) MODE_DATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_MILSTD1_MODE_DATA >> 0) & 0xFFFF), ((MDR_MILSTD1_MODE_DATA = (MDR_MILSTD1_MODE_DATA & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_MILSTD1_MODE_DATA  -----------------------------
// SVD Line: 5409

//  <rtree> SFDITEM_REG__MDR_MILSTD1_MODE_DATA
//    <name> MODE_DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40049014) MILSTD Register Data </i>
//    <loc> ( (unsigned int)((MDR_MILSTD1_MODE_DATA >> 0) & 0xFFFFFFFF), ((MDR_MILSTD1_MODE_DATA = (MDR_MILSTD1_MODE_DATA & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_MODE_DATA_MODE_DATA </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_MILSTD1_SW1  -----------------------------
// SVD Line: 5426

unsigned int MDR_MILSTD1_SW1 __AT (0x40049018);



// --------------------------  Field Item: MDR_MILSTD1_SW1_FAULT_TD  ------------------------------
// SVD Line: 5435

//  <item> SFDITEM_FIELD__MDR_MILSTD1_SW1_FAULT_TD
//    <name> FAULT_TD </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40049018) FAULT_TD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_SW1 ) </loc>
//      <o.0..0> FAULT_TD
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_MILSTD1_SW1_TCI  --------------------------------
// SVD Line: 5441

//  <item> SFDITEM_FIELD__MDR_MILSTD1_SW1_TCI
//    <name> TCI </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40049018) TCI </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_SW1 ) </loc>
//      <o.1..1> TCI
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_MILSTD1_SW1_FAULT_ABONENT  ---------------------------
// SVD Line: 5447

//  <item> SFDITEM_FIELD__MDR_MILSTD1_SW1_FAULT_ABONENT
//    <name> FAULT_ABONENT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40049018) FAULT_ABONENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_SW1 ) </loc>
//      <o.2..2> FAULT_ABONENT
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_MILSTD1_SW1_ABONEN_BUSY  ----------------------------
// SVD Line: 5453

//  <item> SFDITEM_FIELD__MDR_MILSTD1_SW1_ABONEN_BUSY
//    <name> ABONEN_BUSY </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40049018) ABONEN_BUSY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_SW1 ) </loc>
//      <o.3..3> ABONEN_BUSY
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_MILSTD1_SW1_GROUP_COMMAND  ---------------------------
// SVD Line: 5459

//  <item> SFDITEM_FIELD__MDR_MILSTD1_SW1_GROUP_COMMAND
//    <name> GROUP_COMMAND </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40049018) GROUP_COMMAND </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_SW1 ) </loc>
//      <o.4..4> GROUP_COMMAND
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_MILSTD1_SW1_SERVICE_REQEST  ---------------------------
// SVD Line: 5465

//  <item> SFDITEM_FIELD__MDR_MILSTD1_SW1_SERVICE_REQEST
//    <name> SERVICE_REQEST </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40049018) SERVICE_REQEST </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_SW1 ) </loc>
//      <o.8..8> SERVICE_REQEST
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD1_SW1_SEND_RW  ------------------------------
// SVD Line: 5471

//  <item> SFDITEM_FIELD__MDR_MILSTD1_SW1_SEND_RW
//    <name> SEND_RW </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40049018) SEND_RW </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_SW1 ) </loc>
//      <o.9..9> SEND_RW
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_MILSTD1_SW1_ERROR_IN_M  -----------------------------
// SVD Line: 5477

//  <item> SFDITEM_FIELD__MDR_MILSTD1_SW1_ERROR_IN_M
//    <name> ERROR_IN_M </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40049018) ERROR_IN_M </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_SW1 ) </loc>
//      <o.10..10> ERROR_IN_M
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD1_SW1_DEST_ADDR  -----------------------------
// SVD Line: 5483

//  <item> SFDITEM_FIELD__MDR_MILSTD1_SW1_DEST_ADDR
//    <name> DEST_ADDR </name>
//    <rw> 
//    <i> [Bits 15..11] RW (@ 0x40049018) DEST_ADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD1_SW1 >> 11) & 0x1F), ((MDR_MILSTD1_SW1 = (MDR_MILSTD1_SW1 & ~(0x1FUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_MILSTD1_SW1  --------------------------------
// SVD Line: 5426

//  <rtree> SFDITEM_REG__MDR_MILSTD1_SW1
//    <name> SW1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40049018) MILSTD Register Status Word 1 </i>
//    <loc> ( (unsigned int)((MDR_MILSTD1_SW1 >> 0) & 0xFFFFFFFF), ((MDR_MILSTD1_SW1 = (MDR_MILSTD1_SW1 & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_SW1_FAULT_TD </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_SW1_TCI </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_SW1_FAULT_ABONENT </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_SW1_ABONEN_BUSY </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_SW1_GROUP_COMMAND </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_SW1_SERVICE_REQEST </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_SW1_SEND_RW </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_SW1_ERROR_IN_M </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_SW1_DEST_ADDR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_MILSTD1_SW2  -----------------------------
// SVD Line: 5491

unsigned int MDR_MILSTD1_SW2 __AT (0x4004901C);



// --------------------------  Field Item: MDR_MILSTD1_SW2_FAULT_TD  ------------------------------
// SVD Line: 5500

//  <item> SFDITEM_FIELD__MDR_MILSTD1_SW2_FAULT_TD
//    <name> FAULT_TD </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4004901C) FAULT_TD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_SW2 ) </loc>
//      <o.0..0> FAULT_TD
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_MILSTD1_SW2_TCI  --------------------------------
// SVD Line: 5506

//  <item> SFDITEM_FIELD__MDR_MILSTD1_SW2_TCI
//    <name> TCI </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4004901C) TCI </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_SW2 ) </loc>
//      <o.1..1> TCI
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_MILSTD1_SW2_FAULT_ABONENT  ---------------------------
// SVD Line: 5512

//  <item> SFDITEM_FIELD__MDR_MILSTD1_SW2_FAULT_ABONENT
//    <name> FAULT_ABONENT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4004901C) FAULT_ABONENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_SW2 ) </loc>
//      <o.2..2> FAULT_ABONENT
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_MILSTD1_SW2_ABONEN_BUSY  ----------------------------
// SVD Line: 5518

//  <item> SFDITEM_FIELD__MDR_MILSTD1_SW2_ABONEN_BUSY
//    <name> ABONEN_BUSY </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4004901C) ABONEN_BUSY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_SW2 ) </loc>
//      <o.3..3> ABONEN_BUSY
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_MILSTD1_SW2_GROUP_COMMAND  ---------------------------
// SVD Line: 5524

//  <item> SFDITEM_FIELD__MDR_MILSTD1_SW2_GROUP_COMMAND
//    <name> GROUP_COMMAND </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4004901C) GROUP_COMMAND </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_SW2 ) </loc>
//      <o.4..4> GROUP_COMMAND
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_MILSTD1_SW2_SERVICE_REQEST  ---------------------------
// SVD Line: 5530

//  <item> SFDITEM_FIELD__MDR_MILSTD1_SW2_SERVICE_REQEST
//    <name> SERVICE_REQEST </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4004901C) SERVICE_REQEST </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_SW2 ) </loc>
//      <o.8..8> SERVICE_REQEST
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD1_SW2_SEND_RW  ------------------------------
// SVD Line: 5536

//  <item> SFDITEM_FIELD__MDR_MILSTD1_SW2_SEND_RW
//    <name> SEND_RW </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4004901C) SEND_RW </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_SW2 ) </loc>
//      <o.9..9> SEND_RW
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_MILSTD1_SW2_ERROR_IN_M  -----------------------------
// SVD Line: 5542

//  <item> SFDITEM_FIELD__MDR_MILSTD1_SW2_ERROR_IN_M
//    <name> ERROR_IN_M </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4004901C) ERROR_IN_M </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_SW2 ) </loc>
//      <o.10..10> ERROR_IN_M
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD1_SW2_DEST_ADDR  -----------------------------
// SVD Line: 5548

//  <item> SFDITEM_FIELD__MDR_MILSTD1_SW2_DEST_ADDR
//    <name> DEST_ADDR </name>
//    <rw> 
//    <i> [Bits 15..11] RW (@ 0x4004901C) DEST_ADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD1_SW2 >> 11) & 0x1F), ((MDR_MILSTD1_SW2 = (MDR_MILSTD1_SW2 & ~(0x1FUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_MILSTD1_SW2  --------------------------------
// SVD Line: 5491

//  <rtree> SFDITEM_REG__MDR_MILSTD1_SW2
//    <name> SW2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4004901C) MILSTD Register Status Word 2 </i>
//    <loc> ( (unsigned int)((MDR_MILSTD1_SW2 >> 0) & 0xFFFFFFFF), ((MDR_MILSTD1_SW2 = (MDR_MILSTD1_SW2 & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_SW2_FAULT_TD </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_SW2_TCI </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_SW2_FAULT_ABONENT </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_SW2_ABONEN_BUSY </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_SW2_GROUP_COMMAND </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_SW2_SERVICE_REQEST </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_SW2_SEND_RW </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_SW2_ERROR_IN_M </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_SW2_DEST_ADDR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_MILSTD1_INTEN  ----------------------------
// SVD Line: 5556

unsigned int MDR_MILSTD1_INTEN __AT (0x40049020);



// --------------------------  Field Item: MDR_MILSTD1_INTEN_IDLEIE  ------------------------------
// SVD Line: 5565

//  <item> SFDITEM_FIELD__MDR_MILSTD1_INTEN_IDLEIE
//    <name> IDLEIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40049020) IDLEIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_INTEN ) </loc>
//      <o.0..0> IDLEIE
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_MILSTD1_INTEN_RFLAGNIE  -----------------------------
// SVD Line: 5571

//  <item> SFDITEM_FIELD__MDR_MILSTD1_INTEN_RFLAGNIE
//    <name> RFLAGNIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40049020) RFLAGNIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_INTEN ) </loc>
//      <o.1..1> RFLAGNIE
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_MILSTD1_INTEN_VALMESSIE  ----------------------------
// SVD Line: 5577

//  <item> SFDITEM_FIELD__MDR_MILSTD1_INTEN_VALMESSIE
//    <name> VALMESSIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40049020) VALMESSIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_INTEN ) </loc>
//      <o.2..2> VALMESSIE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD1_INTEN_ERRIE  ------------------------------
// SVD Line: 5583

//  <item> SFDITEM_FIELD__MDR_MILSTD1_INTEN_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40049020) ERRIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD1_INTEN ) </loc>
//      <o.3..3> ERRIE
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_MILSTD1_INTEN  -------------------------------
// SVD Line: 5556

//  <rtree> SFDITEM_REG__MDR_MILSTD1_INTEN
//    <name> INTEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40049020) MILSTD </i>
//    <loc> ( (unsigned int)((MDR_MILSTD1_INTEN >> 0) & 0xFFFFFFFF), ((MDR_MILSTD1_INTEN = (MDR_MILSTD1_INTEN & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_INTEN_IDLEIE </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_INTEN_RFLAGNIE </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_INTEN_VALMESSIE </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_INTEN_ERRIE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_MILSTD1_MSG  -----------------------------
// SVD Line: 5591

unsigned int MDR_MILSTD1_MSG __AT (0x40049024);



// ------------------------  Field Item: MDR_MILSTD1_MSG_MESSAGE_CODE  ----------------------------
// SVD Line: 5600

//  <item> SFDITEM_FIELD__MDR_MILSTD1_MSG_MESSAGE_CODE
//    <name> MESSAGE_CODE </name>
//    <r> 
//    <i> [Bits 13..0] RO (@ 0x40049024) MESSAGE_CODE </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_MILSTD1_MSG >> 0) & 0x3FFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_MILSTD1_MSG  --------------------------------
// SVD Line: 5591

//  <rtree> SFDITEM_REG__MDR_MILSTD1_MSG
//    <name> MSG </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40049024) MILSTD </i>
//    <loc> ( (unsigned int)((MDR_MILSTD1_MSG >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD1_MSG_MESSAGE_CODE </item>
//  </rtree>
//  


// ------------------------------  Peripheral View: MDR_MILSTD1  ----------------------------------
// SVD Line: 5101

//  <view> MDR_MILSTD1
//    <name> MDR_MILSTD1 </name>
//    <item> SFDITEM_REG__MDR_MILSTD1_CONTROL </item>
//    <item> SFDITEM_REG__MDR_MILSTD1_STATUS </item>
//    <item> SFDITEM_REG__MDR_MILSTD1_ERROR </item>
//    <item> SFDITEM_REG__MDR_MILSTD1_CW1 </item>
//    <item> SFDITEM_REG__MDR_MILSTD1_CW2 </item>
//    <item> SFDITEM_REG__MDR_MILSTD1_MODE_DATA </item>
//    <item> SFDITEM_REG__MDR_MILSTD1_SW1 </item>
//    <item> SFDITEM_REG__MDR_MILSTD1_SW2 </item>
//    <item> SFDITEM_REG__MDR_MILSTD1_INTEN </item>
//    <item> SFDITEM_REG__MDR_MILSTD1_MSG </item>
//  </view>
//  


// -----------------------  Register Item Address: MDR_MILSTD2_CONTROL  ---------------------------
// SVD Line: 5120

unsigned int MDR_MILSTD2_CONTROL __AT (0x40051000);



// ---------------------------  Field Item: MDR_MILSTD2_CONTROL_MR  -------------------------------
// SVD Line: 5129

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_MR
//    <name> MR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40051000) MR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_CONTROL ) </loc>
//      <o.0..0> MR
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_MILSTD2_CONTROL_BCSTART  ----------------------------
// SVD Line: 5135

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_BCSTART
//    <name> BCSTART </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40051000) BCSTART </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_CONTROL ) </loc>
//      <o.1..1> BCSTART
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_MILSTD2_CONTROL_RTBCMODE  ----------------------------
// SVD Line: 5141

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_RTBCMODE
//    <name> RTBCMODE </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40051000) RTBCMODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD2_CONTROL >> 2) & 0x3), ((MDR_MILSTD2_CONTROL = (MDR_MILSTD2_CONTROL & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD2_CONTROL_TRA  ------------------------------
// SVD Line: 5147

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_TRA
//    <name> TRA </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40051000) TRA </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_CONTROL ) </loc>
//      <o.4..4> TRA
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD2_CONTROL_TRB  ------------------------------
// SVD Line: 5153

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_TRB
//    <name> TRB </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40051000) TRB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_CONTROL ) </loc>
//      <o.5..5> TRB
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD2_CONTROL_RTA  ------------------------------
// SVD Line: 5159

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_RTA
//    <name> RTA </name>
//    <rw> 
//    <i> [Bits 10..6] RW (@ 0x40051000) RTA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD2_CONTROL >> 6) & 0x1F), ((MDR_MILSTD2_CONTROL = (MDR_MILSTD2_CONTROL & ~(0x1FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD2_CONTROL_DIV  ------------------------------
// SVD Line: 5165

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_DIV
//    <name> DIV </name>
//    <rw> 
//    <i> [Bits 17..11] RW (@ 0x40051000) DIV </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD2_CONTROL >> 11) & 0x7F), ((MDR_MILSTD2_CONTROL = (MDR_MILSTD2_CONTROL & ~(0x7FUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD2_CONTROL_RER  ------------------------------
// SVD Line: 5171

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_RER
//    <name> RER </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40051000) RER </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_CONTROL ) </loc>
//      <o.18..18> RER
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD2_CONTROL_INVTR  -----------------------------
// SVD Line: 5177

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_INVTR
//    <name> INVTR </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40051000) INVTR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_CONTROL ) </loc>
//      <o.19..19> INVTR
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_MILSTD2_CONTROL_ENFILTER  ----------------------------
// SVD Line: 5183

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_ENFILTER
//    <name> ENFILTER </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40051000) ENFILTER </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_CONTROL ) </loc>
//      <o.20..20> ENFILTER
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD2_CONTROL_DIV7  ------------------------------
// SVD Line: 5189

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_DIV7
//    <name> DIV7 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40051000) DIV7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_CONTROL ) </loc>
//      <o.21..21> DIV7
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_MILSTD2_CONTROL_INPINV  -----------------------------
// SVD Line: 5195

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_INPINV
//    <name> INPINV </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40051000) INPINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_CONTROL ) </loc>
//      <o.22..22> INPINV
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD2_CONTROL_RT_HW  -----------------------------
// SVD Line: 5201

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_RT_HW
//    <name> RT_HW </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40051000) RT_HW </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_CONTROL ) </loc>
//      <o.23..23> RT_HW
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_MILSTD2_CONTROL  ------------------------------
// SVD Line: 5120

//  <rtree> SFDITEM_REG__MDR_MILSTD2_CONTROL
//    <name> CONTROL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40051000) MIL_STD_1553 Register control </i>
//    <loc> ( (unsigned int)((MDR_MILSTD2_CONTROL >> 0) & 0xFFFFFFFF), ((MDR_MILSTD2_CONTROL = (MDR_MILSTD2_CONTROL & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_MR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_BCSTART </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_RTBCMODE </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_TRA </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_TRB </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_RTA </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_DIV </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_RER </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_INVTR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_ENFILTER </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_DIV7 </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_INPINV </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CONTROL_RT_HW </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_MILSTD2_STATUS  ---------------------------
// SVD Line: 5209

unsigned int MDR_MILSTD2_STATUS __AT (0x40051004);



// ---------------------------  Field Item: MDR_MILSTD2_STATUS_IDLE  ------------------------------
// SVD Line: 5218

//  <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_IDLE
//    <name> IDLE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40051004) IDLE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_STATUS ) </loc>
//      <o.0..0> IDLE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD2_STATUS_RFLAGN  -----------------------------
// SVD Line: 5224

//  <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_RFLAGN
//    <name> RFLAGN </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40051004) RFLAGN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_STATUS ) </loc>
//      <o.1..1> RFLAGN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_MILSTD2_STATUS_VALMESS  -----------------------------
// SVD Line: 5230

//  <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_VALMESS
//    <name> VALMESS </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40051004) VALMESS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_STATUS ) </loc>
//      <o.2..2> VALMESS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD2_STATUS_ERR  -------------------------------
// SVD Line: 5236

//  <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_ERR
//    <name> ERR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40051004) ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_STATUS ) </loc>
//      <o.3..3> ERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD2_STATUS_RCVA  ------------------------------
// SVD Line: 5242

//  <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_RCVA
//    <name> RCVA </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40051004) RCVA </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_STATUS ) </loc>
//      <o.4..4> RCVA
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD2_STATUS_RCVB  ------------------------------
// SVD Line: 5248

//  <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_RCVB
//    <name> RCVB </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40051004) RCVB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_STATUS ) </loc>
//      <o.5..5> RCVB
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_MILSTD2_STATUS_RFLAGN_stick  --------------------------
// SVD Line: 5254

//  <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_RFLAGN_stick
//    <name> RFLAGN_stick </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40051004) RFLAGN_stick </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_STATUS ) </loc>
//      <o.6..6> RFLAGN_stick
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_MILSTD2_STATUS_VALMESS_stick  --------------------------
// SVD Line: 5260

//  <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_VALMESS_stick
//    <name> VALMESS_stick </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40051004) VALMESS_stick </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_STATUS ) </loc>
//      <o.7..7> VALMESS_stick
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_MILSTD2_STATUS_ERR_stick  ----------------------------
// SVD Line: 5266

//  <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_ERR_stick
//    <name> ERR_stick </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40051004) ERR_stick </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_STATUS ) </loc>
//      <o.8..8> ERR_stick
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_MILSTD2_STATUS_RCVA_stick  ---------------------------
// SVD Line: 5272

//  <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_RCVA_stick
//    <name> RCVA_stick </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40051004) RCVA_stick </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_STATUS ) </loc>
//      <o.9..9> RCVA_stick
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_MILSTD2_STATUS_RCVB_stick  ---------------------------
// SVD Line: 5278

//  <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_RCVB_stick
//    <name> RCVB_stick </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40051004) RCVB_stick </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_STATUS ) </loc>
//      <o.10..10> RCVB_stick
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_MILSTD2_STATUS  -------------------------------
// SVD Line: 5209

//  <rtree> SFDITEM_REG__MDR_MILSTD2_STATUS
//    <name> STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40051004) MIL_STD_1553 Register status </i>
//    <loc> ( (unsigned int)((MDR_MILSTD2_STATUS >> 0) & 0xFFFFFFFF), ((MDR_MILSTD2_STATUS = (MDR_MILSTD2_STATUS & ~(0x7C0UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7C0) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_IDLE </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_RFLAGN </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_VALMESS </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_ERR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_RCVA </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_RCVB </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_RFLAGN_stick </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_VALMESS_stick </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_ERR_stick </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_RCVA_stick </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_STATUS_RCVB_stick </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_MILSTD2_ERROR  ----------------------------
// SVD Line: 5286

unsigned int MDR_MILSTD2_ERROR __AT (0x40051008);



// ---------------------------  Field Item: MDR_MILSTD2_ERROR_NORCV  ------------------------------
// SVD Line: 5295

//  <item> SFDITEM_FIELD__MDR_MILSTD2_ERROR_NORCV
//    <name> NORCV </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40051008) NORCV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_ERROR ) </loc>
//      <o.0..0> NORCV
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD2_ERROR_MANERR  ------------------------------
// SVD Line: 5301

//  <item> SFDITEM_FIELD__MDR_MILSTD2_ERROR_MANERR
//    <name> MANERR </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40051008) MANERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_ERROR ) </loc>
//      <o.1..1> MANERR
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_MILSTD2_ERROR_DSYCERR_SYNCERR  -------------------------
// SVD Line: 5307

//  <item> SFDITEM_FIELD__MDR_MILSTD2_ERROR_DSYCERR_SYNCERR
//    <name> DSYCERR_SYNCERR </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40051008) DSYCERR_SYNCERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_ERROR ) </loc>
//      <o.2..2> DSYCERR_SYNCERR
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_MILSTD2_ERROR_CSYCERR_SEQERR  --------------------------
// SVD Line: 5313

//  <item> SFDITEM_FIELD__MDR_MILSTD2_ERROR_CSYCERR_SEQERR
//    <name> CSYCERR_SEQERR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40051008) CSYCERR_SEQERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_ERROR ) </loc>
//      <o.3..3> CSYCERR_SEQERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD2_ERROR_GAPERR  ------------------------------
// SVD Line: 5319

//  <item> SFDITEM_FIELD__MDR_MILSTD2_ERROR_GAPERR
//    <name> GAPERR </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40051008) GAPERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_ERROR ) </loc>
//      <o.4..4> GAPERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD2_ERROR_CONERR  ------------------------------
// SVD Line: 5325

//  <item> SFDITEM_FIELD__MDR_MILSTD2_ERROR_CONERR
//    <name> CONERR </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40051008) CONERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_ERROR ) </loc>
//      <o.5..5> CONERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD2_ERROR_PROERR  ------------------------------
// SVD Line: 5331

//  <item> SFDITEM_FIELD__MDR_MILSTD2_ERROR_PROERR
//    <name> PROERR </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40051008) PROERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_ERROR ) </loc>
//      <o.6..6> PROERR
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_MILSTD2_ERROR  -------------------------------
// SVD Line: 5286

//  <rtree> SFDITEM_REG__MDR_MILSTD2_ERROR
//    <name> ERROR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40051008) MILSTD Register error </i>
//    <loc> ( (unsigned int)((MDR_MILSTD2_ERROR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_ERROR_NORCV </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_ERROR_MANERR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_ERROR_DSYCERR_SYNCERR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_ERROR_CSYCERR_SEQERR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_ERROR_GAPERR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_ERROR_CONERR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_ERROR_PROERR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_MILSTD2_CW1  -----------------------------
// SVD Line: 5339

unsigned int MDR_MILSTD2_CW1 __AT (0x4005100C);



// -----------------------  Field Item: MDR_MILSTD2_CW1_NUM_DATA_WORDS  ---------------------------
// SVD Line: 5348

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CW1_NUM_DATA_WORDS
//    <name> NUM_DATA_WORDS </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x4005100C) NUM_DATA_WORDS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD2_CW1 >> 0) & 0x1F), ((MDR_MILSTD2_CW1 = (MDR_MILSTD2_CW1 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD2_CW1_SUB_ADDR  ------------------------------
// SVD Line: 5354

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CW1_SUB_ADDR
//    <name> SUB_ADDR </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x4005100C) SUB_ADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD2_CW1 >> 5) & 0x1F), ((MDR_MILSTD2_CW1 = (MDR_MILSTD2_CW1 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_MILSTD2_CW1_R_W  --------------------------------
// SVD Line: 5360

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CW1_R_W
//    <name> R_W </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4005100C) R_W </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_CW1 ) </loc>
//      <o.10..10> R_W
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD2_CW1_DEST_ADDR  -----------------------------
// SVD Line: 5366

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CW1_DEST_ADDR
//    <name> DEST_ADDR </name>
//    <rw> 
//    <i> [Bits 15..11] RW (@ 0x4005100C) DEST_ADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD2_CW1 >> 11) & 0x1F), ((MDR_MILSTD2_CW1 = (MDR_MILSTD2_CW1 & ~(0x1FUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_MILSTD2_CW1  --------------------------------
// SVD Line: 5339

//  <rtree> SFDITEM_REG__MDR_MILSTD2_CW1
//    <name> CW1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4005100C) MILSTD Register Command Word 1 </i>
//    <loc> ( (unsigned int)((MDR_MILSTD2_CW1 >> 0) & 0xFFFFFFFF), ((MDR_MILSTD2_CW1 = (MDR_MILSTD2_CW1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CW1_NUM_DATA_WORDS </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CW1_SUB_ADDR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CW1_R_W </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CW1_DEST_ADDR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_MILSTD2_CW2  -----------------------------
// SVD Line: 5374

unsigned int MDR_MILSTD2_CW2 __AT (0x40051010);



// -----------------------  Field Item: MDR_MILSTD2_CW2_NUM_DATA_WORDS  ---------------------------
// SVD Line: 5383

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CW2_NUM_DATA_WORDS
//    <name> NUM_DATA_WORDS </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40051010) NUM_DATA_WORDS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD2_CW2 >> 0) & 0x1F), ((MDR_MILSTD2_CW2 = (MDR_MILSTD2_CW2 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD2_CW2_SUB_ADDR  ------------------------------
// SVD Line: 5389

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CW2_SUB_ADDR
//    <name> SUB_ADDR </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40051010) SUB_ADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD2_CW2 >> 5) & 0x1F), ((MDR_MILSTD2_CW2 = (MDR_MILSTD2_CW2 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_MILSTD2_CW2_R_W  --------------------------------
// SVD Line: 5395

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CW2_R_W
//    <name> R_W </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40051010) R_W </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_CW2 ) </loc>
//      <o.10..10> R_W
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD2_CW2_DEST_ADDR  -----------------------------
// SVD Line: 5401

//  <item> SFDITEM_FIELD__MDR_MILSTD2_CW2_DEST_ADDR
//    <name> DEST_ADDR </name>
//    <rw> 
//    <i> [Bits 15..11] RW (@ 0x40051010) DEST_ADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD2_CW2 >> 11) & 0x1F), ((MDR_MILSTD2_CW2 = (MDR_MILSTD2_CW2 & ~(0x1FUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_MILSTD2_CW2  --------------------------------
// SVD Line: 5374

//  <rtree> SFDITEM_REG__MDR_MILSTD2_CW2
//    <name> CW2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40051010) MILSTD Register Command Word 2 </i>
//    <loc> ( (unsigned int)((MDR_MILSTD2_CW2 >> 0) & 0xFFFFFFFF), ((MDR_MILSTD2_CW2 = (MDR_MILSTD2_CW2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CW2_NUM_DATA_WORDS </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CW2_SUB_ADDR </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CW2_R_W </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_CW2_DEST_ADDR </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_MILSTD2_MODE_DATA  --------------------------
// SVD Line: 5409

unsigned int MDR_MILSTD2_MODE_DATA __AT (0x40051014);



// -----------------------  Field Item: MDR_MILSTD2_MODE_DATA_MODE_DATA  --------------------------
// SVD Line: 5418

//  <item> SFDITEM_FIELD__MDR_MILSTD2_MODE_DATA_MODE_DATA
//    <name> MODE_DATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40051014) MODE_DATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_MILSTD2_MODE_DATA >> 0) & 0xFFFF), ((MDR_MILSTD2_MODE_DATA = (MDR_MILSTD2_MODE_DATA & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_MILSTD2_MODE_DATA  -----------------------------
// SVD Line: 5409

//  <rtree> SFDITEM_REG__MDR_MILSTD2_MODE_DATA
//    <name> MODE_DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40051014) MILSTD Register Data </i>
//    <loc> ( (unsigned int)((MDR_MILSTD2_MODE_DATA >> 0) & 0xFFFFFFFF), ((MDR_MILSTD2_MODE_DATA = (MDR_MILSTD2_MODE_DATA & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_MODE_DATA_MODE_DATA </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_MILSTD2_SW1  -----------------------------
// SVD Line: 5426

unsigned int MDR_MILSTD2_SW1 __AT (0x40051018);



// --------------------------  Field Item: MDR_MILSTD2_SW1_FAULT_TD  ------------------------------
// SVD Line: 5435

//  <item> SFDITEM_FIELD__MDR_MILSTD2_SW1_FAULT_TD
//    <name> FAULT_TD </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40051018) FAULT_TD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_SW1 ) </loc>
//      <o.0..0> FAULT_TD
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_MILSTD2_SW1_TCI  --------------------------------
// SVD Line: 5441

//  <item> SFDITEM_FIELD__MDR_MILSTD2_SW1_TCI
//    <name> TCI </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40051018) TCI </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_SW1 ) </loc>
//      <o.1..1> TCI
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_MILSTD2_SW1_FAULT_ABONENT  ---------------------------
// SVD Line: 5447

//  <item> SFDITEM_FIELD__MDR_MILSTD2_SW1_FAULT_ABONENT
//    <name> FAULT_ABONENT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40051018) FAULT_ABONENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_SW1 ) </loc>
//      <o.2..2> FAULT_ABONENT
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_MILSTD2_SW1_ABONEN_BUSY  ----------------------------
// SVD Line: 5453

//  <item> SFDITEM_FIELD__MDR_MILSTD2_SW1_ABONEN_BUSY
//    <name> ABONEN_BUSY </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40051018) ABONEN_BUSY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_SW1 ) </loc>
//      <o.3..3> ABONEN_BUSY
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_MILSTD2_SW1_GROUP_COMMAND  ---------------------------
// SVD Line: 5459

//  <item> SFDITEM_FIELD__MDR_MILSTD2_SW1_GROUP_COMMAND
//    <name> GROUP_COMMAND </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40051018) GROUP_COMMAND </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_SW1 ) </loc>
//      <o.4..4> GROUP_COMMAND
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_MILSTD2_SW1_SERVICE_REQEST  ---------------------------
// SVD Line: 5465

//  <item> SFDITEM_FIELD__MDR_MILSTD2_SW1_SERVICE_REQEST
//    <name> SERVICE_REQEST </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40051018) SERVICE_REQEST </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_SW1 ) </loc>
//      <o.8..8> SERVICE_REQEST
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD2_SW1_SEND_RW  ------------------------------
// SVD Line: 5471

//  <item> SFDITEM_FIELD__MDR_MILSTD2_SW1_SEND_RW
//    <name> SEND_RW </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40051018) SEND_RW </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_SW1 ) </loc>
//      <o.9..9> SEND_RW
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_MILSTD2_SW1_ERROR_IN_M  -----------------------------
// SVD Line: 5477

//  <item> SFDITEM_FIELD__MDR_MILSTD2_SW1_ERROR_IN_M
//    <name> ERROR_IN_M </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40051018) ERROR_IN_M </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_SW1 ) </loc>
//      <o.10..10> ERROR_IN_M
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD2_SW1_DEST_ADDR  -----------------------------
// SVD Line: 5483

//  <item> SFDITEM_FIELD__MDR_MILSTD2_SW1_DEST_ADDR
//    <name> DEST_ADDR </name>
//    <rw> 
//    <i> [Bits 15..11] RW (@ 0x40051018) DEST_ADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD2_SW1 >> 11) & 0x1F), ((MDR_MILSTD2_SW1 = (MDR_MILSTD2_SW1 & ~(0x1FUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_MILSTD2_SW1  --------------------------------
// SVD Line: 5426

//  <rtree> SFDITEM_REG__MDR_MILSTD2_SW1
//    <name> SW1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40051018) MILSTD Register Status Word 1 </i>
//    <loc> ( (unsigned int)((MDR_MILSTD2_SW1 >> 0) & 0xFFFFFFFF), ((MDR_MILSTD2_SW1 = (MDR_MILSTD2_SW1 & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_SW1_FAULT_TD </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_SW1_TCI </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_SW1_FAULT_ABONENT </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_SW1_ABONEN_BUSY </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_SW1_GROUP_COMMAND </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_SW1_SERVICE_REQEST </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_SW1_SEND_RW </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_SW1_ERROR_IN_M </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_SW1_DEST_ADDR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_MILSTD2_SW2  -----------------------------
// SVD Line: 5491

unsigned int MDR_MILSTD2_SW2 __AT (0x4005101C);



// --------------------------  Field Item: MDR_MILSTD2_SW2_FAULT_TD  ------------------------------
// SVD Line: 5500

//  <item> SFDITEM_FIELD__MDR_MILSTD2_SW2_FAULT_TD
//    <name> FAULT_TD </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4005101C) FAULT_TD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_SW2 ) </loc>
//      <o.0..0> FAULT_TD
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_MILSTD2_SW2_TCI  --------------------------------
// SVD Line: 5506

//  <item> SFDITEM_FIELD__MDR_MILSTD2_SW2_TCI
//    <name> TCI </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4005101C) TCI </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_SW2 ) </loc>
//      <o.1..1> TCI
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_MILSTD2_SW2_FAULT_ABONENT  ---------------------------
// SVD Line: 5512

//  <item> SFDITEM_FIELD__MDR_MILSTD2_SW2_FAULT_ABONENT
//    <name> FAULT_ABONENT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4005101C) FAULT_ABONENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_SW2 ) </loc>
//      <o.2..2> FAULT_ABONENT
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_MILSTD2_SW2_ABONEN_BUSY  ----------------------------
// SVD Line: 5518

//  <item> SFDITEM_FIELD__MDR_MILSTD2_SW2_ABONEN_BUSY
//    <name> ABONEN_BUSY </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4005101C) ABONEN_BUSY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_SW2 ) </loc>
//      <o.3..3> ABONEN_BUSY
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_MILSTD2_SW2_GROUP_COMMAND  ---------------------------
// SVD Line: 5524

//  <item> SFDITEM_FIELD__MDR_MILSTD2_SW2_GROUP_COMMAND
//    <name> GROUP_COMMAND </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4005101C) GROUP_COMMAND </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_SW2 ) </loc>
//      <o.4..4> GROUP_COMMAND
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_MILSTD2_SW2_SERVICE_REQEST  ---------------------------
// SVD Line: 5530

//  <item> SFDITEM_FIELD__MDR_MILSTD2_SW2_SERVICE_REQEST
//    <name> SERVICE_REQEST </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4005101C) SERVICE_REQEST </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_SW2 ) </loc>
//      <o.8..8> SERVICE_REQEST
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD2_SW2_SEND_RW  ------------------------------
// SVD Line: 5536

//  <item> SFDITEM_FIELD__MDR_MILSTD2_SW2_SEND_RW
//    <name> SEND_RW </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4005101C) SEND_RW </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_SW2 ) </loc>
//      <o.9..9> SEND_RW
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_MILSTD2_SW2_ERROR_IN_M  -----------------------------
// SVD Line: 5542

//  <item> SFDITEM_FIELD__MDR_MILSTD2_SW2_ERROR_IN_M
//    <name> ERROR_IN_M </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4005101C) ERROR_IN_M </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_SW2 ) </loc>
//      <o.10..10> ERROR_IN_M
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_MILSTD2_SW2_DEST_ADDR  -----------------------------
// SVD Line: 5548

//  <item> SFDITEM_FIELD__MDR_MILSTD2_SW2_DEST_ADDR
//    <name> DEST_ADDR </name>
//    <rw> 
//    <i> [Bits 15..11] RW (@ 0x4005101C) DEST_ADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_MILSTD2_SW2 >> 11) & 0x1F), ((MDR_MILSTD2_SW2 = (MDR_MILSTD2_SW2 & ~(0x1FUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_MILSTD2_SW2  --------------------------------
// SVD Line: 5491

//  <rtree> SFDITEM_REG__MDR_MILSTD2_SW2
//    <name> SW2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4005101C) MILSTD Register Status Word 2 </i>
//    <loc> ( (unsigned int)((MDR_MILSTD2_SW2 >> 0) & 0xFFFFFFFF), ((MDR_MILSTD2_SW2 = (MDR_MILSTD2_SW2 & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_SW2_FAULT_TD </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_SW2_TCI </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_SW2_FAULT_ABONENT </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_SW2_ABONEN_BUSY </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_SW2_GROUP_COMMAND </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_SW2_SERVICE_REQEST </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_SW2_SEND_RW </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_SW2_ERROR_IN_M </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_SW2_DEST_ADDR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_MILSTD2_INTEN  ----------------------------
// SVD Line: 5556

unsigned int MDR_MILSTD2_INTEN __AT (0x40051020);



// --------------------------  Field Item: MDR_MILSTD2_INTEN_IDLEIE  ------------------------------
// SVD Line: 5565

//  <item> SFDITEM_FIELD__MDR_MILSTD2_INTEN_IDLEIE
//    <name> IDLEIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40051020) IDLEIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_INTEN ) </loc>
//      <o.0..0> IDLEIE
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_MILSTD2_INTEN_RFLAGNIE  -----------------------------
// SVD Line: 5571

//  <item> SFDITEM_FIELD__MDR_MILSTD2_INTEN_RFLAGNIE
//    <name> RFLAGNIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40051020) RFLAGNIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_INTEN ) </loc>
//      <o.1..1> RFLAGNIE
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_MILSTD2_INTEN_VALMESSIE  ----------------------------
// SVD Line: 5577

//  <item> SFDITEM_FIELD__MDR_MILSTD2_INTEN_VALMESSIE
//    <name> VALMESSIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40051020) VALMESSIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_INTEN ) </loc>
//      <o.2..2> VALMESSIE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_MILSTD2_INTEN_ERRIE  ------------------------------
// SVD Line: 5583

//  <item> SFDITEM_FIELD__MDR_MILSTD2_INTEN_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40051020) ERRIE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_MILSTD2_INTEN ) </loc>
//      <o.3..3> ERRIE
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_MILSTD2_INTEN  -------------------------------
// SVD Line: 5556

//  <rtree> SFDITEM_REG__MDR_MILSTD2_INTEN
//    <name> INTEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40051020) MILSTD </i>
//    <loc> ( (unsigned int)((MDR_MILSTD2_INTEN >> 0) & 0xFFFFFFFF), ((MDR_MILSTD2_INTEN = (MDR_MILSTD2_INTEN & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_INTEN_IDLEIE </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_INTEN_RFLAGNIE </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_INTEN_VALMESSIE </item>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_INTEN_ERRIE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_MILSTD2_MSG  -----------------------------
// SVD Line: 5591

unsigned int MDR_MILSTD2_MSG __AT (0x40051024);



// ------------------------  Field Item: MDR_MILSTD2_MSG_MESSAGE_CODE  ----------------------------
// SVD Line: 5600

//  <item> SFDITEM_FIELD__MDR_MILSTD2_MSG_MESSAGE_CODE
//    <name> MESSAGE_CODE </name>
//    <r> 
//    <i> [Bits 13..0] RO (@ 0x40051024) MESSAGE_CODE </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_MILSTD2_MSG >> 0) & 0x3FFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_MILSTD2_MSG  --------------------------------
// SVD Line: 5591

//  <rtree> SFDITEM_REG__MDR_MILSTD2_MSG
//    <name> MSG </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40051024) MILSTD </i>
//    <loc> ( (unsigned int)((MDR_MILSTD2_MSG >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__MDR_MILSTD2_MSG_MESSAGE_CODE </item>
//  </rtree>
//  


// ------------------------------  Peripheral View: MDR_MILSTD2  ----------------------------------
// SVD Line: 5610

//  <view> MDR_MILSTD2
//    <name> MDR_MILSTD2 </name>
//    <item> SFDITEM_REG__MDR_MILSTD2_CONTROL </item>
//    <item> SFDITEM_REG__MDR_MILSTD2_STATUS </item>
//    <item> SFDITEM_REG__MDR_MILSTD2_ERROR </item>
//    <item> SFDITEM_REG__MDR_MILSTD2_CW1 </item>
//    <item> SFDITEM_REG__MDR_MILSTD2_CW2 </item>
//    <item> SFDITEM_REG__MDR_MILSTD2_MODE_DATA </item>
//    <item> SFDITEM_REG__MDR_MILSTD2_SW1 </item>
//    <item> SFDITEM_REG__MDR_MILSTD2_SW2 </item>
//    <item> SFDITEM_REG__MDR_MILSTD2_INTEN </item>
//    <item> SFDITEM_REG__MDR_MILSTD2_MSG </item>
//  </view>
//  


// -------------------------  Register Item Address: MDR_POWER_PVDCS  -----------------------------
// SVD Line: 5640

unsigned int MDR_POWER_PVDCS __AT (0x40058000);



// ----------------------------  Field Item: MDR_POWER_PVDCS_PVDEN  -------------------------------
// SVD Line: 5649

//  <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PVDEN
//    <name> PVDEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40058000) PVDEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_POWER_PVDCS ) </loc>
//      <o.0..0> PVDEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_POWER_PVDCS_PBLS  --------------------------------
// SVD Line: 5655

//  <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PBLS
//    <name> PBLS </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x40058000) PBLS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_POWER_PVDCS >> 1) & 0x3), ((MDR_POWER_PVDCS = (MDR_POWER_PVDCS & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_POWER_PVDCS_PLS  --------------------------------
// SVD Line: 5661

//  <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PLS
//    <name> PLS </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40058000) PLS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_POWER_PVDCS >> 3) & 0x7), ((MDR_POWER_PVDCS = (MDR_POWER_PVDCS & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_POWER_PVDCS_PVBD  --------------------------------
// SVD Line: 5667

//  <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PVBD
//    <name> PVBD </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40058000) PVBD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_POWER_PVDCS ) </loc>
//      <o.6..6> PVBD
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_POWER_PVDCS_PVD  --------------------------------
// SVD Line: 5673

//  <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PVD
//    <name> PVD </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40058000) PVD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_POWER_PVDCS ) </loc>
//      <o.7..7> PVD
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_POWER_PVDCS_IEPVBD  -------------------------------
// SVD Line: 5679

//  <item> SFDITEM_FIELD__MDR_POWER_PVDCS_IEPVBD
//    <name> IEPVBD </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40058000) IEPVBD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_POWER_PVDCS ) </loc>
//      <o.8..8> IEPVBD
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_POWER_PVDCS_IEPVD  -------------------------------
// SVD Line: 5685

//  <item> SFDITEM_FIELD__MDR_POWER_PVDCS_IEPVD
//    <name> IEPVD </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40058000) IEPVD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_POWER_PVDCS ) </loc>
//      <o.9..9> IEPVD
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_POWER_PVDCS_INVB  --------------------------------
// SVD Line: 5691

//  <item> SFDITEM_FIELD__MDR_POWER_PVDCS_INVB
//    <name> INVB </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40058000) INVB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_POWER_PVDCS ) </loc>
//      <o.10..10> INVB
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_POWER_PVDCS_INV  --------------------------------
// SVD Line: 5697

//  <item> SFDITEM_FIELD__MDR_POWER_PVDCS_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40058000) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_POWER_PVDCS ) </loc>
//      <o.11..11> INV
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_POWER_PVDCS  --------------------------------
// SVD Line: 5640

//  <rtree> SFDITEM_REG__MDR_POWER_PVDCS
//    <name> PVDCS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40058000) POWER Power Detector Control/Status Register </i>
//    <loc> ( (unsigned int)((MDR_POWER_PVDCS >> 0) & 0xFFFFFFFF), ((MDR_POWER_PVDCS = (MDR_POWER_PVDCS & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PVDEN </item>
//    <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PBLS </item>
//    <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PLS </item>
//    <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PVBD </item>
//    <item> SFDITEM_FIELD__MDR_POWER_PVDCS_PVD </item>
//    <item> SFDITEM_FIELD__MDR_POWER_PVDCS_IEPVBD </item>
//    <item> SFDITEM_FIELD__MDR_POWER_PVDCS_IEPVD </item>
//    <item> SFDITEM_FIELD__MDR_POWER_PVDCS_INVB </item>
//    <item> SFDITEM_FIELD__MDR_POWER_PVDCS_INV </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_POWER  -----------------------------------
// SVD Line: 5621

//  <view> MDR_POWER
//    <name> MDR_POWER </name>
//    <item> SFDITEM_REG__MDR_POWER_PVDCS </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_WWDG_CR  -------------------------------
// SVD Line: 5726

unsigned int MDR_WWDG_CR __AT (0x40060000);



// --------------------------------  Field Item: MDR_WWDG_CR_T  -----------------------------------
// SVD Line: 5735

//  <item> SFDITEM_FIELD__MDR_WWDG_CR_T
//    <name> T </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40060000) T </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_WWDG_CR >> 0) & 0x7F), ((MDR_WWDG_CR = (MDR_WWDG_CR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_WWDG_CR_WDGA  ----------------------------------
// SVD Line: 5741

//  <item> SFDITEM_FIELD__MDR_WWDG_CR_WDGA
//    <name> WDGA </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40060000) WDGA </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_WWDG_CR ) </loc>
//      <o.7..7> WDGA
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_WWDG_CR  ----------------------------------
// SVD Line: 5726

//  <rtree> SFDITEM_REG__MDR_WWDG_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40060000) WWDG Command Register </i>
//    <loc> ( (unsigned int)((MDR_WWDG_CR >> 0) & 0xFFFFFFFF), ((MDR_WWDG_CR = (MDR_WWDG_CR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_WWDG_CR_T </item>
//    <item> SFDITEM_FIELD__MDR_WWDG_CR_WDGA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_WWDG_CFR  ------------------------------
// SVD Line: 5749

unsigned int MDR_WWDG_CFR __AT (0x40060004);



// -------------------------------  Field Item: MDR_WWDG_CFR_W  -----------------------------------
// SVD Line: 5758

//  <item> SFDITEM_FIELD__MDR_WWDG_CFR_W
//    <name> W </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40060004) W </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_WWDG_CFR >> 0) & 0x7F), ((MDR_WWDG_CFR = (MDR_WWDG_CFR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_WWDG_CFR_WGTB  ---------------------------------
// SVD Line: 5764

//  <item> SFDITEM_FIELD__MDR_WWDG_CFR_WGTB
//    <name> WGTB </name>
//    <rw> 
//    <i> [Bits 8..7] RW (@ 0x40060004) WGTB </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_WWDG_CFR >> 7) & 0x3), ((MDR_WWDG_CFR = (MDR_WWDG_CFR & ~(0x3UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_WWDG_CFR_EWI  ----------------------------------
// SVD Line: 5770

//  <item> SFDITEM_FIELD__MDR_WWDG_CFR_EWI
//    <name> EWI </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40060004) EWI </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_WWDG_CFR ) </loc>
//      <o.9..9> EWI
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_WWDG_CFR  ----------------------------------
// SVD Line: 5749

//  <rtree> SFDITEM_REG__MDR_WWDG_CFR
//    <name> CFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40060004) WWDG Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_WWDG_CFR >> 0) & 0xFFFFFFFF), ((MDR_WWDG_CFR = (MDR_WWDG_CFR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_WWDG_CFR_W </item>
//    <item> SFDITEM_FIELD__MDR_WWDG_CFR_WGTB </item>
//    <item> SFDITEM_FIELD__MDR_WWDG_CFR_EWI </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_WWDG_SR  -------------------------------
// SVD Line: 5778

unsigned int MDR_WWDG_SR __AT (0x40060008);



// ------------------------------  Field Item: MDR_WWDG_SR_EWIF  ----------------------------------
// SVD Line: 5787

//  <item> SFDITEM_FIELD__MDR_WWDG_SR_EWIF
//    <name> EWIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40060008) EWIF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_WWDG_SR ) </loc>
//      <o.0..0> EWIF
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_WWDG_SR  ----------------------------------
// SVD Line: 5778

//  <rtree> SFDITEM_REG__MDR_WWDG_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40060008) WWDG Status Register </i>
//    <loc> ( (unsigned int)((MDR_WWDG_SR >> 0) & 0xFFFFFFFF), ((MDR_WWDG_SR = (MDR_WWDG_SR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_WWDG_SR_EWIF </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_WWDG  -----------------------------------
// SVD Line: 5707

//  <view> MDR_WWDG
//    <name> MDR_WWDG </name>
//    <item> SFDITEM_REG__MDR_WWDG_CR </item>
//    <item> SFDITEM_REG__MDR_WWDG_CFR </item>
//    <item> SFDITEM_REG__MDR_WWDG_SR </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_IWDG_KR  -------------------------------
// SVD Line: 5812

unsigned int MDR_IWDG_KR __AT (0x40068000);



// -------------------------------  Field Item: MDR_IWDG_KR_KEY  ----------------------------------
// SVD Line: 5821

//  <item> SFDITEM_FIELD__MDR_IWDG_KR_KEY
//    <name> KEY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40068000) KEY </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_IWDG_KR >> 0) & 0xFFFF), ((MDR_IWDG_KR = (MDR_IWDG_KR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_IWDG_KR  ----------------------------------
// SVD Line: 5812

//  <rtree> SFDITEM_REG__MDR_IWDG_KR
//    <name> KR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40068000) IWDG Key Register </i>
//    <loc> ( (unsigned int)((MDR_IWDG_KR >> 0) & 0xFFFFFFFF), ((MDR_IWDG_KR = (MDR_IWDG_KR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_IWDG_KR_KEY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_IWDG_PR  -------------------------------
// SVD Line: 5829

unsigned int MDR_IWDG_PR __AT (0x40068004);



// -------------------------------  Field Item: MDR_IWDG_PR_PR  -----------------------------------
// SVD Line: 5838

//  <item> SFDITEM_FIELD__MDR_IWDG_PR_PR
//    <name> PR </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40068004) PR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_IWDG_PR >> 0) & 0x7), ((MDR_IWDG_PR = (MDR_IWDG_PR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: MDR_IWDG_PR  ----------------------------------
// SVD Line: 5829

//  <rtree> SFDITEM_REG__MDR_IWDG_PR
//    <name> PR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40068004) IWDG Clock Prescaler Register </i>
//    <loc> ( (unsigned int)((MDR_IWDG_PR >> 0) & 0xFFFFFFFF), ((MDR_IWDG_PR = (MDR_IWDG_PR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_IWDG_PR_PR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_IWDG_RLR  ------------------------------
// SVD Line: 5846

unsigned int MDR_IWDG_RLR __AT (0x40068008);



// ------------------------------  Field Item: MDR_IWDG_RLR_RLR  ----------------------------------
// SVD Line: 5855

//  <item> SFDITEM_FIELD__MDR_IWDG_RLR_RLR
//    <name> RLR </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40068008) RLR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_IWDG_RLR >> 0) & 0xFFF), ((MDR_IWDG_RLR = (MDR_IWDG_RLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_IWDG_RLR  ----------------------------------
// SVD Line: 5846

//  <rtree> SFDITEM_REG__MDR_IWDG_RLR
//    <name> RLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40068008) IWDG Reload Register </i>
//    <loc> ( (unsigned int)((MDR_IWDG_RLR >> 0) & 0xFFFFFFFF), ((MDR_IWDG_RLR = (MDR_IWDG_RLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_IWDG_RLR_RLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_IWDG_SR  -------------------------------
// SVD Line: 5863

unsigned int MDR_IWDG_SR __AT (0x4006800C);



// -------------------------------  Field Item: MDR_IWDG_SR_PVU  ----------------------------------
// SVD Line: 5872

//  <item> SFDITEM_FIELD__MDR_IWDG_SR_PVU
//    <name> PVU </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4006800C) PVU </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_IWDG_SR ) </loc>
//      <o.0..0> PVU
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_IWDG_SR_RVU  ----------------------------------
// SVD Line: 5878

//  <item> SFDITEM_FIELD__MDR_IWDG_SR_RVU
//    <name> RVU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4006800C) RVU </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_IWDG_SR ) </loc>
//      <o.1..1> RVU
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_IWDG_SR  ----------------------------------
// SVD Line: 5863

//  <rtree> SFDITEM_REG__MDR_IWDG_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4006800C) IWDG Status Register </i>
//    <loc> ( (unsigned int)((MDR_IWDG_SR >> 0) & 0xFFFFFFFF), ((MDR_IWDG_SR = (MDR_IWDG_SR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_IWDG_SR_PVU </item>
//    <item> SFDITEM_FIELD__MDR_IWDG_SR_RVU </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_IWDG  -----------------------------------
// SVD Line: 5797

//  <view> MDR_IWDG
//    <name> MDR_IWDG </name>
//    <item> SFDITEM_REG__MDR_IWDG_KR </item>
//    <item> SFDITEM_REG__MDR_IWDG_PR </item>
//    <item> SFDITEM_REG__MDR_IWDG_RLR </item>
//    <item> SFDITEM_REG__MDR_IWDG_SR </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_TIMER1_CNT  -----------------------------
// SVD Line: 5907

unsigned int MDR_TIMER1_CNT __AT (0x40070000);



// -----------------------------  Field Item: MDR_TIMER1_CNT_CNT  ---------------------------------
// SVD Line: 5916

//  <item> SFDITEM_FIELD__MDR_TIMER1_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070000) CNT </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER1_CNT >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CNT = (MDR_TIMER1_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER1_CNT  ---------------------------------
// SVD Line: 5907

//  <rtree> SFDITEM_REG__MDR_TIMER1_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070000) Timer Counter Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CNT >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CNT = (MDR_TIMER1_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CNT_CNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER1_PSG  -----------------------------
// SVD Line: 5924

unsigned int MDR_TIMER1_PSG __AT (0x40070004);



// -----------------------------  Field Item: MDR_TIMER1_PSG_PSG  ---------------------------------
// SVD Line: 5933

//  <item> SFDITEM_FIELD__MDR_TIMER1_PSG_PSG
//    <name> PSG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40070004) PSG </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_PSG >> 0) & 0xFFFF), ((MDR_TIMER1_PSG = (MDR_TIMER1_PSG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER1_PSG  ---------------------------------
// SVD Line: 5924

//  <rtree> SFDITEM_REG__MDR_TIMER1_PSG
//    <name> PSG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070004) Timer Clock Prescaler Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_PSG >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_PSG = (MDR_TIMER1_PSG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_PSG_PSG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER1_ARR  -----------------------------
// SVD Line: 5941

unsigned int MDR_TIMER1_ARR __AT (0x40070008);



// -----------------------------  Field Item: MDR_TIMER1_ARR_ARR  ---------------------------------
// SVD Line: 5950

//  <item> SFDITEM_FIELD__MDR_TIMER1_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070008) ARR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER1_ARR >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_ARR = (MDR_TIMER1_ARR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER1_ARR  ---------------------------------
// SVD Line: 5941

//  <rtree> SFDITEM_REG__MDR_TIMER1_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070008) Timer Auto-Reload Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_ARR >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_ARR = (MDR_TIMER1_ARR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_ARR_ARR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER1_CNTRL  ----------------------------
// SVD Line: 5958

unsigned int MDR_TIMER1_CNTRL __AT (0x4007000C);



// ---------------------------  Field Item: MDR_TIMER1_CNTRL_CNT_EN  ------------------------------
// SVD Line: 5967

//  <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_CNT_EN
//    <name> CNT_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4007000C) CNT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CNTRL ) </loc>
//      <o.0..0> CNT_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CNTRL_ARRB_EN  ------------------------------
// SVD Line: 5973

//  <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_ARRB_EN
//    <name> ARRB_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4007000C) ARRB_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CNTRL ) </loc>
//      <o.1..1> ARRB_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CNTRL_WR_CMPL  ------------------------------
// SVD Line: 5979

//  <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4007000C) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CNTRL ) </loc>
//      <o.2..2> WR_CMPL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_TIMER1_CNTRL_DIR  --------------------------------
// SVD Line: 5985

//  <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4007000C) DIR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CNTRL ) </loc>
//      <o.3..3> DIR
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_TIMER1_CNTRL_FDTS  -------------------------------
// SVD Line: 5991

//  <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_FDTS
//    <name> FDTS </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4007000C) FDTS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CNTRL >> 4) & 0x3), ((MDR_TIMER1_CNTRL = (MDR_TIMER1_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CNTRL_CNT_MODE  -----------------------------
// SVD Line: 5997

//  <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_CNT_MODE
//    <name> CNT_MODE </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4007000C) CNT_MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CNTRL >> 6) & 0x3), ((MDR_TIMER1_CNTRL = (MDR_TIMER1_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CNTRL_EVENT_SEL  -----------------------------
// SVD Line: 6003

//  <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_EVENT_SEL
//    <name> EVENT_SEL </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4007000C) EVENT_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CNTRL >> 8) & 0xF), ((MDR_TIMER1_CNTRL = (MDR_TIMER1_CNTRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER1_CNTRL  --------------------------------
// SVD Line: 5958

//  <rtree> SFDITEM_REG__MDR_TIMER1_CNTRL
//    <name> CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007000C) Timer Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CNTRL = (MDR_TIMER1_CNTRL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_CNT_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_ARRB_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_DIR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_FDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_CNT_MODE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CNTRL_EVENT_SEL </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER1_CCR1  -----------------------------
// SVD Line: 6011

unsigned int MDR_TIMER1_CCR1 __AT (0x40070010);



// -----------------------------  Field Item: MDR_TIMER1_CCR1_CCR  --------------------------------
// SVD Line: 6020

//  <item> SFDITEM_FIELD__MDR_TIMER1_CCR1_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40070010) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_CCR1 >> 0) & 0xFFFF), ((MDR_TIMER1_CCR1 = (MDR_TIMER1_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER1_CCR1  --------------------------------
// SVD Line: 6011

//  <rtree> SFDITEM_REG__MDR_TIMER1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070010) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CCR1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR1 = (MDR_TIMER1_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CCR1_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER1_CCR2  -----------------------------
// SVD Line: 6028

unsigned int MDR_TIMER1_CCR2 __AT (0x40070014);



// -----------------------------  Field Item: MDR_TIMER1_CCR2_CCR  --------------------------------
// SVD Line: 6020

//  <item> SFDITEM_FIELD__MDR_TIMER1_CCR2_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40070014) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_CCR2 >> 0) & 0xFFFF), ((MDR_TIMER1_CCR2 = (MDR_TIMER1_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER1_CCR2  --------------------------------
// SVD Line: 6028

//  <rtree> SFDITEM_REG__MDR_TIMER1_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070014) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CCR2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR2 = (MDR_TIMER1_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CCR2_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER1_CCR3  -----------------------------
// SVD Line: 6032

unsigned int MDR_TIMER1_CCR3 __AT (0x40070018);



// -----------------------------  Field Item: MDR_TIMER1_CCR3_CCR  --------------------------------
// SVD Line: 6020

//  <item> SFDITEM_FIELD__MDR_TIMER1_CCR3_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40070018) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_CCR3 >> 0) & 0xFFFF), ((MDR_TIMER1_CCR3 = (MDR_TIMER1_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER1_CCR3  --------------------------------
// SVD Line: 6032

//  <rtree> SFDITEM_REG__MDR_TIMER1_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070018) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CCR3 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR3 = (MDR_TIMER1_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CCR3_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER1_CCR4  -----------------------------
// SVD Line: 6036

unsigned int MDR_TIMER1_CCR4 __AT (0x4007001C);



// -----------------------------  Field Item: MDR_TIMER1_CCR4_CCR  --------------------------------
// SVD Line: 6020

//  <item> SFDITEM_FIELD__MDR_TIMER1_CCR4_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4007001C) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_CCR4 >> 0) & 0xFFFF), ((MDR_TIMER1_CCR4 = (MDR_TIMER1_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER1_CCR4  --------------------------------
// SVD Line: 6036

//  <rtree> SFDITEM_REG__MDR_TIMER1_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007001C) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CCR4 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR4 = (MDR_TIMER1_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CCR4_CCR </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER1_CH1_CNTRL  --------------------------
// SVD Line: 6040

unsigned int MDR_TIMER1_CH1_CNTRL __AT (0x40070020);



// -------------------------  Field Item: MDR_TIMER1_CH1_CNTRL_CHFLTR  ----------------------------
// SVD Line: 6049

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40070020) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_CNTRL >> 0) & 0xF), ((MDR_TIMER1_CH1_CNTRL = (MDR_TIMER1_CH1_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH1_CNTRL_CHSEL  -----------------------------
// SVD Line: 6055

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40070020) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_CNTRL >> 4) & 0x3), ((MDR_TIMER1_CH1_CNTRL = (MDR_TIMER1_CH1_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH1_CNTRL_CHPSC  -----------------------------
// SVD Line: 6061

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40070020) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_CNTRL >> 6) & 0x3), ((MDR_TIMER1_CH1_CNTRL = (MDR_TIMER1_CH1_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH1_CNTRL_OCCE  -----------------------------
// SVD Line: 6067

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40070020) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH1_CNTRL_OCCM  -----------------------------
// SVD Line: 6073

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40070020) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_CNTRL >> 9) & 0x7), ((MDR_TIMER1_CH1_CNTRL = (MDR_TIMER1_CH1_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH1_CNTRL_BRKEN  -----------------------------
// SVD Line: 6079

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40070020) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH1_CNTRL_ETREN  -----------------------------
// SVD Line: 6085

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40070020) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH1_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 6091

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40070020) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH1_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40070020) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH1_CNTRL  ------------------------------
// SVD Line: 6040

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH1_CNTRL
//    <name> CH1_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070020) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH1_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH1_CNTRL = (MDR_TIMER1_CH1_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER1_CH2_CNTRL  --------------------------
// SVD Line: 6105

unsigned int MDR_TIMER1_CH2_CNTRL __AT (0x40070024);



// -------------------------  Field Item: MDR_TIMER1_CH2_CNTRL_CHFLTR  ----------------------------
// SVD Line: 6049

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40070024) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_CNTRL >> 0) & 0xF), ((MDR_TIMER1_CH2_CNTRL = (MDR_TIMER1_CH2_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH2_CNTRL_CHSEL  -----------------------------
// SVD Line: 6055

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40070024) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_CNTRL >> 4) & 0x3), ((MDR_TIMER1_CH2_CNTRL = (MDR_TIMER1_CH2_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH2_CNTRL_CHPSC  -----------------------------
// SVD Line: 6061

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40070024) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_CNTRL >> 6) & 0x3), ((MDR_TIMER1_CH2_CNTRL = (MDR_TIMER1_CH2_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH2_CNTRL_OCCE  -----------------------------
// SVD Line: 6067

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40070024) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH2_CNTRL_OCCM  -----------------------------
// SVD Line: 6073

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40070024) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_CNTRL >> 9) & 0x7), ((MDR_TIMER1_CH2_CNTRL = (MDR_TIMER1_CH2_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH2_CNTRL_BRKEN  -----------------------------
// SVD Line: 6079

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40070024) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH2_CNTRL_ETREN  -----------------------------
// SVD Line: 6085

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40070024) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH2_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 6091

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40070024) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH2_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40070024) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH2_CNTRL  ------------------------------
// SVD Line: 6105

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH2_CNTRL
//    <name> CH2_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070024) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH2_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH2_CNTRL = (MDR_TIMER1_CH2_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER1_CH3_CNTRL  --------------------------
// SVD Line: 6109

unsigned int MDR_TIMER1_CH3_CNTRL __AT (0x40070028);



// -------------------------  Field Item: MDR_TIMER1_CH3_CNTRL_CHFLTR  ----------------------------
// SVD Line: 6049

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40070028) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_CNTRL >> 0) & 0xF), ((MDR_TIMER1_CH3_CNTRL = (MDR_TIMER1_CH3_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH3_CNTRL_CHSEL  -----------------------------
// SVD Line: 6055

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40070028) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_CNTRL >> 4) & 0x3), ((MDR_TIMER1_CH3_CNTRL = (MDR_TIMER1_CH3_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH3_CNTRL_CHPSC  -----------------------------
// SVD Line: 6061

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40070028) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_CNTRL >> 6) & 0x3), ((MDR_TIMER1_CH3_CNTRL = (MDR_TIMER1_CH3_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH3_CNTRL_OCCE  -----------------------------
// SVD Line: 6067

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40070028) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH3_CNTRL_OCCM  -----------------------------
// SVD Line: 6073

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40070028) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_CNTRL >> 9) & 0x7), ((MDR_TIMER1_CH3_CNTRL = (MDR_TIMER1_CH3_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH3_CNTRL_BRKEN  -----------------------------
// SVD Line: 6079

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40070028) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH3_CNTRL_ETREN  -----------------------------
// SVD Line: 6085

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40070028) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH3_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 6091

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40070028) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH3_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40070028) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH3_CNTRL  ------------------------------
// SVD Line: 6109

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH3_CNTRL
//    <name> CH3_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070028) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH3_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH3_CNTRL = (MDR_TIMER1_CH3_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER1_CH4_CNTRL  --------------------------
// SVD Line: 6113

unsigned int MDR_TIMER1_CH4_CNTRL __AT (0x4007002C);



// -------------------------  Field Item: MDR_TIMER1_CH4_CNTRL_CHFLTR  ----------------------------
// SVD Line: 6049

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4007002C) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_CNTRL >> 0) & 0xF), ((MDR_TIMER1_CH4_CNTRL = (MDR_TIMER1_CH4_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH4_CNTRL_CHSEL  -----------------------------
// SVD Line: 6055

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4007002C) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_CNTRL >> 4) & 0x3), ((MDR_TIMER1_CH4_CNTRL = (MDR_TIMER1_CH4_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH4_CNTRL_CHPSC  -----------------------------
// SVD Line: 6061

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4007002C) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_CNTRL >> 6) & 0x3), ((MDR_TIMER1_CH4_CNTRL = (MDR_TIMER1_CH4_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH4_CNTRL_OCCE  -----------------------------
// SVD Line: 6067

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4007002C) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH4_CNTRL_OCCM  -----------------------------
// SVD Line: 6073

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x4007002C) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_CNTRL >> 9) & 0x7), ((MDR_TIMER1_CH4_CNTRL = (MDR_TIMER1_CH4_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH4_CNTRL_BRKEN  -----------------------------
// SVD Line: 6079

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4007002C) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH4_CNTRL_ETREN  -----------------------------
// SVD Line: 6085

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4007002C) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH4_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 6091

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4007002C) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH4_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4007002C) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH4_CNTRL  ------------------------------
// SVD Line: 6113

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH4_CNTRL
//    <name> CH4_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007002C) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH4_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH4_CNTRL = (MDR_TIMER1_CH4_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER1_CH1_CNTRL1  --------------------------
// SVD Line: 6117

unsigned int MDR_TIMER1_CH1_CNTRL1 __AT (0x40070030);



// -------------------------  Field Item: MDR_TIMER1_CH1_CNTRL1_SELOE  ----------------------------
// SVD Line: 6126

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40070030) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_CNTRL1 >> 0) & 0x3), ((MDR_TIMER1_CH1_CNTRL1 = (MDR_TIMER1_CH1_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH1_CNTRL1_SELO  -----------------------------
// SVD Line: 6132

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40070030) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_CNTRL1 >> 2) & 0x3), ((MDR_TIMER1_CH1_CNTRL1 = (MDR_TIMER1_CH1_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH1_CNTRL1_INV  -----------------------------
// SVD Line: 6138

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40070030) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH1_CNTRL1_NSELOE  ----------------------------
// SVD Line: 6144

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40070030) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_CNTRL1 >> 8) & 0x3), ((MDR_TIMER1_CH1_CNTRL1 = (MDR_TIMER1_CH1_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH1_CNTRL1_NSELO  ----------------------------
// SVD Line: 6150

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40070030) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_CNTRL1 >> 10) & 0x3), ((MDR_TIMER1_CH1_CNTRL1 = (MDR_TIMER1_CH1_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH1_CNTRL1_NINV  -----------------------------
// SVD Line: 6156

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40070030) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH1_CNTRL1  -----------------------------
// SVD Line: 6117

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH1_CNTRL1
//    <name> CH1_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070030) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH1_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH1_CNTRL1 = (MDR_TIMER1_CH1_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER1_CH2_CNTRL1  --------------------------
// SVD Line: 6164

unsigned int MDR_TIMER1_CH2_CNTRL1 __AT (0x40070034);



// -------------------------  Field Item: MDR_TIMER1_CH2_CNTRL1_SELOE  ----------------------------
// SVD Line: 6126

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40070034) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_CNTRL1 >> 0) & 0x3), ((MDR_TIMER1_CH2_CNTRL1 = (MDR_TIMER1_CH2_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH2_CNTRL1_SELO  -----------------------------
// SVD Line: 6132

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40070034) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_CNTRL1 >> 2) & 0x3), ((MDR_TIMER1_CH2_CNTRL1 = (MDR_TIMER1_CH2_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH2_CNTRL1_INV  -----------------------------
// SVD Line: 6138

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40070034) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH2_CNTRL1_NSELOE  ----------------------------
// SVD Line: 6144

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40070034) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_CNTRL1 >> 8) & 0x3), ((MDR_TIMER1_CH2_CNTRL1 = (MDR_TIMER1_CH2_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH2_CNTRL1_NSELO  ----------------------------
// SVD Line: 6150

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40070034) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_CNTRL1 >> 10) & 0x3), ((MDR_TIMER1_CH2_CNTRL1 = (MDR_TIMER1_CH2_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH2_CNTRL1_NINV  -----------------------------
// SVD Line: 6156

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40070034) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH2_CNTRL1  -----------------------------
// SVD Line: 6164

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH2_CNTRL1
//    <name> CH2_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070034) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH2_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH2_CNTRL1 = (MDR_TIMER1_CH2_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER1_CH3_CNTRL1  --------------------------
// SVD Line: 6168

unsigned int MDR_TIMER1_CH3_CNTRL1 __AT (0x40070038);



// -------------------------  Field Item: MDR_TIMER1_CH3_CNTRL1_SELOE  ----------------------------
// SVD Line: 6126

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40070038) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_CNTRL1 >> 0) & 0x3), ((MDR_TIMER1_CH3_CNTRL1 = (MDR_TIMER1_CH3_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH3_CNTRL1_SELO  -----------------------------
// SVD Line: 6132

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40070038) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_CNTRL1 >> 2) & 0x3), ((MDR_TIMER1_CH3_CNTRL1 = (MDR_TIMER1_CH3_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH3_CNTRL1_INV  -----------------------------
// SVD Line: 6138

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40070038) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH3_CNTRL1_NSELOE  ----------------------------
// SVD Line: 6144

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40070038) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_CNTRL1 >> 8) & 0x3), ((MDR_TIMER1_CH3_CNTRL1 = (MDR_TIMER1_CH3_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH3_CNTRL1_NSELO  ----------------------------
// SVD Line: 6150

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40070038) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_CNTRL1 >> 10) & 0x3), ((MDR_TIMER1_CH3_CNTRL1 = (MDR_TIMER1_CH3_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH3_CNTRL1_NINV  -----------------------------
// SVD Line: 6156

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40070038) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH3_CNTRL1  -----------------------------
// SVD Line: 6168

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH3_CNTRL1
//    <name> CH3_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070038) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH3_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH3_CNTRL1 = (MDR_TIMER1_CH3_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER1_CH4_CNTRL1  --------------------------
// SVD Line: 6172

unsigned int MDR_TIMER1_CH4_CNTRL1 __AT (0x4007003C);



// -------------------------  Field Item: MDR_TIMER1_CH4_CNTRL1_SELOE  ----------------------------
// SVD Line: 6126

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4007003C) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_CNTRL1 >> 0) & 0x3), ((MDR_TIMER1_CH4_CNTRL1 = (MDR_TIMER1_CH4_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH4_CNTRL1_SELO  -----------------------------
// SVD Line: 6132

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4007003C) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_CNTRL1 >> 2) & 0x3), ((MDR_TIMER1_CH4_CNTRL1 = (MDR_TIMER1_CH4_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER1_CH4_CNTRL1_INV  -----------------------------
// SVD Line: 6138

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4007003C) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH4_CNTRL1_NSELOE  ----------------------------
// SVD Line: 6144

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4007003C) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_CNTRL1 >> 8) & 0x3), ((MDR_TIMER1_CH4_CNTRL1 = (MDR_TIMER1_CH4_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH4_CNTRL1_NSELO  ----------------------------
// SVD Line: 6150

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4007003C) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_CNTRL1 >> 10) & 0x3), ((MDR_TIMER1_CH4_CNTRL1 = (MDR_TIMER1_CH4_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_CH4_CNTRL1_NINV  -----------------------------
// SVD Line: 6156

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4007003C) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH4_CNTRL1  -----------------------------
// SVD Line: 6172

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH4_CNTRL1
//    <name> CH4_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007003C) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH4_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH4_CNTRL1 = (MDR_TIMER1_CH4_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL1_NINV </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER1_CH1_DTG  ---------------------------
// SVD Line: 6176

unsigned int MDR_TIMER1_CH1_DTG __AT (0x40070040);



// ---------------------------  Field Item: MDR_TIMER1_CH1_DTG_DTGx  ------------------------------
// SVD Line: 6185

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40070040) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_DTG >> 0) & 0xF), ((MDR_TIMER1_CH1_DTG = (MDR_TIMER1_CH1_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER1_CH1_DTG_EDTS  ------------------------------
// SVD Line: 6191

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40070040) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER1_CH1_DTG_DTG  -------------------------------
// SVD Line: 6197

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40070040) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_DTG >> 8) & 0xFF), ((MDR_TIMER1_CH1_DTG = (MDR_TIMER1_CH1_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER1_CH1_DTG  -------------------------------
// SVD Line: 6176

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH1_DTG
//    <name> CH1_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070040) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH1_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH1_DTG = (MDR_TIMER1_CH1_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER1_CH2_DTG  ---------------------------
// SVD Line: 6205

unsigned int MDR_TIMER1_CH2_DTG __AT (0x40070044);



// ---------------------------  Field Item: MDR_TIMER1_CH2_DTG_DTGx  ------------------------------
// SVD Line: 6185

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40070044) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_DTG >> 0) & 0xF), ((MDR_TIMER1_CH2_DTG = (MDR_TIMER1_CH2_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER1_CH2_DTG_EDTS  ------------------------------
// SVD Line: 6191

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40070044) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER1_CH2_DTG_DTG  -------------------------------
// SVD Line: 6197

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40070044) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_DTG >> 8) & 0xFF), ((MDR_TIMER1_CH2_DTG = (MDR_TIMER1_CH2_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER1_CH2_DTG  -------------------------------
// SVD Line: 6205

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH2_DTG
//    <name> CH2_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070044) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH2_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH2_DTG = (MDR_TIMER1_CH2_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER1_CH3_DTG  ---------------------------
// SVD Line: 6209

unsigned int MDR_TIMER1_CH3_DTG __AT (0x40070048);



// ---------------------------  Field Item: MDR_TIMER1_CH3_DTG_DTGx  ------------------------------
// SVD Line: 6185

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40070048) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_DTG >> 0) & 0xF), ((MDR_TIMER1_CH3_DTG = (MDR_TIMER1_CH3_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER1_CH3_DTG_EDTS  ------------------------------
// SVD Line: 6191

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40070048) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER1_CH3_DTG_DTG  -------------------------------
// SVD Line: 6197

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40070048) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_DTG >> 8) & 0xFF), ((MDR_TIMER1_CH3_DTG = (MDR_TIMER1_CH3_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER1_CH3_DTG  -------------------------------
// SVD Line: 6209

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH3_DTG
//    <name> CH3_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070048) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH3_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH3_DTG = (MDR_TIMER1_CH3_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER1_CH4_DTG  ---------------------------
// SVD Line: 6213

unsigned int MDR_TIMER1_CH4_DTG __AT (0x4007004C);



// ---------------------------  Field Item: MDR_TIMER1_CH4_DTG_DTGx  ------------------------------
// SVD Line: 6185

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4007004C) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_DTG >> 0) & 0xF), ((MDR_TIMER1_CH4_DTG = (MDR_TIMER1_CH4_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER1_CH4_DTG_EDTS  ------------------------------
// SVD Line: 6191

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4007004C) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER1_CH4_DTG_DTG  -------------------------------
// SVD Line: 6197

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4007004C) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_DTG >> 8) & 0xFF), ((MDR_TIMER1_CH4_DTG = (MDR_TIMER1_CH4_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER1_CH4_DTG  -------------------------------
// SVD Line: 6213

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH4_DTG
//    <name> CH4_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007004C) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH4_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH4_DTG = (MDR_TIMER1_CH4_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_DTG_DTG </item>
//  </rtree>
//  


// ---------------------  Register Item Address: MDR_TIMER1_BRKETR_CNTRL  -------------------------
// SVD Line: 6217

unsigned int MDR_TIMER1_BRKETR_CNTRL __AT (0x40070050);



// -----------------------  Field Item: MDR_TIMER1_BRKETR_CNTRL_BRK_INV  --------------------------
// SVD Line: 6226

//  <item> SFDITEM_FIELD__MDR_TIMER1_BRKETR_CNTRL_BRK_INV
//    <name> BRK_INV </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40070050) BRK_INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_BRKETR_CNTRL ) </loc>
//      <o.0..0> BRK_INV
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_BRKETR_CNTRL_ETR_INV  --------------------------
// SVD Line: 6232

//  <item> SFDITEM_FIELD__MDR_TIMER1_BRKETR_CNTRL_ETR_INV
//    <name> ETR_INV </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40070050) ETR_INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_BRKETR_CNTRL ) </loc>
//      <o.1..1> ETR_INV
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_BRKETR_CNTRL_ETR_PSC  --------------------------
// SVD Line: 6238

//  <item> SFDITEM_FIELD__MDR_TIMER1_BRKETR_CNTRL_ETR_PSC
//    <name> ETR_PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40070050) ETR_PSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_BRKETR_CNTRL >> 2) & 0x3), ((MDR_TIMER1_BRKETR_CNTRL = (MDR_TIMER1_BRKETR_CNTRL & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER1_BRKETR_CNTRL_ETR_FILTER  -------------------------
// SVD Line: 6244

//  <item> SFDITEM_FIELD__MDR_TIMER1_BRKETR_CNTRL_ETR_FILTER
//    <name> ETR_FILTER </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40070050) ETR_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_BRKETR_CNTRL >> 4) & 0xF), ((MDR_TIMER1_BRKETR_CNTRL = (MDR_TIMER1_BRKETR_CNTRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_TIMER1_BRKETR_CNTRL  ----------------------------
// SVD Line: 6217

//  <rtree> SFDITEM_REG__MDR_TIMER1_BRKETR_CNTRL
//    <name> BRKETR_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070050) Timer BRK/ETR Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_BRKETR_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_BRKETR_CNTRL = (MDR_TIMER1_BRKETR_CNTRL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_BRKETR_CNTRL_BRK_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_BRKETR_CNTRL_ETR_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_BRKETR_CNTRL_ETR_PSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_BRKETR_CNTRL_ETR_FILTER </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER1_STATUS  ----------------------------
// SVD Line: 6252

unsigned int MDR_TIMER1_STATUS __AT (0x40070054);



// ----------------------  Field Item: MDR_TIMER1_STATUS_CNT_ZERO_EVENT  --------------------------
// SVD Line: 6261

//  <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CNT_ZERO_EVENT
//    <name> CNT_ZERO_EVENT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40070054) CNT_ZERO_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_STATUS ) </loc>
//      <o.0..0> CNT_ZERO_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_STATUS_CNT_ARR_EVENT  --------------------------
// SVD Line: 6267

//  <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CNT_ARR_EVENT
//    <name> CNT_ARR_EVENT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40070054) CNT_ARR_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_STATUS ) </loc>
//      <o.1..1> CNT_ARR_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_STATUS_ETR_RE_EVENT  ---------------------------
// SVD Line: 6273

//  <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_ETR_RE_EVENT
//    <name> ETR_RE_EVENT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40070054) ETR_RE_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_STATUS ) </loc>
//      <o.2..2> ETR_RE_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_STATUS_ETR_FE_EVENT  ---------------------------
// SVD Line: 6279

//  <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_ETR_FE_EVENT
//    <name> ETR_FE_EVENT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40070054) ETR_FE_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_STATUS ) </loc>
//      <o.3..3> ETR_FE_EVENT
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_STATUS_BRK_EVENT  ----------------------------
// SVD Line: 6285

//  <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_BRK_EVENT
//    <name> BRK_EVENT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40070054) BRK_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_STATUS ) </loc>
//      <o.4..4> BRK_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_STATUS_CCR_CAP_EVENT  --------------------------
// SVD Line: 6291

//  <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CCR_CAP_EVENT
//    <name> CCR_CAP_EVENT </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x40070054) CCR_CAP_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_STATUS >> 5) & 0xF), ((MDR_TIMER1_STATUS = (MDR_TIMER1_STATUS & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_STATUS_CCR_REF_EVENT  --------------------------
// SVD Line: 6297

//  <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CCR_REF_EVENT
//    <name> CCR_REF_EVENT </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x40070054) CCR_REF_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_STATUS >> 9) & 0xF), ((MDR_TIMER1_STATUS = (MDR_TIMER1_STATUS & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER1_STATUS_CCR1_CAP_EVENT  --------------------------
// SVD Line: 6303

//  <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CCR1_CAP_EVENT
//    <name> CCR1_CAP_EVENT </name>
//    <rw> 
//    <i> [Bits 15..13] RW (@ 0x40070054) CCR1_CAP_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_STATUS >> 13) & 0x7), ((MDR_TIMER1_STATUS = (MDR_TIMER1_STATUS & ~(0x7UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER1_STATUS  -------------------------------
// SVD Line: 6252

//  <rtree> SFDITEM_REG__MDR_TIMER1_STATUS
//    <name> STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070054) Timer Status Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_STATUS >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_STATUS = (MDR_TIMER1_STATUS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CNT_ZERO_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CNT_ARR_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_ETR_RE_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_ETR_FE_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_BRK_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CCR_CAP_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CCR_REF_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_STATUS_CCR1_CAP_EVENT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER1_IE  ------------------------------
// SVD Line: 6311

unsigned int MDR_TIMER1_IE __AT (0x40070058);



// -----------------------  Field Item: MDR_TIMER1_IE_CNT_ZERO_EVENT_IE  --------------------------
// SVD Line: 6320

//  <item> SFDITEM_FIELD__MDR_TIMER1_IE_CNT_ZERO_EVENT_IE
//    <name> CNT_ZERO_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40070058) CNT_ZERO_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_IE ) </loc>
//      <o.0..0> CNT_ZERO_EVENT_IE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_IE_CNT_ARR_EVENT_IE  ---------------------------
// SVD Line: 6326

//  <item> SFDITEM_FIELD__MDR_TIMER1_IE_CNT_ARR_EVENT_IE
//    <name> CNT_ARR_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40070058) CNT_ARR_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_IE ) </loc>
//      <o.1..1> CNT_ARR_EVENT_IE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_IE_ETR_RE_EVENT_IE  ---------------------------
// SVD Line: 6332

//  <item> SFDITEM_FIELD__MDR_TIMER1_IE_ETR_RE_EVENT_IE
//    <name> ETR_RE_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40070058) ETR_RE_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_IE ) </loc>
//      <o.2..2> ETR_RE_EVENT_IE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_IE_ETR_FE_EVENT_IE  ---------------------------
// SVD Line: 6338

//  <item> SFDITEM_FIELD__MDR_TIMER1_IE_ETR_FE_EVENT_IE
//    <name> ETR_FE_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40070058) ETR_FE_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_IE ) </loc>
//      <o.3..3> ETR_FE_EVENT_IE
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER1_IE_BRK_EVENT_IE  -----------------------------
// SVD Line: 6344

//  <item> SFDITEM_FIELD__MDR_TIMER1_IE_BRK_EVENT_IE
//    <name> BRK_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40070058) BRK_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_IE ) </loc>
//      <o.4..4> BRK_EVENT_IE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_IE_CCR_CAP_EVENT_IE  ---------------------------
// SVD Line: 6350

//  <item> SFDITEM_FIELD__MDR_TIMER1_IE_CCR_CAP_EVENT_IE
//    <name> CCR_CAP_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x40070058) CCR_CAP_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_IE >> 5) & 0xF), ((MDR_TIMER1_IE = (MDR_TIMER1_IE & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_IE_CCR_REF_EVENT_IE  ---------------------------
// SVD Line: 6356

//  <item> SFDITEM_FIELD__MDR_TIMER1_IE_CCR_REF_EVENT_IE
//    <name> CCR_REF_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x40070058) CCR_REF_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_IE >> 9) & 0xF), ((MDR_TIMER1_IE = (MDR_TIMER1_IE & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_IE_CCR1_CAP_EVENT_IE  --------------------------
// SVD Line: 6362

//  <item> SFDITEM_FIELD__MDR_TIMER1_IE_CCR1_CAP_EVENT_IE
//    <name> CCR1_CAP_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x40070058) CCR1_CAP_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_IE >> 13) & 0xF), ((MDR_TIMER1_IE = (MDR_TIMER1_IE & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_TIMER1_IE  ---------------------------------
// SVD Line: 6311

//  <rtree> SFDITEM_REG__MDR_TIMER1_IE
//    <name> IE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070058) Timer Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_IE >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_IE = (MDR_TIMER1_IE & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_IE_CNT_ZERO_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_IE_CNT_ARR_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_IE_ETR_RE_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_IE_ETR_FE_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_IE_BRK_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_IE_CCR_CAP_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_IE_CCR_REF_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_IE_CCR1_CAP_EVENT_IE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER1_DMA_RE  ----------------------------
// SVD Line: 6370

unsigned int MDR_TIMER1_DMA_RE __AT (0x4007005C);



// ---------------------  Field Item: MDR_TIMER1_DMA_RE_CNT_ZERO_EVENT_RE  ------------------------
// SVD Line: 6379

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CNT_ZERO_EVENT_RE
//    <name> CNT_ZERO_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4007005C) CNT_ZERO_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_DMA_RE ) </loc>
//      <o.0..0> CNT_ZERO_EVENT_RE
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER1_DMA_RE_CNT_ARR_EVENT_RE  -------------------------
// SVD Line: 6385

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CNT_ARR_EVENT_RE
//    <name> CNT_ARR_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4007005C) CNT_ARR_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_DMA_RE ) </loc>
//      <o.1..1> CNT_ARR_EVENT_RE
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER1_DMA_RE_ETR_RE_EVENT_RE  -------------------------
// SVD Line: 6391

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_ETR_RE_EVENT_RE
//    <name> ETR_RE_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4007005C) ETR_RE_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_DMA_RE ) </loc>
//      <o.2..2> ETR_RE_EVENT_RE
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER1_DMA_RE_ETR_FE_EVENT_RE  -------------------------
// SVD Line: 6397

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_ETR_FE_EVENT_RE
//    <name> ETR_FE_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4007005C) ETR_FE_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_DMA_RE ) </loc>
//      <o.3..3> ETR_FE_EVENT_RE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER1_DMA_RE_BRK_EVENT_RE  ---------------------------
// SVD Line: 6403

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_BRK_EVENT_RE
//    <name> BRK_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4007005C) BRK_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_DMA_RE ) </loc>
//      <o.4..4> BRK_EVENT_RE
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER1_DMA_RE_CCR_CAP_EVENT_RE  -------------------------
// SVD Line: 6409

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CCR_CAP_EVENT_RE
//    <name> CCR_CAP_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x4007005C) CCR_CAP_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_DMA_RE >> 5) & 0xF), ((MDR_TIMER1_DMA_RE = (MDR_TIMER1_DMA_RE & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER1_DMA_RE_CCR_REF_EVENT_RE  -------------------------
// SVD Line: 6415

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CCR_REF_EVENT_RE
//    <name> CCR_REF_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x4007005C) CCR_REF_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_DMA_RE >> 9) & 0xF), ((MDR_TIMER1_DMA_RE = (MDR_TIMER1_DMA_RE & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER1_DMA_RE_CCR1_CAP_EVENT_RE  ------------------------
// SVD Line: 6421

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CCR1_CAP_EVENT_RE
//    <name> CCR1_CAP_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x4007005C) CCR1_CAP_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_DMA_RE >> 13) & 0xF), ((MDR_TIMER1_DMA_RE = (MDR_TIMER1_DMA_RE & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER1_DMA_RE  -------------------------------
// SVD Line: 6370

//  <rtree> SFDITEM_REG__MDR_TIMER1_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007005C) Timer DMA Request Enable Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_DMA_RE >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_DMA_RE = (MDR_TIMER1_DMA_RE & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CNT_ZERO_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CNT_ARR_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_ETR_RE_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_ETR_FE_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_BRK_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CCR_CAP_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CCR_REF_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE_CCR1_CAP_EVENT_RE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER1_CH1_CNTRL2  --------------------------
// SVD Line: 6429

unsigned int MDR_TIMER1_CH1_CNTRL2 __AT (0x40070060);



// ------------------------  Field Item: MDR_TIMER1_CH1_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 6438

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40070060) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH1_CNTRL2 >> 0) & 0x3), ((MDR_TIMER1_CH1_CNTRL2 = (MDR_TIMER1_CH1_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH1_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 6444

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40070060) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH1_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 6450

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40070060) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH1_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH1_CNTRL2  -----------------------------
// SVD Line: 6429

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH1_CNTRL2
//    <name> CH1_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070060) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH1_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH1_CNTRL2 = (MDR_TIMER1_CH1_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH1_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER1_CH2_CNTRL2  --------------------------
// SVD Line: 6458

unsigned int MDR_TIMER1_CH2_CNTRL2 __AT (0x40070064);



// ------------------------  Field Item: MDR_TIMER1_CH2_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 6438

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40070064) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH2_CNTRL2 >> 0) & 0x3), ((MDR_TIMER1_CH2_CNTRL2 = (MDR_TIMER1_CH2_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH2_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 6444

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40070064) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH2_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 6450

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40070064) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH2_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH2_CNTRL2  -----------------------------
// SVD Line: 6458

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH2_CNTRL2
//    <name> CH2_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070064) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH2_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH2_CNTRL2 = (MDR_TIMER1_CH2_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH2_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER1_CH3_CNTRL2  --------------------------
// SVD Line: 6462

unsigned int MDR_TIMER1_CH3_CNTRL2 __AT (0x40070068);



// ------------------------  Field Item: MDR_TIMER1_CH3_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 6438

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40070068) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH3_CNTRL2 >> 0) & 0x3), ((MDR_TIMER1_CH3_CNTRL2 = (MDR_TIMER1_CH3_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH3_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 6444

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40070068) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH3_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 6450

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40070068) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH3_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH3_CNTRL2  -----------------------------
// SVD Line: 6462

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH3_CNTRL2
//    <name> CH3_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070068) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH3_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH3_CNTRL2 = (MDR_TIMER1_CH3_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH3_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER1_CH4_CNTRL2  --------------------------
// SVD Line: 6466

unsigned int MDR_TIMER1_CH4_CNTRL2 __AT (0x4007006C);



// ------------------------  Field Item: MDR_TIMER1_CH4_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 6438

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4007006C) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER1_CH4_CNTRL2 >> 0) & 0x3), ((MDR_TIMER1_CH4_CNTRL2 = (MDR_TIMER1_CH4_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH4_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 6444

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4007006C) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER1_CH4_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 6450

//  <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4007006C) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER1_CH4_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER1_CH4_CNTRL2  -----------------------------
// SVD Line: 6466

//  <rtree> SFDITEM_REG__MDR_TIMER1_CH4_CNTRL2
//    <name> CH4_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007006C) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CH4_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CH4_CNTRL2 = (MDR_TIMER1_CH4_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CH4_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER1_CCR11  ----------------------------
// SVD Line: 6470

unsigned int MDR_TIMER1_CCR11 __AT (0x40070070);



// ----------------------------  Field Item: MDR_TIMER1_CCR11_CCR  --------------------------------
// SVD Line: 6479

//  <item> SFDITEM_FIELD__MDR_TIMER1_CCR11_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070070) CCR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER1_CCR11 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR11 = (MDR_TIMER1_CCR11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER1_CCR11  --------------------------------
// SVD Line: 6470

//  <rtree> SFDITEM_REG__MDR_TIMER1_CCR11
//    <name> CCR11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070070) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CCR11 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR11 = (MDR_TIMER1_CCR11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CCR11_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER1_CCR21  ----------------------------
// SVD Line: 6487

unsigned int MDR_TIMER1_CCR21 __AT (0x40070074);



// ----------------------------  Field Item: MDR_TIMER1_CCR21_CCR  --------------------------------
// SVD Line: 6479

//  <item> SFDITEM_FIELD__MDR_TIMER1_CCR21_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070074) CCR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER1_CCR21 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR21 = (MDR_TIMER1_CCR21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER1_CCR21  --------------------------------
// SVD Line: 6487

//  <rtree> SFDITEM_REG__MDR_TIMER1_CCR21
//    <name> CCR21 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070074) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CCR21 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR21 = (MDR_TIMER1_CCR21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CCR21_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER1_CCR31  ----------------------------
// SVD Line: 6491

unsigned int MDR_TIMER1_CCR31 __AT (0x40070078);



// ----------------------------  Field Item: MDR_TIMER1_CCR31_CCR  --------------------------------
// SVD Line: 6479

//  <item> SFDITEM_FIELD__MDR_TIMER1_CCR31_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070078) CCR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER1_CCR31 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR31 = (MDR_TIMER1_CCR31 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER1_CCR31  --------------------------------
// SVD Line: 6491

//  <rtree> SFDITEM_REG__MDR_TIMER1_CCR31
//    <name> CCR31 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070078) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CCR31 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR31 = (MDR_TIMER1_CCR31 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CCR31_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER1_CCR41  ----------------------------
// SVD Line: 6495

unsigned int MDR_TIMER1_CCR41 __AT (0x4007007C);



// ----------------------------  Field Item: MDR_TIMER1_CCR41_CCR  --------------------------------
// SVD Line: 6479

//  <item> SFDITEM_FIELD__MDR_TIMER1_CCR41_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007007C) CCR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER1_CCR41 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR41 = (MDR_TIMER1_CCR41 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER1_CCR41  --------------------------------
// SVD Line: 6495

//  <rtree> SFDITEM_REG__MDR_TIMER1_CCR41
//    <name> CCR41 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007007C) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_CCR41 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_CCR41 = (MDR_TIMER1_CCR41 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_CCR41_CCR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER1_DMA_RE1  ---------------------------
// SVD Line: 6499

unsigned int MDR_TIMER1_DMA_RE1 __AT (0x40070080);



// --------------------------  Field Item: MDR_TIMER1_DMA_RE1_DMA_RE  -----------------------------
// SVD Line: 6507

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE1_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40070080) DMA_RE </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_DMA_RE1 >> 0) & 0xFFFF), ((MDR_TIMER1_DMA_RE1 = (MDR_TIMER1_DMA_RE1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER1_DMA_RE1  -------------------------------
// SVD Line: 6499

//  <rtree> SFDITEM_REG__MDR_TIMER1_DMA_RE1
//    <name> DMA_RE1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070080) DMA_RE1 </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_DMA_RE1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_DMA_RE1 = (MDR_TIMER1_DMA_RE1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE1_DMA_RE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER1_DMA_RE2  ---------------------------
// SVD Line: 6515

unsigned int MDR_TIMER1_DMA_RE2 __AT (0x40070084);



// --------------------------  Field Item: MDR_TIMER1_DMA_RE2_DMA_RE  -----------------------------
// SVD Line: 6507

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE2_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40070084) DMA_RE </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_DMA_RE2 >> 0) & 0xFFFF), ((MDR_TIMER1_DMA_RE2 = (MDR_TIMER1_DMA_RE2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER1_DMA_RE2  -------------------------------
// SVD Line: 6515

//  <rtree> SFDITEM_REG__MDR_TIMER1_DMA_RE2
//    <name> DMA_RE2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070084) DMA_RE2 </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_DMA_RE2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_DMA_RE2 = (MDR_TIMER1_DMA_RE2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE2_DMA_RE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER1_DMA_RE3  ---------------------------
// SVD Line: 6519

unsigned int MDR_TIMER1_DMA_RE3 __AT (0x40070088);



// --------------------------  Field Item: MDR_TIMER1_DMA_RE3_DMA_RE  -----------------------------
// SVD Line: 6507

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE3_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40070088) DMA_RE </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_DMA_RE3 >> 0) & 0xFFFF), ((MDR_TIMER1_DMA_RE3 = (MDR_TIMER1_DMA_RE3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER1_DMA_RE3  -------------------------------
// SVD Line: 6519

//  <rtree> SFDITEM_REG__MDR_TIMER1_DMA_RE3
//    <name> DMA_RE3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40070088) DMA_RE3 </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_DMA_RE3 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_DMA_RE3 = (MDR_TIMER1_DMA_RE3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE3_DMA_RE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER1_DMA_RE4  ---------------------------
// SVD Line: 6523

unsigned int MDR_TIMER1_DMA_RE4 __AT (0x4007008C);



// --------------------------  Field Item: MDR_TIMER1_DMA_RE4_DMA_RE  -----------------------------
// SVD Line: 6507

//  <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE4_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4007008C) DMA_RE </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER1_DMA_RE4 >> 0) & 0xFFFF), ((MDR_TIMER1_DMA_RE4 = (MDR_TIMER1_DMA_RE4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER1_DMA_RE4  -------------------------------
// SVD Line: 6523

//  <rtree> SFDITEM_REG__MDR_TIMER1_DMA_RE4
//    <name> DMA_RE4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007008C) DMA_RE4 </i>
//    <loc> ( (unsigned int)((MDR_TIMER1_DMA_RE4 >> 0) & 0xFFFFFFFF), ((MDR_TIMER1_DMA_RE4 = (MDR_TIMER1_DMA_RE4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER1_DMA_RE4_DMA_RE </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_TIMER1  ----------------------------------
// SVD Line: 5888

//  <view> MDR_TIMER1
//    <name> MDR_TIMER1 </name>
//    <item> SFDITEM_REG__MDR_TIMER1_CNT </item>
//    <item> SFDITEM_REG__MDR_TIMER1_PSG </item>
//    <item> SFDITEM_REG__MDR_TIMER1_ARR </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CCR1 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CCR2 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CCR3 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CCR4 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH1_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH2_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH3_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH4_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH1_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH2_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH3_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH4_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH1_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH2_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH3_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH4_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER1_BRKETR_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER1_STATUS </item>
//    <item> SFDITEM_REG__MDR_TIMER1_IE </item>
//    <item> SFDITEM_REG__MDR_TIMER1_DMA_RE </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH1_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH2_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH3_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CH4_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CCR11 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CCR21 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CCR31 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_CCR41 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_DMA_RE1 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_DMA_RE2 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_DMA_RE3 </item>
//    <item> SFDITEM_REG__MDR_TIMER1_DMA_RE4 </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_TIMER2_CNT  -----------------------------
// SVD Line: 5907

unsigned int MDR_TIMER2_CNT __AT (0x40078000);



// -----------------------------  Field Item: MDR_TIMER2_CNT_CNT  ---------------------------------
// SVD Line: 5916

//  <item> SFDITEM_FIELD__MDR_TIMER2_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078000) CNT </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER2_CNT >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CNT = (MDR_TIMER2_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER2_CNT  ---------------------------------
// SVD Line: 5907

//  <rtree> SFDITEM_REG__MDR_TIMER2_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078000) Timer Counter Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CNT >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CNT = (MDR_TIMER2_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CNT_CNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER2_PSG  -----------------------------
// SVD Line: 5924

unsigned int MDR_TIMER2_PSG __AT (0x40078004);



// -----------------------------  Field Item: MDR_TIMER2_PSG_PSG  ---------------------------------
// SVD Line: 5933

//  <item> SFDITEM_FIELD__MDR_TIMER2_PSG_PSG
//    <name> PSG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40078004) PSG </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_PSG >> 0) & 0xFFFF), ((MDR_TIMER2_PSG = (MDR_TIMER2_PSG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER2_PSG  ---------------------------------
// SVD Line: 5924

//  <rtree> SFDITEM_REG__MDR_TIMER2_PSG
//    <name> PSG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078004) Timer Clock Prescaler Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_PSG >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_PSG = (MDR_TIMER2_PSG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_PSG_PSG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER2_ARR  -----------------------------
// SVD Line: 5941

unsigned int MDR_TIMER2_ARR __AT (0x40078008);



// -----------------------------  Field Item: MDR_TIMER2_ARR_ARR  ---------------------------------
// SVD Line: 5950

//  <item> SFDITEM_FIELD__MDR_TIMER2_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078008) ARR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER2_ARR >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_ARR = (MDR_TIMER2_ARR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER2_ARR  ---------------------------------
// SVD Line: 5941

//  <rtree> SFDITEM_REG__MDR_TIMER2_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078008) Timer Auto-Reload Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_ARR >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_ARR = (MDR_TIMER2_ARR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_ARR_ARR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER2_CNTRL  ----------------------------
// SVD Line: 5958

unsigned int MDR_TIMER2_CNTRL __AT (0x4007800C);



// ---------------------------  Field Item: MDR_TIMER2_CNTRL_CNT_EN  ------------------------------
// SVD Line: 5967

//  <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_CNT_EN
//    <name> CNT_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4007800C) CNT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CNTRL ) </loc>
//      <o.0..0> CNT_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CNTRL_ARRB_EN  ------------------------------
// SVD Line: 5973

//  <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_ARRB_EN
//    <name> ARRB_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4007800C) ARRB_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CNTRL ) </loc>
//      <o.1..1> ARRB_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CNTRL_WR_CMPL  ------------------------------
// SVD Line: 5979

//  <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4007800C) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CNTRL ) </loc>
//      <o.2..2> WR_CMPL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_TIMER2_CNTRL_DIR  --------------------------------
// SVD Line: 5985

//  <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4007800C) DIR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CNTRL ) </loc>
//      <o.3..3> DIR
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_TIMER2_CNTRL_FDTS  -------------------------------
// SVD Line: 5991

//  <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_FDTS
//    <name> FDTS </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4007800C) FDTS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CNTRL >> 4) & 0x3), ((MDR_TIMER2_CNTRL = (MDR_TIMER2_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CNTRL_CNT_MODE  -----------------------------
// SVD Line: 5997

//  <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_CNT_MODE
//    <name> CNT_MODE </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4007800C) CNT_MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CNTRL >> 6) & 0x3), ((MDR_TIMER2_CNTRL = (MDR_TIMER2_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CNTRL_EVENT_SEL  -----------------------------
// SVD Line: 6003

//  <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_EVENT_SEL
//    <name> EVENT_SEL </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4007800C) EVENT_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CNTRL >> 8) & 0xF), ((MDR_TIMER2_CNTRL = (MDR_TIMER2_CNTRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER2_CNTRL  --------------------------------
// SVD Line: 5958

//  <rtree> SFDITEM_REG__MDR_TIMER2_CNTRL
//    <name> CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007800C) Timer Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CNTRL = (MDR_TIMER2_CNTRL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_CNT_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_ARRB_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_DIR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_FDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_CNT_MODE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CNTRL_EVENT_SEL </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER2_CCR1  -----------------------------
// SVD Line: 6011

unsigned int MDR_TIMER2_CCR1 __AT (0x40078010);



// -----------------------------  Field Item: MDR_TIMER2_CCR1_CCR  --------------------------------
// SVD Line: 6020

//  <item> SFDITEM_FIELD__MDR_TIMER2_CCR1_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40078010) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_CCR1 >> 0) & 0xFFFF), ((MDR_TIMER2_CCR1 = (MDR_TIMER2_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER2_CCR1  --------------------------------
// SVD Line: 6011

//  <rtree> SFDITEM_REG__MDR_TIMER2_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078010) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CCR1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR1 = (MDR_TIMER2_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CCR1_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER2_CCR2  -----------------------------
// SVD Line: 6028

unsigned int MDR_TIMER2_CCR2 __AT (0x40078014);



// -----------------------------  Field Item: MDR_TIMER2_CCR2_CCR  --------------------------------
// SVD Line: 6020

//  <item> SFDITEM_FIELD__MDR_TIMER2_CCR2_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40078014) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_CCR2 >> 0) & 0xFFFF), ((MDR_TIMER2_CCR2 = (MDR_TIMER2_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER2_CCR2  --------------------------------
// SVD Line: 6028

//  <rtree> SFDITEM_REG__MDR_TIMER2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078014) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CCR2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR2 = (MDR_TIMER2_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CCR2_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER2_CCR3  -----------------------------
// SVD Line: 6032

unsigned int MDR_TIMER2_CCR3 __AT (0x40078018);



// -----------------------------  Field Item: MDR_TIMER2_CCR3_CCR  --------------------------------
// SVD Line: 6020

//  <item> SFDITEM_FIELD__MDR_TIMER2_CCR3_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40078018) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_CCR3 >> 0) & 0xFFFF), ((MDR_TIMER2_CCR3 = (MDR_TIMER2_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER2_CCR3  --------------------------------
// SVD Line: 6032

//  <rtree> SFDITEM_REG__MDR_TIMER2_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078018) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CCR3 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR3 = (MDR_TIMER2_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CCR3_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER2_CCR4  -----------------------------
// SVD Line: 6036

unsigned int MDR_TIMER2_CCR4 __AT (0x4007801C);



// -----------------------------  Field Item: MDR_TIMER2_CCR4_CCR  --------------------------------
// SVD Line: 6020

//  <item> SFDITEM_FIELD__MDR_TIMER2_CCR4_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4007801C) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_CCR4 >> 0) & 0xFFFF), ((MDR_TIMER2_CCR4 = (MDR_TIMER2_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER2_CCR4  --------------------------------
// SVD Line: 6036

//  <rtree> SFDITEM_REG__MDR_TIMER2_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007801C) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CCR4 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR4 = (MDR_TIMER2_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CCR4_CCR </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER2_CH1_CNTRL  --------------------------
// SVD Line: 6040

unsigned int MDR_TIMER2_CH1_CNTRL __AT (0x40078020);



// -------------------------  Field Item: MDR_TIMER2_CH1_CNTRL_CHFLTR  ----------------------------
// SVD Line: 6049

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40078020) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_CNTRL >> 0) & 0xF), ((MDR_TIMER2_CH1_CNTRL = (MDR_TIMER2_CH1_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH1_CNTRL_CHSEL  -----------------------------
// SVD Line: 6055

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40078020) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_CNTRL >> 4) & 0x3), ((MDR_TIMER2_CH1_CNTRL = (MDR_TIMER2_CH1_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH1_CNTRL_CHPSC  -----------------------------
// SVD Line: 6061

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40078020) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_CNTRL >> 6) & 0x3), ((MDR_TIMER2_CH1_CNTRL = (MDR_TIMER2_CH1_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH1_CNTRL_OCCE  -----------------------------
// SVD Line: 6067

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40078020) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH1_CNTRL_OCCM  -----------------------------
// SVD Line: 6073

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40078020) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_CNTRL >> 9) & 0x7), ((MDR_TIMER2_CH1_CNTRL = (MDR_TIMER2_CH1_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH1_CNTRL_BRKEN  -----------------------------
// SVD Line: 6079

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40078020) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH1_CNTRL_ETREN  -----------------------------
// SVD Line: 6085

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40078020) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH1_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 6091

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40078020) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH1_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40078020) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH1_CNTRL  ------------------------------
// SVD Line: 6040

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH1_CNTRL
//    <name> CH1_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078020) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH1_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH1_CNTRL = (MDR_TIMER2_CH1_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER2_CH2_CNTRL  --------------------------
// SVD Line: 6105

unsigned int MDR_TIMER2_CH2_CNTRL __AT (0x40078024);



// -------------------------  Field Item: MDR_TIMER2_CH2_CNTRL_CHFLTR  ----------------------------
// SVD Line: 6049

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40078024) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_CNTRL >> 0) & 0xF), ((MDR_TIMER2_CH2_CNTRL = (MDR_TIMER2_CH2_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH2_CNTRL_CHSEL  -----------------------------
// SVD Line: 6055

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40078024) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_CNTRL >> 4) & 0x3), ((MDR_TIMER2_CH2_CNTRL = (MDR_TIMER2_CH2_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH2_CNTRL_CHPSC  -----------------------------
// SVD Line: 6061

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40078024) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_CNTRL >> 6) & 0x3), ((MDR_TIMER2_CH2_CNTRL = (MDR_TIMER2_CH2_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH2_CNTRL_OCCE  -----------------------------
// SVD Line: 6067

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40078024) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH2_CNTRL_OCCM  -----------------------------
// SVD Line: 6073

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40078024) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_CNTRL >> 9) & 0x7), ((MDR_TIMER2_CH2_CNTRL = (MDR_TIMER2_CH2_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH2_CNTRL_BRKEN  -----------------------------
// SVD Line: 6079

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40078024) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH2_CNTRL_ETREN  -----------------------------
// SVD Line: 6085

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40078024) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH2_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 6091

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40078024) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH2_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40078024) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH2_CNTRL  ------------------------------
// SVD Line: 6105

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH2_CNTRL
//    <name> CH2_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078024) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH2_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH2_CNTRL = (MDR_TIMER2_CH2_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER2_CH3_CNTRL  --------------------------
// SVD Line: 6109

unsigned int MDR_TIMER2_CH3_CNTRL __AT (0x40078028);



// -------------------------  Field Item: MDR_TIMER2_CH3_CNTRL_CHFLTR  ----------------------------
// SVD Line: 6049

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40078028) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_CNTRL >> 0) & 0xF), ((MDR_TIMER2_CH3_CNTRL = (MDR_TIMER2_CH3_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH3_CNTRL_CHSEL  -----------------------------
// SVD Line: 6055

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40078028) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_CNTRL >> 4) & 0x3), ((MDR_TIMER2_CH3_CNTRL = (MDR_TIMER2_CH3_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH3_CNTRL_CHPSC  -----------------------------
// SVD Line: 6061

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40078028) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_CNTRL >> 6) & 0x3), ((MDR_TIMER2_CH3_CNTRL = (MDR_TIMER2_CH3_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH3_CNTRL_OCCE  -----------------------------
// SVD Line: 6067

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40078028) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH3_CNTRL_OCCM  -----------------------------
// SVD Line: 6073

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40078028) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_CNTRL >> 9) & 0x7), ((MDR_TIMER2_CH3_CNTRL = (MDR_TIMER2_CH3_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH3_CNTRL_BRKEN  -----------------------------
// SVD Line: 6079

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40078028) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH3_CNTRL_ETREN  -----------------------------
// SVD Line: 6085

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40078028) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH3_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 6091

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40078028) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH3_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40078028) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH3_CNTRL  ------------------------------
// SVD Line: 6109

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH3_CNTRL
//    <name> CH3_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078028) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH3_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH3_CNTRL = (MDR_TIMER2_CH3_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER2_CH4_CNTRL  --------------------------
// SVD Line: 6113

unsigned int MDR_TIMER2_CH4_CNTRL __AT (0x4007802C);



// -------------------------  Field Item: MDR_TIMER2_CH4_CNTRL_CHFLTR  ----------------------------
// SVD Line: 6049

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4007802C) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_CNTRL >> 0) & 0xF), ((MDR_TIMER2_CH4_CNTRL = (MDR_TIMER2_CH4_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH4_CNTRL_CHSEL  -----------------------------
// SVD Line: 6055

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4007802C) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_CNTRL >> 4) & 0x3), ((MDR_TIMER2_CH4_CNTRL = (MDR_TIMER2_CH4_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH4_CNTRL_CHPSC  -----------------------------
// SVD Line: 6061

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4007802C) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_CNTRL >> 6) & 0x3), ((MDR_TIMER2_CH4_CNTRL = (MDR_TIMER2_CH4_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH4_CNTRL_OCCE  -----------------------------
// SVD Line: 6067

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4007802C) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH4_CNTRL_OCCM  -----------------------------
// SVD Line: 6073

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x4007802C) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_CNTRL >> 9) & 0x7), ((MDR_TIMER2_CH4_CNTRL = (MDR_TIMER2_CH4_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH4_CNTRL_BRKEN  -----------------------------
// SVD Line: 6079

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4007802C) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH4_CNTRL_ETREN  -----------------------------
// SVD Line: 6085

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4007802C) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH4_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 6091

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4007802C) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH4_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4007802C) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH4_CNTRL  ------------------------------
// SVD Line: 6113

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH4_CNTRL
//    <name> CH4_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007802C) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH4_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH4_CNTRL = (MDR_TIMER2_CH4_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER2_CH1_CNTRL1  --------------------------
// SVD Line: 6117

unsigned int MDR_TIMER2_CH1_CNTRL1 __AT (0x40078030);



// -------------------------  Field Item: MDR_TIMER2_CH1_CNTRL1_SELOE  ----------------------------
// SVD Line: 6126

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40078030) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_CNTRL1 >> 0) & 0x3), ((MDR_TIMER2_CH1_CNTRL1 = (MDR_TIMER2_CH1_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH1_CNTRL1_SELO  -----------------------------
// SVD Line: 6132

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40078030) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_CNTRL1 >> 2) & 0x3), ((MDR_TIMER2_CH1_CNTRL1 = (MDR_TIMER2_CH1_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH1_CNTRL1_INV  -----------------------------
// SVD Line: 6138

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40078030) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH1_CNTRL1_NSELOE  ----------------------------
// SVD Line: 6144

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40078030) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_CNTRL1 >> 8) & 0x3), ((MDR_TIMER2_CH1_CNTRL1 = (MDR_TIMER2_CH1_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH1_CNTRL1_NSELO  ----------------------------
// SVD Line: 6150

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40078030) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_CNTRL1 >> 10) & 0x3), ((MDR_TIMER2_CH1_CNTRL1 = (MDR_TIMER2_CH1_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH1_CNTRL1_NINV  -----------------------------
// SVD Line: 6156

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40078030) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH1_CNTRL1  -----------------------------
// SVD Line: 6117

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH1_CNTRL1
//    <name> CH1_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078030) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH1_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH1_CNTRL1 = (MDR_TIMER2_CH1_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER2_CH2_CNTRL1  --------------------------
// SVD Line: 6164

unsigned int MDR_TIMER2_CH2_CNTRL1 __AT (0x40078034);



// -------------------------  Field Item: MDR_TIMER2_CH2_CNTRL1_SELOE  ----------------------------
// SVD Line: 6126

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40078034) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_CNTRL1 >> 0) & 0x3), ((MDR_TIMER2_CH2_CNTRL1 = (MDR_TIMER2_CH2_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH2_CNTRL1_SELO  -----------------------------
// SVD Line: 6132

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40078034) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_CNTRL1 >> 2) & 0x3), ((MDR_TIMER2_CH2_CNTRL1 = (MDR_TIMER2_CH2_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH2_CNTRL1_INV  -----------------------------
// SVD Line: 6138

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40078034) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH2_CNTRL1_NSELOE  ----------------------------
// SVD Line: 6144

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40078034) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_CNTRL1 >> 8) & 0x3), ((MDR_TIMER2_CH2_CNTRL1 = (MDR_TIMER2_CH2_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH2_CNTRL1_NSELO  ----------------------------
// SVD Line: 6150

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40078034) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_CNTRL1 >> 10) & 0x3), ((MDR_TIMER2_CH2_CNTRL1 = (MDR_TIMER2_CH2_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH2_CNTRL1_NINV  -----------------------------
// SVD Line: 6156

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40078034) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH2_CNTRL1  -----------------------------
// SVD Line: 6164

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH2_CNTRL1
//    <name> CH2_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078034) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH2_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH2_CNTRL1 = (MDR_TIMER2_CH2_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER2_CH3_CNTRL1  --------------------------
// SVD Line: 6168

unsigned int MDR_TIMER2_CH3_CNTRL1 __AT (0x40078038);



// -------------------------  Field Item: MDR_TIMER2_CH3_CNTRL1_SELOE  ----------------------------
// SVD Line: 6126

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40078038) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_CNTRL1 >> 0) & 0x3), ((MDR_TIMER2_CH3_CNTRL1 = (MDR_TIMER2_CH3_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH3_CNTRL1_SELO  -----------------------------
// SVD Line: 6132

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40078038) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_CNTRL1 >> 2) & 0x3), ((MDR_TIMER2_CH3_CNTRL1 = (MDR_TIMER2_CH3_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH3_CNTRL1_INV  -----------------------------
// SVD Line: 6138

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40078038) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH3_CNTRL1_NSELOE  ----------------------------
// SVD Line: 6144

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40078038) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_CNTRL1 >> 8) & 0x3), ((MDR_TIMER2_CH3_CNTRL1 = (MDR_TIMER2_CH3_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH3_CNTRL1_NSELO  ----------------------------
// SVD Line: 6150

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40078038) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_CNTRL1 >> 10) & 0x3), ((MDR_TIMER2_CH3_CNTRL1 = (MDR_TIMER2_CH3_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH3_CNTRL1_NINV  -----------------------------
// SVD Line: 6156

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40078038) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH3_CNTRL1  -----------------------------
// SVD Line: 6168

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH3_CNTRL1
//    <name> CH3_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078038) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH3_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH3_CNTRL1 = (MDR_TIMER2_CH3_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER2_CH4_CNTRL1  --------------------------
// SVD Line: 6172

unsigned int MDR_TIMER2_CH4_CNTRL1 __AT (0x4007803C);



// -------------------------  Field Item: MDR_TIMER2_CH4_CNTRL1_SELOE  ----------------------------
// SVD Line: 6126

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4007803C) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_CNTRL1 >> 0) & 0x3), ((MDR_TIMER2_CH4_CNTRL1 = (MDR_TIMER2_CH4_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH4_CNTRL1_SELO  -----------------------------
// SVD Line: 6132

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4007803C) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_CNTRL1 >> 2) & 0x3), ((MDR_TIMER2_CH4_CNTRL1 = (MDR_TIMER2_CH4_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER2_CH4_CNTRL1_INV  -----------------------------
// SVD Line: 6138

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4007803C) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH4_CNTRL1_NSELOE  ----------------------------
// SVD Line: 6144

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4007803C) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_CNTRL1 >> 8) & 0x3), ((MDR_TIMER2_CH4_CNTRL1 = (MDR_TIMER2_CH4_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH4_CNTRL1_NSELO  ----------------------------
// SVD Line: 6150

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4007803C) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_CNTRL1 >> 10) & 0x3), ((MDR_TIMER2_CH4_CNTRL1 = (MDR_TIMER2_CH4_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_CH4_CNTRL1_NINV  -----------------------------
// SVD Line: 6156

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4007803C) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH4_CNTRL1  -----------------------------
// SVD Line: 6172

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH4_CNTRL1
//    <name> CH4_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007803C) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH4_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH4_CNTRL1 = (MDR_TIMER2_CH4_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL1_NINV </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER2_CH1_DTG  ---------------------------
// SVD Line: 6176

unsigned int MDR_TIMER2_CH1_DTG __AT (0x40078040);



// ---------------------------  Field Item: MDR_TIMER2_CH1_DTG_DTGx  ------------------------------
// SVD Line: 6185

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40078040) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_DTG >> 0) & 0xF), ((MDR_TIMER2_CH1_DTG = (MDR_TIMER2_CH1_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER2_CH1_DTG_EDTS  ------------------------------
// SVD Line: 6191

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40078040) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER2_CH1_DTG_DTG  -------------------------------
// SVD Line: 6197

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40078040) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_DTG >> 8) & 0xFF), ((MDR_TIMER2_CH1_DTG = (MDR_TIMER2_CH1_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER2_CH1_DTG  -------------------------------
// SVD Line: 6176

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH1_DTG
//    <name> CH1_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078040) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH1_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH1_DTG = (MDR_TIMER2_CH1_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER2_CH2_DTG  ---------------------------
// SVD Line: 6205

unsigned int MDR_TIMER2_CH2_DTG __AT (0x40078044);



// ---------------------------  Field Item: MDR_TIMER2_CH2_DTG_DTGx  ------------------------------
// SVD Line: 6185

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40078044) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_DTG >> 0) & 0xF), ((MDR_TIMER2_CH2_DTG = (MDR_TIMER2_CH2_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER2_CH2_DTG_EDTS  ------------------------------
// SVD Line: 6191

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40078044) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER2_CH2_DTG_DTG  -------------------------------
// SVD Line: 6197

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40078044) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_DTG >> 8) & 0xFF), ((MDR_TIMER2_CH2_DTG = (MDR_TIMER2_CH2_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER2_CH2_DTG  -------------------------------
// SVD Line: 6205

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH2_DTG
//    <name> CH2_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078044) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH2_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH2_DTG = (MDR_TIMER2_CH2_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER2_CH3_DTG  ---------------------------
// SVD Line: 6209

unsigned int MDR_TIMER2_CH3_DTG __AT (0x40078048);



// ---------------------------  Field Item: MDR_TIMER2_CH3_DTG_DTGx  ------------------------------
// SVD Line: 6185

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40078048) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_DTG >> 0) & 0xF), ((MDR_TIMER2_CH3_DTG = (MDR_TIMER2_CH3_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER2_CH3_DTG_EDTS  ------------------------------
// SVD Line: 6191

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40078048) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER2_CH3_DTG_DTG  -------------------------------
// SVD Line: 6197

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40078048) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_DTG >> 8) & 0xFF), ((MDR_TIMER2_CH3_DTG = (MDR_TIMER2_CH3_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER2_CH3_DTG  -------------------------------
// SVD Line: 6209

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH3_DTG
//    <name> CH3_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078048) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH3_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH3_DTG = (MDR_TIMER2_CH3_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER2_CH4_DTG  ---------------------------
// SVD Line: 6213

unsigned int MDR_TIMER2_CH4_DTG __AT (0x4007804C);



// ---------------------------  Field Item: MDR_TIMER2_CH4_DTG_DTGx  ------------------------------
// SVD Line: 6185

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4007804C) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_DTG >> 0) & 0xF), ((MDR_TIMER2_CH4_DTG = (MDR_TIMER2_CH4_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER2_CH4_DTG_EDTS  ------------------------------
// SVD Line: 6191

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4007804C) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER2_CH4_DTG_DTG  -------------------------------
// SVD Line: 6197

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4007804C) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_DTG >> 8) & 0xFF), ((MDR_TIMER2_CH4_DTG = (MDR_TIMER2_CH4_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER2_CH4_DTG  -------------------------------
// SVD Line: 6213

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH4_DTG
//    <name> CH4_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007804C) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH4_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH4_DTG = (MDR_TIMER2_CH4_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_DTG_DTG </item>
//  </rtree>
//  


// ---------------------  Register Item Address: MDR_TIMER2_BRKETR_CNTRL  -------------------------
// SVD Line: 6217

unsigned int MDR_TIMER2_BRKETR_CNTRL __AT (0x40078050);



// -----------------------  Field Item: MDR_TIMER2_BRKETR_CNTRL_BRK_INV  --------------------------
// SVD Line: 6226

//  <item> SFDITEM_FIELD__MDR_TIMER2_BRKETR_CNTRL_BRK_INV
//    <name> BRK_INV </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40078050) BRK_INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_BRKETR_CNTRL ) </loc>
//      <o.0..0> BRK_INV
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_BRKETR_CNTRL_ETR_INV  --------------------------
// SVD Line: 6232

//  <item> SFDITEM_FIELD__MDR_TIMER2_BRKETR_CNTRL_ETR_INV
//    <name> ETR_INV </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40078050) ETR_INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_BRKETR_CNTRL ) </loc>
//      <o.1..1> ETR_INV
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_BRKETR_CNTRL_ETR_PSC  --------------------------
// SVD Line: 6238

//  <item> SFDITEM_FIELD__MDR_TIMER2_BRKETR_CNTRL_ETR_PSC
//    <name> ETR_PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40078050) ETR_PSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_BRKETR_CNTRL >> 2) & 0x3), ((MDR_TIMER2_BRKETR_CNTRL = (MDR_TIMER2_BRKETR_CNTRL & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER2_BRKETR_CNTRL_ETR_FILTER  -------------------------
// SVD Line: 6244

//  <item> SFDITEM_FIELD__MDR_TIMER2_BRKETR_CNTRL_ETR_FILTER
//    <name> ETR_FILTER </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40078050) ETR_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_BRKETR_CNTRL >> 4) & 0xF), ((MDR_TIMER2_BRKETR_CNTRL = (MDR_TIMER2_BRKETR_CNTRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_TIMER2_BRKETR_CNTRL  ----------------------------
// SVD Line: 6217

//  <rtree> SFDITEM_REG__MDR_TIMER2_BRKETR_CNTRL
//    <name> BRKETR_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078050) Timer BRK/ETR Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_BRKETR_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_BRKETR_CNTRL = (MDR_TIMER2_BRKETR_CNTRL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_BRKETR_CNTRL_BRK_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_BRKETR_CNTRL_ETR_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_BRKETR_CNTRL_ETR_PSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_BRKETR_CNTRL_ETR_FILTER </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER2_STATUS  ----------------------------
// SVD Line: 6252

unsigned int MDR_TIMER2_STATUS __AT (0x40078054);



// ----------------------  Field Item: MDR_TIMER2_STATUS_CNT_ZERO_EVENT  --------------------------
// SVD Line: 6261

//  <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CNT_ZERO_EVENT
//    <name> CNT_ZERO_EVENT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40078054) CNT_ZERO_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_STATUS ) </loc>
//      <o.0..0> CNT_ZERO_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_STATUS_CNT_ARR_EVENT  --------------------------
// SVD Line: 6267

//  <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CNT_ARR_EVENT
//    <name> CNT_ARR_EVENT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40078054) CNT_ARR_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_STATUS ) </loc>
//      <o.1..1> CNT_ARR_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_STATUS_ETR_RE_EVENT  ---------------------------
// SVD Line: 6273

//  <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_ETR_RE_EVENT
//    <name> ETR_RE_EVENT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40078054) ETR_RE_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_STATUS ) </loc>
//      <o.2..2> ETR_RE_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_STATUS_ETR_FE_EVENT  ---------------------------
// SVD Line: 6279

//  <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_ETR_FE_EVENT
//    <name> ETR_FE_EVENT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40078054) ETR_FE_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_STATUS ) </loc>
//      <o.3..3> ETR_FE_EVENT
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_STATUS_BRK_EVENT  ----------------------------
// SVD Line: 6285

//  <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_BRK_EVENT
//    <name> BRK_EVENT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40078054) BRK_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_STATUS ) </loc>
//      <o.4..4> BRK_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_STATUS_CCR_CAP_EVENT  --------------------------
// SVD Line: 6291

//  <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CCR_CAP_EVENT
//    <name> CCR_CAP_EVENT </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x40078054) CCR_CAP_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_STATUS >> 5) & 0xF), ((MDR_TIMER2_STATUS = (MDR_TIMER2_STATUS & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_STATUS_CCR_REF_EVENT  --------------------------
// SVD Line: 6297

//  <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CCR_REF_EVENT
//    <name> CCR_REF_EVENT </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x40078054) CCR_REF_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_STATUS >> 9) & 0xF), ((MDR_TIMER2_STATUS = (MDR_TIMER2_STATUS & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER2_STATUS_CCR1_CAP_EVENT  --------------------------
// SVD Line: 6303

//  <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CCR1_CAP_EVENT
//    <name> CCR1_CAP_EVENT </name>
//    <rw> 
//    <i> [Bits 15..13] RW (@ 0x40078054) CCR1_CAP_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_STATUS >> 13) & 0x7), ((MDR_TIMER2_STATUS = (MDR_TIMER2_STATUS & ~(0x7UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER2_STATUS  -------------------------------
// SVD Line: 6252

//  <rtree> SFDITEM_REG__MDR_TIMER2_STATUS
//    <name> STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078054) Timer Status Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_STATUS >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_STATUS = (MDR_TIMER2_STATUS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CNT_ZERO_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CNT_ARR_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_ETR_RE_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_ETR_FE_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_BRK_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CCR_CAP_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CCR_REF_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_STATUS_CCR1_CAP_EVENT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER2_IE  ------------------------------
// SVD Line: 6311

unsigned int MDR_TIMER2_IE __AT (0x40078058);



// -----------------------  Field Item: MDR_TIMER2_IE_CNT_ZERO_EVENT_IE  --------------------------
// SVD Line: 6320

//  <item> SFDITEM_FIELD__MDR_TIMER2_IE_CNT_ZERO_EVENT_IE
//    <name> CNT_ZERO_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40078058) CNT_ZERO_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_IE ) </loc>
//      <o.0..0> CNT_ZERO_EVENT_IE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_IE_CNT_ARR_EVENT_IE  ---------------------------
// SVD Line: 6326

//  <item> SFDITEM_FIELD__MDR_TIMER2_IE_CNT_ARR_EVENT_IE
//    <name> CNT_ARR_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40078058) CNT_ARR_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_IE ) </loc>
//      <o.1..1> CNT_ARR_EVENT_IE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_IE_ETR_RE_EVENT_IE  ---------------------------
// SVD Line: 6332

//  <item> SFDITEM_FIELD__MDR_TIMER2_IE_ETR_RE_EVENT_IE
//    <name> ETR_RE_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40078058) ETR_RE_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_IE ) </loc>
//      <o.2..2> ETR_RE_EVENT_IE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_IE_ETR_FE_EVENT_IE  ---------------------------
// SVD Line: 6338

//  <item> SFDITEM_FIELD__MDR_TIMER2_IE_ETR_FE_EVENT_IE
//    <name> ETR_FE_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40078058) ETR_FE_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_IE ) </loc>
//      <o.3..3> ETR_FE_EVENT_IE
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER2_IE_BRK_EVENT_IE  -----------------------------
// SVD Line: 6344

//  <item> SFDITEM_FIELD__MDR_TIMER2_IE_BRK_EVENT_IE
//    <name> BRK_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40078058) BRK_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_IE ) </loc>
//      <o.4..4> BRK_EVENT_IE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_IE_CCR_CAP_EVENT_IE  ---------------------------
// SVD Line: 6350

//  <item> SFDITEM_FIELD__MDR_TIMER2_IE_CCR_CAP_EVENT_IE
//    <name> CCR_CAP_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x40078058) CCR_CAP_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_IE >> 5) & 0xF), ((MDR_TIMER2_IE = (MDR_TIMER2_IE & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_IE_CCR_REF_EVENT_IE  ---------------------------
// SVD Line: 6356

//  <item> SFDITEM_FIELD__MDR_TIMER2_IE_CCR_REF_EVENT_IE
//    <name> CCR_REF_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x40078058) CCR_REF_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_IE >> 9) & 0xF), ((MDR_TIMER2_IE = (MDR_TIMER2_IE & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_IE_CCR1_CAP_EVENT_IE  --------------------------
// SVD Line: 6362

//  <item> SFDITEM_FIELD__MDR_TIMER2_IE_CCR1_CAP_EVENT_IE
//    <name> CCR1_CAP_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x40078058) CCR1_CAP_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_IE >> 13) & 0xF), ((MDR_TIMER2_IE = (MDR_TIMER2_IE & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_TIMER2_IE  ---------------------------------
// SVD Line: 6311

//  <rtree> SFDITEM_REG__MDR_TIMER2_IE
//    <name> IE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078058) Timer Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_IE >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_IE = (MDR_TIMER2_IE & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_IE_CNT_ZERO_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_IE_CNT_ARR_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_IE_ETR_RE_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_IE_ETR_FE_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_IE_BRK_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_IE_CCR_CAP_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_IE_CCR_REF_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_IE_CCR1_CAP_EVENT_IE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER2_DMA_RE  ----------------------------
// SVD Line: 6370

unsigned int MDR_TIMER2_DMA_RE __AT (0x4007805C);



// ---------------------  Field Item: MDR_TIMER2_DMA_RE_CNT_ZERO_EVENT_RE  ------------------------
// SVD Line: 6379

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CNT_ZERO_EVENT_RE
//    <name> CNT_ZERO_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4007805C) CNT_ZERO_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_DMA_RE ) </loc>
//      <o.0..0> CNT_ZERO_EVENT_RE
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER2_DMA_RE_CNT_ARR_EVENT_RE  -------------------------
// SVD Line: 6385

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CNT_ARR_EVENT_RE
//    <name> CNT_ARR_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4007805C) CNT_ARR_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_DMA_RE ) </loc>
//      <o.1..1> CNT_ARR_EVENT_RE
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER2_DMA_RE_ETR_RE_EVENT_RE  -------------------------
// SVD Line: 6391

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_ETR_RE_EVENT_RE
//    <name> ETR_RE_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4007805C) ETR_RE_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_DMA_RE ) </loc>
//      <o.2..2> ETR_RE_EVENT_RE
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER2_DMA_RE_ETR_FE_EVENT_RE  -------------------------
// SVD Line: 6397

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_ETR_FE_EVENT_RE
//    <name> ETR_FE_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4007805C) ETR_FE_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_DMA_RE ) </loc>
//      <o.3..3> ETR_FE_EVENT_RE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER2_DMA_RE_BRK_EVENT_RE  ---------------------------
// SVD Line: 6403

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_BRK_EVENT_RE
//    <name> BRK_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4007805C) BRK_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_DMA_RE ) </loc>
//      <o.4..4> BRK_EVENT_RE
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER2_DMA_RE_CCR_CAP_EVENT_RE  -------------------------
// SVD Line: 6409

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CCR_CAP_EVENT_RE
//    <name> CCR_CAP_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x4007805C) CCR_CAP_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_DMA_RE >> 5) & 0xF), ((MDR_TIMER2_DMA_RE = (MDR_TIMER2_DMA_RE & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER2_DMA_RE_CCR_REF_EVENT_RE  -------------------------
// SVD Line: 6415

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CCR_REF_EVENT_RE
//    <name> CCR_REF_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x4007805C) CCR_REF_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_DMA_RE >> 9) & 0xF), ((MDR_TIMER2_DMA_RE = (MDR_TIMER2_DMA_RE & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER2_DMA_RE_CCR1_CAP_EVENT_RE  ------------------------
// SVD Line: 6421

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CCR1_CAP_EVENT_RE
//    <name> CCR1_CAP_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x4007805C) CCR1_CAP_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_DMA_RE >> 13) & 0xF), ((MDR_TIMER2_DMA_RE = (MDR_TIMER2_DMA_RE & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER2_DMA_RE  -------------------------------
// SVD Line: 6370

//  <rtree> SFDITEM_REG__MDR_TIMER2_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007805C) Timer DMA Request Enable Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_DMA_RE >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_DMA_RE = (MDR_TIMER2_DMA_RE & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CNT_ZERO_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CNT_ARR_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_ETR_RE_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_ETR_FE_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_BRK_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CCR_CAP_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CCR_REF_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE_CCR1_CAP_EVENT_RE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER2_CH1_CNTRL2  --------------------------
// SVD Line: 6429

unsigned int MDR_TIMER2_CH1_CNTRL2 __AT (0x40078060);



// ------------------------  Field Item: MDR_TIMER2_CH1_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 6438

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40078060) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH1_CNTRL2 >> 0) & 0x3), ((MDR_TIMER2_CH1_CNTRL2 = (MDR_TIMER2_CH1_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH1_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 6444

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40078060) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH1_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 6450

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40078060) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH1_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH1_CNTRL2  -----------------------------
// SVD Line: 6429

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH1_CNTRL2
//    <name> CH1_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078060) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH1_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH1_CNTRL2 = (MDR_TIMER2_CH1_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH1_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER2_CH2_CNTRL2  --------------------------
// SVD Line: 6458

unsigned int MDR_TIMER2_CH2_CNTRL2 __AT (0x40078064);



// ------------------------  Field Item: MDR_TIMER2_CH2_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 6438

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40078064) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH2_CNTRL2 >> 0) & 0x3), ((MDR_TIMER2_CH2_CNTRL2 = (MDR_TIMER2_CH2_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH2_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 6444

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40078064) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH2_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 6450

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40078064) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH2_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH2_CNTRL2  -----------------------------
// SVD Line: 6458

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH2_CNTRL2
//    <name> CH2_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078064) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH2_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH2_CNTRL2 = (MDR_TIMER2_CH2_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH2_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER2_CH3_CNTRL2  --------------------------
// SVD Line: 6462

unsigned int MDR_TIMER2_CH3_CNTRL2 __AT (0x40078068);



// ------------------------  Field Item: MDR_TIMER2_CH3_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 6438

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40078068) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH3_CNTRL2 >> 0) & 0x3), ((MDR_TIMER2_CH3_CNTRL2 = (MDR_TIMER2_CH3_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH3_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 6444

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40078068) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH3_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 6450

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40078068) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH3_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH3_CNTRL2  -----------------------------
// SVD Line: 6462

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH3_CNTRL2
//    <name> CH3_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078068) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH3_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH3_CNTRL2 = (MDR_TIMER2_CH3_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH3_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER2_CH4_CNTRL2  --------------------------
// SVD Line: 6466

unsigned int MDR_TIMER2_CH4_CNTRL2 __AT (0x4007806C);



// ------------------------  Field Item: MDR_TIMER2_CH4_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 6438

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4007806C) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER2_CH4_CNTRL2 >> 0) & 0x3), ((MDR_TIMER2_CH4_CNTRL2 = (MDR_TIMER2_CH4_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH4_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 6444

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4007806C) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER2_CH4_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 6450

//  <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4007806C) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER2_CH4_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER2_CH4_CNTRL2  -----------------------------
// SVD Line: 6466

//  <rtree> SFDITEM_REG__MDR_TIMER2_CH4_CNTRL2
//    <name> CH4_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007806C) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CH4_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CH4_CNTRL2 = (MDR_TIMER2_CH4_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CH4_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER2_CCR11  ----------------------------
// SVD Line: 6470

unsigned int MDR_TIMER2_CCR11 __AT (0x40078070);



// ----------------------------  Field Item: MDR_TIMER2_CCR11_CCR  --------------------------------
// SVD Line: 6479

//  <item> SFDITEM_FIELD__MDR_TIMER2_CCR11_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078070) CCR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER2_CCR11 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR11 = (MDR_TIMER2_CCR11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER2_CCR11  --------------------------------
// SVD Line: 6470

//  <rtree> SFDITEM_REG__MDR_TIMER2_CCR11
//    <name> CCR11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078070) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CCR11 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR11 = (MDR_TIMER2_CCR11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CCR11_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER2_CCR21  ----------------------------
// SVD Line: 6487

unsigned int MDR_TIMER2_CCR21 __AT (0x40078074);



// ----------------------------  Field Item: MDR_TIMER2_CCR21_CCR  --------------------------------
// SVD Line: 6479

//  <item> SFDITEM_FIELD__MDR_TIMER2_CCR21_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078074) CCR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER2_CCR21 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR21 = (MDR_TIMER2_CCR21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER2_CCR21  --------------------------------
// SVD Line: 6487

//  <rtree> SFDITEM_REG__MDR_TIMER2_CCR21
//    <name> CCR21 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078074) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CCR21 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR21 = (MDR_TIMER2_CCR21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CCR21_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER2_CCR31  ----------------------------
// SVD Line: 6491

unsigned int MDR_TIMER2_CCR31 __AT (0x40078078);



// ----------------------------  Field Item: MDR_TIMER2_CCR31_CCR  --------------------------------
// SVD Line: 6479

//  <item> SFDITEM_FIELD__MDR_TIMER2_CCR31_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078078) CCR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER2_CCR31 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR31 = (MDR_TIMER2_CCR31 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER2_CCR31  --------------------------------
// SVD Line: 6491

//  <rtree> SFDITEM_REG__MDR_TIMER2_CCR31
//    <name> CCR31 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078078) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CCR31 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR31 = (MDR_TIMER2_CCR31 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CCR31_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER2_CCR41  ----------------------------
// SVD Line: 6495

unsigned int MDR_TIMER2_CCR41 __AT (0x4007807C);



// ----------------------------  Field Item: MDR_TIMER2_CCR41_CCR  --------------------------------
// SVD Line: 6479

//  <item> SFDITEM_FIELD__MDR_TIMER2_CCR41_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007807C) CCR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER2_CCR41 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR41 = (MDR_TIMER2_CCR41 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER2_CCR41  --------------------------------
// SVD Line: 6495

//  <rtree> SFDITEM_REG__MDR_TIMER2_CCR41
//    <name> CCR41 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007807C) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_CCR41 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_CCR41 = (MDR_TIMER2_CCR41 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_CCR41_CCR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER2_DMA_RE1  ---------------------------
// SVD Line: 6499

unsigned int MDR_TIMER2_DMA_RE1 __AT (0x40078080);



// --------------------------  Field Item: MDR_TIMER2_DMA_RE1_DMA_RE  -----------------------------
// SVD Line: 6507

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE1_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40078080) DMA_RE </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_DMA_RE1 >> 0) & 0xFFFF), ((MDR_TIMER2_DMA_RE1 = (MDR_TIMER2_DMA_RE1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER2_DMA_RE1  -------------------------------
// SVD Line: 6499

//  <rtree> SFDITEM_REG__MDR_TIMER2_DMA_RE1
//    <name> DMA_RE1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078080) DMA_RE1 </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_DMA_RE1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_DMA_RE1 = (MDR_TIMER2_DMA_RE1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE1_DMA_RE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER2_DMA_RE2  ---------------------------
// SVD Line: 6515

unsigned int MDR_TIMER2_DMA_RE2 __AT (0x40078084);



// --------------------------  Field Item: MDR_TIMER2_DMA_RE2_DMA_RE  -----------------------------
// SVD Line: 6507

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE2_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40078084) DMA_RE </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_DMA_RE2 >> 0) & 0xFFFF), ((MDR_TIMER2_DMA_RE2 = (MDR_TIMER2_DMA_RE2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER2_DMA_RE2  -------------------------------
// SVD Line: 6515

//  <rtree> SFDITEM_REG__MDR_TIMER2_DMA_RE2
//    <name> DMA_RE2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078084) DMA_RE2 </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_DMA_RE2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_DMA_RE2 = (MDR_TIMER2_DMA_RE2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE2_DMA_RE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER2_DMA_RE3  ---------------------------
// SVD Line: 6519

unsigned int MDR_TIMER2_DMA_RE3 __AT (0x40078088);



// --------------------------  Field Item: MDR_TIMER2_DMA_RE3_DMA_RE  -----------------------------
// SVD Line: 6507

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE3_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40078088) DMA_RE </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_DMA_RE3 >> 0) & 0xFFFF), ((MDR_TIMER2_DMA_RE3 = (MDR_TIMER2_DMA_RE3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER2_DMA_RE3  -------------------------------
// SVD Line: 6519

//  <rtree> SFDITEM_REG__MDR_TIMER2_DMA_RE3
//    <name> DMA_RE3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40078088) DMA_RE3 </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_DMA_RE3 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_DMA_RE3 = (MDR_TIMER2_DMA_RE3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE3_DMA_RE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER2_DMA_RE4  ---------------------------
// SVD Line: 6523

unsigned int MDR_TIMER2_DMA_RE4 __AT (0x4007808C);



// --------------------------  Field Item: MDR_TIMER2_DMA_RE4_DMA_RE  -----------------------------
// SVD Line: 6507

//  <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE4_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4007808C) DMA_RE </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER2_DMA_RE4 >> 0) & 0xFFFF), ((MDR_TIMER2_DMA_RE4 = (MDR_TIMER2_DMA_RE4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER2_DMA_RE4  -------------------------------
// SVD Line: 6523

//  <rtree> SFDITEM_REG__MDR_TIMER2_DMA_RE4
//    <name> DMA_RE4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4007808C) DMA_RE4 </i>
//    <loc> ( (unsigned int)((MDR_TIMER2_DMA_RE4 >> 0) & 0xFFFFFFFF), ((MDR_TIMER2_DMA_RE4 = (MDR_TIMER2_DMA_RE4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER2_DMA_RE4_DMA_RE </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_TIMER2  ----------------------------------
// SVD Line: 6529

//  <view> MDR_TIMER2
//    <name> MDR_TIMER2 </name>
//    <item> SFDITEM_REG__MDR_TIMER2_CNT </item>
//    <item> SFDITEM_REG__MDR_TIMER2_PSG </item>
//    <item> SFDITEM_REG__MDR_TIMER2_ARR </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CCR1 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CCR2 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CCR3 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CCR4 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH1_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH2_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH3_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH4_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH1_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH2_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH3_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH4_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH1_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH2_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH3_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH4_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER2_BRKETR_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER2_STATUS </item>
//    <item> SFDITEM_REG__MDR_TIMER2_IE </item>
//    <item> SFDITEM_REG__MDR_TIMER2_DMA_RE </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH1_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH2_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH3_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CH4_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CCR11 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CCR21 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CCR31 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_CCR41 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_DMA_RE1 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_DMA_RE2 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_DMA_RE3 </item>
//    <item> SFDITEM_REG__MDR_TIMER2_DMA_RE4 </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_TIMER3_CNT  -----------------------------
// SVD Line: 5907

unsigned int MDR_TIMER3_CNT __AT (0x40080000);



// -----------------------------  Field Item: MDR_TIMER3_CNT_CNT  ---------------------------------
// SVD Line: 5916

//  <item> SFDITEM_FIELD__MDR_TIMER3_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080000) CNT </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER3_CNT >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CNT = (MDR_TIMER3_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER3_CNT  ---------------------------------
// SVD Line: 5907

//  <rtree> SFDITEM_REG__MDR_TIMER3_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080000) Timer Counter Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CNT >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CNT = (MDR_TIMER3_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CNT_CNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER3_PSG  -----------------------------
// SVD Line: 5924

unsigned int MDR_TIMER3_PSG __AT (0x40080004);



// -----------------------------  Field Item: MDR_TIMER3_PSG_PSG  ---------------------------------
// SVD Line: 5933

//  <item> SFDITEM_FIELD__MDR_TIMER3_PSG_PSG
//    <name> PSG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40080004) PSG </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_PSG >> 0) & 0xFFFF), ((MDR_TIMER3_PSG = (MDR_TIMER3_PSG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER3_PSG  ---------------------------------
// SVD Line: 5924

//  <rtree> SFDITEM_REG__MDR_TIMER3_PSG
//    <name> PSG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080004) Timer Clock Prescaler Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_PSG >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_PSG = (MDR_TIMER3_PSG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_PSG_PSG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER3_ARR  -----------------------------
// SVD Line: 5941

unsigned int MDR_TIMER3_ARR __AT (0x40080008);



// -----------------------------  Field Item: MDR_TIMER3_ARR_ARR  ---------------------------------
// SVD Line: 5950

//  <item> SFDITEM_FIELD__MDR_TIMER3_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080008) ARR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER3_ARR >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_ARR = (MDR_TIMER3_ARR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER3_ARR  ---------------------------------
// SVD Line: 5941

//  <rtree> SFDITEM_REG__MDR_TIMER3_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080008) Timer Auto-Reload Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_ARR >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_ARR = (MDR_TIMER3_ARR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_ARR_ARR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER3_CNTRL  ----------------------------
// SVD Line: 5958

unsigned int MDR_TIMER3_CNTRL __AT (0x4008000C);



// ---------------------------  Field Item: MDR_TIMER3_CNTRL_CNT_EN  ------------------------------
// SVD Line: 5967

//  <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_CNT_EN
//    <name> CNT_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4008000C) CNT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CNTRL ) </loc>
//      <o.0..0> CNT_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CNTRL_ARRB_EN  ------------------------------
// SVD Line: 5973

//  <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_ARRB_EN
//    <name> ARRB_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4008000C) ARRB_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CNTRL ) </loc>
//      <o.1..1> ARRB_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CNTRL_WR_CMPL  ------------------------------
// SVD Line: 5979

//  <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4008000C) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CNTRL ) </loc>
//      <o.2..2> WR_CMPL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_TIMER3_CNTRL_DIR  --------------------------------
// SVD Line: 5985

//  <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4008000C) DIR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CNTRL ) </loc>
//      <o.3..3> DIR
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_TIMER3_CNTRL_FDTS  -------------------------------
// SVD Line: 5991

//  <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_FDTS
//    <name> FDTS </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4008000C) FDTS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CNTRL >> 4) & 0x3), ((MDR_TIMER3_CNTRL = (MDR_TIMER3_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CNTRL_CNT_MODE  -----------------------------
// SVD Line: 5997

//  <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_CNT_MODE
//    <name> CNT_MODE </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4008000C) CNT_MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CNTRL >> 6) & 0x3), ((MDR_TIMER3_CNTRL = (MDR_TIMER3_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CNTRL_EVENT_SEL  -----------------------------
// SVD Line: 6003

//  <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_EVENT_SEL
//    <name> EVENT_SEL </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4008000C) EVENT_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CNTRL >> 8) & 0xF), ((MDR_TIMER3_CNTRL = (MDR_TIMER3_CNTRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER3_CNTRL  --------------------------------
// SVD Line: 5958

//  <rtree> SFDITEM_REG__MDR_TIMER3_CNTRL
//    <name> CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008000C) Timer Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CNTRL = (MDR_TIMER3_CNTRL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_CNT_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_ARRB_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_DIR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_FDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_CNT_MODE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CNTRL_EVENT_SEL </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER3_CCR1  -----------------------------
// SVD Line: 6011

unsigned int MDR_TIMER3_CCR1 __AT (0x40080010);



// -----------------------------  Field Item: MDR_TIMER3_CCR1_CCR  --------------------------------
// SVD Line: 6020

//  <item> SFDITEM_FIELD__MDR_TIMER3_CCR1_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40080010) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_CCR1 >> 0) & 0xFFFF), ((MDR_TIMER3_CCR1 = (MDR_TIMER3_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER3_CCR1  --------------------------------
// SVD Line: 6011

//  <rtree> SFDITEM_REG__MDR_TIMER3_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080010) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CCR1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR1 = (MDR_TIMER3_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CCR1_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER3_CCR2  -----------------------------
// SVD Line: 6028

unsigned int MDR_TIMER3_CCR2 __AT (0x40080014);



// -----------------------------  Field Item: MDR_TIMER3_CCR2_CCR  --------------------------------
// SVD Line: 6020

//  <item> SFDITEM_FIELD__MDR_TIMER3_CCR2_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40080014) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_CCR2 >> 0) & 0xFFFF), ((MDR_TIMER3_CCR2 = (MDR_TIMER3_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER3_CCR2  --------------------------------
// SVD Line: 6028

//  <rtree> SFDITEM_REG__MDR_TIMER3_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080014) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CCR2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR2 = (MDR_TIMER3_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CCR2_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER3_CCR3  -----------------------------
// SVD Line: 6032

unsigned int MDR_TIMER3_CCR3 __AT (0x40080018);



// -----------------------------  Field Item: MDR_TIMER3_CCR3_CCR  --------------------------------
// SVD Line: 6020

//  <item> SFDITEM_FIELD__MDR_TIMER3_CCR3_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40080018) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_CCR3 >> 0) & 0xFFFF), ((MDR_TIMER3_CCR3 = (MDR_TIMER3_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER3_CCR3  --------------------------------
// SVD Line: 6032

//  <rtree> SFDITEM_REG__MDR_TIMER3_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080018) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CCR3 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR3 = (MDR_TIMER3_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CCR3_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER3_CCR4  -----------------------------
// SVD Line: 6036

unsigned int MDR_TIMER3_CCR4 __AT (0x4008001C);



// -----------------------------  Field Item: MDR_TIMER3_CCR4_CCR  --------------------------------
// SVD Line: 6020

//  <item> SFDITEM_FIELD__MDR_TIMER3_CCR4_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4008001C) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_CCR4 >> 0) & 0xFFFF), ((MDR_TIMER3_CCR4 = (MDR_TIMER3_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER3_CCR4  --------------------------------
// SVD Line: 6036

//  <rtree> SFDITEM_REG__MDR_TIMER3_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008001C) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CCR4 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR4 = (MDR_TIMER3_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CCR4_CCR </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER3_CH1_CNTRL  --------------------------
// SVD Line: 6040

unsigned int MDR_TIMER3_CH1_CNTRL __AT (0x40080020);



// -------------------------  Field Item: MDR_TIMER3_CH1_CNTRL_CHFLTR  ----------------------------
// SVD Line: 6049

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40080020) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_CNTRL >> 0) & 0xF), ((MDR_TIMER3_CH1_CNTRL = (MDR_TIMER3_CH1_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH1_CNTRL_CHSEL  -----------------------------
// SVD Line: 6055

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40080020) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_CNTRL >> 4) & 0x3), ((MDR_TIMER3_CH1_CNTRL = (MDR_TIMER3_CH1_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH1_CNTRL_CHPSC  -----------------------------
// SVD Line: 6061

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40080020) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_CNTRL >> 6) & 0x3), ((MDR_TIMER3_CH1_CNTRL = (MDR_TIMER3_CH1_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH1_CNTRL_OCCE  -----------------------------
// SVD Line: 6067

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40080020) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH1_CNTRL_OCCM  -----------------------------
// SVD Line: 6073

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40080020) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_CNTRL >> 9) & 0x7), ((MDR_TIMER3_CH1_CNTRL = (MDR_TIMER3_CH1_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH1_CNTRL_BRKEN  -----------------------------
// SVD Line: 6079

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40080020) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH1_CNTRL_ETREN  -----------------------------
// SVD Line: 6085

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40080020) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH1_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 6091

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40080020) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH1_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40080020) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH1_CNTRL  ------------------------------
// SVD Line: 6040

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH1_CNTRL
//    <name> CH1_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080020) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH1_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH1_CNTRL = (MDR_TIMER3_CH1_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER3_CH2_CNTRL  --------------------------
// SVD Line: 6105

unsigned int MDR_TIMER3_CH2_CNTRL __AT (0x40080024);



// -------------------------  Field Item: MDR_TIMER3_CH2_CNTRL_CHFLTR  ----------------------------
// SVD Line: 6049

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40080024) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_CNTRL >> 0) & 0xF), ((MDR_TIMER3_CH2_CNTRL = (MDR_TIMER3_CH2_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH2_CNTRL_CHSEL  -----------------------------
// SVD Line: 6055

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40080024) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_CNTRL >> 4) & 0x3), ((MDR_TIMER3_CH2_CNTRL = (MDR_TIMER3_CH2_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH2_CNTRL_CHPSC  -----------------------------
// SVD Line: 6061

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40080024) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_CNTRL >> 6) & 0x3), ((MDR_TIMER3_CH2_CNTRL = (MDR_TIMER3_CH2_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH2_CNTRL_OCCE  -----------------------------
// SVD Line: 6067

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40080024) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH2_CNTRL_OCCM  -----------------------------
// SVD Line: 6073

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40080024) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_CNTRL >> 9) & 0x7), ((MDR_TIMER3_CH2_CNTRL = (MDR_TIMER3_CH2_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH2_CNTRL_BRKEN  -----------------------------
// SVD Line: 6079

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40080024) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH2_CNTRL_ETREN  -----------------------------
// SVD Line: 6085

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40080024) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH2_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 6091

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40080024) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH2_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40080024) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH2_CNTRL  ------------------------------
// SVD Line: 6105

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH2_CNTRL
//    <name> CH2_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080024) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH2_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH2_CNTRL = (MDR_TIMER3_CH2_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER3_CH3_CNTRL  --------------------------
// SVD Line: 6109

unsigned int MDR_TIMER3_CH3_CNTRL __AT (0x40080028);



// -------------------------  Field Item: MDR_TIMER3_CH3_CNTRL_CHFLTR  ----------------------------
// SVD Line: 6049

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40080028) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_CNTRL >> 0) & 0xF), ((MDR_TIMER3_CH3_CNTRL = (MDR_TIMER3_CH3_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH3_CNTRL_CHSEL  -----------------------------
// SVD Line: 6055

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40080028) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_CNTRL >> 4) & 0x3), ((MDR_TIMER3_CH3_CNTRL = (MDR_TIMER3_CH3_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH3_CNTRL_CHPSC  -----------------------------
// SVD Line: 6061

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40080028) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_CNTRL >> 6) & 0x3), ((MDR_TIMER3_CH3_CNTRL = (MDR_TIMER3_CH3_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH3_CNTRL_OCCE  -----------------------------
// SVD Line: 6067

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40080028) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH3_CNTRL_OCCM  -----------------------------
// SVD Line: 6073

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40080028) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_CNTRL >> 9) & 0x7), ((MDR_TIMER3_CH3_CNTRL = (MDR_TIMER3_CH3_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH3_CNTRL_BRKEN  -----------------------------
// SVD Line: 6079

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40080028) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH3_CNTRL_ETREN  -----------------------------
// SVD Line: 6085

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40080028) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH3_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 6091

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40080028) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH3_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40080028) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH3_CNTRL  ------------------------------
// SVD Line: 6109

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH3_CNTRL
//    <name> CH3_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080028) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH3_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH3_CNTRL = (MDR_TIMER3_CH3_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER3_CH4_CNTRL  --------------------------
// SVD Line: 6113

unsigned int MDR_TIMER3_CH4_CNTRL __AT (0x4008002C);



// -------------------------  Field Item: MDR_TIMER3_CH4_CNTRL_CHFLTR  ----------------------------
// SVD Line: 6049

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4008002C) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_CNTRL >> 0) & 0xF), ((MDR_TIMER3_CH4_CNTRL = (MDR_TIMER3_CH4_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH4_CNTRL_CHSEL  -----------------------------
// SVD Line: 6055

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4008002C) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_CNTRL >> 4) & 0x3), ((MDR_TIMER3_CH4_CNTRL = (MDR_TIMER3_CH4_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH4_CNTRL_CHPSC  -----------------------------
// SVD Line: 6061

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4008002C) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_CNTRL >> 6) & 0x3), ((MDR_TIMER3_CH4_CNTRL = (MDR_TIMER3_CH4_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH4_CNTRL_OCCE  -----------------------------
// SVD Line: 6067

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4008002C) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH4_CNTRL_OCCM  -----------------------------
// SVD Line: 6073

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x4008002C) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_CNTRL >> 9) & 0x7), ((MDR_TIMER3_CH4_CNTRL = (MDR_TIMER3_CH4_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH4_CNTRL_BRKEN  -----------------------------
// SVD Line: 6079

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4008002C) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH4_CNTRL_ETREN  -----------------------------
// SVD Line: 6085

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4008002C) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH4_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 6091

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4008002C) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH4_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4008002C) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH4_CNTRL  ------------------------------
// SVD Line: 6113

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH4_CNTRL
//    <name> CH4_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008002C) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH4_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH4_CNTRL = (MDR_TIMER3_CH4_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER3_CH1_CNTRL1  --------------------------
// SVD Line: 6117

unsigned int MDR_TIMER3_CH1_CNTRL1 __AT (0x40080030);



// -------------------------  Field Item: MDR_TIMER3_CH1_CNTRL1_SELOE  ----------------------------
// SVD Line: 6126

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40080030) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_CNTRL1 >> 0) & 0x3), ((MDR_TIMER3_CH1_CNTRL1 = (MDR_TIMER3_CH1_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH1_CNTRL1_SELO  -----------------------------
// SVD Line: 6132

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40080030) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_CNTRL1 >> 2) & 0x3), ((MDR_TIMER3_CH1_CNTRL1 = (MDR_TIMER3_CH1_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH1_CNTRL1_INV  -----------------------------
// SVD Line: 6138

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40080030) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH1_CNTRL1_NSELOE  ----------------------------
// SVD Line: 6144

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40080030) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_CNTRL1 >> 8) & 0x3), ((MDR_TIMER3_CH1_CNTRL1 = (MDR_TIMER3_CH1_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH1_CNTRL1_NSELO  ----------------------------
// SVD Line: 6150

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40080030) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_CNTRL1 >> 10) & 0x3), ((MDR_TIMER3_CH1_CNTRL1 = (MDR_TIMER3_CH1_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH1_CNTRL1_NINV  -----------------------------
// SVD Line: 6156

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40080030) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH1_CNTRL1  -----------------------------
// SVD Line: 6117

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH1_CNTRL1
//    <name> CH1_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080030) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH1_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH1_CNTRL1 = (MDR_TIMER3_CH1_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER3_CH2_CNTRL1  --------------------------
// SVD Line: 6164

unsigned int MDR_TIMER3_CH2_CNTRL1 __AT (0x40080034);



// -------------------------  Field Item: MDR_TIMER3_CH2_CNTRL1_SELOE  ----------------------------
// SVD Line: 6126

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40080034) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_CNTRL1 >> 0) & 0x3), ((MDR_TIMER3_CH2_CNTRL1 = (MDR_TIMER3_CH2_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH2_CNTRL1_SELO  -----------------------------
// SVD Line: 6132

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40080034) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_CNTRL1 >> 2) & 0x3), ((MDR_TIMER3_CH2_CNTRL1 = (MDR_TIMER3_CH2_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH2_CNTRL1_INV  -----------------------------
// SVD Line: 6138

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40080034) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH2_CNTRL1_NSELOE  ----------------------------
// SVD Line: 6144

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40080034) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_CNTRL1 >> 8) & 0x3), ((MDR_TIMER3_CH2_CNTRL1 = (MDR_TIMER3_CH2_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH2_CNTRL1_NSELO  ----------------------------
// SVD Line: 6150

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40080034) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_CNTRL1 >> 10) & 0x3), ((MDR_TIMER3_CH2_CNTRL1 = (MDR_TIMER3_CH2_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH2_CNTRL1_NINV  -----------------------------
// SVD Line: 6156

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40080034) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH2_CNTRL1  -----------------------------
// SVD Line: 6164

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH2_CNTRL1
//    <name> CH2_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080034) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH2_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH2_CNTRL1 = (MDR_TIMER3_CH2_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER3_CH3_CNTRL1  --------------------------
// SVD Line: 6168

unsigned int MDR_TIMER3_CH3_CNTRL1 __AT (0x40080038);



// -------------------------  Field Item: MDR_TIMER3_CH3_CNTRL1_SELOE  ----------------------------
// SVD Line: 6126

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40080038) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_CNTRL1 >> 0) & 0x3), ((MDR_TIMER3_CH3_CNTRL1 = (MDR_TIMER3_CH3_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH3_CNTRL1_SELO  -----------------------------
// SVD Line: 6132

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40080038) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_CNTRL1 >> 2) & 0x3), ((MDR_TIMER3_CH3_CNTRL1 = (MDR_TIMER3_CH3_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH3_CNTRL1_INV  -----------------------------
// SVD Line: 6138

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40080038) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH3_CNTRL1_NSELOE  ----------------------------
// SVD Line: 6144

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40080038) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_CNTRL1 >> 8) & 0x3), ((MDR_TIMER3_CH3_CNTRL1 = (MDR_TIMER3_CH3_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH3_CNTRL1_NSELO  ----------------------------
// SVD Line: 6150

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40080038) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_CNTRL1 >> 10) & 0x3), ((MDR_TIMER3_CH3_CNTRL1 = (MDR_TIMER3_CH3_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH3_CNTRL1_NINV  -----------------------------
// SVD Line: 6156

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40080038) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH3_CNTRL1  -----------------------------
// SVD Line: 6168

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH3_CNTRL1
//    <name> CH3_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080038) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH3_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH3_CNTRL1 = (MDR_TIMER3_CH3_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER3_CH4_CNTRL1  --------------------------
// SVD Line: 6172

unsigned int MDR_TIMER3_CH4_CNTRL1 __AT (0x4008003C);



// -------------------------  Field Item: MDR_TIMER3_CH4_CNTRL1_SELOE  ----------------------------
// SVD Line: 6126

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4008003C) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_CNTRL1 >> 0) & 0x3), ((MDR_TIMER3_CH4_CNTRL1 = (MDR_TIMER3_CH4_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH4_CNTRL1_SELO  -----------------------------
// SVD Line: 6132

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4008003C) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_CNTRL1 >> 2) & 0x3), ((MDR_TIMER3_CH4_CNTRL1 = (MDR_TIMER3_CH4_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER3_CH4_CNTRL1_INV  -----------------------------
// SVD Line: 6138

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4008003C) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH4_CNTRL1_NSELOE  ----------------------------
// SVD Line: 6144

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4008003C) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_CNTRL1 >> 8) & 0x3), ((MDR_TIMER3_CH4_CNTRL1 = (MDR_TIMER3_CH4_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH4_CNTRL1_NSELO  ----------------------------
// SVD Line: 6150

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4008003C) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_CNTRL1 >> 10) & 0x3), ((MDR_TIMER3_CH4_CNTRL1 = (MDR_TIMER3_CH4_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_CH4_CNTRL1_NINV  -----------------------------
// SVD Line: 6156

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4008003C) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH4_CNTRL1  -----------------------------
// SVD Line: 6172

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH4_CNTRL1
//    <name> CH4_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008003C) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH4_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH4_CNTRL1 = (MDR_TIMER3_CH4_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL1_NINV </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER3_CH1_DTG  ---------------------------
// SVD Line: 6176

unsigned int MDR_TIMER3_CH1_DTG __AT (0x40080040);



// ---------------------------  Field Item: MDR_TIMER3_CH1_DTG_DTGx  ------------------------------
// SVD Line: 6185

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40080040) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_DTG >> 0) & 0xF), ((MDR_TIMER3_CH1_DTG = (MDR_TIMER3_CH1_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER3_CH1_DTG_EDTS  ------------------------------
// SVD Line: 6191

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40080040) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER3_CH1_DTG_DTG  -------------------------------
// SVD Line: 6197

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40080040) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_DTG >> 8) & 0xFF), ((MDR_TIMER3_CH1_DTG = (MDR_TIMER3_CH1_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER3_CH1_DTG  -------------------------------
// SVD Line: 6176

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH1_DTG
//    <name> CH1_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080040) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH1_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH1_DTG = (MDR_TIMER3_CH1_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER3_CH2_DTG  ---------------------------
// SVD Line: 6205

unsigned int MDR_TIMER3_CH2_DTG __AT (0x40080044);



// ---------------------------  Field Item: MDR_TIMER3_CH2_DTG_DTGx  ------------------------------
// SVD Line: 6185

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40080044) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_DTG >> 0) & 0xF), ((MDR_TIMER3_CH2_DTG = (MDR_TIMER3_CH2_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER3_CH2_DTG_EDTS  ------------------------------
// SVD Line: 6191

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40080044) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER3_CH2_DTG_DTG  -------------------------------
// SVD Line: 6197

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40080044) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_DTG >> 8) & 0xFF), ((MDR_TIMER3_CH2_DTG = (MDR_TIMER3_CH2_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER3_CH2_DTG  -------------------------------
// SVD Line: 6205

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH2_DTG
//    <name> CH2_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080044) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH2_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH2_DTG = (MDR_TIMER3_CH2_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER3_CH3_DTG  ---------------------------
// SVD Line: 6209

unsigned int MDR_TIMER3_CH3_DTG __AT (0x40080048);



// ---------------------------  Field Item: MDR_TIMER3_CH3_DTG_DTGx  ------------------------------
// SVD Line: 6185

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40080048) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_DTG >> 0) & 0xF), ((MDR_TIMER3_CH3_DTG = (MDR_TIMER3_CH3_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER3_CH3_DTG_EDTS  ------------------------------
// SVD Line: 6191

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40080048) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER3_CH3_DTG_DTG  -------------------------------
// SVD Line: 6197

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40080048) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_DTG >> 8) & 0xFF), ((MDR_TIMER3_CH3_DTG = (MDR_TIMER3_CH3_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER3_CH3_DTG  -------------------------------
// SVD Line: 6209

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH3_DTG
//    <name> CH3_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080048) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH3_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH3_DTG = (MDR_TIMER3_CH3_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER3_CH4_DTG  ---------------------------
// SVD Line: 6213

unsigned int MDR_TIMER3_CH4_DTG __AT (0x4008004C);



// ---------------------------  Field Item: MDR_TIMER3_CH4_DTG_DTGx  ------------------------------
// SVD Line: 6185

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4008004C) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_DTG >> 0) & 0xF), ((MDR_TIMER3_CH4_DTG = (MDR_TIMER3_CH4_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER3_CH4_DTG_EDTS  ------------------------------
// SVD Line: 6191

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4008004C) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER3_CH4_DTG_DTG  -------------------------------
// SVD Line: 6197

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4008004C) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_DTG >> 8) & 0xFF), ((MDR_TIMER3_CH4_DTG = (MDR_TIMER3_CH4_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER3_CH4_DTG  -------------------------------
// SVD Line: 6213

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH4_DTG
//    <name> CH4_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008004C) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH4_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH4_DTG = (MDR_TIMER3_CH4_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_DTG_DTG </item>
//  </rtree>
//  


// ---------------------  Register Item Address: MDR_TIMER3_BRKETR_CNTRL  -------------------------
// SVD Line: 6217

unsigned int MDR_TIMER3_BRKETR_CNTRL __AT (0x40080050);



// -----------------------  Field Item: MDR_TIMER3_BRKETR_CNTRL_BRK_INV  --------------------------
// SVD Line: 6226

//  <item> SFDITEM_FIELD__MDR_TIMER3_BRKETR_CNTRL_BRK_INV
//    <name> BRK_INV </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40080050) BRK_INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_BRKETR_CNTRL ) </loc>
//      <o.0..0> BRK_INV
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_BRKETR_CNTRL_ETR_INV  --------------------------
// SVD Line: 6232

//  <item> SFDITEM_FIELD__MDR_TIMER3_BRKETR_CNTRL_ETR_INV
//    <name> ETR_INV </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40080050) ETR_INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_BRKETR_CNTRL ) </loc>
//      <o.1..1> ETR_INV
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_BRKETR_CNTRL_ETR_PSC  --------------------------
// SVD Line: 6238

//  <item> SFDITEM_FIELD__MDR_TIMER3_BRKETR_CNTRL_ETR_PSC
//    <name> ETR_PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40080050) ETR_PSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_BRKETR_CNTRL >> 2) & 0x3), ((MDR_TIMER3_BRKETR_CNTRL = (MDR_TIMER3_BRKETR_CNTRL & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER3_BRKETR_CNTRL_ETR_FILTER  -------------------------
// SVD Line: 6244

//  <item> SFDITEM_FIELD__MDR_TIMER3_BRKETR_CNTRL_ETR_FILTER
//    <name> ETR_FILTER </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40080050) ETR_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_BRKETR_CNTRL >> 4) & 0xF), ((MDR_TIMER3_BRKETR_CNTRL = (MDR_TIMER3_BRKETR_CNTRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_TIMER3_BRKETR_CNTRL  ----------------------------
// SVD Line: 6217

//  <rtree> SFDITEM_REG__MDR_TIMER3_BRKETR_CNTRL
//    <name> BRKETR_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080050) Timer BRK/ETR Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_BRKETR_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_BRKETR_CNTRL = (MDR_TIMER3_BRKETR_CNTRL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_BRKETR_CNTRL_BRK_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_BRKETR_CNTRL_ETR_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_BRKETR_CNTRL_ETR_PSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_BRKETR_CNTRL_ETR_FILTER </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER3_STATUS  ----------------------------
// SVD Line: 6252

unsigned int MDR_TIMER3_STATUS __AT (0x40080054);



// ----------------------  Field Item: MDR_TIMER3_STATUS_CNT_ZERO_EVENT  --------------------------
// SVD Line: 6261

//  <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CNT_ZERO_EVENT
//    <name> CNT_ZERO_EVENT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40080054) CNT_ZERO_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_STATUS ) </loc>
//      <o.0..0> CNT_ZERO_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_STATUS_CNT_ARR_EVENT  --------------------------
// SVD Line: 6267

//  <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CNT_ARR_EVENT
//    <name> CNT_ARR_EVENT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40080054) CNT_ARR_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_STATUS ) </loc>
//      <o.1..1> CNT_ARR_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_STATUS_ETR_RE_EVENT  ---------------------------
// SVD Line: 6273

//  <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_ETR_RE_EVENT
//    <name> ETR_RE_EVENT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40080054) ETR_RE_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_STATUS ) </loc>
//      <o.2..2> ETR_RE_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_STATUS_ETR_FE_EVENT  ---------------------------
// SVD Line: 6279

//  <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_ETR_FE_EVENT
//    <name> ETR_FE_EVENT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40080054) ETR_FE_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_STATUS ) </loc>
//      <o.3..3> ETR_FE_EVENT
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_STATUS_BRK_EVENT  ----------------------------
// SVD Line: 6285

//  <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_BRK_EVENT
//    <name> BRK_EVENT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40080054) BRK_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_STATUS ) </loc>
//      <o.4..4> BRK_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_STATUS_CCR_CAP_EVENT  --------------------------
// SVD Line: 6291

//  <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CCR_CAP_EVENT
//    <name> CCR_CAP_EVENT </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x40080054) CCR_CAP_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_STATUS >> 5) & 0xF), ((MDR_TIMER3_STATUS = (MDR_TIMER3_STATUS & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_STATUS_CCR_REF_EVENT  --------------------------
// SVD Line: 6297

//  <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CCR_REF_EVENT
//    <name> CCR_REF_EVENT </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x40080054) CCR_REF_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_STATUS >> 9) & 0xF), ((MDR_TIMER3_STATUS = (MDR_TIMER3_STATUS & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER3_STATUS_CCR1_CAP_EVENT  --------------------------
// SVD Line: 6303

//  <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CCR1_CAP_EVENT
//    <name> CCR1_CAP_EVENT </name>
//    <rw> 
//    <i> [Bits 15..13] RW (@ 0x40080054) CCR1_CAP_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_STATUS >> 13) & 0x7), ((MDR_TIMER3_STATUS = (MDR_TIMER3_STATUS & ~(0x7UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER3_STATUS  -------------------------------
// SVD Line: 6252

//  <rtree> SFDITEM_REG__MDR_TIMER3_STATUS
//    <name> STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080054) Timer Status Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_STATUS >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_STATUS = (MDR_TIMER3_STATUS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CNT_ZERO_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CNT_ARR_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_ETR_RE_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_ETR_FE_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_BRK_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CCR_CAP_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CCR_REF_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_STATUS_CCR1_CAP_EVENT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER3_IE  ------------------------------
// SVD Line: 6311

unsigned int MDR_TIMER3_IE __AT (0x40080058);



// -----------------------  Field Item: MDR_TIMER3_IE_CNT_ZERO_EVENT_IE  --------------------------
// SVD Line: 6320

//  <item> SFDITEM_FIELD__MDR_TIMER3_IE_CNT_ZERO_EVENT_IE
//    <name> CNT_ZERO_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40080058) CNT_ZERO_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_IE ) </loc>
//      <o.0..0> CNT_ZERO_EVENT_IE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_IE_CNT_ARR_EVENT_IE  ---------------------------
// SVD Line: 6326

//  <item> SFDITEM_FIELD__MDR_TIMER3_IE_CNT_ARR_EVENT_IE
//    <name> CNT_ARR_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40080058) CNT_ARR_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_IE ) </loc>
//      <o.1..1> CNT_ARR_EVENT_IE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_IE_ETR_RE_EVENT_IE  ---------------------------
// SVD Line: 6332

//  <item> SFDITEM_FIELD__MDR_TIMER3_IE_ETR_RE_EVENT_IE
//    <name> ETR_RE_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40080058) ETR_RE_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_IE ) </loc>
//      <o.2..2> ETR_RE_EVENT_IE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_IE_ETR_FE_EVENT_IE  ---------------------------
// SVD Line: 6338

//  <item> SFDITEM_FIELD__MDR_TIMER3_IE_ETR_FE_EVENT_IE
//    <name> ETR_FE_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40080058) ETR_FE_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_IE ) </loc>
//      <o.3..3> ETR_FE_EVENT_IE
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER3_IE_BRK_EVENT_IE  -----------------------------
// SVD Line: 6344

//  <item> SFDITEM_FIELD__MDR_TIMER3_IE_BRK_EVENT_IE
//    <name> BRK_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40080058) BRK_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_IE ) </loc>
//      <o.4..4> BRK_EVENT_IE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_IE_CCR_CAP_EVENT_IE  ---------------------------
// SVD Line: 6350

//  <item> SFDITEM_FIELD__MDR_TIMER3_IE_CCR_CAP_EVENT_IE
//    <name> CCR_CAP_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x40080058) CCR_CAP_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_IE >> 5) & 0xF), ((MDR_TIMER3_IE = (MDR_TIMER3_IE & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_IE_CCR_REF_EVENT_IE  ---------------------------
// SVD Line: 6356

//  <item> SFDITEM_FIELD__MDR_TIMER3_IE_CCR_REF_EVENT_IE
//    <name> CCR_REF_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x40080058) CCR_REF_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_IE >> 9) & 0xF), ((MDR_TIMER3_IE = (MDR_TIMER3_IE & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_IE_CCR1_CAP_EVENT_IE  --------------------------
// SVD Line: 6362

//  <item> SFDITEM_FIELD__MDR_TIMER3_IE_CCR1_CAP_EVENT_IE
//    <name> CCR1_CAP_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x40080058) CCR1_CAP_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_IE >> 13) & 0xF), ((MDR_TIMER3_IE = (MDR_TIMER3_IE & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_TIMER3_IE  ---------------------------------
// SVD Line: 6311

//  <rtree> SFDITEM_REG__MDR_TIMER3_IE
//    <name> IE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080058) Timer Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_IE >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_IE = (MDR_TIMER3_IE & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_IE_CNT_ZERO_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_IE_CNT_ARR_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_IE_ETR_RE_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_IE_ETR_FE_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_IE_BRK_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_IE_CCR_CAP_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_IE_CCR_REF_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_IE_CCR1_CAP_EVENT_IE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER3_DMA_RE  ----------------------------
// SVD Line: 6370

unsigned int MDR_TIMER3_DMA_RE __AT (0x4008005C);



// ---------------------  Field Item: MDR_TIMER3_DMA_RE_CNT_ZERO_EVENT_RE  ------------------------
// SVD Line: 6379

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CNT_ZERO_EVENT_RE
//    <name> CNT_ZERO_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4008005C) CNT_ZERO_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_DMA_RE ) </loc>
//      <o.0..0> CNT_ZERO_EVENT_RE
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER3_DMA_RE_CNT_ARR_EVENT_RE  -------------------------
// SVD Line: 6385

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CNT_ARR_EVENT_RE
//    <name> CNT_ARR_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4008005C) CNT_ARR_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_DMA_RE ) </loc>
//      <o.1..1> CNT_ARR_EVENT_RE
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER3_DMA_RE_ETR_RE_EVENT_RE  -------------------------
// SVD Line: 6391

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_ETR_RE_EVENT_RE
//    <name> ETR_RE_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4008005C) ETR_RE_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_DMA_RE ) </loc>
//      <o.2..2> ETR_RE_EVENT_RE
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER3_DMA_RE_ETR_FE_EVENT_RE  -------------------------
// SVD Line: 6397

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_ETR_FE_EVENT_RE
//    <name> ETR_FE_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4008005C) ETR_FE_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_DMA_RE ) </loc>
//      <o.3..3> ETR_FE_EVENT_RE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER3_DMA_RE_BRK_EVENT_RE  ---------------------------
// SVD Line: 6403

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_BRK_EVENT_RE
//    <name> BRK_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4008005C) BRK_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_DMA_RE ) </loc>
//      <o.4..4> BRK_EVENT_RE
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER3_DMA_RE_CCR_CAP_EVENT_RE  -------------------------
// SVD Line: 6409

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CCR_CAP_EVENT_RE
//    <name> CCR_CAP_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x4008005C) CCR_CAP_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_DMA_RE >> 5) & 0xF), ((MDR_TIMER3_DMA_RE = (MDR_TIMER3_DMA_RE & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER3_DMA_RE_CCR_REF_EVENT_RE  -------------------------
// SVD Line: 6415

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CCR_REF_EVENT_RE
//    <name> CCR_REF_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x4008005C) CCR_REF_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_DMA_RE >> 9) & 0xF), ((MDR_TIMER3_DMA_RE = (MDR_TIMER3_DMA_RE & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER3_DMA_RE_CCR1_CAP_EVENT_RE  ------------------------
// SVD Line: 6421

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CCR1_CAP_EVENT_RE
//    <name> CCR1_CAP_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x4008005C) CCR1_CAP_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_DMA_RE >> 13) & 0xF), ((MDR_TIMER3_DMA_RE = (MDR_TIMER3_DMA_RE & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER3_DMA_RE  -------------------------------
// SVD Line: 6370

//  <rtree> SFDITEM_REG__MDR_TIMER3_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008005C) Timer DMA Request Enable Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_DMA_RE >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_DMA_RE = (MDR_TIMER3_DMA_RE & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CNT_ZERO_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CNT_ARR_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_ETR_RE_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_ETR_FE_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_BRK_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CCR_CAP_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CCR_REF_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE_CCR1_CAP_EVENT_RE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER3_CH1_CNTRL2  --------------------------
// SVD Line: 6429

unsigned int MDR_TIMER3_CH1_CNTRL2 __AT (0x40080060);



// ------------------------  Field Item: MDR_TIMER3_CH1_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 6438

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40080060) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH1_CNTRL2 >> 0) & 0x3), ((MDR_TIMER3_CH1_CNTRL2 = (MDR_TIMER3_CH1_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH1_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 6444

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40080060) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH1_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 6450

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40080060) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH1_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH1_CNTRL2  -----------------------------
// SVD Line: 6429

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH1_CNTRL2
//    <name> CH1_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080060) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH1_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH1_CNTRL2 = (MDR_TIMER3_CH1_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH1_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER3_CH2_CNTRL2  --------------------------
// SVD Line: 6458

unsigned int MDR_TIMER3_CH2_CNTRL2 __AT (0x40080064);



// ------------------------  Field Item: MDR_TIMER3_CH2_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 6438

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40080064) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH2_CNTRL2 >> 0) & 0x3), ((MDR_TIMER3_CH2_CNTRL2 = (MDR_TIMER3_CH2_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH2_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 6444

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40080064) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH2_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 6450

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40080064) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH2_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH2_CNTRL2  -----------------------------
// SVD Line: 6458

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH2_CNTRL2
//    <name> CH2_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080064) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH2_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH2_CNTRL2 = (MDR_TIMER3_CH2_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH2_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER3_CH3_CNTRL2  --------------------------
// SVD Line: 6462

unsigned int MDR_TIMER3_CH3_CNTRL2 __AT (0x40080068);



// ------------------------  Field Item: MDR_TIMER3_CH3_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 6438

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40080068) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH3_CNTRL2 >> 0) & 0x3), ((MDR_TIMER3_CH3_CNTRL2 = (MDR_TIMER3_CH3_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH3_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 6444

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40080068) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH3_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 6450

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40080068) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH3_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH3_CNTRL2  -----------------------------
// SVD Line: 6462

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH3_CNTRL2
//    <name> CH3_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080068) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH3_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH3_CNTRL2 = (MDR_TIMER3_CH3_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH3_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER3_CH4_CNTRL2  --------------------------
// SVD Line: 6466

unsigned int MDR_TIMER3_CH4_CNTRL2 __AT (0x4008006C);



// ------------------------  Field Item: MDR_TIMER3_CH4_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 6438

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4008006C) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER3_CH4_CNTRL2 >> 0) & 0x3), ((MDR_TIMER3_CH4_CNTRL2 = (MDR_TIMER3_CH4_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH4_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 6444

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4008006C) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER3_CH4_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 6450

//  <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4008006C) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER3_CH4_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER3_CH4_CNTRL2  -----------------------------
// SVD Line: 6466

//  <rtree> SFDITEM_REG__MDR_TIMER3_CH4_CNTRL2
//    <name> CH4_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008006C) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CH4_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CH4_CNTRL2 = (MDR_TIMER3_CH4_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CH4_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER3_CCR11  ----------------------------
// SVD Line: 6470

unsigned int MDR_TIMER3_CCR11 __AT (0x40080070);



// ----------------------------  Field Item: MDR_TIMER3_CCR11_CCR  --------------------------------
// SVD Line: 6479

//  <item> SFDITEM_FIELD__MDR_TIMER3_CCR11_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080070) CCR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER3_CCR11 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR11 = (MDR_TIMER3_CCR11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER3_CCR11  --------------------------------
// SVD Line: 6470

//  <rtree> SFDITEM_REG__MDR_TIMER3_CCR11
//    <name> CCR11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080070) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CCR11 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR11 = (MDR_TIMER3_CCR11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CCR11_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER3_CCR21  ----------------------------
// SVD Line: 6487

unsigned int MDR_TIMER3_CCR21 __AT (0x40080074);



// ----------------------------  Field Item: MDR_TIMER3_CCR21_CCR  --------------------------------
// SVD Line: 6479

//  <item> SFDITEM_FIELD__MDR_TIMER3_CCR21_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080074) CCR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER3_CCR21 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR21 = (MDR_TIMER3_CCR21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER3_CCR21  --------------------------------
// SVD Line: 6487

//  <rtree> SFDITEM_REG__MDR_TIMER3_CCR21
//    <name> CCR21 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080074) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CCR21 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR21 = (MDR_TIMER3_CCR21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CCR21_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER3_CCR31  ----------------------------
// SVD Line: 6491

unsigned int MDR_TIMER3_CCR31 __AT (0x40080078);



// ----------------------------  Field Item: MDR_TIMER3_CCR31_CCR  --------------------------------
// SVD Line: 6479

//  <item> SFDITEM_FIELD__MDR_TIMER3_CCR31_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080078) CCR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER3_CCR31 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR31 = (MDR_TIMER3_CCR31 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER3_CCR31  --------------------------------
// SVD Line: 6491

//  <rtree> SFDITEM_REG__MDR_TIMER3_CCR31
//    <name> CCR31 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080078) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CCR31 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR31 = (MDR_TIMER3_CCR31 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CCR31_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER3_CCR41  ----------------------------
// SVD Line: 6495

unsigned int MDR_TIMER3_CCR41 __AT (0x4008007C);



// ----------------------------  Field Item: MDR_TIMER3_CCR41_CCR  --------------------------------
// SVD Line: 6479

//  <item> SFDITEM_FIELD__MDR_TIMER3_CCR41_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008007C) CCR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER3_CCR41 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR41 = (MDR_TIMER3_CCR41 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER3_CCR41  --------------------------------
// SVD Line: 6495

//  <rtree> SFDITEM_REG__MDR_TIMER3_CCR41
//    <name> CCR41 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008007C) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_CCR41 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_CCR41 = (MDR_TIMER3_CCR41 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_CCR41_CCR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER3_DMA_RE1  ---------------------------
// SVD Line: 6499

unsigned int MDR_TIMER3_DMA_RE1 __AT (0x40080080);



// --------------------------  Field Item: MDR_TIMER3_DMA_RE1_DMA_RE  -----------------------------
// SVD Line: 6507

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE1_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40080080) DMA_RE </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_DMA_RE1 >> 0) & 0xFFFF), ((MDR_TIMER3_DMA_RE1 = (MDR_TIMER3_DMA_RE1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER3_DMA_RE1  -------------------------------
// SVD Line: 6499

//  <rtree> SFDITEM_REG__MDR_TIMER3_DMA_RE1
//    <name> DMA_RE1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080080) DMA_RE1 </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_DMA_RE1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_DMA_RE1 = (MDR_TIMER3_DMA_RE1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE1_DMA_RE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER3_DMA_RE2  ---------------------------
// SVD Line: 6515

unsigned int MDR_TIMER3_DMA_RE2 __AT (0x40080084);



// --------------------------  Field Item: MDR_TIMER3_DMA_RE2_DMA_RE  -----------------------------
// SVD Line: 6507

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE2_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40080084) DMA_RE </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_DMA_RE2 >> 0) & 0xFFFF), ((MDR_TIMER3_DMA_RE2 = (MDR_TIMER3_DMA_RE2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER3_DMA_RE2  -------------------------------
// SVD Line: 6515

//  <rtree> SFDITEM_REG__MDR_TIMER3_DMA_RE2
//    <name> DMA_RE2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080084) DMA_RE2 </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_DMA_RE2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_DMA_RE2 = (MDR_TIMER3_DMA_RE2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE2_DMA_RE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER3_DMA_RE3  ---------------------------
// SVD Line: 6519

unsigned int MDR_TIMER3_DMA_RE3 __AT (0x40080088);



// --------------------------  Field Item: MDR_TIMER3_DMA_RE3_DMA_RE  -----------------------------
// SVD Line: 6507

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE3_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40080088) DMA_RE </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_DMA_RE3 >> 0) & 0xFFFF), ((MDR_TIMER3_DMA_RE3 = (MDR_TIMER3_DMA_RE3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER3_DMA_RE3  -------------------------------
// SVD Line: 6519

//  <rtree> SFDITEM_REG__MDR_TIMER3_DMA_RE3
//    <name> DMA_RE3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40080088) DMA_RE3 </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_DMA_RE3 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_DMA_RE3 = (MDR_TIMER3_DMA_RE3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE3_DMA_RE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER3_DMA_RE4  ---------------------------
// SVD Line: 6523

unsigned int MDR_TIMER3_DMA_RE4 __AT (0x4008008C);



// --------------------------  Field Item: MDR_TIMER3_DMA_RE4_DMA_RE  -----------------------------
// SVD Line: 6507

//  <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE4_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4008008C) DMA_RE </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER3_DMA_RE4 >> 0) & 0xFFFF), ((MDR_TIMER3_DMA_RE4 = (MDR_TIMER3_DMA_RE4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER3_DMA_RE4  -------------------------------
// SVD Line: 6523

//  <rtree> SFDITEM_REG__MDR_TIMER3_DMA_RE4
//    <name> DMA_RE4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4008008C) DMA_RE4 </i>
//    <loc> ( (unsigned int)((MDR_TIMER3_DMA_RE4 >> 0) & 0xFFFFFFFF), ((MDR_TIMER3_DMA_RE4 = (MDR_TIMER3_DMA_RE4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER3_DMA_RE4_DMA_RE </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_TIMER3  ----------------------------------
// SVD Line: 6540

//  <view> MDR_TIMER3
//    <name> MDR_TIMER3 </name>
//    <item> SFDITEM_REG__MDR_TIMER3_CNT </item>
//    <item> SFDITEM_REG__MDR_TIMER3_PSG </item>
//    <item> SFDITEM_REG__MDR_TIMER3_ARR </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CCR1 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CCR2 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CCR3 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CCR4 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH1_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH2_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH3_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH4_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH1_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH2_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH3_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH4_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH1_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH2_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH3_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH4_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER3_BRKETR_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER3_STATUS </item>
//    <item> SFDITEM_REG__MDR_TIMER3_IE </item>
//    <item> SFDITEM_REG__MDR_TIMER3_DMA_RE </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH1_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH2_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH3_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CH4_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CCR11 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CCR21 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CCR31 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_CCR41 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_DMA_RE1 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_DMA_RE2 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_DMA_RE3 </item>
//    <item> SFDITEM_REG__MDR_TIMER3_DMA_RE4 </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_TIMER4_CNT  -----------------------------
// SVD Line: 5907

unsigned int MDR_TIMER4_CNT __AT (0x40098000);



// -----------------------------  Field Item: MDR_TIMER4_CNT_CNT  ---------------------------------
// SVD Line: 5916

//  <item> SFDITEM_FIELD__MDR_TIMER4_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098000) CNT </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER4_CNT >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CNT = (MDR_TIMER4_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER4_CNT  ---------------------------------
// SVD Line: 5907

//  <rtree> SFDITEM_REG__MDR_TIMER4_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098000) Timer Counter Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CNT >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CNT = (MDR_TIMER4_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CNT_CNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER4_PSG  -----------------------------
// SVD Line: 5924

unsigned int MDR_TIMER4_PSG __AT (0x40098004);



// -----------------------------  Field Item: MDR_TIMER4_PSG_PSG  ---------------------------------
// SVD Line: 5933

//  <item> SFDITEM_FIELD__MDR_TIMER4_PSG_PSG
//    <name> PSG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40098004) PSG </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER4_PSG >> 0) & 0xFFFF), ((MDR_TIMER4_PSG = (MDR_TIMER4_PSG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER4_PSG  ---------------------------------
// SVD Line: 5924

//  <rtree> SFDITEM_REG__MDR_TIMER4_PSG
//    <name> PSG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098004) Timer Clock Prescaler Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_PSG >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_PSG = (MDR_TIMER4_PSG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_PSG_PSG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER4_ARR  -----------------------------
// SVD Line: 5941

unsigned int MDR_TIMER4_ARR __AT (0x40098008);



// -----------------------------  Field Item: MDR_TIMER4_ARR_ARR  ---------------------------------
// SVD Line: 5950

//  <item> SFDITEM_FIELD__MDR_TIMER4_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098008) ARR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER4_ARR >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_ARR = (MDR_TIMER4_ARR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER4_ARR  ---------------------------------
// SVD Line: 5941

//  <rtree> SFDITEM_REG__MDR_TIMER4_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098008) Timer Auto-Reload Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_ARR >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_ARR = (MDR_TIMER4_ARR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_ARR_ARR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER4_CNTRL  ----------------------------
// SVD Line: 5958

unsigned int MDR_TIMER4_CNTRL __AT (0x4009800C);



// ---------------------------  Field Item: MDR_TIMER4_CNTRL_CNT_EN  ------------------------------
// SVD Line: 5967

//  <item> SFDITEM_FIELD__MDR_TIMER4_CNTRL_CNT_EN
//    <name> CNT_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4009800C) CNT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CNTRL ) </loc>
//      <o.0..0> CNT_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER4_CNTRL_ARRB_EN  ------------------------------
// SVD Line: 5973

//  <item> SFDITEM_FIELD__MDR_TIMER4_CNTRL_ARRB_EN
//    <name> ARRB_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4009800C) ARRB_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CNTRL ) </loc>
//      <o.1..1> ARRB_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER4_CNTRL_WR_CMPL  ------------------------------
// SVD Line: 5979

//  <item> SFDITEM_FIELD__MDR_TIMER4_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4009800C) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CNTRL ) </loc>
//      <o.2..2> WR_CMPL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_TIMER4_CNTRL_DIR  --------------------------------
// SVD Line: 5985

//  <item> SFDITEM_FIELD__MDR_TIMER4_CNTRL_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4009800C) DIR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CNTRL ) </loc>
//      <o.3..3> DIR
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_TIMER4_CNTRL_FDTS  -------------------------------
// SVD Line: 5991

//  <item> SFDITEM_FIELD__MDR_TIMER4_CNTRL_FDTS
//    <name> FDTS </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4009800C) FDTS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CNTRL >> 4) & 0x3), ((MDR_TIMER4_CNTRL = (MDR_TIMER4_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER4_CNTRL_CNT_MODE  -----------------------------
// SVD Line: 5997

//  <item> SFDITEM_FIELD__MDR_TIMER4_CNTRL_CNT_MODE
//    <name> CNT_MODE </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4009800C) CNT_MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CNTRL >> 6) & 0x3), ((MDR_TIMER4_CNTRL = (MDR_TIMER4_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CNTRL_EVENT_SEL  -----------------------------
// SVD Line: 6003

//  <item> SFDITEM_FIELD__MDR_TIMER4_CNTRL_EVENT_SEL
//    <name> EVENT_SEL </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4009800C) EVENT_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CNTRL >> 8) & 0xF), ((MDR_TIMER4_CNTRL = (MDR_TIMER4_CNTRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER4_CNTRL  --------------------------------
// SVD Line: 5958

//  <rtree> SFDITEM_REG__MDR_TIMER4_CNTRL
//    <name> CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4009800C) Timer Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CNTRL = (MDR_TIMER4_CNTRL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CNTRL_CNT_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CNTRL_ARRB_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CNTRL_DIR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CNTRL_FDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CNTRL_CNT_MODE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CNTRL_EVENT_SEL </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER4_CCR1  -----------------------------
// SVD Line: 6011

unsigned int MDR_TIMER4_CCR1 __AT (0x40098010);



// -----------------------------  Field Item: MDR_TIMER4_CCR1_CCR  --------------------------------
// SVD Line: 6020

//  <item> SFDITEM_FIELD__MDR_TIMER4_CCR1_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40098010) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER4_CCR1 >> 0) & 0xFFFF), ((MDR_TIMER4_CCR1 = (MDR_TIMER4_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER4_CCR1  --------------------------------
// SVD Line: 6011

//  <rtree> SFDITEM_REG__MDR_TIMER4_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098010) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CCR1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CCR1 = (MDR_TIMER4_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CCR1_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER4_CCR2  -----------------------------
// SVD Line: 6028

unsigned int MDR_TIMER4_CCR2 __AT (0x40098014);



// -----------------------------  Field Item: MDR_TIMER4_CCR2_CCR  --------------------------------
// SVD Line: 6020

//  <item> SFDITEM_FIELD__MDR_TIMER4_CCR2_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40098014) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER4_CCR2 >> 0) & 0xFFFF), ((MDR_TIMER4_CCR2 = (MDR_TIMER4_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER4_CCR2  --------------------------------
// SVD Line: 6028

//  <rtree> SFDITEM_REG__MDR_TIMER4_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098014) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CCR2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CCR2 = (MDR_TIMER4_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CCR2_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER4_CCR3  -----------------------------
// SVD Line: 6032

unsigned int MDR_TIMER4_CCR3 __AT (0x40098018);



// -----------------------------  Field Item: MDR_TIMER4_CCR3_CCR  --------------------------------
// SVD Line: 6020

//  <item> SFDITEM_FIELD__MDR_TIMER4_CCR3_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40098018) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER4_CCR3 >> 0) & 0xFFFF), ((MDR_TIMER4_CCR3 = (MDR_TIMER4_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER4_CCR3  --------------------------------
// SVD Line: 6032

//  <rtree> SFDITEM_REG__MDR_TIMER4_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098018) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CCR3 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CCR3 = (MDR_TIMER4_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CCR3_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER4_CCR4  -----------------------------
// SVD Line: 6036

unsigned int MDR_TIMER4_CCR4 __AT (0x4009801C);



// -----------------------------  Field Item: MDR_TIMER4_CCR4_CCR  --------------------------------
// SVD Line: 6020

//  <item> SFDITEM_FIELD__MDR_TIMER4_CCR4_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4009801C) CCR </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER4_CCR4 >> 0) & 0xFFFF), ((MDR_TIMER4_CCR4 = (MDR_TIMER4_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_TIMER4_CCR4  --------------------------------
// SVD Line: 6036

//  <rtree> SFDITEM_REG__MDR_TIMER4_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4009801C) Timer Capture/Compare Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CCR4 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CCR4 = (MDR_TIMER4_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CCR4_CCR </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER4_CH1_CNTRL  --------------------------
// SVD Line: 6040

unsigned int MDR_TIMER4_CH1_CNTRL __AT (0x40098020);



// -------------------------  Field Item: MDR_TIMER4_CH1_CNTRL_CHFLTR  ----------------------------
// SVD Line: 6049

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40098020) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH1_CNTRL >> 0) & 0xF), ((MDR_TIMER4_CH1_CNTRL = (MDR_TIMER4_CH1_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH1_CNTRL_CHSEL  -----------------------------
// SVD Line: 6055

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40098020) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH1_CNTRL >> 4) & 0x3), ((MDR_TIMER4_CH1_CNTRL = (MDR_TIMER4_CH1_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH1_CNTRL_CHPSC  -----------------------------
// SVD Line: 6061

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40098020) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH1_CNTRL >> 6) & 0x3), ((MDR_TIMER4_CH1_CNTRL = (MDR_TIMER4_CH1_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER4_CH1_CNTRL_OCCE  -----------------------------
// SVD Line: 6067

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40098020) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH1_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER4_CH1_CNTRL_OCCM  -----------------------------
// SVD Line: 6073

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40098020) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH1_CNTRL >> 9) & 0x7), ((MDR_TIMER4_CH1_CNTRL = (MDR_TIMER4_CH1_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH1_CNTRL_BRKEN  -----------------------------
// SVD Line: 6079

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40098020) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH1_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH1_CNTRL_ETREN  -----------------------------
// SVD Line: 6085

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40098020) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH1_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH1_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 6091

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40098020) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH1_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH1_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40098020) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH1_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER4_CH1_CNTRL  ------------------------------
// SVD Line: 6040

//  <rtree> SFDITEM_REG__MDR_TIMER4_CH1_CNTRL
//    <name> CH1_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098020) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CH1_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CH1_CNTRL = (MDR_TIMER4_CH1_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER4_CH2_CNTRL  --------------------------
// SVD Line: 6105

unsigned int MDR_TIMER4_CH2_CNTRL __AT (0x40098024);



// -------------------------  Field Item: MDR_TIMER4_CH2_CNTRL_CHFLTR  ----------------------------
// SVD Line: 6049

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40098024) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH2_CNTRL >> 0) & 0xF), ((MDR_TIMER4_CH2_CNTRL = (MDR_TIMER4_CH2_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH2_CNTRL_CHSEL  -----------------------------
// SVD Line: 6055

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40098024) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH2_CNTRL >> 4) & 0x3), ((MDR_TIMER4_CH2_CNTRL = (MDR_TIMER4_CH2_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH2_CNTRL_CHPSC  -----------------------------
// SVD Line: 6061

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40098024) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH2_CNTRL >> 6) & 0x3), ((MDR_TIMER4_CH2_CNTRL = (MDR_TIMER4_CH2_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER4_CH2_CNTRL_OCCE  -----------------------------
// SVD Line: 6067

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40098024) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH2_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER4_CH2_CNTRL_OCCM  -----------------------------
// SVD Line: 6073

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40098024) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH2_CNTRL >> 9) & 0x7), ((MDR_TIMER4_CH2_CNTRL = (MDR_TIMER4_CH2_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH2_CNTRL_BRKEN  -----------------------------
// SVD Line: 6079

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40098024) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH2_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH2_CNTRL_ETREN  -----------------------------
// SVD Line: 6085

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40098024) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH2_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH2_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 6091

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40098024) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH2_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH2_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40098024) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH2_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER4_CH2_CNTRL  ------------------------------
// SVD Line: 6105

//  <rtree> SFDITEM_REG__MDR_TIMER4_CH2_CNTRL
//    <name> CH2_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098024) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CH2_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CH2_CNTRL = (MDR_TIMER4_CH2_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER4_CH3_CNTRL  --------------------------
// SVD Line: 6109

unsigned int MDR_TIMER4_CH3_CNTRL __AT (0x40098028);



// -------------------------  Field Item: MDR_TIMER4_CH3_CNTRL_CHFLTR  ----------------------------
// SVD Line: 6049

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40098028) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH3_CNTRL >> 0) & 0xF), ((MDR_TIMER4_CH3_CNTRL = (MDR_TIMER4_CH3_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH3_CNTRL_CHSEL  -----------------------------
// SVD Line: 6055

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40098028) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH3_CNTRL >> 4) & 0x3), ((MDR_TIMER4_CH3_CNTRL = (MDR_TIMER4_CH3_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH3_CNTRL_CHPSC  -----------------------------
// SVD Line: 6061

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40098028) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH3_CNTRL >> 6) & 0x3), ((MDR_TIMER4_CH3_CNTRL = (MDR_TIMER4_CH3_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER4_CH3_CNTRL_OCCE  -----------------------------
// SVD Line: 6067

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40098028) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH3_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER4_CH3_CNTRL_OCCM  -----------------------------
// SVD Line: 6073

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40098028) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH3_CNTRL >> 9) & 0x7), ((MDR_TIMER4_CH3_CNTRL = (MDR_TIMER4_CH3_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH3_CNTRL_BRKEN  -----------------------------
// SVD Line: 6079

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40098028) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH3_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH3_CNTRL_ETREN  -----------------------------
// SVD Line: 6085

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40098028) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH3_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH3_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 6091

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40098028) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH3_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH3_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40098028) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH3_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER4_CH3_CNTRL  ------------------------------
// SVD Line: 6109

//  <rtree> SFDITEM_REG__MDR_TIMER4_CH3_CNTRL
//    <name> CH3_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098028) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CH3_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CH3_CNTRL = (MDR_TIMER4_CH3_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_TIMER4_CH4_CNTRL  --------------------------
// SVD Line: 6113

unsigned int MDR_TIMER4_CH4_CNTRL __AT (0x4009802C);



// -------------------------  Field Item: MDR_TIMER4_CH4_CNTRL_CHFLTR  ----------------------------
// SVD Line: 6049

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL_CHFLTR
//    <name> CHFLTR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4009802C) CHFLTR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH4_CNTRL >> 0) & 0xF), ((MDR_TIMER4_CH4_CNTRL = (MDR_TIMER4_CH4_CNTRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH4_CNTRL_CHSEL  -----------------------------
// SVD Line: 6055

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4009802C) CHSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH4_CNTRL >> 4) & 0x3), ((MDR_TIMER4_CH4_CNTRL = (MDR_TIMER4_CH4_CNTRL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH4_CNTRL_CHPSC  -----------------------------
// SVD Line: 6061

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL_CHPSC
//    <name> CHPSC </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4009802C) CHPSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH4_CNTRL >> 6) & 0x3), ((MDR_TIMER4_CH4_CNTRL = (MDR_TIMER4_CH4_CNTRL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER4_CH4_CNTRL_OCCE  -----------------------------
// SVD Line: 6067

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL_OCCE
//    <name> OCCE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4009802C) OCCE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH4_CNTRL ) </loc>
//      <o.8..8> OCCE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER4_CH4_CNTRL_OCCM  -----------------------------
// SVD Line: 6073

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL_OCCM
//    <name> OCCM </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x4009802C) OCCM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH4_CNTRL >> 9) & 0x7), ((MDR_TIMER4_CH4_CNTRL = (MDR_TIMER4_CH4_CNTRL & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH4_CNTRL_BRKEN  -----------------------------
// SVD Line: 6079

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL_BRKEN
//    <name> BRKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4009802C) BRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH4_CNTRL ) </loc>
//      <o.12..12> BRKEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH4_CNTRL_ETREN  -----------------------------
// SVD Line: 6085

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL_ETREN
//    <name> ETREN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4009802C) ETREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH4_CNTRL ) </loc>
//      <o.13..13> ETREN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH4_CNTRL_WR_CMPL  ----------------------------
// SVD Line: 6091

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL_WR_CMPL
//    <name> WR_CMPL </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4009802C) WR_CMPL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH4_CNTRL ) </loc>
//      <o.14..14> WR_CMPL
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH4_CNTRL_CAP_nPWM  ---------------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL_CAP_nPWM
//    <name> CAP_nPWM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4009802C) CAP_nPWM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH4_CNTRL ) </loc>
//      <o.15..15> CAP_nPWM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER4_CH4_CNTRL  ------------------------------
// SVD Line: 6113

//  <rtree> SFDITEM_REG__MDR_TIMER4_CH4_CNTRL
//    <name> CH4_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4009802C) Timer Channel Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CH4_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CH4_CNTRL = (MDR_TIMER4_CH4_CNTRL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL_CHFLTR </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL_CHSEL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL_CHPSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL_OCCE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL_OCCM </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL_BRKEN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL_ETREN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL_WR_CMPL </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL_CAP_nPWM </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER4_CH1_CNTRL1  --------------------------
// SVD Line: 6117

unsigned int MDR_TIMER4_CH1_CNTRL1 __AT (0x40098030);



// -------------------------  Field Item: MDR_TIMER4_CH1_CNTRL1_SELOE  ----------------------------
// SVD Line: 6126

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40098030) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH1_CNTRL1 >> 0) & 0x3), ((MDR_TIMER4_CH1_CNTRL1 = (MDR_TIMER4_CH1_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH1_CNTRL1_SELO  -----------------------------
// SVD Line: 6132

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40098030) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH1_CNTRL1 >> 2) & 0x3), ((MDR_TIMER4_CH1_CNTRL1 = (MDR_TIMER4_CH1_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER4_CH1_CNTRL1_INV  -----------------------------
// SVD Line: 6138

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40098030) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH1_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH1_CNTRL1_NSELOE  ----------------------------
// SVD Line: 6144

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40098030) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH1_CNTRL1 >> 8) & 0x3), ((MDR_TIMER4_CH1_CNTRL1 = (MDR_TIMER4_CH1_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH1_CNTRL1_NSELO  ----------------------------
// SVD Line: 6150

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40098030) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH1_CNTRL1 >> 10) & 0x3), ((MDR_TIMER4_CH1_CNTRL1 = (MDR_TIMER4_CH1_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH1_CNTRL1_NINV  -----------------------------
// SVD Line: 6156

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40098030) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH1_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER4_CH1_CNTRL1  -----------------------------
// SVD Line: 6117

//  <rtree> SFDITEM_REG__MDR_TIMER4_CH1_CNTRL1
//    <name> CH1_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098030) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CH1_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CH1_CNTRL1 = (MDR_TIMER4_CH1_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER4_CH2_CNTRL1  --------------------------
// SVD Line: 6164

unsigned int MDR_TIMER4_CH2_CNTRL1 __AT (0x40098034);



// -------------------------  Field Item: MDR_TIMER4_CH2_CNTRL1_SELOE  ----------------------------
// SVD Line: 6126

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40098034) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH2_CNTRL1 >> 0) & 0x3), ((MDR_TIMER4_CH2_CNTRL1 = (MDR_TIMER4_CH2_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH2_CNTRL1_SELO  -----------------------------
// SVD Line: 6132

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40098034) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH2_CNTRL1 >> 2) & 0x3), ((MDR_TIMER4_CH2_CNTRL1 = (MDR_TIMER4_CH2_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER4_CH2_CNTRL1_INV  -----------------------------
// SVD Line: 6138

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40098034) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH2_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH2_CNTRL1_NSELOE  ----------------------------
// SVD Line: 6144

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40098034) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH2_CNTRL1 >> 8) & 0x3), ((MDR_TIMER4_CH2_CNTRL1 = (MDR_TIMER4_CH2_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH2_CNTRL1_NSELO  ----------------------------
// SVD Line: 6150

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40098034) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH2_CNTRL1 >> 10) & 0x3), ((MDR_TIMER4_CH2_CNTRL1 = (MDR_TIMER4_CH2_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH2_CNTRL1_NINV  -----------------------------
// SVD Line: 6156

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40098034) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH2_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER4_CH2_CNTRL1  -----------------------------
// SVD Line: 6164

//  <rtree> SFDITEM_REG__MDR_TIMER4_CH2_CNTRL1
//    <name> CH2_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098034) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CH2_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CH2_CNTRL1 = (MDR_TIMER4_CH2_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER4_CH3_CNTRL1  --------------------------
// SVD Line: 6168

unsigned int MDR_TIMER4_CH3_CNTRL1 __AT (0x40098038);



// -------------------------  Field Item: MDR_TIMER4_CH3_CNTRL1_SELOE  ----------------------------
// SVD Line: 6126

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40098038) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH3_CNTRL1 >> 0) & 0x3), ((MDR_TIMER4_CH3_CNTRL1 = (MDR_TIMER4_CH3_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH3_CNTRL1_SELO  -----------------------------
// SVD Line: 6132

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40098038) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH3_CNTRL1 >> 2) & 0x3), ((MDR_TIMER4_CH3_CNTRL1 = (MDR_TIMER4_CH3_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER4_CH3_CNTRL1_INV  -----------------------------
// SVD Line: 6138

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40098038) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH3_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH3_CNTRL1_NSELOE  ----------------------------
// SVD Line: 6144

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40098038) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH3_CNTRL1 >> 8) & 0x3), ((MDR_TIMER4_CH3_CNTRL1 = (MDR_TIMER4_CH3_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH3_CNTRL1_NSELO  ----------------------------
// SVD Line: 6150

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40098038) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH3_CNTRL1 >> 10) & 0x3), ((MDR_TIMER4_CH3_CNTRL1 = (MDR_TIMER4_CH3_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH3_CNTRL1_NINV  -----------------------------
// SVD Line: 6156

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40098038) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH3_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER4_CH3_CNTRL1  -----------------------------
// SVD Line: 6168

//  <rtree> SFDITEM_REG__MDR_TIMER4_CH3_CNTRL1
//    <name> CH3_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098038) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CH3_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CH3_CNTRL1 = (MDR_TIMER4_CH3_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL1_NINV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER4_CH4_CNTRL1  --------------------------
// SVD Line: 6172

unsigned int MDR_TIMER4_CH4_CNTRL1 __AT (0x4009803C);



// -------------------------  Field Item: MDR_TIMER4_CH4_CNTRL1_SELOE  ----------------------------
// SVD Line: 6126

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL1_SELOE
//    <name> SELOE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4009803C) SELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH4_CNTRL1 >> 0) & 0x3), ((MDR_TIMER4_CH4_CNTRL1 = (MDR_TIMER4_CH4_CNTRL1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH4_CNTRL1_SELO  -----------------------------
// SVD Line: 6132

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL1_SELO
//    <name> SELO </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4009803C) SELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH4_CNTRL1 >> 2) & 0x3), ((MDR_TIMER4_CH4_CNTRL1 = (MDR_TIMER4_CH4_CNTRL1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_TIMER4_CH4_CNTRL1_INV  -----------------------------
// SVD Line: 6138

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL1_INV
//    <name> INV </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4009803C) INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH4_CNTRL1 ) </loc>
//      <o.4..4> INV
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH4_CNTRL1_NSELOE  ----------------------------
// SVD Line: 6144

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL1_NSELOE
//    <name> NSELOE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4009803C) NSELOE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH4_CNTRL1 >> 8) & 0x3), ((MDR_TIMER4_CH4_CNTRL1 = (MDR_TIMER4_CH4_CNTRL1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH4_CNTRL1_NSELO  ----------------------------
// SVD Line: 6150

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL1_NSELO
//    <name> NSELO </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4009803C) NSELO </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH4_CNTRL1 >> 10) & 0x3), ((MDR_TIMER4_CH4_CNTRL1 = (MDR_TIMER4_CH4_CNTRL1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_CH4_CNTRL1_NINV  -----------------------------
// SVD Line: 6156

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL1_NINV
//    <name> NINV </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4009803C) NINV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH4_CNTRL1 ) </loc>
//      <o.12..12> NINV
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER4_CH4_CNTRL1  -----------------------------
// SVD Line: 6172

//  <rtree> SFDITEM_REG__MDR_TIMER4_CH4_CNTRL1
//    <name> CH4_CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4009803C) Timer Channel Control1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CH4_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CH4_CNTRL1 = (MDR_TIMER4_CH4_CNTRL1 & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL1_SELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL1_SELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL1_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL1_NSELOE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL1_NSELO </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL1_NINV </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER4_CH1_DTG  ---------------------------
// SVD Line: 6176

unsigned int MDR_TIMER4_CH1_DTG __AT (0x40098040);



// ---------------------------  Field Item: MDR_TIMER4_CH1_DTG_DTGx  ------------------------------
// SVD Line: 6185

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40098040) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH1_DTG >> 0) & 0xF), ((MDR_TIMER4_CH1_DTG = (MDR_TIMER4_CH1_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER4_CH1_DTG_EDTS  ------------------------------
// SVD Line: 6191

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40098040) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH1_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER4_CH1_DTG_DTG  -------------------------------
// SVD Line: 6197

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40098040) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH1_DTG >> 8) & 0xFF), ((MDR_TIMER4_CH1_DTG = (MDR_TIMER4_CH1_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER4_CH1_DTG  -------------------------------
// SVD Line: 6176

//  <rtree> SFDITEM_REG__MDR_TIMER4_CH1_DTG
//    <name> CH1_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098040) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CH1_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CH1_DTG = (MDR_TIMER4_CH1_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER4_CH2_DTG  ---------------------------
// SVD Line: 6205

unsigned int MDR_TIMER4_CH2_DTG __AT (0x40098044);



// ---------------------------  Field Item: MDR_TIMER4_CH2_DTG_DTGx  ------------------------------
// SVD Line: 6185

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40098044) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH2_DTG >> 0) & 0xF), ((MDR_TIMER4_CH2_DTG = (MDR_TIMER4_CH2_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER4_CH2_DTG_EDTS  ------------------------------
// SVD Line: 6191

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40098044) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH2_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER4_CH2_DTG_DTG  -------------------------------
// SVD Line: 6197

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40098044) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH2_DTG >> 8) & 0xFF), ((MDR_TIMER4_CH2_DTG = (MDR_TIMER4_CH2_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER4_CH2_DTG  -------------------------------
// SVD Line: 6205

//  <rtree> SFDITEM_REG__MDR_TIMER4_CH2_DTG
//    <name> CH2_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098044) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CH2_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CH2_DTG = (MDR_TIMER4_CH2_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER4_CH3_DTG  ---------------------------
// SVD Line: 6209

unsigned int MDR_TIMER4_CH3_DTG __AT (0x40098048);



// ---------------------------  Field Item: MDR_TIMER4_CH3_DTG_DTGx  ------------------------------
// SVD Line: 6185

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40098048) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH3_DTG >> 0) & 0xF), ((MDR_TIMER4_CH3_DTG = (MDR_TIMER4_CH3_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER4_CH3_DTG_EDTS  ------------------------------
// SVD Line: 6191

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40098048) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH3_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER4_CH3_DTG_DTG  -------------------------------
// SVD Line: 6197

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40098048) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH3_DTG >> 8) & 0xFF), ((MDR_TIMER4_CH3_DTG = (MDR_TIMER4_CH3_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER4_CH3_DTG  -------------------------------
// SVD Line: 6209

//  <rtree> SFDITEM_REG__MDR_TIMER4_CH3_DTG
//    <name> CH3_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098048) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CH3_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CH3_DTG = (MDR_TIMER4_CH3_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_DTG_DTG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER4_CH4_DTG  ---------------------------
// SVD Line: 6213

unsigned int MDR_TIMER4_CH4_DTG __AT (0x4009804C);



// ---------------------------  Field Item: MDR_TIMER4_CH4_DTG_DTGx  ------------------------------
// SVD Line: 6185

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_DTG_DTGx
//    <name> DTGx </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4009804C) DTGx </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH4_DTG >> 0) & 0xF), ((MDR_TIMER4_CH4_DTG = (MDR_TIMER4_CH4_DTG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER4_CH4_DTG_EDTS  ------------------------------
// SVD Line: 6191

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_DTG_EDTS
//    <name> EDTS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4009804C) EDTS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH4_DTG ) </loc>
//      <o.4..4> EDTS
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_TIMER4_CH4_DTG_DTG  -------------------------------
// SVD Line: 6197

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_DTG_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4009804C) DTG </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH4_DTG >> 8) & 0xFF), ((MDR_TIMER4_CH4_DTG = (MDR_TIMER4_CH4_DTG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER4_CH4_DTG  -------------------------------
// SVD Line: 6213

//  <rtree> SFDITEM_REG__MDR_TIMER4_CH4_DTG
//    <name> CH4_DTG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4009804C) Timer Channel DTG Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CH4_DTG >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CH4_DTG = (MDR_TIMER4_CH4_DTG & ~(0xFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_DTG_DTGx </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_DTG_EDTS </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_DTG_DTG </item>
//  </rtree>
//  


// ---------------------  Register Item Address: MDR_TIMER4_BRKETR_CNTRL  -------------------------
// SVD Line: 6217

unsigned int MDR_TIMER4_BRKETR_CNTRL __AT (0x40098050);



// -----------------------  Field Item: MDR_TIMER4_BRKETR_CNTRL_BRK_INV  --------------------------
// SVD Line: 6226

//  <item> SFDITEM_FIELD__MDR_TIMER4_BRKETR_CNTRL_BRK_INV
//    <name> BRK_INV </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40098050) BRK_INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_BRKETR_CNTRL ) </loc>
//      <o.0..0> BRK_INV
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER4_BRKETR_CNTRL_ETR_INV  --------------------------
// SVD Line: 6232

//  <item> SFDITEM_FIELD__MDR_TIMER4_BRKETR_CNTRL_ETR_INV
//    <name> ETR_INV </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40098050) ETR_INV </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_BRKETR_CNTRL ) </loc>
//      <o.1..1> ETR_INV
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER4_BRKETR_CNTRL_ETR_PSC  --------------------------
// SVD Line: 6238

//  <item> SFDITEM_FIELD__MDR_TIMER4_BRKETR_CNTRL_ETR_PSC
//    <name> ETR_PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40098050) ETR_PSC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_BRKETR_CNTRL >> 2) & 0x3), ((MDR_TIMER4_BRKETR_CNTRL = (MDR_TIMER4_BRKETR_CNTRL & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER4_BRKETR_CNTRL_ETR_FILTER  -------------------------
// SVD Line: 6244

//  <item> SFDITEM_FIELD__MDR_TIMER4_BRKETR_CNTRL_ETR_FILTER
//    <name> ETR_FILTER </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40098050) ETR_FILTER </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_BRKETR_CNTRL >> 4) & 0xF), ((MDR_TIMER4_BRKETR_CNTRL = (MDR_TIMER4_BRKETR_CNTRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_TIMER4_BRKETR_CNTRL  ----------------------------
// SVD Line: 6217

//  <rtree> SFDITEM_REG__MDR_TIMER4_BRKETR_CNTRL
//    <name> BRKETR_CNTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098050) Timer BRK/ETR Control Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_BRKETR_CNTRL >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_BRKETR_CNTRL = (MDR_TIMER4_BRKETR_CNTRL & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_BRKETR_CNTRL_BRK_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_BRKETR_CNTRL_ETR_INV </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_BRKETR_CNTRL_ETR_PSC </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_BRKETR_CNTRL_ETR_FILTER </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER4_STATUS  ----------------------------
// SVD Line: 6252

unsigned int MDR_TIMER4_STATUS __AT (0x40098054);



// ----------------------  Field Item: MDR_TIMER4_STATUS_CNT_ZERO_EVENT  --------------------------
// SVD Line: 6261

//  <item> SFDITEM_FIELD__MDR_TIMER4_STATUS_CNT_ZERO_EVENT
//    <name> CNT_ZERO_EVENT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40098054) CNT_ZERO_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_STATUS ) </loc>
//      <o.0..0> CNT_ZERO_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER4_STATUS_CNT_ARR_EVENT  --------------------------
// SVD Line: 6267

//  <item> SFDITEM_FIELD__MDR_TIMER4_STATUS_CNT_ARR_EVENT
//    <name> CNT_ARR_EVENT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40098054) CNT_ARR_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_STATUS ) </loc>
//      <o.1..1> CNT_ARR_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER4_STATUS_ETR_RE_EVENT  ---------------------------
// SVD Line: 6273

//  <item> SFDITEM_FIELD__MDR_TIMER4_STATUS_ETR_RE_EVENT
//    <name> ETR_RE_EVENT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40098054) ETR_RE_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_STATUS ) </loc>
//      <o.2..2> ETR_RE_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER4_STATUS_ETR_FE_EVENT  ---------------------------
// SVD Line: 6279

//  <item> SFDITEM_FIELD__MDR_TIMER4_STATUS_ETR_FE_EVENT
//    <name> ETR_FE_EVENT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40098054) ETR_FE_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_STATUS ) </loc>
//      <o.3..3> ETR_FE_EVENT
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_STATUS_BRK_EVENT  ----------------------------
// SVD Line: 6285

//  <item> SFDITEM_FIELD__MDR_TIMER4_STATUS_BRK_EVENT
//    <name> BRK_EVENT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40098054) BRK_EVENT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_STATUS ) </loc>
//      <o.4..4> BRK_EVENT
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER4_STATUS_CCR_CAP_EVENT  --------------------------
// SVD Line: 6291

//  <item> SFDITEM_FIELD__MDR_TIMER4_STATUS_CCR_CAP_EVENT
//    <name> CCR_CAP_EVENT </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x40098054) CCR_CAP_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_STATUS >> 5) & 0xF), ((MDR_TIMER4_STATUS = (MDR_TIMER4_STATUS & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER4_STATUS_CCR_REF_EVENT  --------------------------
// SVD Line: 6297

//  <item> SFDITEM_FIELD__MDR_TIMER4_STATUS_CCR_REF_EVENT
//    <name> CCR_REF_EVENT </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x40098054) CCR_REF_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_STATUS >> 9) & 0xF), ((MDR_TIMER4_STATUS = (MDR_TIMER4_STATUS & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER4_STATUS_CCR1_CAP_EVENT  --------------------------
// SVD Line: 6303

//  <item> SFDITEM_FIELD__MDR_TIMER4_STATUS_CCR1_CAP_EVENT
//    <name> CCR1_CAP_EVENT </name>
//    <rw> 
//    <i> [Bits 15..13] RW (@ 0x40098054) CCR1_CAP_EVENT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_STATUS >> 13) & 0x7), ((MDR_TIMER4_STATUS = (MDR_TIMER4_STATUS & ~(0x7UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER4_STATUS  -------------------------------
// SVD Line: 6252

//  <rtree> SFDITEM_REG__MDR_TIMER4_STATUS
//    <name> STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098054) Timer Status Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_STATUS >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_STATUS = (MDR_TIMER4_STATUS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_STATUS_CNT_ZERO_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_STATUS_CNT_ARR_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_STATUS_ETR_RE_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_STATUS_ETR_FE_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_STATUS_BRK_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_STATUS_CCR_CAP_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_STATUS_CCR_REF_EVENT </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_STATUS_CCR1_CAP_EVENT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_TIMER4_IE  ------------------------------
// SVD Line: 6311

unsigned int MDR_TIMER4_IE __AT (0x40098058);



// -----------------------  Field Item: MDR_TIMER4_IE_CNT_ZERO_EVENT_IE  --------------------------
// SVD Line: 6320

//  <item> SFDITEM_FIELD__MDR_TIMER4_IE_CNT_ZERO_EVENT_IE
//    <name> CNT_ZERO_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40098058) CNT_ZERO_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_IE ) </loc>
//      <o.0..0> CNT_ZERO_EVENT_IE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER4_IE_CNT_ARR_EVENT_IE  ---------------------------
// SVD Line: 6326

//  <item> SFDITEM_FIELD__MDR_TIMER4_IE_CNT_ARR_EVENT_IE
//    <name> CNT_ARR_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40098058) CNT_ARR_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_IE ) </loc>
//      <o.1..1> CNT_ARR_EVENT_IE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_IE_ETR_RE_EVENT_IE  ---------------------------
// SVD Line: 6332

//  <item> SFDITEM_FIELD__MDR_TIMER4_IE_ETR_RE_EVENT_IE
//    <name> ETR_RE_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40098058) ETR_RE_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_IE ) </loc>
//      <o.2..2> ETR_RE_EVENT_IE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_IE_ETR_FE_EVENT_IE  ---------------------------
// SVD Line: 6338

//  <item> SFDITEM_FIELD__MDR_TIMER4_IE_ETR_FE_EVENT_IE
//    <name> ETR_FE_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40098058) ETR_FE_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_IE ) </loc>
//      <o.3..3> ETR_FE_EVENT_IE
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_TIMER4_IE_BRK_EVENT_IE  -----------------------------
// SVD Line: 6344

//  <item> SFDITEM_FIELD__MDR_TIMER4_IE_BRK_EVENT_IE
//    <name> BRK_EVENT_IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40098058) BRK_EVENT_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_IE ) </loc>
//      <o.4..4> BRK_EVENT_IE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER4_IE_CCR_CAP_EVENT_IE  ---------------------------
// SVD Line: 6350

//  <item> SFDITEM_FIELD__MDR_TIMER4_IE_CCR_CAP_EVENT_IE
//    <name> CCR_CAP_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x40098058) CCR_CAP_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_IE >> 5) & 0xF), ((MDR_TIMER4_IE = (MDR_TIMER4_IE & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER4_IE_CCR_REF_EVENT_IE  ---------------------------
// SVD Line: 6356

//  <item> SFDITEM_FIELD__MDR_TIMER4_IE_CCR_REF_EVENT_IE
//    <name> CCR_REF_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x40098058) CCR_REF_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_IE >> 9) & 0xF), ((MDR_TIMER4_IE = (MDR_TIMER4_IE & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER4_IE_CCR1_CAP_EVENT_IE  --------------------------
// SVD Line: 6362

//  <item> SFDITEM_FIELD__MDR_TIMER4_IE_CCR1_CAP_EVENT_IE
//    <name> CCR1_CAP_EVENT_IE </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x40098058) CCR1_CAP_EVENT_IE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_IE >> 13) & 0xF), ((MDR_TIMER4_IE = (MDR_TIMER4_IE & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_TIMER4_IE  ---------------------------------
// SVD Line: 6311

//  <rtree> SFDITEM_REG__MDR_TIMER4_IE
//    <name> IE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098058) Timer Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_IE >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_IE = (MDR_TIMER4_IE & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_IE_CNT_ZERO_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_IE_CNT_ARR_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_IE_ETR_RE_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_IE_ETR_FE_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_IE_BRK_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_IE_CCR_CAP_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_IE_CCR_REF_EVENT_IE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_IE_CCR1_CAP_EVENT_IE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER4_DMA_RE  ----------------------------
// SVD Line: 6370

unsigned int MDR_TIMER4_DMA_RE __AT (0x4009805C);



// ---------------------  Field Item: MDR_TIMER4_DMA_RE_CNT_ZERO_EVENT_RE  ------------------------
// SVD Line: 6379

//  <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE_CNT_ZERO_EVENT_RE
//    <name> CNT_ZERO_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4009805C) CNT_ZERO_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_DMA_RE ) </loc>
//      <o.0..0> CNT_ZERO_EVENT_RE
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER4_DMA_RE_CNT_ARR_EVENT_RE  -------------------------
// SVD Line: 6385

//  <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE_CNT_ARR_EVENT_RE
//    <name> CNT_ARR_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4009805C) CNT_ARR_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_DMA_RE ) </loc>
//      <o.1..1> CNT_ARR_EVENT_RE
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER4_DMA_RE_ETR_RE_EVENT_RE  -------------------------
// SVD Line: 6391

//  <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE_ETR_RE_EVENT_RE
//    <name> ETR_RE_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4009805C) ETR_RE_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_DMA_RE ) </loc>
//      <o.2..2> ETR_RE_EVENT_RE
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_TIMER4_DMA_RE_ETR_FE_EVENT_RE  -------------------------
// SVD Line: 6397

//  <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE_ETR_FE_EVENT_RE
//    <name> ETR_FE_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4009805C) ETR_FE_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_DMA_RE ) </loc>
//      <o.3..3> ETR_FE_EVENT_RE
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_TIMER4_DMA_RE_BRK_EVENT_RE  ---------------------------
// SVD Line: 6403

//  <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE_BRK_EVENT_RE
//    <name> BRK_EVENT_RE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4009805C) BRK_EVENT_RE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_DMA_RE ) </loc>
//      <o.4..4> BRK_EVENT_RE
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER4_DMA_RE_CCR_CAP_EVENT_RE  -------------------------
// SVD Line: 6409

//  <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE_CCR_CAP_EVENT_RE
//    <name> CCR_CAP_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 8..5] RW (@ 0x4009805C) CCR_CAP_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_DMA_RE >> 5) & 0xF), ((MDR_TIMER4_DMA_RE = (MDR_TIMER4_DMA_RE & ~(0xFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER4_DMA_RE_CCR_REF_EVENT_RE  -------------------------
// SVD Line: 6415

//  <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE_CCR_REF_EVENT_RE
//    <name> CCR_REF_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x4009805C) CCR_REF_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_DMA_RE >> 9) & 0xF), ((MDR_TIMER4_DMA_RE = (MDR_TIMER4_DMA_RE & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: MDR_TIMER4_DMA_RE_CCR1_CAP_EVENT_RE  ------------------------
// SVD Line: 6421

//  <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE_CCR1_CAP_EVENT_RE
//    <name> CCR1_CAP_EVENT_RE </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x4009805C) CCR1_CAP_EVENT_RE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_DMA_RE >> 13) & 0xF), ((MDR_TIMER4_DMA_RE = (MDR_TIMER4_DMA_RE & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER4_DMA_RE  -------------------------------
// SVD Line: 6370

//  <rtree> SFDITEM_REG__MDR_TIMER4_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4009805C) Timer DMA Request Enable Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_DMA_RE >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_DMA_RE = (MDR_TIMER4_DMA_RE & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE_CNT_ZERO_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE_CNT_ARR_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE_ETR_RE_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE_ETR_FE_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE_BRK_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE_CCR_CAP_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE_CCR_REF_EVENT_RE </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE_CCR1_CAP_EVENT_RE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER4_CH1_CNTRL2  --------------------------
// SVD Line: 6429

unsigned int MDR_TIMER4_CH1_CNTRL2 __AT (0x40098060);



// ------------------------  Field Item: MDR_TIMER4_CH1_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 6438

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40098060) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH1_CNTRL2 >> 0) & 0x3), ((MDR_TIMER4_CH1_CNTRL2 = (MDR_TIMER4_CH1_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH1_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 6444

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40098060) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH1_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH1_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 6450

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40098060) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH1_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER4_CH1_CNTRL2  -----------------------------
// SVD Line: 6429

//  <rtree> SFDITEM_REG__MDR_TIMER4_CH1_CNTRL2
//    <name> CH1_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098060) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CH1_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CH1_CNTRL2 = (MDR_TIMER4_CH1_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH1_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER4_CH2_CNTRL2  --------------------------
// SVD Line: 6458

unsigned int MDR_TIMER4_CH2_CNTRL2 __AT (0x40098064);



// ------------------------  Field Item: MDR_TIMER4_CH2_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 6438

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40098064) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH2_CNTRL2 >> 0) & 0x3), ((MDR_TIMER4_CH2_CNTRL2 = (MDR_TIMER4_CH2_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH2_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 6444

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40098064) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH2_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH2_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 6450

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40098064) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH2_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER4_CH2_CNTRL2  -----------------------------
// SVD Line: 6458

//  <rtree> SFDITEM_REG__MDR_TIMER4_CH2_CNTRL2
//    <name> CH2_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098064) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CH2_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CH2_CNTRL2 = (MDR_TIMER4_CH2_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH2_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER4_CH3_CNTRL2  --------------------------
// SVD Line: 6462

unsigned int MDR_TIMER4_CH3_CNTRL2 __AT (0x40098068);



// ------------------------  Field Item: MDR_TIMER4_CH3_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 6438

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40098068) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH3_CNTRL2 >> 0) & 0x3), ((MDR_TIMER4_CH3_CNTRL2 = (MDR_TIMER4_CH3_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH3_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 6444

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40098068) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH3_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH3_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 6450

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40098068) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH3_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER4_CH3_CNTRL2  -----------------------------
// SVD Line: 6462

//  <rtree> SFDITEM_REG__MDR_TIMER4_CH3_CNTRL2
//    <name> CH3_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098068) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CH3_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CH3_CNTRL2 = (MDR_TIMER4_CH3_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH3_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_TIMER4_CH4_CNTRL2  --------------------------
// SVD Line: 6466

unsigned int MDR_TIMER4_CH4_CNTRL2 __AT (0x4009806C);



// ------------------------  Field Item: MDR_TIMER4_CH4_CNTRL2_CHSEL1  ----------------------------
// SVD Line: 6438

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL2_CHSEL1
//    <name> CHSEL1 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4009806C) CHSEL1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_TIMER4_CH4_CNTRL2 >> 0) & 0x3), ((MDR_TIMER4_CH4_CNTRL2 = (MDR_TIMER4_CH4_CNTRL2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH4_CNTRL2_CCR1_EN  ---------------------------
// SVD Line: 6444

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL2_CCR1_EN
//    <name> CCR1_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4009806C) CCR1_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH4_CNTRL2 ) </loc>
//      <o.2..2> CCR1_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_TIMER4_CH4_CNTRL2_CCRRLD  ----------------------------
// SVD Line: 6450

//  <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL2_CCRRLD
//    <name> CCRRLD </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4009806C) CCRRLD </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_TIMER4_CH4_CNTRL2 ) </loc>
//      <o.3..3> CCRRLD
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_TIMER4_CH4_CNTRL2  -----------------------------
// SVD Line: 6466

//  <rtree> SFDITEM_REG__MDR_TIMER4_CH4_CNTRL2
//    <name> CH4_CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4009806C) Timer Channel Control2 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CH4_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CH4_CNTRL2 = (MDR_TIMER4_CH4_CNTRL2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL2_CHSEL1 </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL2_CCR1_EN </item>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CH4_CNTRL2_CCRRLD </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER4_CCR11  ----------------------------
// SVD Line: 6470

unsigned int MDR_TIMER4_CCR11 __AT (0x40098070);



// ----------------------------  Field Item: MDR_TIMER4_CCR11_CCR  --------------------------------
// SVD Line: 6479

//  <item> SFDITEM_FIELD__MDR_TIMER4_CCR11_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098070) CCR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER4_CCR11 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CCR11 = (MDR_TIMER4_CCR11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER4_CCR11  --------------------------------
// SVD Line: 6470

//  <rtree> SFDITEM_REG__MDR_TIMER4_CCR11
//    <name> CCR11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098070) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CCR11 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CCR11 = (MDR_TIMER4_CCR11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CCR11_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER4_CCR21  ----------------------------
// SVD Line: 6487

unsigned int MDR_TIMER4_CCR21 __AT (0x40098074);



// ----------------------------  Field Item: MDR_TIMER4_CCR21_CCR  --------------------------------
// SVD Line: 6479

//  <item> SFDITEM_FIELD__MDR_TIMER4_CCR21_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098074) CCR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER4_CCR21 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CCR21 = (MDR_TIMER4_CCR21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER4_CCR21  --------------------------------
// SVD Line: 6487

//  <rtree> SFDITEM_REG__MDR_TIMER4_CCR21
//    <name> CCR21 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098074) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CCR21 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CCR21 = (MDR_TIMER4_CCR21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CCR21_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER4_CCR31  ----------------------------
// SVD Line: 6491

unsigned int MDR_TIMER4_CCR31 __AT (0x40098078);



// ----------------------------  Field Item: MDR_TIMER4_CCR31_CCR  --------------------------------
// SVD Line: 6479

//  <item> SFDITEM_FIELD__MDR_TIMER4_CCR31_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098078) CCR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER4_CCR31 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CCR31 = (MDR_TIMER4_CCR31 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER4_CCR31  --------------------------------
// SVD Line: 6491

//  <rtree> SFDITEM_REG__MDR_TIMER4_CCR31
//    <name> CCR31 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098078) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CCR31 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CCR31 = (MDR_TIMER4_CCR31 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CCR31_CCR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_TIMER4_CCR41  ----------------------------
// SVD Line: 6495

unsigned int MDR_TIMER4_CCR41 __AT (0x4009807C);



// ----------------------------  Field Item: MDR_TIMER4_CCR41_CCR  --------------------------------
// SVD Line: 6479

//  <item> SFDITEM_FIELD__MDR_TIMER4_CCR41_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4009807C) CCR </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_TIMER4_CCR41 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CCR41 = (MDR_TIMER4_CCR41 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_TIMER4_CCR41  --------------------------------
// SVD Line: 6495

//  <rtree> SFDITEM_REG__MDR_TIMER4_CCR41
//    <name> CCR41 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4009807C) Timer Capture/Compare1 Register </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_CCR41 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_CCR41 = (MDR_TIMER4_CCR41 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_CCR41_CCR </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER4_DMA_RE1  ---------------------------
// SVD Line: 6499

unsigned int MDR_TIMER4_DMA_RE1 __AT (0x40098080);



// --------------------------  Field Item: MDR_TIMER4_DMA_RE1_DMA_RE  -----------------------------
// SVD Line: 6507

//  <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE1_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40098080) DMA_RE </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER4_DMA_RE1 >> 0) & 0xFFFF), ((MDR_TIMER4_DMA_RE1 = (MDR_TIMER4_DMA_RE1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER4_DMA_RE1  -------------------------------
// SVD Line: 6499

//  <rtree> SFDITEM_REG__MDR_TIMER4_DMA_RE1
//    <name> DMA_RE1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098080) DMA_RE1 </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_DMA_RE1 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_DMA_RE1 = (MDR_TIMER4_DMA_RE1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE1_DMA_RE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER4_DMA_RE2  ---------------------------
// SVD Line: 6515

unsigned int MDR_TIMER4_DMA_RE2 __AT (0x40098084);



// --------------------------  Field Item: MDR_TIMER4_DMA_RE2_DMA_RE  -----------------------------
// SVD Line: 6507

//  <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE2_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40098084) DMA_RE </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER4_DMA_RE2 >> 0) & 0xFFFF), ((MDR_TIMER4_DMA_RE2 = (MDR_TIMER4_DMA_RE2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER4_DMA_RE2  -------------------------------
// SVD Line: 6515

//  <rtree> SFDITEM_REG__MDR_TIMER4_DMA_RE2
//    <name> DMA_RE2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098084) DMA_RE2 </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_DMA_RE2 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_DMA_RE2 = (MDR_TIMER4_DMA_RE2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE2_DMA_RE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER4_DMA_RE3  ---------------------------
// SVD Line: 6519

unsigned int MDR_TIMER4_DMA_RE3 __AT (0x40098088);



// --------------------------  Field Item: MDR_TIMER4_DMA_RE3_DMA_RE  -----------------------------
// SVD Line: 6507

//  <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE3_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40098088) DMA_RE </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER4_DMA_RE3 >> 0) & 0xFFFF), ((MDR_TIMER4_DMA_RE3 = (MDR_TIMER4_DMA_RE3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER4_DMA_RE3  -------------------------------
// SVD Line: 6519

//  <rtree> SFDITEM_REG__MDR_TIMER4_DMA_RE3
//    <name> DMA_RE3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40098088) DMA_RE3 </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_DMA_RE3 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_DMA_RE3 = (MDR_TIMER4_DMA_RE3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE3_DMA_RE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_TIMER4_DMA_RE4  ---------------------------
// SVD Line: 6523

unsigned int MDR_TIMER4_DMA_RE4 __AT (0x4009808C);



// --------------------------  Field Item: MDR_TIMER4_DMA_RE4_DMA_RE  -----------------------------
// SVD Line: 6507

//  <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE4_DMA_RE
//    <name> DMA_RE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4009808C) DMA_RE </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_TIMER4_DMA_RE4 >> 0) & 0xFFFF), ((MDR_TIMER4_DMA_RE4 = (MDR_TIMER4_DMA_RE4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_TIMER4_DMA_RE4  -------------------------------
// SVD Line: 6523

//  <rtree> SFDITEM_REG__MDR_TIMER4_DMA_RE4
//    <name> DMA_RE4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4009808C) DMA_RE4 </i>
//    <loc> ( (unsigned int)((MDR_TIMER4_DMA_RE4 >> 0) & 0xFFFFFFFF), ((MDR_TIMER4_DMA_RE4 = (MDR_TIMER4_DMA_RE4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_TIMER4_DMA_RE4_DMA_RE </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_TIMER4  ----------------------------------
// SVD Line: 6551

//  <view> MDR_TIMER4
//    <name> MDR_TIMER4 </name>
//    <item> SFDITEM_REG__MDR_TIMER4_CNT </item>
//    <item> SFDITEM_REG__MDR_TIMER4_PSG </item>
//    <item> SFDITEM_REG__MDR_TIMER4_ARR </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CCR1 </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CCR2 </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CCR3 </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CCR4 </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CH1_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CH2_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CH3_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CH4_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CH1_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CH2_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CH3_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CH4_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CH1_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CH2_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CH3_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CH4_DTG </item>
//    <item> SFDITEM_REG__MDR_TIMER4_BRKETR_CNTRL </item>
//    <item> SFDITEM_REG__MDR_TIMER4_STATUS </item>
//    <item> SFDITEM_REG__MDR_TIMER4_IE </item>
//    <item> SFDITEM_REG__MDR_TIMER4_DMA_RE </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CH1_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CH2_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CH3_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CH4_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CCR11 </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CCR21 </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CCR31 </item>
//    <item> SFDITEM_REG__MDR_TIMER4_CCR41 </item>
//    <item> SFDITEM_REG__MDR_TIMER4_DMA_RE1 </item>
//    <item> SFDITEM_REG__MDR_TIMER4_DMA_RE2 </item>
//    <item> SFDITEM_REG__MDR_TIMER4_DMA_RE3 </item>
//    <item> SFDITEM_REG__MDR_TIMER4_DMA_RE4 </item>
//  </view>
//  


// -------------------------  Register Item Address: MDR_ADC_ADC1_CFG  ----------------------------
// SVD Line: 6581

unsigned int MDR_ADC_ADC1_CFG __AT (0x40088000);



// ------------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_REG_ADON  ---------------------------
// SVD Line: 6590

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_ADON
//    <name> Cfg_REG_ADON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40088000) Cfg_REG_ADON </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.0..0> Cfg_REG_ADON
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_REG_GO  ----------------------------
// SVD Line: 6596

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_GO
//    <name> Cfg_REG_GO </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40088000) Cfg_REG_GO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.1..1> Cfg_REG_GO
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_REG_CLKS  ---------------------------
// SVD Line: 6602

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_CLKS
//    <name> Cfg_REG_CLKS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40088000) Cfg_REG_CLKS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.2..2> Cfg_REG_CLKS
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_REG_SAMPLE  --------------------------
// SVD Line: 6608

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_SAMPLE
//    <name> Cfg_REG_SAMPLE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40088000) Cfg_REG_SAMPLE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.3..3> Cfg_REG_SAMPLE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_REG_CHS  ----------------------------
// SVD Line: 6614

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_CHS
//    <name> Cfg_REG_CHS </name>
//    <rw> 
//    <i> [Bits 8..4] RW (@ 0x40088000) Cfg_REG_CHS </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ADC_ADC1_CFG >> 4) & 0x1F), ((MDR_ADC_ADC1_CFG = (MDR_ADC_ADC1_CFG & ~(0x1FUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_REG_CHCH  ---------------------------
// SVD Line: 6620

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_CHCH
//    <name> Cfg_REG_CHCH </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40088000) Cfg_REG_CHCH </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.9..9> Cfg_REG_CHCH
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_REG_RNGC  ---------------------------
// SVD Line: 6626

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_RNGC
//    <name> Cfg_REG_RNGC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40088000) Cfg_REG_RNGC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.10..10> Cfg_REG_RNGC
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_M_REF  -----------------------------
// SVD Line: 6632

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_M_REF
//    <name> Cfg_M_REF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40088000) Cfg_M_REF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.11..11> Cfg_M_REF
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_REG_DIVCLK  --------------------------
// SVD Line: 6638

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_DIVCLK
//    <name> Cfg_REG_DIVCLK </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40088000) Cfg_REG_DIVCLK </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ADC_ADC1_CFG >> 12) & 0xF), ((MDR_ADC_ADC1_CFG = (MDR_ADC_ADC1_CFG & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_ADC_ADC1_CFG_Cfg_Sync_Conver  --------------------------
// SVD Line: 6644

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_Sync_Conver
//    <name> Cfg_Sync_Conver </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40088000) Cfg_Sync_Conver </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.16..16> Cfg_Sync_Conver
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ADC_ADC1_CFG_TS_EN  -------------------------------
// SVD Line: 6650

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_TS_EN
//    <name> TS_EN </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40088000) TS_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.17..17> TS_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ADC_ADC1_CFG_TS_BUF_EN  -----------------------------
// SVD Line: 6656

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_TS_BUF_EN
//    <name> TS_BUF_EN </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40088000) TS_BUF_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.18..18> TS_BUF_EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ADC_ADC1_CFG_SEL_TS  ------------------------------
// SVD Line: 6662

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_SEL_TS
//    <name> SEL_TS </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40088000) SEL_TS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.19..19> SEL_TS
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ADC_ADC1_CFG_SEL_VREF  -----------------------------
// SVD Line: 6668

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_SEL_VREF
//    <name> SEL_VREF </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40088000) SEL_VREF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_CFG ) </loc>
//      <o.20..20> SEL_VREF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_ADC_ADC1_CFG_TR  --------------------------------
// SVD Line: 6674

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_TR
//    <name> TR </name>
//    <rw> 
//    <i> [Bits 24..21] RW (@ 0x40088000) TR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ADC_ADC1_CFG >> 21) & 0xF), ((MDR_ADC_ADC1_CFG = (MDR_ADC_ADC1_CFG & ~(0xFUL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_ADC_ADC1_CFG_Delay_Go  -----------------------------
// SVD Line: 6680

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Delay_Go
//    <name> Delay_Go </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40088000) Delay_Go </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ADC_ADC1_CFG >> 25) & 0x7), ((MDR_ADC_ADC1_CFG = (MDR_ADC_ADC1_CFG & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ADC_ADC1_CFG_Delay_ADC  -----------------------------
// SVD Line: 6686

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Delay_ADC
//    <name> Delay_ADC </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40088000) Delay_ADC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ADC_ADC1_CFG >> 28) & 0xF), ((MDR_ADC_ADC1_CFG = (MDR_ADC_ADC1_CFG & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ADC_ADC1_CFG  --------------------------------
// SVD Line: 6581

//  <rtree> SFDITEM_REG__MDR_ADC_ADC1_CFG
//    <name> ADC1_CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40088000) ADC1 Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC1_CFG >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC1_CFG = (MDR_ADC_ADC1_CFG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_ADON </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_GO </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_CLKS </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_SAMPLE </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_CHS </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_CHCH </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_RNGC </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_M_REF </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_REG_DIVCLK </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Cfg_Sync_Conver </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_TS_EN </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_TS_BUF_EN </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_SEL_TS </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_SEL_VREF </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_TR </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Delay_Go </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CFG_Delay_ADC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_ADC_ADC2_CFG  ----------------------------
// SVD Line: 6694

unsigned int MDR_ADC_ADC2_CFG __AT (0x40088004);



// --------------------------  Field Item: MDR_ADC_ADC2_CFG_ADC1_OP  ------------------------------
// SVD Line: 6703

//  <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_ADC1_OP
//    <name> ADC1_OP </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40088004) ADC1_OP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC2_CFG ) </loc>
//      <o.17..17> ADC1_OP
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ADC_ADC2_CFG  --------------------------------
// SVD Line: 6694

//  <rtree> SFDITEM_REG__MDR_ADC_ADC2_CFG
//    <name> ADC2_CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40088004) ADC2 Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC2_CFG >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC2_CFG = (MDR_ADC_ADC2_CFG & ~(0x20000UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x20000) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC2_CFG_ADC1_OP </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_ADC_ADC1_H_LEVEL  --------------------------
// SVD Line: 6711

unsigned int MDR_ADC_ADC1_H_LEVEL __AT (0x40088008);



// ----------------------  Field Item: MDR_ADC_ADC1_H_LEVEL_REG_H_LEVEL  --------------------------
// SVD Line: 6720

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_H_LEVEL_REG_H_LEVEL
//    <name> REG_H_LEVEL </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40088008) REG_H_LEVEL </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ADC_ADC1_H_LEVEL >> 0) & 0xFFF), ((MDR_ADC_ADC1_H_LEVEL = (MDR_ADC_ADC1_H_LEVEL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_ADC_ADC1_H_LEVEL  ------------------------------
// SVD Line: 6711

//  <rtree> SFDITEM_REG__MDR_ADC_ADC1_H_LEVEL
//    <name> ADC1_H_LEVEL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40088008) ADC1 High Level Register </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC1_H_LEVEL >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC1_H_LEVEL = (MDR_ADC_ADC1_H_LEVEL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_H_LEVEL_REG_H_LEVEL </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_ADC_ADC1_L_LEVEL  --------------------------
// SVD Line: 6728

unsigned int MDR_ADC_ADC1_L_LEVEL __AT (0x40088010);



// ----------------------  Field Item: MDR_ADC_ADC1_L_LEVEL_REG_L_LEVEL  --------------------------
// SVD Line: 6737

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_L_LEVEL_REG_L_LEVEL
//    <name> REG_L_LEVEL </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40088010) REG_L_LEVEL </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ADC_ADC1_L_LEVEL >> 0) & 0xFFF), ((MDR_ADC_ADC1_L_LEVEL = (MDR_ADC_ADC1_L_LEVEL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_ADC_ADC1_L_LEVEL  ------------------------------
// SVD Line: 6728

//  <rtree> SFDITEM_REG__MDR_ADC_ADC1_L_LEVEL
//    <name> ADC1_L_LEVEL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40088010) ADC1 Low Level Register </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC1_L_LEVEL >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC1_L_LEVEL = (MDR_ADC_ADC1_L_LEVEL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_L_LEVEL_REG_L_LEVEL </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_ADC_ADC1_RESULT  ---------------------------
// SVD Line: 6745

unsigned int MDR_ADC_ADC1_RESULT __AT (0x40088018);



// -------------------------  Field Item: MDR_ADC_ADC1_RESULT_RESULT  -----------------------------
// SVD Line: 6754

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_RESULT_RESULT
//    <name> RESULT </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40088018) RESULT </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ADC_ADC1_RESULT >> 0) & 0xFFF), ((MDR_ADC_ADC1_RESULT = (MDR_ADC_ADC1_RESULT & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ADC_ADC1_RESULT_CHANNEL  ----------------------------
// SVD Line: 6760

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_RESULT_CHANNEL
//    <name> CHANNEL </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x40088018) CHANNEL </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ADC_ADC1_RESULT >> 16) & 0xFFF), ((MDR_ADC_ADC1_RESULT = (MDR_ADC_ADC1_RESULT & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ADC_ADC1_RESULT  ------------------------------
// SVD Line: 6745

//  <rtree> SFDITEM_REG__MDR_ADC_ADC1_RESULT
//    <name> ADC1_RESULT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40088018) ADC1 Result Register </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC1_RESULT >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC1_RESULT = (MDR_ADC_ADC1_RESULT & ~(0xFFF0FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF0FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_RESULT_RESULT </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_RESULT_CHANNEL </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_ADC_ADC1_STATUS  ---------------------------
// SVD Line: 6768

unsigned int MDR_ADC_ADC1_STATUS __AT (0x40088020);



// --------------------  Field Item: MDR_ADC_ADC1_STATUS_Flg_REG_OVERWRITE  -----------------------
// SVD Line: 6777

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_Flg_REG_OVERWRITE
//    <name> Flg_REG_OVERWRITE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40088020) Flg_REG_OVERWRITE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_STATUS ) </loc>
//      <o.0..0> Flg_REG_OVERWRITE
//    </check>
//  </item>
//  


// ---------------------  Field Item: MDR_ADC_ADC1_STATUS_Flg_REG_AWOIFEN  ------------------------
// SVD Line: 6783

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_Flg_REG_AWOIFEN
//    <name> Flg_REG_AWOIFEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40088020) Flg_REG_AWOIFEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_STATUS ) </loc>
//      <o.1..1> Flg_REG_AWOIFEN
//    </check>
//  </item>
//  


// ----------------------  Field Item: MDR_ADC_ADC1_STATUS_Flg_REG_EOCIF  -------------------------
// SVD Line: 6789

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_Flg_REG_EOCIF
//    <name> Flg_REG_EOCIF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40088020) Flg_REG_EOCIF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_STATUS ) </loc>
//      <o.2..2> Flg_REG_EOCIF
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ADC_ADC1_STATUS_AWOIF_IE  ----------------------------
// SVD Line: 6795

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_AWOIF_IE
//    <name> AWOIF_IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40088020) AWOIF_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_STATUS ) </loc>
//      <o.3..3> AWOIF_IE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ADC_ADC1_STATUS_ECOIF_IE  ----------------------------
// SVD Line: 6801

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_ECOIF_IE
//    <name> ECOIF_IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40088020) ECOIF_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_STATUS ) </loc>
//      <o.4..4> ECOIF_IE
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ADC_ADC1_STATUS  ------------------------------
// SVD Line: 6768

//  <rtree> SFDITEM_REG__MDR_ADC_ADC1_STATUS
//    <name> ADC1_STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40088020) ADC1 Status Register </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC1_STATUS >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC1_STATUS = (MDR_ADC_ADC1_STATUS & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_Flg_REG_OVERWRITE </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_Flg_REG_AWOIFEN </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_Flg_REG_EOCIF </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_AWOIF_IE </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_STATUS_ECOIF_IE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ADC_ADC1_CHSEL  ---------------------------
// SVD Line: 6809

unsigned int MDR_ADC_ADC1_CHSEL __AT (0x40088028);



// -----------------------  Field Item: MDR_ADC_ADC1_CHSEL_Sl_Ch_Ch_REF  --------------------------
// SVD Line: 6818

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_CHSEL_Sl_Ch_Ch_REF
//    <name> Sl_Ch_Ch_REF </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40088028) Sl_Ch_Ch_REF </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_ADC_ADC1_CHSEL >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC1_CHSEL = (MDR_ADC_ADC1_CHSEL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ADC_ADC1_CHSEL  -------------------------------
// SVD Line: 6809

//  <rtree> SFDITEM_REG__MDR_ADC_ADC1_CHSEL
//    <name> ADC1_CHSEL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40088028) ADC1 Channel Selector Register </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC1_CHSEL >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC1_CHSEL = (MDR_ADC_ADC1_CHSEL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_CHSEL_Sl_Ch_Ch_REF </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ADC_ADC1_TRIM  ----------------------------
// SVD Line: 6826

unsigned int MDR_ADC_ADC1_TRIM __AT (0x40088030);



// --------------------------  Field Item: MDR_ADC_ADC1_TRIM_TS_TRIM  -----------------------------
// SVD Line: 6835

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_TRIM_TS_TRIM
//    <name> TS_TRIM </name>
//    <rw> 
//    <i> [Bits 5..1] RW (@ 0x40088030) TS_TRIM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ADC_ADC1_TRIM >> 1) & 0x1F), ((MDR_ADC_ADC1_TRIM = (MDR_ADC_ADC1_TRIM & ~(0x1FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_ADC_ADC1_TRIM_SEL_REF_BUF  ---------------------------
// SVD Line: 6841

//  <item> SFDITEM_FIELD__MDR_ADC_ADC1_TRIM_SEL_REF_BUF
//    <name> SEL_REF_BUF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40088030) SEL_REF_BUF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ADC_ADC1_TRIM ) </loc>
//      <o.6..6> SEL_REF_BUF
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ADC_ADC1_TRIM  -------------------------------
// SVD Line: 6826

//  <rtree> SFDITEM_REG__MDR_ADC_ADC1_TRIM
//    <name> ADC1_TRIM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40088030) ADC1 TRIM </i>
//    <loc> ( (unsigned int)((MDR_ADC_ADC1_TRIM >> 0) & 0xFFFFFFFF), ((MDR_ADC_ADC1_TRIM = (MDR_ADC_ADC1_TRIM & ~(0x7EUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7E) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_TRIM_TS_TRIM </item>
//    <item> SFDITEM_FIELD__MDR_ADC_ADC1_TRIM_SEL_REF_BUF </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_ADC  ------------------------------------
// SVD Line: 6562

//  <view> MDR_ADC
//    <name> MDR_ADC </name>
//    <item> SFDITEM_REG__MDR_ADC_ADC1_CFG </item>
//    <item> SFDITEM_REG__MDR_ADC_ADC2_CFG </item>
//    <item> SFDITEM_REG__MDR_ADC_ADC1_H_LEVEL </item>
//    <item> SFDITEM_REG__MDR_ADC_ADC1_L_LEVEL </item>
//    <item> SFDITEM_REG__MDR_ADC_ADC1_RESULT </item>
//    <item> SFDITEM_REG__MDR_ADC_ADC1_STATUS </item>
//    <item> SFDITEM_REG__MDR_ADC_ADC1_CHSEL </item>
//    <item> SFDITEM_REG__MDR_ADC_ADC1_TRIM </item>
//  </view>
//  


// ---------------------------  Register Item Address: MDR_DAC_CFG  -------------------------------
// SVD Line: 6866

unsigned int MDR_DAC_CFG __AT (0x40090000);



// ---------------------------  Field Item: MDR_DAC_CFG_Cfg_M_REF0  -------------------------------
// SVD Line: 6875

//  <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_M_REF0
//    <name> Cfg_M_REF0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40090000) Cfg_M_REF0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_DAC_CFG ) </loc>
//      <o.0..0> Cfg_M_REF0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_DAC_CFG_Cfg_M_REF1  -------------------------------
// SVD Line: 6881

//  <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_M_REF1
//    <name> Cfg_M_REF1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40090000) Cfg_M_REF1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_DAC_CFG ) </loc>
//      <o.1..1> Cfg_M_REF1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_DAC_CFG_Cfg_ON_DAC0  ------------------------------
// SVD Line: 6887

//  <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_ON_DAC0
//    <name> Cfg_ON_DAC0 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40090000) Cfg_ON_DAC0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_DAC_CFG ) </loc>
//      <o.2..2> Cfg_ON_DAC0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_DAC_CFG_Cfg_ON_DAC1  ------------------------------
// SVD Line: 6893

//  <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_ON_DAC1
//    <name> Cfg_ON_DAC1 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40090000) Cfg_ON_DAC1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_DAC_CFG ) </loc>
//      <o.3..3> Cfg_ON_DAC1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_DAC_CFG_Cfg_SYNC_A  -------------------------------
// SVD Line: 6899

//  <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_SYNC_A
//    <name> Cfg_SYNC_A </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40090000) Cfg_SYNC_A </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_DAC_CFG ) </loc>
//      <o.4..4> Cfg_SYNC_A
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_DAC_CFG  ----------------------------------
// SVD Line: 6866

//  <rtree> SFDITEM_REG__MDR_DAC_CFG
//    <name> CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40090000) DAC Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_DAC_CFG >> 0) & 0xFFFFFFFF), ((MDR_DAC_CFG = (MDR_DAC_CFG & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_M_REF0 </item>
//    <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_M_REF1 </item>
//    <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_ON_DAC0 </item>
//    <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_ON_DAC1 </item>
//    <item> SFDITEM_FIELD__MDR_DAC_CFG_Cfg_SYNC_A </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_DAC_DAC1_DATA  ----------------------------
// SVD Line: 6907

unsigned int MDR_DAC_DAC1_DATA __AT (0x40090004);



// -------------------------  Field Item: MDR_DAC_DAC1_DATA_DAC0DATA  -----------------------------
// SVD Line: 6916

//  <item> SFDITEM_FIELD__MDR_DAC_DAC1_DATA_DAC0DATA
//    <name> DAC0DATA </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40090004) DAC0DATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_DAC_DAC1_DATA >> 0) & 0xFFF), ((MDR_DAC_DAC1_DATA = (MDR_DAC_DAC1_DATA & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_DAC_DAC1_DATA_DAC1DATA  -----------------------------
// SVD Line: 6922

//  <item> SFDITEM_FIELD__MDR_DAC_DAC1_DATA_DAC1DATA
//    <name> DAC1DATA </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x40090004) DAC1DATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_DAC_DAC1_DATA >> 16) & 0xFFF), ((MDR_DAC_DAC1_DATA = (MDR_DAC_DAC1_DATA & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_DAC_DAC1_DATA  -------------------------------
// SVD Line: 6907

//  <rtree> SFDITEM_REG__MDR_DAC_DAC1_DATA
//    <name> DAC1_DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40090004) DAC1 Data Register </i>
//    <loc> ( (unsigned int)((MDR_DAC_DAC1_DATA >> 0) & 0xFFFFFFFF), ((MDR_DAC_DAC1_DATA = (MDR_DAC_DAC1_DATA & ~(0xFFF0FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF0FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_DAC_DAC1_DATA_DAC0DATA </item>
//    <item> SFDITEM_FIELD__MDR_DAC_DAC1_DATA_DAC1DATA </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_DAC_DAC2_DATA  ----------------------------
// SVD Line: 6930

unsigned int MDR_DAC_DAC2_DATA __AT (0x40090008);



// -------------------------  Field Item: MDR_DAC_DAC2_DATA_DAC1DATA  -----------------------------
// SVD Line: 6939

//  <item> SFDITEM_FIELD__MDR_DAC_DAC2_DATA_DAC1DATA
//    <name> DAC1DATA </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40090008) DAC1DATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_DAC_DAC2_DATA >> 0) & 0xFFF), ((MDR_DAC_DAC2_DATA = (MDR_DAC_DAC2_DATA & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_DAC_DAC2_DATA_DAC0DATA  -----------------------------
// SVD Line: 6945

//  <item> SFDITEM_FIELD__MDR_DAC_DAC2_DATA_DAC0DATA
//    <name> DAC0DATA </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x40090008) DAC0DATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_DAC_DAC2_DATA >> 16) & 0xFFF), ((MDR_DAC_DAC2_DATA = (MDR_DAC_DAC2_DATA & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_DAC_DAC2_DATA  -------------------------------
// SVD Line: 6930

//  <rtree> SFDITEM_REG__MDR_DAC_DAC2_DATA
//    <name> DAC2_DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40090008) DAC2 Data Register </i>
//    <loc> ( (unsigned int)((MDR_DAC_DAC2_DATA >> 0) & 0xFFFFFFFF), ((MDR_DAC_DAC2_DATA = (MDR_DAC_DAC2_DATA & ~(0xFFF0FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF0FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_DAC_DAC2_DATA_DAC1DATA </item>
//    <item> SFDITEM_FIELD__MDR_DAC_DAC2_DATA_DAC0DATA </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_DAC  ------------------------------------
// SVD Line: 6851

//  <view> MDR_DAC
//    <name> MDR_DAC </name>
//    <item> SFDITEM_REG__MDR_DAC_CFG </item>
//    <item> SFDITEM_REG__MDR_DAC_DAC1_DATA </item>
//    <item> SFDITEM_REG__MDR_DAC_DAC2_DATA </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_PORTA_RXTX  -----------------------------
// SVD Line: 6970

unsigned int MDR_PORTA_RXTX __AT (0x400A8000);



// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_0  -------------------------------
// SVD Line: 6979

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_0
//    <name> RXTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A8000) RXTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.0..0> RXTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_1  -------------------------------
// SVD Line: 6985

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_1
//    <name> RXTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A8000) RXTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.1..1> RXTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_2  -------------------------------
// SVD Line: 6991

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_2
//    <name> RXTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A8000) RXTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.2..2> RXTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_3  -------------------------------
// SVD Line: 6997

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_3
//    <name> RXTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A8000) RXTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.3..3> RXTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_4  -------------------------------
// SVD Line: 7003

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_4
//    <name> RXTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400A8000) RXTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.4..4> RXTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_5  -------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_5
//    <name> RXTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400A8000) RXTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.5..5> RXTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_6  -------------------------------
// SVD Line: 7015

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_6
//    <name> RXTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400A8000) RXTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.6..6> RXTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_7  -------------------------------
// SVD Line: 7021

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_7
//    <name> RXTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400A8000) RXTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.7..7> RXTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_8  -------------------------------
// SVD Line: 7027

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_8
//    <name> RXTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400A8000) RXTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.8..8> RXTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RXTX_RXTX_9  -------------------------------
// SVD Line: 7033

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_9
//    <name> RXTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400A8000) RXTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.9..9> RXTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_RXTX_RXTX_10  -------------------------------
// SVD Line: 7039

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_10
//    <name> RXTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400A8000) RXTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.10..10> RXTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_RXTX_RXTX_11  -------------------------------
// SVD Line: 7045

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_11
//    <name> RXTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400A8000) RXTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.11..11> RXTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_RXTX_RXTX_12  -------------------------------
// SVD Line: 7051

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_12
//    <name> RXTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400A8000) RXTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.12..12> RXTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_RXTX_RXTX_13  -------------------------------
// SVD Line: 7057

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_13
//    <name> RXTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400A8000) RXTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.13..13> RXTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_RXTX_RXTX_14  -------------------------------
// SVD Line: 7063

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_14
//    <name> RXTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400A8000) RXTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.14..14> RXTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_RXTX_RXTX_15  -------------------------------
// SVD Line: 7069

//  <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_15
//    <name> RXTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400A8000) RXTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RXTX ) </loc>
//      <o.15..15> RXTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTA_RXTX  ---------------------------------
// SVD Line: 6970

//  <rtree> SFDITEM_REG__MDR_PORTA_RXTX
//    <name> RXTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A8000) PORT Data Register </i>
//    <loc> ( (unsigned int)((MDR_PORTA_RXTX >> 0) & 0xFFFFFFFF), ((MDR_PORTA_RXTX = (MDR_PORTA_RXTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RXTX_RXTX_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTA_OE  ------------------------------
// SVD Line: 7077

unsigned int MDR_PORTA_OE __AT (0x400A8004);



// ------------------------------  Field Item: MDR_PORTA_OE_OE_0  ---------------------------------
// SVD Line: 7086

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_0
//    <name> OE_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A8004) OE_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.0..0> OE_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_OE_OE_1  ---------------------------------
// SVD Line: 7092

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_1
//    <name> OE_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A8004) OE_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.1..1> OE_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_OE_OE_2  ---------------------------------
// SVD Line: 7098

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_2
//    <name> OE_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A8004) OE_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.2..2> OE_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_OE_OE_3  ---------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_3
//    <name> OE_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A8004) OE_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.3..3> OE_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_OE_OE_4  ---------------------------------
// SVD Line: 7110

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_4
//    <name> OE_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400A8004) OE_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.4..4> OE_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_OE_OE_5  ---------------------------------
// SVD Line: 7116

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_5
//    <name> OE_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400A8004) OE_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.5..5> OE_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_OE_OE_6  ---------------------------------
// SVD Line: 7122

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_6
//    <name> OE_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400A8004) OE_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.6..6> OE_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_OE_OE_7  ---------------------------------
// SVD Line: 7128

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_7
//    <name> OE_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400A8004) OE_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.7..7> OE_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_OE_OE_8  ---------------------------------
// SVD Line: 7134

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_8
//    <name> OE_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400A8004) OE_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.8..8> OE_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_OE_OE_9  ---------------------------------
// SVD Line: 7140

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_9
//    <name> OE_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400A8004) OE_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.9..9> OE_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_OE_OE_10  ---------------------------------
// SVD Line: 7146

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_10
//    <name> OE_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400A8004) OE_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.10..10> OE_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_OE_OE_11  ---------------------------------
// SVD Line: 7152

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_11
//    <name> OE_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400A8004) OE_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.11..11> OE_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_OE_OE_12  ---------------------------------
// SVD Line: 7158

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_12
//    <name> OE_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400A8004) OE_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.12..12> OE_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_OE_OE_13  ---------------------------------
// SVD Line: 7164

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_13
//    <name> OE_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400A8004) OE_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.13..13> OE_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_OE_OE_14  ---------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_14
//    <name> OE_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400A8004) OE_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.14..14> OE_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_OE_OE_15  ---------------------------------
// SVD Line: 7176

//  <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_15
//    <name> OE_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400A8004) OE_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_OE ) </loc>
//      <o.15..15> OE_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTA_OE  ----------------------------------
// SVD Line: 7077

//  <rtree> SFDITEM_REG__MDR_PORTA_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A8004) PORT Output Enable Register </i>
//    <loc> ( (unsigned int)((MDR_PORTA_OE >> 0) & 0xFFFFFFFF), ((MDR_PORTA_OE = (MDR_PORTA_OE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_OE_OE_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTA_FUNC  -----------------------------
// SVD Line: 7184

unsigned int MDR_PORTA_FUNC __AT (0x400A8008);



// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_0  -------------------------------
// SVD Line: 7193

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_0
//    <name> MODE_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400A8008) MODE_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 0) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_1  -------------------------------
// SVD Line: 7199

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_1
//    <name> MODE_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400A8008) MODE_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 2) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_2  -------------------------------
// SVD Line: 7205

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_2
//    <name> MODE_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400A8008) MODE_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 4) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_3  -------------------------------
// SVD Line: 7211

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_3
//    <name> MODE_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400A8008) MODE_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 6) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_4  -------------------------------
// SVD Line: 7217

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_4
//    <name> MODE_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400A8008) MODE_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 8) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_5  -------------------------------
// SVD Line: 7223

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_5
//    <name> MODE_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400A8008) MODE_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 10) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_6  -------------------------------
// SVD Line: 7229

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_6
//    <name> MODE_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400A8008) MODE_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 12) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_7  -------------------------------
// SVD Line: 7235

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_7
//    <name> MODE_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400A8008) MODE_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 14) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_8  -------------------------------
// SVD Line: 7241

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_8
//    <name> MODE_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400A8008) MODE_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 16) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_FUNC_MODE_9  -------------------------------
// SVD Line: 7247

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_9
//    <name> MODE_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400A8008) MODE_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 18) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_FUNC_MODE_10  -------------------------------
// SVD Line: 7253

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_10
//    <name> MODE_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400A8008) MODE_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 20) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_FUNC_MODE_11  -------------------------------
// SVD Line: 7259

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_11
//    <name> MODE_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400A8008) MODE_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 22) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_FUNC_MODE_12  -------------------------------
// SVD Line: 7265

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_12
//    <name> MODE_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400A8008) MODE_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 24) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_FUNC_MODE_13  -------------------------------
// SVD Line: 7271

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_13
//    <name> MODE_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400A8008) MODE_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 26) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_FUNC_MODE_14  -------------------------------
// SVD Line: 7277

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_14
//    <name> MODE_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400A8008) MODE_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 28) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_FUNC_MODE_15  -------------------------------
// SVD Line: 7283

//  <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_15
//    <name> MODE_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400A8008) MODE_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_FUNC >> 30) & 0x3), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTA_FUNC  ---------------------------------
// SVD Line: 7184

//  <rtree> SFDITEM_REG__MDR_PORTA_FUNC
//    <name> FUNC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A8008) PORT Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTA_FUNC >> 0) & 0xFFFFFFFF), ((MDR_PORTA_FUNC = (MDR_PORTA_FUNC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_FUNC_MODE_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTA_ANALOG  ----------------------------
// SVD Line: 7291

unsigned int MDR_PORTA_ANALOG __AT (0x400A800C);



// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_0  ----------------------------
// SVD Line: 7300

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_0
//    <name> ANALOG_EN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A800C) ANALOG_EN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.0..0> ANALOG_EN_0
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_1  ----------------------------
// SVD Line: 7306

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_1
//    <name> ANALOG_EN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A800C) ANALOG_EN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.1..1> ANALOG_EN_1
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_2  ----------------------------
// SVD Line: 7312

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_2
//    <name> ANALOG_EN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A800C) ANALOG_EN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.2..2> ANALOG_EN_2
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_3  ----------------------------
// SVD Line: 7318

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_3
//    <name> ANALOG_EN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A800C) ANALOG_EN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.3..3> ANALOG_EN_3
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_4  ----------------------------
// SVD Line: 7324

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_4
//    <name> ANALOG_EN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400A800C) ANALOG_EN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.4..4> ANALOG_EN_4
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_5  ----------------------------
// SVD Line: 7330

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_5
//    <name> ANALOG_EN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400A800C) ANALOG_EN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.5..5> ANALOG_EN_5
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_6  ----------------------------
// SVD Line: 7336

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_6
//    <name> ANALOG_EN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400A800C) ANALOG_EN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.6..6> ANALOG_EN_6
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_7  ----------------------------
// SVD Line: 7342

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_7
//    <name> ANALOG_EN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400A800C) ANALOG_EN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.7..7> ANALOG_EN_7
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_8  ----------------------------
// SVD Line: 7348

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_8
//    <name> ANALOG_EN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400A800C) ANALOG_EN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.8..8> ANALOG_EN_8
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_9  ----------------------------
// SVD Line: 7354

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_9
//    <name> ANALOG_EN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400A800C) ANALOG_EN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.9..9> ANALOG_EN_9
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_10  ---------------------------
// SVD Line: 7360

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_10
//    <name> ANALOG_EN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400A800C) ANALOG_EN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.10..10> ANALOG_EN_10
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_11  ---------------------------
// SVD Line: 7366

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_11
//    <name> ANALOG_EN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400A800C) ANALOG_EN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.11..11> ANALOG_EN_11
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_12  ---------------------------
// SVD Line: 7372

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_12
//    <name> ANALOG_EN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400A800C) ANALOG_EN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.12..12> ANALOG_EN_12
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_13  ---------------------------
// SVD Line: 7378

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_13
//    <name> ANALOG_EN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400A800C) ANALOG_EN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.13..13> ANALOG_EN_13
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_14  ---------------------------
// SVD Line: 7384

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_14
//    <name> ANALOG_EN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400A800C) ANALOG_EN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.14..14> ANALOG_EN_14
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTA_ANALOG_ANALOG_EN_15  ---------------------------
// SVD Line: 7390

//  <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_15
//    <name> ANALOG_EN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400A800C) ANALOG_EN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_ANALOG ) </loc>
//      <o.15..15> ANALOG_EN_15
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_PORTA_ANALOG  --------------------------------
// SVD Line: 7291

//  <rtree> SFDITEM_REG__MDR_PORTA_ANALOG
//    <name> ANALOG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A800C) PORT Analog Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTA_ANALOG >> 0) & 0xFFFFFFFF), ((MDR_PORTA_ANALOG = (MDR_PORTA_ANALOG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_ANALOG_ANALOG_EN_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTA_PULL  -----------------------------
// SVD Line: 7398

unsigned int MDR_PORTA_PULL __AT (0x400A8010);



// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_0  -----------------------------
// SVD Line: 7407

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_0
//    <name> PULL_DOWN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A8010) PULL_DOWN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.0..0> PULL_DOWN_0
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_1  -----------------------------
// SVD Line: 7413

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_1
//    <name> PULL_DOWN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A8010) PULL_DOWN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.1..1> PULL_DOWN_1
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_2  -----------------------------
// SVD Line: 7419

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_2
//    <name> PULL_DOWN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A8010) PULL_DOWN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.2..2> PULL_DOWN_2
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_3  -----------------------------
// SVD Line: 7425

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_3
//    <name> PULL_DOWN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A8010) PULL_DOWN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.3..3> PULL_DOWN_3
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_4  -----------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_4
//    <name> PULL_DOWN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400A8010) PULL_DOWN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.4..4> PULL_DOWN_4
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_5  -----------------------------
// SVD Line: 7437

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_5
//    <name> PULL_DOWN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400A8010) PULL_DOWN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.5..5> PULL_DOWN_5
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_6  -----------------------------
// SVD Line: 7443

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_6
//    <name> PULL_DOWN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400A8010) PULL_DOWN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.6..6> PULL_DOWN_6
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_7  -----------------------------
// SVD Line: 7449

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_7
//    <name> PULL_DOWN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400A8010) PULL_DOWN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.7..7> PULL_DOWN_7
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_8  -----------------------------
// SVD Line: 7455

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_8
//    <name> PULL_DOWN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400A8010) PULL_DOWN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.8..8> PULL_DOWN_8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_9  -----------------------------
// SVD Line: 7461

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_9
//    <name> PULL_DOWN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400A8010) PULL_DOWN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.9..9> PULL_DOWN_9
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_10  ----------------------------
// SVD Line: 7467

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_10
//    <name> PULL_DOWN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400A8010) PULL_DOWN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.10..10> PULL_DOWN_10
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_11  ----------------------------
// SVD Line: 7473

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_11
//    <name> PULL_DOWN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400A8010) PULL_DOWN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.11..11> PULL_DOWN_11
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_12  ----------------------------
// SVD Line: 7479

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_12
//    <name> PULL_DOWN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400A8010) PULL_DOWN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.12..12> PULL_DOWN_12
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_13  ----------------------------
// SVD Line: 7485

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_13
//    <name> PULL_DOWN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400A8010) PULL_DOWN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.13..13> PULL_DOWN_13
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_14  ----------------------------
// SVD Line: 7491

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_14
//    <name> PULL_DOWN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400A8010) PULL_DOWN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.14..14> PULL_DOWN_14
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTA_PULL_PULL_DOWN_15  ----------------------------
// SVD Line: 7497

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_15
//    <name> PULL_DOWN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400A8010) PULL_DOWN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.15..15> PULL_DOWN_15
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_0  ------------------------------
// SVD Line: 7503

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_0
//    <name> PULL_UP_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400A8010) PULL_UP_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.16..16> PULL_UP_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_1  ------------------------------
// SVD Line: 7509

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_1
//    <name> PULL_UP_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400A8010) PULL_UP_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.17..17> PULL_UP_1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_2  ------------------------------
// SVD Line: 7515

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_2
//    <name> PULL_UP_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400A8010) PULL_UP_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.18..18> PULL_UP_2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_3  ------------------------------
// SVD Line: 7521

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_3
//    <name> PULL_UP_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400A8010) PULL_UP_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.19..19> PULL_UP_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_4  ------------------------------
// SVD Line: 7527

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_4
//    <name> PULL_UP_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400A8010) PULL_UP_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.20..20> PULL_UP_4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_5  ------------------------------
// SVD Line: 7533

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_5
//    <name> PULL_UP_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400A8010) PULL_UP_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.21..21> PULL_UP_5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_6  ------------------------------
// SVD Line: 7539

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_6
//    <name> PULL_UP_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400A8010) PULL_UP_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.22..22> PULL_UP_6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_7  ------------------------------
// SVD Line: 7545

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_7
//    <name> PULL_UP_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400A8010) PULL_UP_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.23..23> PULL_UP_7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_8  ------------------------------
// SVD Line: 7551

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_8
//    <name> PULL_UP_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400A8010) PULL_UP_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.24..24> PULL_UP_8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_9  ------------------------------
// SVD Line: 7557

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_9
//    <name> PULL_UP_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400A8010) PULL_UP_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.25..25> PULL_UP_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_10  -----------------------------
// SVD Line: 7563

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_10
//    <name> PULL_UP_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400A8010) PULL_UP_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.26..26> PULL_UP_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_11  -----------------------------
// SVD Line: 7569

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_11
//    <name> PULL_UP_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400A8010) PULL_UP_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.27..27> PULL_UP_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_12  -----------------------------
// SVD Line: 7575

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_12
//    <name> PULL_UP_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400A8010) PULL_UP_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.28..28> PULL_UP_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_13  -----------------------------
// SVD Line: 7581

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_13
//    <name> PULL_UP_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400A8010) PULL_UP_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.29..29> PULL_UP_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_14  -----------------------------
// SVD Line: 7587

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_14
//    <name> PULL_UP_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400A8010) PULL_UP_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.30..30> PULL_UP_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_PULL_PULL_UP_15  -----------------------------
// SVD Line: 7593

//  <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_15
//    <name> PULL_UP_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400A8010) PULL_UP_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PULL ) </loc>
//      <o.31..31> PULL_UP_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTA_PULL  ---------------------------------
// SVD Line: 7398

//  <rtree> SFDITEM_REG__MDR_PORTA_PULL
//    <name> PULL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A8010) PORT Pull Up/Down Register </i>
//    <loc> ( (unsigned int)((MDR_PORTA_PULL >> 0) & 0xFFFFFFFF), ((MDR_PORTA_PULL = (MDR_PORTA_PULL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_DOWN_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PULL_PULL_UP_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTA_PD  ------------------------------
// SVD Line: 7601

unsigned int MDR_PORTA_PD __AT (0x400A8014);



// ------------------------------  Field Item: MDR_PORTA_PD_PD_0  ---------------------------------
// SVD Line: 7610

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_0
//    <name> PD_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A8014) PD_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.0..0> PD_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_PD_PD_1  ---------------------------------
// SVD Line: 7616

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_1
//    <name> PD_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A8014) PD_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.1..1> PD_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_PD_PD_2  ---------------------------------
// SVD Line: 7622

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_2
//    <name> PD_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A8014) PD_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.2..2> PD_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_PD_PD_3  ---------------------------------
// SVD Line: 7628

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_3
//    <name> PD_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A8014) PD_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.3..3> PD_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_PD_PD_4  ---------------------------------
// SVD Line: 7634

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_4
//    <name> PD_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400A8014) PD_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.4..4> PD_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_PD_PD_5  ---------------------------------
// SVD Line: 7640

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_5
//    <name> PD_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400A8014) PD_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.5..5> PD_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_PD_PD_6  ---------------------------------
// SVD Line: 7646

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_6
//    <name> PD_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400A8014) PD_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.6..6> PD_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_PD_PD_7  ---------------------------------
// SVD Line: 7652

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_7
//    <name> PD_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400A8014) PD_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.7..7> PD_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_PD_PD_8  ---------------------------------
// SVD Line: 7658

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_8
//    <name> PD_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400A8014) PD_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.8..8> PD_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTA_PD_PD_9  ---------------------------------
// SVD Line: 7664

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_9
//    <name> PD_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400A8014) PD_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.9..9> PD_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_PD_10  ---------------------------------
// SVD Line: 7670

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_10
//    <name> PD_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400A8014) PD_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.10..10> PD_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_PD_11  ---------------------------------
// SVD Line: 7676

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_11
//    <name> PD_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400A8014) PD_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.11..11> PD_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_PD_12  ---------------------------------
// SVD Line: 7682

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_12
//    <name> PD_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400A8014) PD_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.12..12> PD_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_PD_13  ---------------------------------
// SVD Line: 7688

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_13
//    <name> PD_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400A8014) PD_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.13..13> PD_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_PD_14  ---------------------------------
// SVD Line: 7694

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_14
//    <name> PD_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400A8014) PD_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.14..14> PD_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_PD_15  ---------------------------------
// SVD Line: 7700

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_15
//    <name> PD_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400A8014) PD_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.15..15> PD_15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_0  ---------------------------------
// SVD Line: 7706

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_0
//    <name> SHM_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400A8014) SHM_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.16..16> SHM_0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_1  ---------------------------------
// SVD Line: 7712

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_1
//    <name> SHM_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400A8014) SHM_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.17..17> SHM_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_2  ---------------------------------
// SVD Line: 7718

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_2
//    <name> SHM_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400A8014) SHM_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.18..18> SHM_2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_3  ---------------------------------
// SVD Line: 7724

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_3
//    <name> SHM_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400A8014) SHM_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.19..19> SHM_3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_4  ---------------------------------
// SVD Line: 7730

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_4
//    <name> SHM_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400A8014) SHM_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.20..20> SHM_4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_5  ---------------------------------
// SVD Line: 7736

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_5
//    <name> SHM_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400A8014) SHM_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.21..21> SHM_5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_6  ---------------------------------
// SVD Line: 7742

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_6
//    <name> SHM_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400A8014) SHM_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.22..22> SHM_6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_7  ---------------------------------
// SVD Line: 7748

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_7
//    <name> SHM_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400A8014) SHM_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.23..23> SHM_7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_8  ---------------------------------
// SVD Line: 7754

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_8
//    <name> SHM_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400A8014) SHM_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.24..24> SHM_8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_9  ---------------------------------
// SVD Line: 7760

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_9
//    <name> SHM_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400A8014) SHM_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.25..25> SHM_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_10  --------------------------------
// SVD Line: 7766

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_10
//    <name> SHM_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400A8014) SHM_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.26..26> SHM_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_11  --------------------------------
// SVD Line: 7772

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_11
//    <name> SHM_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400A8014) SHM_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.27..27> SHM_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_12  --------------------------------
// SVD Line: 7778

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_12
//    <name> SHM_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400A8014) SHM_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.28..28> SHM_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_13  --------------------------------
// SVD Line: 7784

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_13
//    <name> SHM_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400A8014) SHM_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.29..29> SHM_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_14  --------------------------------
// SVD Line: 7790

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_14
//    <name> SHM_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400A8014) SHM_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.30..30> SHM_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PD_SHM_15  --------------------------------
// SVD Line: 7796

//  <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_15
//    <name> SHM_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400A8014) SHM_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_PD ) </loc>
//      <o.31..31> SHM_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTA_PD  ----------------------------------
// SVD Line: 7601

//  <rtree> SFDITEM_REG__MDR_PORTA_PD
//    <name> PD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A8014) PORT Driver Mode Register </i>
//    <loc> ( (unsigned int)((MDR_PORTA_PD >> 0) & 0xFFFFFFFF), ((MDR_PORTA_PD = (MDR_PORTA_PD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_PD_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PD_SHM_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTA_PWR  ------------------------------
// SVD Line: 7804

unsigned int MDR_PORTA_PWR __AT (0x400A8018);



// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_0  --------------------------------
// SVD Line: 7813

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_0
//    <name> PWR_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400A8018) PWR_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 0) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_1  --------------------------------
// SVD Line: 7819

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_1
//    <name> PWR_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400A8018) PWR_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 2) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_2  --------------------------------
// SVD Line: 7825

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_2
//    <name> PWR_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400A8018) PWR_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 4) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_3  --------------------------------
// SVD Line: 7831

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_3
//    <name> PWR_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400A8018) PWR_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 6) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_4  --------------------------------
// SVD Line: 7837

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_4
//    <name> PWR_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400A8018) PWR_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 8) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_5  --------------------------------
// SVD Line: 7843

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_5
//    <name> PWR_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400A8018) PWR_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 10) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_6  --------------------------------
// SVD Line: 7849

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_6
//    <name> PWR_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400A8018) PWR_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 12) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_7  --------------------------------
// SVD Line: 7855

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_7
//    <name> PWR_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400A8018) PWR_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 14) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_8  --------------------------------
// SVD Line: 7861

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_8
//    <name> PWR_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400A8018) PWR_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 16) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTA_PWR_PWR_9  --------------------------------
// SVD Line: 7867

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_9
//    <name> PWR_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400A8018) PWR_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 18) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_PWR_PWR_10  --------------------------------
// SVD Line: 7873

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_10
//    <name> PWR_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400A8018) PWR_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 20) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_PWR_PWR_11  --------------------------------
// SVD Line: 7879

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_11
//    <name> PWR_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400A8018) PWR_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 22) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_PWR_PWR_12  --------------------------------
// SVD Line: 7885

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_12
//    <name> PWR_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400A8018) PWR_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 24) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_PWR_PWR_13  --------------------------------
// SVD Line: 7891

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_13
//    <name> PWR_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400A8018) PWR_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 26) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_PWR_PWR_14  --------------------------------
// SVD Line: 7897

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_14
//    <name> PWR_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400A8018) PWR_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 28) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_PWR_PWR_15  --------------------------------
// SVD Line: 7903

//  <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_15
//    <name> PWR_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400A8018) PWR_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTA_PWR >> 30) & 0x3), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTA_PWR  ---------------------------------
// SVD Line: 7804

//  <rtree> SFDITEM_REG__MDR_PORTA_PWR
//    <name> PWR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A8018) PORT Power Register </i>
//    <loc> ( (unsigned int)((MDR_PORTA_PWR >> 0) & 0xFFFFFFFF), ((MDR_PORTA_PWR = (MDR_PORTA_PWR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_PWR_PWR_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTA_GFEN  -----------------------------
// SVD Line: 7911

unsigned int MDR_PORTA_GFEN __AT (0x400A801C);



// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_0  -------------------------------
// SVD Line: 7920

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_0
//    <name> GFEN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A801C) GFEN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.0..0> GFEN_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_1  -------------------------------
// SVD Line: 7926

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_1
//    <name> GFEN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A801C) GFEN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.1..1> GFEN_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_2  -------------------------------
// SVD Line: 7932

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_2
//    <name> GFEN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A801C) GFEN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.2..2> GFEN_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_3  -------------------------------
// SVD Line: 7938

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_3
//    <name> GFEN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A801C) GFEN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.3..3> GFEN_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_4  -------------------------------
// SVD Line: 7944

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_4
//    <name> GFEN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400A801C) GFEN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.4..4> GFEN_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_5  -------------------------------
// SVD Line: 7950

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_5
//    <name> GFEN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400A801C) GFEN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.5..5> GFEN_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_6  -------------------------------
// SVD Line: 7956

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_6
//    <name> GFEN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400A801C) GFEN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.6..6> GFEN_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_7  -------------------------------
// SVD Line: 7962

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_7
//    <name> GFEN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400A801C) GFEN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.7..7> GFEN_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_8  -------------------------------
// SVD Line: 7968

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_8
//    <name> GFEN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400A801C) GFEN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.8..8> GFEN_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_GFEN_GFEN_9  -------------------------------
// SVD Line: 7974

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_9
//    <name> GFEN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400A801C) GFEN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.9..9> GFEN_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_GFEN_GFEN_10  -------------------------------
// SVD Line: 7980

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_10
//    <name> GFEN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400A801C) GFEN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.10..10> GFEN_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_GFEN_GFEN_11  -------------------------------
// SVD Line: 7986

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_11
//    <name> GFEN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400A801C) GFEN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.11..11> GFEN_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_GFEN_GFEN_12  -------------------------------
// SVD Line: 7992

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_12
//    <name> GFEN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400A801C) GFEN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.12..12> GFEN_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_GFEN_GFEN_13  -------------------------------
// SVD Line: 7998

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_13
//    <name> GFEN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400A801C) GFEN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.13..13> GFEN_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_GFEN_GFEN_14  -------------------------------
// SVD Line: 8004

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_14
//    <name> GFEN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400A801C) GFEN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.14..14> GFEN_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_GFEN_GFEN_15  -------------------------------
// SVD Line: 8010

//  <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_15
//    <name> GFEN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400A801C) GFEN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_GFEN ) </loc>
//      <o.15..15> GFEN_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTA_GFEN  ---------------------------------
// SVD Line: 7911

//  <rtree> SFDITEM_REG__MDR_PORTA_GFEN
//    <name> GFEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A801C) PORT Filter Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_PORTA_GFEN >> 0) & 0xFFFFFFFF), ((MDR_PORTA_GFEN = (MDR_PORTA_GFEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_GFEN_GFEN_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTA_SETTX  -----------------------------
// SVD Line: 8018

unsigned int MDR_PORTA_SETTX __AT (0x400A8020);



// ---------------------------  Field Item: MDR_PORTA_SETTX_SETTX_0  ------------------------------
// SVD Line: 8027

//  <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_0
//    <name> SETTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A8020) SETTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_SETTX ) </loc>
//      <o.0..0> SETTX_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_SETTX_SETTX_1  ------------------------------
// SVD Line: 8033

//  <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_1
//    <name> SETTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A8020) SETTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_SETTX ) </loc>
//      <o.1..1> SETTX_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_SETTX_SETTX_2  ------------------------------
// SVD Line: 8039

//  <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_2
//    <name> SETTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A8020) SETTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_SETTX ) </loc>
//      <o.2..2> SETTX_2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_SETTX_SETTX_3  ------------------------------
// SVD Line: 8045

//  <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_3
//    <name> SETTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A8020) SETTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_SETTX ) </loc>
//      <o.3..3> SETTX_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_SETTX_SETTX_4  ------------------------------
// SVD Line: 8051

//  <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_4
//    <name> SETTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400A8020) SETTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_SETTX ) </loc>
//      <o.4..4> SETTX_4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_SETTX_SETTX_5  ------------------------------
// SVD Line: 8057

//  <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_5
//    <name> SETTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400A8020) SETTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_SETTX ) </loc>
//      <o.5..5> SETTX_5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_SETTX_SETTX_6  ------------------------------
// SVD Line: 8063

//  <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_6
//    <name> SETTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400A8020) SETTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_SETTX ) </loc>
//      <o.6..6> SETTX_6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_SETTX_SETTX_7  ------------------------------
// SVD Line: 8069

//  <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_7
//    <name> SETTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400A8020) SETTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_SETTX ) </loc>
//      <o.7..7> SETTX_7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_SETTX_SETTX_8  ------------------------------
// SVD Line: 8075

//  <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_8
//    <name> SETTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400A8020) SETTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_SETTX ) </loc>
//      <o.8..8> SETTX_8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_SETTX_SETTX_9  ------------------------------
// SVD Line: 8081

//  <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_9
//    <name> SETTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400A8020) SETTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_SETTX ) </loc>
//      <o.9..9> SETTX_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_SETTX_SETTX_10  ------------------------------
// SVD Line: 8087

//  <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_10
//    <name> SETTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400A8020) SETTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_SETTX ) </loc>
//      <o.10..10> SETTX_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_SETTX_SETTX_11  ------------------------------
// SVD Line: 8093

//  <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_11
//    <name> SETTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400A8020) SETTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_SETTX ) </loc>
//      <o.11..11> SETTX_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_SETTX_SETTX_12  ------------------------------
// SVD Line: 8099

//  <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_12
//    <name> SETTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400A8020) SETTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_SETTX ) </loc>
//      <o.12..12> SETTX_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_SETTX_SETTX_13  ------------------------------
// SVD Line: 8105

//  <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_13
//    <name> SETTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400A8020) SETTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_SETTX ) </loc>
//      <o.13..13> SETTX_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_SETTX_SETTX_14  ------------------------------
// SVD Line: 8111

//  <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_14
//    <name> SETTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400A8020) SETTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_SETTX ) </loc>
//      <o.14..14> SETTX_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_SETTX_SETTX_15  ------------------------------
// SVD Line: 8117

//  <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_15
//    <name> SETTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400A8020) SETTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_SETTX ) </loc>
//      <o.15..15> SETTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTA_SETTX  --------------------------------
// SVD Line: 8018

//  <rtree> SFDITEM_REG__MDR_PORTA_SETTX
//    <name> SETTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A8020) Set Pin in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTA_SETTX >> 0) & 0xFFFFFFFF), ((MDR_PORTA_SETTX = (MDR_PORTA_SETTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_SETTX_SETTX_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTA_CLRTX  -----------------------------
// SVD Line: 8125

unsigned int MDR_PORTA_CLRTX __AT (0x400A8024);



// ---------------------------  Field Item: MDR_PORTA_CLRTX_CLRTX_0  ------------------------------
// SVD Line: 8134

//  <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_0
//    <name> CLRTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A8024) CLRTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_CLRTX ) </loc>
//      <o.0..0> CLRTX_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_CLRTX_CLRTX_1  ------------------------------
// SVD Line: 8140

//  <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_1
//    <name> CLRTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A8024) CLRTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_CLRTX ) </loc>
//      <o.1..1> CLRTX_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_CLRTX_CLRTX_2  ------------------------------
// SVD Line: 8146

//  <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_2
//    <name> CLRTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A8024) CLRTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_CLRTX ) </loc>
//      <o.2..2> CLRTX_2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_CLRTX_CLRTX_3  ------------------------------
// SVD Line: 8152

//  <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_3
//    <name> CLRTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A8024) CLRTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_CLRTX ) </loc>
//      <o.3..3> CLRTX_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_CLRTX_CLRTX_4  ------------------------------
// SVD Line: 8158

//  <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_4
//    <name> CLRTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400A8024) CLRTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_CLRTX ) </loc>
//      <o.4..4> CLRTX_4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_CLRTX_CLRTX_5  ------------------------------
// SVD Line: 8164

//  <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_5
//    <name> CLRTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400A8024) CLRTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_CLRTX ) </loc>
//      <o.5..5> CLRTX_5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_CLRTX_CLRTX_6  ------------------------------
// SVD Line: 8170

//  <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_6
//    <name> CLRTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400A8024) CLRTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_CLRTX ) </loc>
//      <o.6..6> CLRTX_6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_CLRTX_CLRTX_7  ------------------------------
// SVD Line: 8176

//  <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_7
//    <name> CLRTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400A8024) CLRTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_CLRTX ) </loc>
//      <o.7..7> CLRTX_7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_CLRTX_CLRTX_8  ------------------------------
// SVD Line: 8182

//  <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_8
//    <name> CLRTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400A8024) CLRTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_CLRTX ) </loc>
//      <o.8..8> CLRTX_8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_CLRTX_CLRTX_9  ------------------------------
// SVD Line: 8188

//  <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_9
//    <name> CLRTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400A8024) CLRTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_CLRTX ) </loc>
//      <o.9..9> CLRTX_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_CLRTX_CLRTX_10  ------------------------------
// SVD Line: 8194

//  <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_10
//    <name> CLRTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400A8024) CLRTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_CLRTX ) </loc>
//      <o.10..10> CLRTX_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_CLRTX_CLRTX_11  ------------------------------
// SVD Line: 8200

//  <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_11
//    <name> CLRTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400A8024) CLRTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_CLRTX ) </loc>
//      <o.11..11> CLRTX_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_CLRTX_CLRTX_12  ------------------------------
// SVD Line: 8206

//  <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_12
//    <name> CLRTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400A8024) CLRTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_CLRTX ) </loc>
//      <o.12..12> CLRTX_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_CLRTX_CLRTX_13  ------------------------------
// SVD Line: 8212

//  <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_13
//    <name> CLRTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400A8024) CLRTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_CLRTX ) </loc>
//      <o.13..13> CLRTX_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_CLRTX_CLRTX_14  ------------------------------
// SVD Line: 8218

//  <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_14
//    <name> CLRTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400A8024) CLRTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_CLRTX ) </loc>
//      <o.14..14> CLRTX_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTA_CLRTX_CLRTX_15  ------------------------------
// SVD Line: 8224

//  <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_15
//    <name> CLRTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400A8024) CLRTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_CLRTX ) </loc>
//      <o.15..15> CLRTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTA_CLRTX  --------------------------------
// SVD Line: 8125

//  <rtree> SFDITEM_REG__MDR_PORTA_CLRTX
//    <name> CLRTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400A8024) Clear Pin in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTA_CLRTX >> 0) & 0xFFFFFFFF), ((MDR_PORTA_CLRTX = (MDR_PORTA_CLRTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_CLRTX_CLRTX_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTA_RDTX  -----------------------------
// SVD Line: 8232

unsigned int MDR_PORTA_RDTX __AT (0x400A8028);



// ----------------------------  Field Item: MDR_PORTA_RDTX_RDTX_0  -------------------------------
// SVD Line: 8241

//  <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_0
//    <name> RDTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400A8028) RDTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RDTX ) </loc>
//      <o.0..0> RDTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RDTX_RDTX_1  -------------------------------
// SVD Line: 8247

//  <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_1
//    <name> RDTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400A8028) RDTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RDTX ) </loc>
//      <o.1..1> RDTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RDTX_RDTX_2  -------------------------------
// SVD Line: 8253

//  <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_2
//    <name> RDTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400A8028) RDTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RDTX ) </loc>
//      <o.2..2> RDTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RDTX_RDTX_3  -------------------------------
// SVD Line: 8259

//  <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_3
//    <name> RDTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400A8028) RDTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RDTX ) </loc>
//      <o.3..3> RDTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RDTX_RDTX_4  -------------------------------
// SVD Line: 8265

//  <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_4
//    <name> RDTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400A8028) RDTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RDTX ) </loc>
//      <o.4..4> RDTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RDTX_RDTX_5  -------------------------------
// SVD Line: 8271

//  <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_5
//    <name> RDTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400A8028) RDTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RDTX ) </loc>
//      <o.5..5> RDTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RDTX_RDTX_6  -------------------------------
// SVD Line: 8277

//  <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_6
//    <name> RDTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400A8028) RDTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RDTX ) </loc>
//      <o.6..6> RDTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RDTX_RDTX_7  -------------------------------
// SVD Line: 8283

//  <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_7
//    <name> RDTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400A8028) RDTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RDTX ) </loc>
//      <o.7..7> RDTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RDTX_RDTX_8  -------------------------------
// SVD Line: 8289

//  <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_8
//    <name> RDTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400A8028) RDTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RDTX ) </loc>
//      <o.8..8> RDTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTA_RDTX_RDTX_9  -------------------------------
// SVD Line: 8295

//  <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_9
//    <name> RDTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400A8028) RDTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RDTX ) </loc>
//      <o.9..9> RDTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_RDTX_RDTX_10  -------------------------------
// SVD Line: 8301

//  <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_10
//    <name> RDTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400A8028) RDTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RDTX ) </loc>
//      <o.10..10> RDTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_RDTX_RDTX_11  -------------------------------
// SVD Line: 8307

//  <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_11
//    <name> RDTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400A8028) RDTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RDTX ) </loc>
//      <o.11..11> RDTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_RDTX_RDTX_12  -------------------------------
// SVD Line: 8313

//  <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_12
//    <name> RDTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400A8028) RDTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RDTX ) </loc>
//      <o.12..12> RDTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_RDTX_RDTX_13  -------------------------------
// SVD Line: 8319

//  <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_13
//    <name> RDTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400A8028) RDTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RDTX ) </loc>
//      <o.13..13> RDTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_RDTX_RDTX_14  -------------------------------
// SVD Line: 8325

//  <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_14
//    <name> RDTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400A8028) RDTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RDTX ) </loc>
//      <o.14..14> RDTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTA_RDTX_RDTX_15  -------------------------------
// SVD Line: 8331

//  <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_15
//    <name> RDTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400A8028) RDTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTA_RDTX ) </loc>
//      <o.15..15> RDTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTA_RDTX  ---------------------------------
// SVD Line: 8232

//  <rtree> SFDITEM_REG__MDR_PORTA_RDTX
//    <name> RDTX </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x400A8028) Read Pin out in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTA_RDTX >> 0) & 0xFFFFFFFF), ((MDR_PORTA_RDTX = (MDR_PORTA_RDTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTA_RDTX_RDTX_15 </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_PORTA  -----------------------------------
// SVD Line: 6955

//  <view> MDR_PORTA
//    <name> MDR_PORTA </name>
//    <item> SFDITEM_REG__MDR_PORTA_RXTX </item>
//    <item> SFDITEM_REG__MDR_PORTA_OE </item>
//    <item> SFDITEM_REG__MDR_PORTA_FUNC </item>
//    <item> SFDITEM_REG__MDR_PORTA_ANALOG </item>
//    <item> SFDITEM_REG__MDR_PORTA_PULL </item>
//    <item> SFDITEM_REG__MDR_PORTA_PD </item>
//    <item> SFDITEM_REG__MDR_PORTA_PWR </item>
//    <item> SFDITEM_REG__MDR_PORTA_GFEN </item>
//    <item> SFDITEM_REG__MDR_PORTA_SETTX </item>
//    <item> SFDITEM_REG__MDR_PORTA_CLRTX </item>
//    <item> SFDITEM_REG__MDR_PORTA_RDTX </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_PORTB_RXTX  -----------------------------
// SVD Line: 6970

unsigned int MDR_PORTB_RXTX __AT (0x400B0000);



// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_0  -------------------------------
// SVD Line: 6979

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_0
//    <name> RXTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B0000) RXTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.0..0> RXTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_1  -------------------------------
// SVD Line: 6985

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_1
//    <name> RXTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B0000) RXTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.1..1> RXTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_2  -------------------------------
// SVD Line: 6991

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_2
//    <name> RXTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B0000) RXTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.2..2> RXTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_3  -------------------------------
// SVD Line: 6997

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_3
//    <name> RXTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B0000) RXTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.3..3> RXTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_4  -------------------------------
// SVD Line: 7003

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_4
//    <name> RXTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B0000) RXTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.4..4> RXTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_5  -------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_5
//    <name> RXTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B0000) RXTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.5..5> RXTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_6  -------------------------------
// SVD Line: 7015

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_6
//    <name> RXTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B0000) RXTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.6..6> RXTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_7  -------------------------------
// SVD Line: 7021

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_7
//    <name> RXTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B0000) RXTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.7..7> RXTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_8  -------------------------------
// SVD Line: 7027

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_8
//    <name> RXTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B0000) RXTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.8..8> RXTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RXTX_RXTX_9  -------------------------------
// SVD Line: 7033

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_9
//    <name> RXTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B0000) RXTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.9..9> RXTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_RXTX_RXTX_10  -------------------------------
// SVD Line: 7039

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_10
//    <name> RXTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B0000) RXTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.10..10> RXTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_RXTX_RXTX_11  -------------------------------
// SVD Line: 7045

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_11
//    <name> RXTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B0000) RXTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.11..11> RXTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_RXTX_RXTX_12  -------------------------------
// SVD Line: 7051

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_12
//    <name> RXTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B0000) RXTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.12..12> RXTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_RXTX_RXTX_13  -------------------------------
// SVD Line: 7057

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_13
//    <name> RXTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B0000) RXTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.13..13> RXTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_RXTX_RXTX_14  -------------------------------
// SVD Line: 7063

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_14
//    <name> RXTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B0000) RXTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.14..14> RXTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_RXTX_RXTX_15  -------------------------------
// SVD Line: 7069

//  <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_15
//    <name> RXTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B0000) RXTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RXTX ) </loc>
//      <o.15..15> RXTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTB_RXTX  ---------------------------------
// SVD Line: 6970

//  <rtree> SFDITEM_REG__MDR_PORTB_RXTX
//    <name> RXTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B0000) PORT Data Register </i>
//    <loc> ( (unsigned int)((MDR_PORTB_RXTX >> 0) & 0xFFFFFFFF), ((MDR_PORTB_RXTX = (MDR_PORTB_RXTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RXTX_RXTX_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTB_OE  ------------------------------
// SVD Line: 7077

unsigned int MDR_PORTB_OE __AT (0x400B0004);



// ------------------------------  Field Item: MDR_PORTB_OE_OE_0  ---------------------------------
// SVD Line: 7086

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_0
//    <name> OE_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B0004) OE_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.0..0> OE_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_OE_OE_1  ---------------------------------
// SVD Line: 7092

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_1
//    <name> OE_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B0004) OE_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.1..1> OE_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_OE_OE_2  ---------------------------------
// SVD Line: 7098

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_2
//    <name> OE_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B0004) OE_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.2..2> OE_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_OE_OE_3  ---------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_3
//    <name> OE_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B0004) OE_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.3..3> OE_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_OE_OE_4  ---------------------------------
// SVD Line: 7110

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_4
//    <name> OE_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B0004) OE_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.4..4> OE_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_OE_OE_5  ---------------------------------
// SVD Line: 7116

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_5
//    <name> OE_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B0004) OE_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.5..5> OE_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_OE_OE_6  ---------------------------------
// SVD Line: 7122

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_6
//    <name> OE_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B0004) OE_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.6..6> OE_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_OE_OE_7  ---------------------------------
// SVD Line: 7128

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_7
//    <name> OE_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B0004) OE_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.7..7> OE_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_OE_OE_8  ---------------------------------
// SVD Line: 7134

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_8
//    <name> OE_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B0004) OE_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.8..8> OE_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_OE_OE_9  ---------------------------------
// SVD Line: 7140

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_9
//    <name> OE_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B0004) OE_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.9..9> OE_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_OE_OE_10  ---------------------------------
// SVD Line: 7146

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_10
//    <name> OE_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B0004) OE_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.10..10> OE_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_OE_OE_11  ---------------------------------
// SVD Line: 7152

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_11
//    <name> OE_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B0004) OE_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.11..11> OE_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_OE_OE_12  ---------------------------------
// SVD Line: 7158

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_12
//    <name> OE_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B0004) OE_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.12..12> OE_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_OE_OE_13  ---------------------------------
// SVD Line: 7164

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_13
//    <name> OE_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B0004) OE_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.13..13> OE_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_OE_OE_14  ---------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_14
//    <name> OE_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B0004) OE_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.14..14> OE_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_OE_OE_15  ---------------------------------
// SVD Line: 7176

//  <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_15
//    <name> OE_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B0004) OE_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_OE ) </loc>
//      <o.15..15> OE_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTB_OE  ----------------------------------
// SVD Line: 7077

//  <rtree> SFDITEM_REG__MDR_PORTB_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B0004) PORT Output Enable Register </i>
//    <loc> ( (unsigned int)((MDR_PORTB_OE >> 0) & 0xFFFFFFFF), ((MDR_PORTB_OE = (MDR_PORTB_OE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_OE_OE_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTB_FUNC  -----------------------------
// SVD Line: 7184

unsigned int MDR_PORTB_FUNC __AT (0x400B0008);



// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_0  -------------------------------
// SVD Line: 7193

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_0
//    <name> MODE_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400B0008) MODE_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 0) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_1  -------------------------------
// SVD Line: 7199

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_1
//    <name> MODE_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400B0008) MODE_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 2) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_2  -------------------------------
// SVD Line: 7205

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_2
//    <name> MODE_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400B0008) MODE_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 4) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_3  -------------------------------
// SVD Line: 7211

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_3
//    <name> MODE_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400B0008) MODE_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 6) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_4  -------------------------------
// SVD Line: 7217

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_4
//    <name> MODE_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400B0008) MODE_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 8) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_5  -------------------------------
// SVD Line: 7223

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_5
//    <name> MODE_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400B0008) MODE_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 10) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_6  -------------------------------
// SVD Line: 7229

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_6
//    <name> MODE_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400B0008) MODE_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 12) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_7  -------------------------------
// SVD Line: 7235

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_7
//    <name> MODE_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400B0008) MODE_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 14) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_8  -------------------------------
// SVD Line: 7241

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_8
//    <name> MODE_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400B0008) MODE_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 16) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_FUNC_MODE_9  -------------------------------
// SVD Line: 7247

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_9
//    <name> MODE_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400B0008) MODE_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 18) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_FUNC_MODE_10  -------------------------------
// SVD Line: 7253

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_10
//    <name> MODE_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400B0008) MODE_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 20) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_FUNC_MODE_11  -------------------------------
// SVD Line: 7259

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_11
//    <name> MODE_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400B0008) MODE_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 22) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_FUNC_MODE_12  -------------------------------
// SVD Line: 7265

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_12
//    <name> MODE_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400B0008) MODE_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 24) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_FUNC_MODE_13  -------------------------------
// SVD Line: 7271

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_13
//    <name> MODE_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400B0008) MODE_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 26) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_FUNC_MODE_14  -------------------------------
// SVD Line: 7277

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_14
//    <name> MODE_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400B0008) MODE_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 28) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_FUNC_MODE_15  -------------------------------
// SVD Line: 7283

//  <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_15
//    <name> MODE_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400B0008) MODE_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_FUNC >> 30) & 0x3), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTB_FUNC  ---------------------------------
// SVD Line: 7184

//  <rtree> SFDITEM_REG__MDR_PORTB_FUNC
//    <name> FUNC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B0008) PORT Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTB_FUNC >> 0) & 0xFFFFFFFF), ((MDR_PORTB_FUNC = (MDR_PORTB_FUNC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_FUNC_MODE_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTB_ANALOG  ----------------------------
// SVD Line: 7291

unsigned int MDR_PORTB_ANALOG __AT (0x400B000C);



// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_0  ----------------------------
// SVD Line: 7300

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_0
//    <name> ANALOG_EN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B000C) ANALOG_EN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.0..0> ANALOG_EN_0
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_1  ----------------------------
// SVD Line: 7306

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_1
//    <name> ANALOG_EN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B000C) ANALOG_EN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.1..1> ANALOG_EN_1
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_2  ----------------------------
// SVD Line: 7312

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_2
//    <name> ANALOG_EN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B000C) ANALOG_EN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.2..2> ANALOG_EN_2
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_3  ----------------------------
// SVD Line: 7318

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_3
//    <name> ANALOG_EN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B000C) ANALOG_EN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.3..3> ANALOG_EN_3
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_4  ----------------------------
// SVD Line: 7324

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_4
//    <name> ANALOG_EN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B000C) ANALOG_EN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.4..4> ANALOG_EN_4
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_5  ----------------------------
// SVD Line: 7330

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_5
//    <name> ANALOG_EN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B000C) ANALOG_EN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.5..5> ANALOG_EN_5
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_6  ----------------------------
// SVD Line: 7336

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_6
//    <name> ANALOG_EN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B000C) ANALOG_EN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.6..6> ANALOG_EN_6
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_7  ----------------------------
// SVD Line: 7342

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_7
//    <name> ANALOG_EN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B000C) ANALOG_EN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.7..7> ANALOG_EN_7
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_8  ----------------------------
// SVD Line: 7348

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_8
//    <name> ANALOG_EN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B000C) ANALOG_EN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.8..8> ANALOG_EN_8
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_9  ----------------------------
// SVD Line: 7354

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_9
//    <name> ANALOG_EN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B000C) ANALOG_EN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.9..9> ANALOG_EN_9
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_10  ---------------------------
// SVD Line: 7360

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_10
//    <name> ANALOG_EN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B000C) ANALOG_EN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.10..10> ANALOG_EN_10
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_11  ---------------------------
// SVD Line: 7366

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_11
//    <name> ANALOG_EN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B000C) ANALOG_EN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.11..11> ANALOG_EN_11
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_12  ---------------------------
// SVD Line: 7372

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_12
//    <name> ANALOG_EN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B000C) ANALOG_EN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.12..12> ANALOG_EN_12
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_13  ---------------------------
// SVD Line: 7378

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_13
//    <name> ANALOG_EN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B000C) ANALOG_EN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.13..13> ANALOG_EN_13
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_14  ---------------------------
// SVD Line: 7384

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_14
//    <name> ANALOG_EN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B000C) ANALOG_EN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.14..14> ANALOG_EN_14
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTB_ANALOG_ANALOG_EN_15  ---------------------------
// SVD Line: 7390

//  <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_15
//    <name> ANALOG_EN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B000C) ANALOG_EN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_ANALOG ) </loc>
//      <o.15..15> ANALOG_EN_15
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_PORTB_ANALOG  --------------------------------
// SVD Line: 7291

//  <rtree> SFDITEM_REG__MDR_PORTB_ANALOG
//    <name> ANALOG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B000C) PORT Analog Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTB_ANALOG >> 0) & 0xFFFFFFFF), ((MDR_PORTB_ANALOG = (MDR_PORTB_ANALOG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_ANALOG_ANALOG_EN_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTB_PULL  -----------------------------
// SVD Line: 7398

unsigned int MDR_PORTB_PULL __AT (0x400B0010);



// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_0  -----------------------------
// SVD Line: 7407

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_0
//    <name> PULL_DOWN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B0010) PULL_DOWN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.0..0> PULL_DOWN_0
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_1  -----------------------------
// SVD Line: 7413

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_1
//    <name> PULL_DOWN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B0010) PULL_DOWN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.1..1> PULL_DOWN_1
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_2  -----------------------------
// SVD Line: 7419

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_2
//    <name> PULL_DOWN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B0010) PULL_DOWN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.2..2> PULL_DOWN_2
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_3  -----------------------------
// SVD Line: 7425

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_3
//    <name> PULL_DOWN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B0010) PULL_DOWN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.3..3> PULL_DOWN_3
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_4  -----------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_4
//    <name> PULL_DOWN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B0010) PULL_DOWN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.4..4> PULL_DOWN_4
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_5  -----------------------------
// SVD Line: 7437

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_5
//    <name> PULL_DOWN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B0010) PULL_DOWN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.5..5> PULL_DOWN_5
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_6  -----------------------------
// SVD Line: 7443

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_6
//    <name> PULL_DOWN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B0010) PULL_DOWN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.6..6> PULL_DOWN_6
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_7  -----------------------------
// SVD Line: 7449

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_7
//    <name> PULL_DOWN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B0010) PULL_DOWN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.7..7> PULL_DOWN_7
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_8  -----------------------------
// SVD Line: 7455

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_8
//    <name> PULL_DOWN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B0010) PULL_DOWN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.8..8> PULL_DOWN_8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_9  -----------------------------
// SVD Line: 7461

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_9
//    <name> PULL_DOWN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B0010) PULL_DOWN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.9..9> PULL_DOWN_9
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_10  ----------------------------
// SVD Line: 7467

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_10
//    <name> PULL_DOWN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B0010) PULL_DOWN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.10..10> PULL_DOWN_10
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_11  ----------------------------
// SVD Line: 7473

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_11
//    <name> PULL_DOWN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B0010) PULL_DOWN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.11..11> PULL_DOWN_11
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_12  ----------------------------
// SVD Line: 7479

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_12
//    <name> PULL_DOWN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B0010) PULL_DOWN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.12..12> PULL_DOWN_12
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_13  ----------------------------
// SVD Line: 7485

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_13
//    <name> PULL_DOWN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B0010) PULL_DOWN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.13..13> PULL_DOWN_13
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_14  ----------------------------
// SVD Line: 7491

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_14
//    <name> PULL_DOWN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B0010) PULL_DOWN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.14..14> PULL_DOWN_14
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTB_PULL_PULL_DOWN_15  ----------------------------
// SVD Line: 7497

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_15
//    <name> PULL_DOWN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B0010) PULL_DOWN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.15..15> PULL_DOWN_15
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_0  ------------------------------
// SVD Line: 7503

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_0
//    <name> PULL_UP_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400B0010) PULL_UP_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.16..16> PULL_UP_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_1  ------------------------------
// SVD Line: 7509

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_1
//    <name> PULL_UP_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400B0010) PULL_UP_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.17..17> PULL_UP_1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_2  ------------------------------
// SVD Line: 7515

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_2
//    <name> PULL_UP_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400B0010) PULL_UP_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.18..18> PULL_UP_2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_3  ------------------------------
// SVD Line: 7521

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_3
//    <name> PULL_UP_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400B0010) PULL_UP_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.19..19> PULL_UP_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_4  ------------------------------
// SVD Line: 7527

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_4
//    <name> PULL_UP_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400B0010) PULL_UP_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.20..20> PULL_UP_4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_5  ------------------------------
// SVD Line: 7533

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_5
//    <name> PULL_UP_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400B0010) PULL_UP_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.21..21> PULL_UP_5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_6  ------------------------------
// SVD Line: 7539

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_6
//    <name> PULL_UP_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400B0010) PULL_UP_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.22..22> PULL_UP_6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_7  ------------------------------
// SVD Line: 7545

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_7
//    <name> PULL_UP_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400B0010) PULL_UP_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.23..23> PULL_UP_7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_8  ------------------------------
// SVD Line: 7551

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_8
//    <name> PULL_UP_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400B0010) PULL_UP_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.24..24> PULL_UP_8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_9  ------------------------------
// SVD Line: 7557

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_9
//    <name> PULL_UP_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400B0010) PULL_UP_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.25..25> PULL_UP_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_10  -----------------------------
// SVD Line: 7563

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_10
//    <name> PULL_UP_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400B0010) PULL_UP_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.26..26> PULL_UP_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_11  -----------------------------
// SVD Line: 7569

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_11
//    <name> PULL_UP_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400B0010) PULL_UP_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.27..27> PULL_UP_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_12  -----------------------------
// SVD Line: 7575

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_12
//    <name> PULL_UP_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400B0010) PULL_UP_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.28..28> PULL_UP_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_13  -----------------------------
// SVD Line: 7581

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_13
//    <name> PULL_UP_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400B0010) PULL_UP_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.29..29> PULL_UP_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_14  -----------------------------
// SVD Line: 7587

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_14
//    <name> PULL_UP_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400B0010) PULL_UP_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.30..30> PULL_UP_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_PULL_PULL_UP_15  -----------------------------
// SVD Line: 7593

//  <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_15
//    <name> PULL_UP_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400B0010) PULL_UP_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PULL ) </loc>
//      <o.31..31> PULL_UP_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTB_PULL  ---------------------------------
// SVD Line: 7398

//  <rtree> SFDITEM_REG__MDR_PORTB_PULL
//    <name> PULL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B0010) PORT Pull Up/Down Register </i>
//    <loc> ( (unsigned int)((MDR_PORTB_PULL >> 0) & 0xFFFFFFFF), ((MDR_PORTB_PULL = (MDR_PORTB_PULL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_DOWN_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PULL_PULL_UP_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTB_PD  ------------------------------
// SVD Line: 7601

unsigned int MDR_PORTB_PD __AT (0x400B0014);



// ------------------------------  Field Item: MDR_PORTB_PD_PD_0  ---------------------------------
// SVD Line: 7610

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_0
//    <name> PD_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B0014) PD_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.0..0> PD_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_PD_PD_1  ---------------------------------
// SVD Line: 7616

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_1
//    <name> PD_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B0014) PD_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.1..1> PD_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_PD_PD_2  ---------------------------------
// SVD Line: 7622

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_2
//    <name> PD_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B0014) PD_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.2..2> PD_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_PD_PD_3  ---------------------------------
// SVD Line: 7628

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_3
//    <name> PD_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B0014) PD_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.3..3> PD_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_PD_PD_4  ---------------------------------
// SVD Line: 7634

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_4
//    <name> PD_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B0014) PD_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.4..4> PD_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_PD_PD_5  ---------------------------------
// SVD Line: 7640

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_5
//    <name> PD_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B0014) PD_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.5..5> PD_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_PD_PD_6  ---------------------------------
// SVD Line: 7646

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_6
//    <name> PD_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B0014) PD_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.6..6> PD_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_PD_PD_7  ---------------------------------
// SVD Line: 7652

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_7
//    <name> PD_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B0014) PD_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.7..7> PD_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_PD_PD_8  ---------------------------------
// SVD Line: 7658

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_8
//    <name> PD_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B0014) PD_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.8..8> PD_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTB_PD_PD_9  ---------------------------------
// SVD Line: 7664

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_9
//    <name> PD_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B0014) PD_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.9..9> PD_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_PD_10  ---------------------------------
// SVD Line: 7670

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_10
//    <name> PD_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B0014) PD_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.10..10> PD_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_PD_11  ---------------------------------
// SVD Line: 7676

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_11
//    <name> PD_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B0014) PD_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.11..11> PD_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_PD_12  ---------------------------------
// SVD Line: 7682

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_12
//    <name> PD_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B0014) PD_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.12..12> PD_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_PD_13  ---------------------------------
// SVD Line: 7688

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_13
//    <name> PD_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B0014) PD_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.13..13> PD_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_PD_14  ---------------------------------
// SVD Line: 7694

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_14
//    <name> PD_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B0014) PD_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.14..14> PD_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_PD_15  ---------------------------------
// SVD Line: 7700

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_15
//    <name> PD_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B0014) PD_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.15..15> PD_15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_0  ---------------------------------
// SVD Line: 7706

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_0
//    <name> SHM_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400B0014) SHM_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.16..16> SHM_0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_1  ---------------------------------
// SVD Line: 7712

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_1
//    <name> SHM_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400B0014) SHM_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.17..17> SHM_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_2  ---------------------------------
// SVD Line: 7718

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_2
//    <name> SHM_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400B0014) SHM_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.18..18> SHM_2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_3  ---------------------------------
// SVD Line: 7724

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_3
//    <name> SHM_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400B0014) SHM_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.19..19> SHM_3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_4  ---------------------------------
// SVD Line: 7730

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_4
//    <name> SHM_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400B0014) SHM_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.20..20> SHM_4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_5  ---------------------------------
// SVD Line: 7736

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_5
//    <name> SHM_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400B0014) SHM_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.21..21> SHM_5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_6  ---------------------------------
// SVD Line: 7742

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_6
//    <name> SHM_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400B0014) SHM_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.22..22> SHM_6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_7  ---------------------------------
// SVD Line: 7748

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_7
//    <name> SHM_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400B0014) SHM_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.23..23> SHM_7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_8  ---------------------------------
// SVD Line: 7754

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_8
//    <name> SHM_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400B0014) SHM_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.24..24> SHM_8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_9  ---------------------------------
// SVD Line: 7760

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_9
//    <name> SHM_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400B0014) SHM_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.25..25> SHM_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_10  --------------------------------
// SVD Line: 7766

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_10
//    <name> SHM_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400B0014) SHM_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.26..26> SHM_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_11  --------------------------------
// SVD Line: 7772

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_11
//    <name> SHM_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400B0014) SHM_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.27..27> SHM_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_12  --------------------------------
// SVD Line: 7778

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_12
//    <name> SHM_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400B0014) SHM_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.28..28> SHM_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_13  --------------------------------
// SVD Line: 7784

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_13
//    <name> SHM_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400B0014) SHM_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.29..29> SHM_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_14  --------------------------------
// SVD Line: 7790

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_14
//    <name> SHM_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400B0014) SHM_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.30..30> SHM_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PD_SHM_15  --------------------------------
// SVD Line: 7796

//  <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_15
//    <name> SHM_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400B0014) SHM_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_PD ) </loc>
//      <o.31..31> SHM_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTB_PD  ----------------------------------
// SVD Line: 7601

//  <rtree> SFDITEM_REG__MDR_PORTB_PD
//    <name> PD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B0014) PORT Driver Mode Register </i>
//    <loc> ( (unsigned int)((MDR_PORTB_PD >> 0) & 0xFFFFFFFF), ((MDR_PORTB_PD = (MDR_PORTB_PD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_PD_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PD_SHM_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTB_PWR  ------------------------------
// SVD Line: 7804

unsigned int MDR_PORTB_PWR __AT (0x400B0018);



// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_0  --------------------------------
// SVD Line: 7813

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_0
//    <name> PWR_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400B0018) PWR_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 0) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_1  --------------------------------
// SVD Line: 7819

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_1
//    <name> PWR_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400B0018) PWR_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 2) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_2  --------------------------------
// SVD Line: 7825

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_2
//    <name> PWR_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400B0018) PWR_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 4) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_3  --------------------------------
// SVD Line: 7831

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_3
//    <name> PWR_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400B0018) PWR_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 6) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_4  --------------------------------
// SVD Line: 7837

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_4
//    <name> PWR_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400B0018) PWR_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 8) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_5  --------------------------------
// SVD Line: 7843

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_5
//    <name> PWR_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400B0018) PWR_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 10) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_6  --------------------------------
// SVD Line: 7849

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_6
//    <name> PWR_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400B0018) PWR_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 12) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_7  --------------------------------
// SVD Line: 7855

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_7
//    <name> PWR_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400B0018) PWR_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 14) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_8  --------------------------------
// SVD Line: 7861

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_8
//    <name> PWR_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400B0018) PWR_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 16) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTB_PWR_PWR_9  --------------------------------
// SVD Line: 7867

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_9
//    <name> PWR_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400B0018) PWR_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 18) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_PWR_PWR_10  --------------------------------
// SVD Line: 7873

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_10
//    <name> PWR_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400B0018) PWR_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 20) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_PWR_PWR_11  --------------------------------
// SVD Line: 7879

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_11
//    <name> PWR_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400B0018) PWR_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 22) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_PWR_PWR_12  --------------------------------
// SVD Line: 7885

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_12
//    <name> PWR_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400B0018) PWR_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 24) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_PWR_PWR_13  --------------------------------
// SVD Line: 7891

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_13
//    <name> PWR_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400B0018) PWR_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 26) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_PWR_PWR_14  --------------------------------
// SVD Line: 7897

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_14
//    <name> PWR_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400B0018) PWR_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 28) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_PWR_PWR_15  --------------------------------
// SVD Line: 7903

//  <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_15
//    <name> PWR_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400B0018) PWR_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTB_PWR >> 30) & 0x3), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTB_PWR  ---------------------------------
// SVD Line: 7804

//  <rtree> SFDITEM_REG__MDR_PORTB_PWR
//    <name> PWR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B0018) PORT Power Register </i>
//    <loc> ( (unsigned int)((MDR_PORTB_PWR >> 0) & 0xFFFFFFFF), ((MDR_PORTB_PWR = (MDR_PORTB_PWR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_PWR_PWR_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTB_GFEN  -----------------------------
// SVD Line: 7911

unsigned int MDR_PORTB_GFEN __AT (0x400B001C);



// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_0  -------------------------------
// SVD Line: 7920

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_0
//    <name> GFEN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B001C) GFEN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.0..0> GFEN_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_1  -------------------------------
// SVD Line: 7926

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_1
//    <name> GFEN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B001C) GFEN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.1..1> GFEN_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_2  -------------------------------
// SVD Line: 7932

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_2
//    <name> GFEN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B001C) GFEN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.2..2> GFEN_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_3  -------------------------------
// SVD Line: 7938

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_3
//    <name> GFEN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B001C) GFEN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.3..3> GFEN_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_4  -------------------------------
// SVD Line: 7944

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_4
//    <name> GFEN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B001C) GFEN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.4..4> GFEN_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_5  -------------------------------
// SVD Line: 7950

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_5
//    <name> GFEN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B001C) GFEN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.5..5> GFEN_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_6  -------------------------------
// SVD Line: 7956

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_6
//    <name> GFEN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B001C) GFEN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.6..6> GFEN_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_7  -------------------------------
// SVD Line: 7962

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_7
//    <name> GFEN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B001C) GFEN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.7..7> GFEN_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_8  -------------------------------
// SVD Line: 7968

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_8
//    <name> GFEN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B001C) GFEN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.8..8> GFEN_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_GFEN_GFEN_9  -------------------------------
// SVD Line: 7974

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_9
//    <name> GFEN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B001C) GFEN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.9..9> GFEN_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_GFEN_GFEN_10  -------------------------------
// SVD Line: 7980

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_10
//    <name> GFEN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B001C) GFEN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.10..10> GFEN_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_GFEN_GFEN_11  -------------------------------
// SVD Line: 7986

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_11
//    <name> GFEN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B001C) GFEN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.11..11> GFEN_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_GFEN_GFEN_12  -------------------------------
// SVD Line: 7992

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_12
//    <name> GFEN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B001C) GFEN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.12..12> GFEN_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_GFEN_GFEN_13  -------------------------------
// SVD Line: 7998

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_13
//    <name> GFEN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B001C) GFEN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.13..13> GFEN_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_GFEN_GFEN_14  -------------------------------
// SVD Line: 8004

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_14
//    <name> GFEN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B001C) GFEN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.14..14> GFEN_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_GFEN_GFEN_15  -------------------------------
// SVD Line: 8010

//  <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_15
//    <name> GFEN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B001C) GFEN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_GFEN ) </loc>
//      <o.15..15> GFEN_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTB_GFEN  ---------------------------------
// SVD Line: 7911

//  <rtree> SFDITEM_REG__MDR_PORTB_GFEN
//    <name> GFEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B001C) PORT Filter Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_PORTB_GFEN >> 0) & 0xFFFFFFFF), ((MDR_PORTB_GFEN = (MDR_PORTB_GFEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_GFEN_GFEN_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTB_SETTX  -----------------------------
// SVD Line: 8018

unsigned int MDR_PORTB_SETTX __AT (0x400B0020);



// ---------------------------  Field Item: MDR_PORTB_SETTX_SETTX_0  ------------------------------
// SVD Line: 8027

//  <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_0
//    <name> SETTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B0020) SETTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_SETTX ) </loc>
//      <o.0..0> SETTX_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_SETTX_SETTX_1  ------------------------------
// SVD Line: 8033

//  <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_1
//    <name> SETTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B0020) SETTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_SETTX ) </loc>
//      <o.1..1> SETTX_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_SETTX_SETTX_2  ------------------------------
// SVD Line: 8039

//  <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_2
//    <name> SETTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B0020) SETTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_SETTX ) </loc>
//      <o.2..2> SETTX_2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_SETTX_SETTX_3  ------------------------------
// SVD Line: 8045

//  <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_3
//    <name> SETTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B0020) SETTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_SETTX ) </loc>
//      <o.3..3> SETTX_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_SETTX_SETTX_4  ------------------------------
// SVD Line: 8051

//  <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_4
//    <name> SETTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B0020) SETTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_SETTX ) </loc>
//      <o.4..4> SETTX_4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_SETTX_SETTX_5  ------------------------------
// SVD Line: 8057

//  <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_5
//    <name> SETTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B0020) SETTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_SETTX ) </loc>
//      <o.5..5> SETTX_5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_SETTX_SETTX_6  ------------------------------
// SVD Line: 8063

//  <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_6
//    <name> SETTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B0020) SETTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_SETTX ) </loc>
//      <o.6..6> SETTX_6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_SETTX_SETTX_7  ------------------------------
// SVD Line: 8069

//  <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_7
//    <name> SETTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B0020) SETTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_SETTX ) </loc>
//      <o.7..7> SETTX_7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_SETTX_SETTX_8  ------------------------------
// SVD Line: 8075

//  <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_8
//    <name> SETTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B0020) SETTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_SETTX ) </loc>
//      <o.8..8> SETTX_8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_SETTX_SETTX_9  ------------------------------
// SVD Line: 8081

//  <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_9
//    <name> SETTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B0020) SETTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_SETTX ) </loc>
//      <o.9..9> SETTX_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_SETTX_SETTX_10  ------------------------------
// SVD Line: 8087

//  <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_10
//    <name> SETTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B0020) SETTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_SETTX ) </loc>
//      <o.10..10> SETTX_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_SETTX_SETTX_11  ------------------------------
// SVD Line: 8093

//  <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_11
//    <name> SETTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B0020) SETTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_SETTX ) </loc>
//      <o.11..11> SETTX_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_SETTX_SETTX_12  ------------------------------
// SVD Line: 8099

//  <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_12
//    <name> SETTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B0020) SETTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_SETTX ) </loc>
//      <o.12..12> SETTX_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_SETTX_SETTX_13  ------------------------------
// SVD Line: 8105

//  <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_13
//    <name> SETTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B0020) SETTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_SETTX ) </loc>
//      <o.13..13> SETTX_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_SETTX_SETTX_14  ------------------------------
// SVD Line: 8111

//  <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_14
//    <name> SETTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B0020) SETTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_SETTX ) </loc>
//      <o.14..14> SETTX_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_SETTX_SETTX_15  ------------------------------
// SVD Line: 8117

//  <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_15
//    <name> SETTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B0020) SETTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_SETTX ) </loc>
//      <o.15..15> SETTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTB_SETTX  --------------------------------
// SVD Line: 8018

//  <rtree> SFDITEM_REG__MDR_PORTB_SETTX
//    <name> SETTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B0020) Set Pin in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTB_SETTX >> 0) & 0xFFFFFFFF), ((MDR_PORTB_SETTX = (MDR_PORTB_SETTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_SETTX_SETTX_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTB_CLRTX  -----------------------------
// SVD Line: 8125

unsigned int MDR_PORTB_CLRTX __AT (0x400B0024);



// ---------------------------  Field Item: MDR_PORTB_CLRTX_CLRTX_0  ------------------------------
// SVD Line: 8134

//  <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_0
//    <name> CLRTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B0024) CLRTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_CLRTX ) </loc>
//      <o.0..0> CLRTX_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_CLRTX_CLRTX_1  ------------------------------
// SVD Line: 8140

//  <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_1
//    <name> CLRTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B0024) CLRTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_CLRTX ) </loc>
//      <o.1..1> CLRTX_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_CLRTX_CLRTX_2  ------------------------------
// SVD Line: 8146

//  <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_2
//    <name> CLRTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B0024) CLRTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_CLRTX ) </loc>
//      <o.2..2> CLRTX_2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_CLRTX_CLRTX_3  ------------------------------
// SVD Line: 8152

//  <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_3
//    <name> CLRTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B0024) CLRTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_CLRTX ) </loc>
//      <o.3..3> CLRTX_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_CLRTX_CLRTX_4  ------------------------------
// SVD Line: 8158

//  <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_4
//    <name> CLRTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B0024) CLRTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_CLRTX ) </loc>
//      <o.4..4> CLRTX_4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_CLRTX_CLRTX_5  ------------------------------
// SVD Line: 8164

//  <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_5
//    <name> CLRTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B0024) CLRTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_CLRTX ) </loc>
//      <o.5..5> CLRTX_5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_CLRTX_CLRTX_6  ------------------------------
// SVD Line: 8170

//  <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_6
//    <name> CLRTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B0024) CLRTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_CLRTX ) </loc>
//      <o.6..6> CLRTX_6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_CLRTX_CLRTX_7  ------------------------------
// SVD Line: 8176

//  <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_7
//    <name> CLRTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B0024) CLRTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_CLRTX ) </loc>
//      <o.7..7> CLRTX_7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_CLRTX_CLRTX_8  ------------------------------
// SVD Line: 8182

//  <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_8
//    <name> CLRTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B0024) CLRTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_CLRTX ) </loc>
//      <o.8..8> CLRTX_8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_CLRTX_CLRTX_9  ------------------------------
// SVD Line: 8188

//  <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_9
//    <name> CLRTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B0024) CLRTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_CLRTX ) </loc>
//      <o.9..9> CLRTX_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_CLRTX_CLRTX_10  ------------------------------
// SVD Line: 8194

//  <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_10
//    <name> CLRTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B0024) CLRTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_CLRTX ) </loc>
//      <o.10..10> CLRTX_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_CLRTX_CLRTX_11  ------------------------------
// SVD Line: 8200

//  <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_11
//    <name> CLRTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B0024) CLRTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_CLRTX ) </loc>
//      <o.11..11> CLRTX_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_CLRTX_CLRTX_12  ------------------------------
// SVD Line: 8206

//  <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_12
//    <name> CLRTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B0024) CLRTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_CLRTX ) </loc>
//      <o.12..12> CLRTX_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_CLRTX_CLRTX_13  ------------------------------
// SVD Line: 8212

//  <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_13
//    <name> CLRTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B0024) CLRTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_CLRTX ) </loc>
//      <o.13..13> CLRTX_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_CLRTX_CLRTX_14  ------------------------------
// SVD Line: 8218

//  <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_14
//    <name> CLRTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B0024) CLRTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_CLRTX ) </loc>
//      <o.14..14> CLRTX_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTB_CLRTX_CLRTX_15  ------------------------------
// SVD Line: 8224

//  <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_15
//    <name> CLRTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B0024) CLRTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_CLRTX ) </loc>
//      <o.15..15> CLRTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTB_CLRTX  --------------------------------
// SVD Line: 8125

//  <rtree> SFDITEM_REG__MDR_PORTB_CLRTX
//    <name> CLRTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B0024) Clear Pin in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTB_CLRTX >> 0) & 0xFFFFFFFF), ((MDR_PORTB_CLRTX = (MDR_PORTB_CLRTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_CLRTX_CLRTX_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTB_RDTX  -----------------------------
// SVD Line: 8232

unsigned int MDR_PORTB_RDTX __AT (0x400B0028);



// ----------------------------  Field Item: MDR_PORTB_RDTX_RDTX_0  -------------------------------
// SVD Line: 8241

//  <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_0
//    <name> RDTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B0028) RDTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RDTX ) </loc>
//      <o.0..0> RDTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RDTX_RDTX_1  -------------------------------
// SVD Line: 8247

//  <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_1
//    <name> RDTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B0028) RDTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RDTX ) </loc>
//      <o.1..1> RDTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RDTX_RDTX_2  -------------------------------
// SVD Line: 8253

//  <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_2
//    <name> RDTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B0028) RDTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RDTX ) </loc>
//      <o.2..2> RDTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RDTX_RDTX_3  -------------------------------
// SVD Line: 8259

//  <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_3
//    <name> RDTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B0028) RDTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RDTX ) </loc>
//      <o.3..3> RDTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RDTX_RDTX_4  -------------------------------
// SVD Line: 8265

//  <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_4
//    <name> RDTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B0028) RDTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RDTX ) </loc>
//      <o.4..4> RDTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RDTX_RDTX_5  -------------------------------
// SVD Line: 8271

//  <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_5
//    <name> RDTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B0028) RDTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RDTX ) </loc>
//      <o.5..5> RDTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RDTX_RDTX_6  -------------------------------
// SVD Line: 8277

//  <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_6
//    <name> RDTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B0028) RDTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RDTX ) </loc>
//      <o.6..6> RDTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RDTX_RDTX_7  -------------------------------
// SVD Line: 8283

//  <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_7
//    <name> RDTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B0028) RDTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RDTX ) </loc>
//      <o.7..7> RDTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RDTX_RDTX_8  -------------------------------
// SVD Line: 8289

//  <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_8
//    <name> RDTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B0028) RDTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RDTX ) </loc>
//      <o.8..8> RDTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTB_RDTX_RDTX_9  -------------------------------
// SVD Line: 8295

//  <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_9
//    <name> RDTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B0028) RDTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RDTX ) </loc>
//      <o.9..9> RDTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_RDTX_RDTX_10  -------------------------------
// SVD Line: 8301

//  <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_10
//    <name> RDTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B0028) RDTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RDTX ) </loc>
//      <o.10..10> RDTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_RDTX_RDTX_11  -------------------------------
// SVD Line: 8307

//  <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_11
//    <name> RDTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B0028) RDTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RDTX ) </loc>
//      <o.11..11> RDTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_RDTX_RDTX_12  -------------------------------
// SVD Line: 8313

//  <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_12
//    <name> RDTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B0028) RDTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RDTX ) </loc>
//      <o.12..12> RDTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_RDTX_RDTX_13  -------------------------------
// SVD Line: 8319

//  <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_13
//    <name> RDTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B0028) RDTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RDTX ) </loc>
//      <o.13..13> RDTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_RDTX_RDTX_14  -------------------------------
// SVD Line: 8325

//  <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_14
//    <name> RDTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B0028) RDTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RDTX ) </loc>
//      <o.14..14> RDTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTB_RDTX_RDTX_15  -------------------------------
// SVD Line: 8331

//  <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_15
//    <name> RDTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B0028) RDTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTB_RDTX ) </loc>
//      <o.15..15> RDTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTB_RDTX  ---------------------------------
// SVD Line: 8232

//  <rtree> SFDITEM_REG__MDR_PORTB_RDTX
//    <name> RDTX </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x400B0028) Read Pin out in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTB_RDTX >> 0) & 0xFFFFFFFF), ((MDR_PORTB_RDTX = (MDR_PORTB_RDTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTB_RDTX_RDTX_15 </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_PORTB  -----------------------------------
// SVD Line: 8341

//  <view> MDR_PORTB
//    <name> MDR_PORTB </name>
//    <item> SFDITEM_REG__MDR_PORTB_RXTX </item>
//    <item> SFDITEM_REG__MDR_PORTB_OE </item>
//    <item> SFDITEM_REG__MDR_PORTB_FUNC </item>
//    <item> SFDITEM_REG__MDR_PORTB_ANALOG </item>
//    <item> SFDITEM_REG__MDR_PORTB_PULL </item>
//    <item> SFDITEM_REG__MDR_PORTB_PD </item>
//    <item> SFDITEM_REG__MDR_PORTB_PWR </item>
//    <item> SFDITEM_REG__MDR_PORTB_GFEN </item>
//    <item> SFDITEM_REG__MDR_PORTB_SETTX </item>
//    <item> SFDITEM_REG__MDR_PORTB_CLRTX </item>
//    <item> SFDITEM_REG__MDR_PORTB_RDTX </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_PORTC_RXTX  -----------------------------
// SVD Line: 6970

unsigned int MDR_PORTC_RXTX __AT (0x400B8000);



// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_0  -------------------------------
// SVD Line: 6979

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_0
//    <name> RXTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B8000) RXTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.0..0> RXTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_1  -------------------------------
// SVD Line: 6985

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_1
//    <name> RXTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B8000) RXTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.1..1> RXTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_2  -------------------------------
// SVD Line: 6991

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_2
//    <name> RXTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B8000) RXTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.2..2> RXTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_3  -------------------------------
// SVD Line: 6997

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_3
//    <name> RXTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B8000) RXTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.3..3> RXTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_4  -------------------------------
// SVD Line: 7003

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_4
//    <name> RXTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B8000) RXTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.4..4> RXTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_5  -------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_5
//    <name> RXTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B8000) RXTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.5..5> RXTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_6  -------------------------------
// SVD Line: 7015

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_6
//    <name> RXTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B8000) RXTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.6..6> RXTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_7  -------------------------------
// SVD Line: 7021

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_7
//    <name> RXTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B8000) RXTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.7..7> RXTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_8  -------------------------------
// SVD Line: 7027

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_8
//    <name> RXTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B8000) RXTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.8..8> RXTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RXTX_RXTX_9  -------------------------------
// SVD Line: 7033

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_9
//    <name> RXTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B8000) RXTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.9..9> RXTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_RXTX_RXTX_10  -------------------------------
// SVD Line: 7039

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_10
//    <name> RXTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B8000) RXTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.10..10> RXTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_RXTX_RXTX_11  -------------------------------
// SVD Line: 7045

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_11
//    <name> RXTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B8000) RXTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.11..11> RXTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_RXTX_RXTX_12  -------------------------------
// SVD Line: 7051

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_12
//    <name> RXTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B8000) RXTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.12..12> RXTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_RXTX_RXTX_13  -------------------------------
// SVD Line: 7057

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_13
//    <name> RXTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B8000) RXTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.13..13> RXTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_RXTX_RXTX_14  -------------------------------
// SVD Line: 7063

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_14
//    <name> RXTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B8000) RXTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.14..14> RXTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_RXTX_RXTX_15  -------------------------------
// SVD Line: 7069

//  <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_15
//    <name> RXTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B8000) RXTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RXTX ) </loc>
//      <o.15..15> RXTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTC_RXTX  ---------------------------------
// SVD Line: 6970

//  <rtree> SFDITEM_REG__MDR_PORTC_RXTX
//    <name> RXTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B8000) PORT Data Register </i>
//    <loc> ( (unsigned int)((MDR_PORTC_RXTX >> 0) & 0xFFFFFFFF), ((MDR_PORTC_RXTX = (MDR_PORTC_RXTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RXTX_RXTX_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTC_OE  ------------------------------
// SVD Line: 7077

unsigned int MDR_PORTC_OE __AT (0x400B8004);



// ------------------------------  Field Item: MDR_PORTC_OE_OE_0  ---------------------------------
// SVD Line: 7086

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_0
//    <name> OE_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B8004) OE_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.0..0> OE_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_OE_OE_1  ---------------------------------
// SVD Line: 7092

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_1
//    <name> OE_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B8004) OE_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.1..1> OE_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_OE_OE_2  ---------------------------------
// SVD Line: 7098

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_2
//    <name> OE_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B8004) OE_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.2..2> OE_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_OE_OE_3  ---------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_3
//    <name> OE_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B8004) OE_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.3..3> OE_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_OE_OE_4  ---------------------------------
// SVD Line: 7110

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_4
//    <name> OE_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B8004) OE_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.4..4> OE_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_OE_OE_5  ---------------------------------
// SVD Line: 7116

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_5
//    <name> OE_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B8004) OE_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.5..5> OE_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_OE_OE_6  ---------------------------------
// SVD Line: 7122

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_6
//    <name> OE_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B8004) OE_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.6..6> OE_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_OE_OE_7  ---------------------------------
// SVD Line: 7128

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_7
//    <name> OE_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B8004) OE_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.7..7> OE_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_OE_OE_8  ---------------------------------
// SVD Line: 7134

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_8
//    <name> OE_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B8004) OE_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.8..8> OE_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_OE_OE_9  ---------------------------------
// SVD Line: 7140

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_9
//    <name> OE_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B8004) OE_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.9..9> OE_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_OE_OE_10  ---------------------------------
// SVD Line: 7146

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_10
//    <name> OE_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B8004) OE_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.10..10> OE_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_OE_OE_11  ---------------------------------
// SVD Line: 7152

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_11
//    <name> OE_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B8004) OE_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.11..11> OE_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_OE_OE_12  ---------------------------------
// SVD Line: 7158

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_12
//    <name> OE_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B8004) OE_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.12..12> OE_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_OE_OE_13  ---------------------------------
// SVD Line: 7164

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_13
//    <name> OE_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B8004) OE_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.13..13> OE_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_OE_OE_14  ---------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_14
//    <name> OE_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B8004) OE_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.14..14> OE_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_OE_OE_15  ---------------------------------
// SVD Line: 7176

//  <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_15
//    <name> OE_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B8004) OE_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_OE ) </loc>
//      <o.15..15> OE_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTC_OE  ----------------------------------
// SVD Line: 7077

//  <rtree> SFDITEM_REG__MDR_PORTC_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B8004) PORT Output Enable Register </i>
//    <loc> ( (unsigned int)((MDR_PORTC_OE >> 0) & 0xFFFFFFFF), ((MDR_PORTC_OE = (MDR_PORTC_OE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_OE_OE_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTC_FUNC  -----------------------------
// SVD Line: 7184

unsigned int MDR_PORTC_FUNC __AT (0x400B8008);



// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_0  -------------------------------
// SVD Line: 7193

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_0
//    <name> MODE_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400B8008) MODE_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 0) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_1  -------------------------------
// SVD Line: 7199

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_1
//    <name> MODE_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400B8008) MODE_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 2) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_2  -------------------------------
// SVD Line: 7205

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_2
//    <name> MODE_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400B8008) MODE_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 4) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_3  -------------------------------
// SVD Line: 7211

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_3
//    <name> MODE_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400B8008) MODE_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 6) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_4  -------------------------------
// SVD Line: 7217

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_4
//    <name> MODE_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400B8008) MODE_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 8) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_5  -------------------------------
// SVD Line: 7223

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_5
//    <name> MODE_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400B8008) MODE_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 10) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_6  -------------------------------
// SVD Line: 7229

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_6
//    <name> MODE_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400B8008) MODE_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 12) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_7  -------------------------------
// SVD Line: 7235

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_7
//    <name> MODE_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400B8008) MODE_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 14) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_8  -------------------------------
// SVD Line: 7241

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_8
//    <name> MODE_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400B8008) MODE_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 16) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_FUNC_MODE_9  -------------------------------
// SVD Line: 7247

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_9
//    <name> MODE_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400B8008) MODE_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 18) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_FUNC_MODE_10  -------------------------------
// SVD Line: 7253

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_10
//    <name> MODE_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400B8008) MODE_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 20) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_FUNC_MODE_11  -------------------------------
// SVD Line: 7259

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_11
//    <name> MODE_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400B8008) MODE_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 22) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_FUNC_MODE_12  -------------------------------
// SVD Line: 7265

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_12
//    <name> MODE_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400B8008) MODE_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 24) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_FUNC_MODE_13  -------------------------------
// SVD Line: 7271

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_13
//    <name> MODE_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400B8008) MODE_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 26) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_FUNC_MODE_14  -------------------------------
// SVD Line: 7277

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_14
//    <name> MODE_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400B8008) MODE_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 28) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_FUNC_MODE_15  -------------------------------
// SVD Line: 7283

//  <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_15
//    <name> MODE_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400B8008) MODE_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_FUNC >> 30) & 0x3), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTC_FUNC  ---------------------------------
// SVD Line: 7184

//  <rtree> SFDITEM_REG__MDR_PORTC_FUNC
//    <name> FUNC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B8008) PORT Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTC_FUNC >> 0) & 0xFFFFFFFF), ((MDR_PORTC_FUNC = (MDR_PORTC_FUNC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_FUNC_MODE_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTC_ANALOG  ----------------------------
// SVD Line: 7291

unsigned int MDR_PORTC_ANALOG __AT (0x400B800C);



// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_0  ----------------------------
// SVD Line: 7300

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_0
//    <name> ANALOG_EN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B800C) ANALOG_EN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.0..0> ANALOG_EN_0
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_1  ----------------------------
// SVD Line: 7306

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_1
//    <name> ANALOG_EN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B800C) ANALOG_EN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.1..1> ANALOG_EN_1
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_2  ----------------------------
// SVD Line: 7312

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_2
//    <name> ANALOG_EN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B800C) ANALOG_EN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.2..2> ANALOG_EN_2
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_3  ----------------------------
// SVD Line: 7318

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_3
//    <name> ANALOG_EN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B800C) ANALOG_EN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.3..3> ANALOG_EN_3
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_4  ----------------------------
// SVD Line: 7324

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_4
//    <name> ANALOG_EN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B800C) ANALOG_EN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.4..4> ANALOG_EN_4
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_5  ----------------------------
// SVD Line: 7330

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_5
//    <name> ANALOG_EN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B800C) ANALOG_EN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.5..5> ANALOG_EN_5
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_6  ----------------------------
// SVD Line: 7336

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_6
//    <name> ANALOG_EN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B800C) ANALOG_EN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.6..6> ANALOG_EN_6
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_7  ----------------------------
// SVD Line: 7342

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_7
//    <name> ANALOG_EN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B800C) ANALOG_EN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.7..7> ANALOG_EN_7
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_8  ----------------------------
// SVD Line: 7348

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_8
//    <name> ANALOG_EN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B800C) ANALOG_EN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.8..8> ANALOG_EN_8
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_9  ----------------------------
// SVD Line: 7354

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_9
//    <name> ANALOG_EN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B800C) ANALOG_EN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.9..9> ANALOG_EN_9
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_10  ---------------------------
// SVD Line: 7360

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_10
//    <name> ANALOG_EN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B800C) ANALOG_EN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.10..10> ANALOG_EN_10
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_11  ---------------------------
// SVD Line: 7366

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_11
//    <name> ANALOG_EN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B800C) ANALOG_EN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.11..11> ANALOG_EN_11
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_12  ---------------------------
// SVD Line: 7372

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_12
//    <name> ANALOG_EN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B800C) ANALOG_EN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.12..12> ANALOG_EN_12
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_13  ---------------------------
// SVD Line: 7378

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_13
//    <name> ANALOG_EN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B800C) ANALOG_EN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.13..13> ANALOG_EN_13
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_14  ---------------------------
// SVD Line: 7384

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_14
//    <name> ANALOG_EN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B800C) ANALOG_EN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.14..14> ANALOG_EN_14
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTC_ANALOG_ANALOG_EN_15  ---------------------------
// SVD Line: 7390

//  <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_15
//    <name> ANALOG_EN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B800C) ANALOG_EN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_ANALOG ) </loc>
//      <o.15..15> ANALOG_EN_15
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_PORTC_ANALOG  --------------------------------
// SVD Line: 7291

//  <rtree> SFDITEM_REG__MDR_PORTC_ANALOG
//    <name> ANALOG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B800C) PORT Analog Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTC_ANALOG >> 0) & 0xFFFFFFFF), ((MDR_PORTC_ANALOG = (MDR_PORTC_ANALOG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_ANALOG_ANALOG_EN_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTC_PULL  -----------------------------
// SVD Line: 7398

unsigned int MDR_PORTC_PULL __AT (0x400B8010);



// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_0  -----------------------------
// SVD Line: 7407

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_0
//    <name> PULL_DOWN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B8010) PULL_DOWN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.0..0> PULL_DOWN_0
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_1  -----------------------------
// SVD Line: 7413

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_1
//    <name> PULL_DOWN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B8010) PULL_DOWN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.1..1> PULL_DOWN_1
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_2  -----------------------------
// SVD Line: 7419

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_2
//    <name> PULL_DOWN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B8010) PULL_DOWN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.2..2> PULL_DOWN_2
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_3  -----------------------------
// SVD Line: 7425

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_3
//    <name> PULL_DOWN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B8010) PULL_DOWN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.3..3> PULL_DOWN_3
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_4  -----------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_4
//    <name> PULL_DOWN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B8010) PULL_DOWN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.4..4> PULL_DOWN_4
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_5  -----------------------------
// SVD Line: 7437

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_5
//    <name> PULL_DOWN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B8010) PULL_DOWN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.5..5> PULL_DOWN_5
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_6  -----------------------------
// SVD Line: 7443

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_6
//    <name> PULL_DOWN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B8010) PULL_DOWN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.6..6> PULL_DOWN_6
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_7  -----------------------------
// SVD Line: 7449

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_7
//    <name> PULL_DOWN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B8010) PULL_DOWN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.7..7> PULL_DOWN_7
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_8  -----------------------------
// SVD Line: 7455

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_8
//    <name> PULL_DOWN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B8010) PULL_DOWN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.8..8> PULL_DOWN_8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_9  -----------------------------
// SVD Line: 7461

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_9
//    <name> PULL_DOWN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B8010) PULL_DOWN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.9..9> PULL_DOWN_9
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_10  ----------------------------
// SVD Line: 7467

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_10
//    <name> PULL_DOWN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B8010) PULL_DOWN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.10..10> PULL_DOWN_10
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_11  ----------------------------
// SVD Line: 7473

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_11
//    <name> PULL_DOWN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B8010) PULL_DOWN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.11..11> PULL_DOWN_11
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_12  ----------------------------
// SVD Line: 7479

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_12
//    <name> PULL_DOWN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B8010) PULL_DOWN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.12..12> PULL_DOWN_12
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_13  ----------------------------
// SVD Line: 7485

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_13
//    <name> PULL_DOWN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B8010) PULL_DOWN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.13..13> PULL_DOWN_13
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_14  ----------------------------
// SVD Line: 7491

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_14
//    <name> PULL_DOWN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B8010) PULL_DOWN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.14..14> PULL_DOWN_14
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTC_PULL_PULL_DOWN_15  ----------------------------
// SVD Line: 7497

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_15
//    <name> PULL_DOWN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B8010) PULL_DOWN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.15..15> PULL_DOWN_15
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_0  ------------------------------
// SVD Line: 7503

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_0
//    <name> PULL_UP_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400B8010) PULL_UP_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.16..16> PULL_UP_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_1  ------------------------------
// SVD Line: 7509

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_1
//    <name> PULL_UP_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400B8010) PULL_UP_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.17..17> PULL_UP_1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_2  ------------------------------
// SVD Line: 7515

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_2
//    <name> PULL_UP_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400B8010) PULL_UP_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.18..18> PULL_UP_2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_3  ------------------------------
// SVD Line: 7521

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_3
//    <name> PULL_UP_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400B8010) PULL_UP_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.19..19> PULL_UP_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_4  ------------------------------
// SVD Line: 7527

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_4
//    <name> PULL_UP_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400B8010) PULL_UP_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.20..20> PULL_UP_4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_5  ------------------------------
// SVD Line: 7533

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_5
//    <name> PULL_UP_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400B8010) PULL_UP_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.21..21> PULL_UP_5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_6  ------------------------------
// SVD Line: 7539

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_6
//    <name> PULL_UP_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400B8010) PULL_UP_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.22..22> PULL_UP_6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_7  ------------------------------
// SVD Line: 7545

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_7
//    <name> PULL_UP_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400B8010) PULL_UP_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.23..23> PULL_UP_7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_8  ------------------------------
// SVD Line: 7551

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_8
//    <name> PULL_UP_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400B8010) PULL_UP_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.24..24> PULL_UP_8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_9  ------------------------------
// SVD Line: 7557

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_9
//    <name> PULL_UP_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400B8010) PULL_UP_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.25..25> PULL_UP_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_10  -----------------------------
// SVD Line: 7563

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_10
//    <name> PULL_UP_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400B8010) PULL_UP_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.26..26> PULL_UP_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_11  -----------------------------
// SVD Line: 7569

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_11
//    <name> PULL_UP_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400B8010) PULL_UP_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.27..27> PULL_UP_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_12  -----------------------------
// SVD Line: 7575

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_12
//    <name> PULL_UP_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400B8010) PULL_UP_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.28..28> PULL_UP_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_13  -----------------------------
// SVD Line: 7581

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_13
//    <name> PULL_UP_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400B8010) PULL_UP_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.29..29> PULL_UP_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_14  -----------------------------
// SVD Line: 7587

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_14
//    <name> PULL_UP_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400B8010) PULL_UP_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.30..30> PULL_UP_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_PULL_PULL_UP_15  -----------------------------
// SVD Line: 7593

//  <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_15
//    <name> PULL_UP_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400B8010) PULL_UP_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PULL ) </loc>
//      <o.31..31> PULL_UP_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTC_PULL  ---------------------------------
// SVD Line: 7398

//  <rtree> SFDITEM_REG__MDR_PORTC_PULL
//    <name> PULL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B8010) PORT Pull Up/Down Register </i>
//    <loc> ( (unsigned int)((MDR_PORTC_PULL >> 0) & 0xFFFFFFFF), ((MDR_PORTC_PULL = (MDR_PORTC_PULL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_DOWN_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PULL_PULL_UP_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTC_PD  ------------------------------
// SVD Line: 7601

unsigned int MDR_PORTC_PD __AT (0x400B8014);



// ------------------------------  Field Item: MDR_PORTC_PD_PD_0  ---------------------------------
// SVD Line: 7610

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_0
//    <name> PD_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B8014) PD_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.0..0> PD_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_PD_PD_1  ---------------------------------
// SVD Line: 7616

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_1
//    <name> PD_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B8014) PD_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.1..1> PD_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_PD_PD_2  ---------------------------------
// SVD Line: 7622

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_2
//    <name> PD_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B8014) PD_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.2..2> PD_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_PD_PD_3  ---------------------------------
// SVD Line: 7628

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_3
//    <name> PD_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B8014) PD_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.3..3> PD_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_PD_PD_4  ---------------------------------
// SVD Line: 7634

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_4
//    <name> PD_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B8014) PD_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.4..4> PD_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_PD_PD_5  ---------------------------------
// SVD Line: 7640

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_5
//    <name> PD_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B8014) PD_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.5..5> PD_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_PD_PD_6  ---------------------------------
// SVD Line: 7646

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_6
//    <name> PD_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B8014) PD_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.6..6> PD_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_PD_PD_7  ---------------------------------
// SVD Line: 7652

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_7
//    <name> PD_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B8014) PD_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.7..7> PD_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_PD_PD_8  ---------------------------------
// SVD Line: 7658

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_8
//    <name> PD_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B8014) PD_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.8..8> PD_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTC_PD_PD_9  ---------------------------------
// SVD Line: 7664

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_9
//    <name> PD_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B8014) PD_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.9..9> PD_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_PD_10  ---------------------------------
// SVD Line: 7670

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_10
//    <name> PD_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B8014) PD_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.10..10> PD_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_PD_11  ---------------------------------
// SVD Line: 7676

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_11
//    <name> PD_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B8014) PD_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.11..11> PD_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_PD_12  ---------------------------------
// SVD Line: 7682

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_12
//    <name> PD_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B8014) PD_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.12..12> PD_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_PD_13  ---------------------------------
// SVD Line: 7688

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_13
//    <name> PD_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B8014) PD_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.13..13> PD_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_PD_14  ---------------------------------
// SVD Line: 7694

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_14
//    <name> PD_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B8014) PD_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.14..14> PD_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_PD_15  ---------------------------------
// SVD Line: 7700

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_15
//    <name> PD_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B8014) PD_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.15..15> PD_15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_0  ---------------------------------
// SVD Line: 7706

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_0
//    <name> SHM_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400B8014) SHM_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.16..16> SHM_0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_1  ---------------------------------
// SVD Line: 7712

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_1
//    <name> SHM_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400B8014) SHM_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.17..17> SHM_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_2  ---------------------------------
// SVD Line: 7718

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_2
//    <name> SHM_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400B8014) SHM_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.18..18> SHM_2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_3  ---------------------------------
// SVD Line: 7724

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_3
//    <name> SHM_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400B8014) SHM_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.19..19> SHM_3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_4  ---------------------------------
// SVD Line: 7730

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_4
//    <name> SHM_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400B8014) SHM_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.20..20> SHM_4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_5  ---------------------------------
// SVD Line: 7736

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_5
//    <name> SHM_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400B8014) SHM_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.21..21> SHM_5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_6  ---------------------------------
// SVD Line: 7742

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_6
//    <name> SHM_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400B8014) SHM_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.22..22> SHM_6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_7  ---------------------------------
// SVD Line: 7748

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_7
//    <name> SHM_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400B8014) SHM_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.23..23> SHM_7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_8  ---------------------------------
// SVD Line: 7754

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_8
//    <name> SHM_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400B8014) SHM_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.24..24> SHM_8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_9  ---------------------------------
// SVD Line: 7760

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_9
//    <name> SHM_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400B8014) SHM_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.25..25> SHM_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_10  --------------------------------
// SVD Line: 7766

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_10
//    <name> SHM_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400B8014) SHM_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.26..26> SHM_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_11  --------------------------------
// SVD Line: 7772

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_11
//    <name> SHM_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400B8014) SHM_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.27..27> SHM_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_12  --------------------------------
// SVD Line: 7778

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_12
//    <name> SHM_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400B8014) SHM_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.28..28> SHM_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_13  --------------------------------
// SVD Line: 7784

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_13
//    <name> SHM_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400B8014) SHM_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.29..29> SHM_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_14  --------------------------------
// SVD Line: 7790

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_14
//    <name> SHM_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400B8014) SHM_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.30..30> SHM_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PD_SHM_15  --------------------------------
// SVD Line: 7796

//  <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_15
//    <name> SHM_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400B8014) SHM_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_PD ) </loc>
//      <o.31..31> SHM_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTC_PD  ----------------------------------
// SVD Line: 7601

//  <rtree> SFDITEM_REG__MDR_PORTC_PD
//    <name> PD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B8014) PORT Driver Mode Register </i>
//    <loc> ( (unsigned int)((MDR_PORTC_PD >> 0) & 0xFFFFFFFF), ((MDR_PORTC_PD = (MDR_PORTC_PD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_PD_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PD_SHM_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTC_PWR  ------------------------------
// SVD Line: 7804

unsigned int MDR_PORTC_PWR __AT (0x400B8018);



// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_0  --------------------------------
// SVD Line: 7813

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_0
//    <name> PWR_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400B8018) PWR_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 0) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_1  --------------------------------
// SVD Line: 7819

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_1
//    <name> PWR_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400B8018) PWR_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 2) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_2  --------------------------------
// SVD Line: 7825

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_2
//    <name> PWR_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400B8018) PWR_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 4) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_3  --------------------------------
// SVD Line: 7831

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_3
//    <name> PWR_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400B8018) PWR_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 6) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_4  --------------------------------
// SVD Line: 7837

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_4
//    <name> PWR_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400B8018) PWR_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 8) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_5  --------------------------------
// SVD Line: 7843

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_5
//    <name> PWR_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400B8018) PWR_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 10) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_6  --------------------------------
// SVD Line: 7849

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_6
//    <name> PWR_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400B8018) PWR_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 12) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_7  --------------------------------
// SVD Line: 7855

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_7
//    <name> PWR_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400B8018) PWR_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 14) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_8  --------------------------------
// SVD Line: 7861

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_8
//    <name> PWR_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400B8018) PWR_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 16) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTC_PWR_PWR_9  --------------------------------
// SVD Line: 7867

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_9
//    <name> PWR_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400B8018) PWR_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 18) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_PWR_PWR_10  --------------------------------
// SVD Line: 7873

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_10
//    <name> PWR_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400B8018) PWR_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 20) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_PWR_PWR_11  --------------------------------
// SVD Line: 7879

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_11
//    <name> PWR_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400B8018) PWR_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 22) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_PWR_PWR_12  --------------------------------
// SVD Line: 7885

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_12
//    <name> PWR_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400B8018) PWR_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 24) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_PWR_PWR_13  --------------------------------
// SVD Line: 7891

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_13
//    <name> PWR_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400B8018) PWR_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 26) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_PWR_PWR_14  --------------------------------
// SVD Line: 7897

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_14
//    <name> PWR_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400B8018) PWR_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 28) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_PWR_PWR_15  --------------------------------
// SVD Line: 7903

//  <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_15
//    <name> PWR_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400B8018) PWR_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTC_PWR >> 30) & 0x3), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTC_PWR  ---------------------------------
// SVD Line: 7804

//  <rtree> SFDITEM_REG__MDR_PORTC_PWR
//    <name> PWR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B8018) PORT Power Register </i>
//    <loc> ( (unsigned int)((MDR_PORTC_PWR >> 0) & 0xFFFFFFFF), ((MDR_PORTC_PWR = (MDR_PORTC_PWR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_PWR_PWR_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTC_GFEN  -----------------------------
// SVD Line: 7911

unsigned int MDR_PORTC_GFEN __AT (0x400B801C);



// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_0  -------------------------------
// SVD Line: 7920

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_0
//    <name> GFEN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B801C) GFEN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.0..0> GFEN_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_1  -------------------------------
// SVD Line: 7926

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_1
//    <name> GFEN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B801C) GFEN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.1..1> GFEN_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_2  -------------------------------
// SVD Line: 7932

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_2
//    <name> GFEN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B801C) GFEN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.2..2> GFEN_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_3  -------------------------------
// SVD Line: 7938

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_3
//    <name> GFEN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B801C) GFEN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.3..3> GFEN_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_4  -------------------------------
// SVD Line: 7944

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_4
//    <name> GFEN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B801C) GFEN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.4..4> GFEN_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_5  -------------------------------
// SVD Line: 7950

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_5
//    <name> GFEN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B801C) GFEN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.5..5> GFEN_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_6  -------------------------------
// SVD Line: 7956

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_6
//    <name> GFEN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B801C) GFEN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.6..6> GFEN_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_7  -------------------------------
// SVD Line: 7962

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_7
//    <name> GFEN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B801C) GFEN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.7..7> GFEN_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_8  -------------------------------
// SVD Line: 7968

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_8
//    <name> GFEN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B801C) GFEN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.8..8> GFEN_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_GFEN_GFEN_9  -------------------------------
// SVD Line: 7974

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_9
//    <name> GFEN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B801C) GFEN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.9..9> GFEN_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_GFEN_GFEN_10  -------------------------------
// SVD Line: 7980

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_10
//    <name> GFEN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B801C) GFEN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.10..10> GFEN_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_GFEN_GFEN_11  -------------------------------
// SVD Line: 7986

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_11
//    <name> GFEN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B801C) GFEN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.11..11> GFEN_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_GFEN_GFEN_12  -------------------------------
// SVD Line: 7992

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_12
//    <name> GFEN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B801C) GFEN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.12..12> GFEN_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_GFEN_GFEN_13  -------------------------------
// SVD Line: 7998

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_13
//    <name> GFEN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B801C) GFEN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.13..13> GFEN_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_GFEN_GFEN_14  -------------------------------
// SVD Line: 8004

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_14
//    <name> GFEN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B801C) GFEN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.14..14> GFEN_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_GFEN_GFEN_15  -------------------------------
// SVD Line: 8010

//  <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_15
//    <name> GFEN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B801C) GFEN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_GFEN ) </loc>
//      <o.15..15> GFEN_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTC_GFEN  ---------------------------------
// SVD Line: 7911

//  <rtree> SFDITEM_REG__MDR_PORTC_GFEN
//    <name> GFEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B801C) PORT Filter Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_PORTC_GFEN >> 0) & 0xFFFFFFFF), ((MDR_PORTC_GFEN = (MDR_PORTC_GFEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_GFEN_GFEN_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTC_SETTX  -----------------------------
// SVD Line: 8018

unsigned int MDR_PORTC_SETTX __AT (0x400B8020);



// ---------------------------  Field Item: MDR_PORTC_SETTX_SETTX_0  ------------------------------
// SVD Line: 8027

//  <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_0
//    <name> SETTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B8020) SETTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_SETTX ) </loc>
//      <o.0..0> SETTX_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_SETTX_SETTX_1  ------------------------------
// SVD Line: 8033

//  <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_1
//    <name> SETTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B8020) SETTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_SETTX ) </loc>
//      <o.1..1> SETTX_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_SETTX_SETTX_2  ------------------------------
// SVD Line: 8039

//  <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_2
//    <name> SETTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B8020) SETTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_SETTX ) </loc>
//      <o.2..2> SETTX_2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_SETTX_SETTX_3  ------------------------------
// SVD Line: 8045

//  <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_3
//    <name> SETTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B8020) SETTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_SETTX ) </loc>
//      <o.3..3> SETTX_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_SETTX_SETTX_4  ------------------------------
// SVD Line: 8051

//  <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_4
//    <name> SETTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B8020) SETTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_SETTX ) </loc>
//      <o.4..4> SETTX_4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_SETTX_SETTX_5  ------------------------------
// SVD Line: 8057

//  <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_5
//    <name> SETTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B8020) SETTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_SETTX ) </loc>
//      <o.5..5> SETTX_5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_SETTX_SETTX_6  ------------------------------
// SVD Line: 8063

//  <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_6
//    <name> SETTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B8020) SETTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_SETTX ) </loc>
//      <o.6..6> SETTX_6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_SETTX_SETTX_7  ------------------------------
// SVD Line: 8069

//  <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_7
//    <name> SETTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B8020) SETTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_SETTX ) </loc>
//      <o.7..7> SETTX_7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_SETTX_SETTX_8  ------------------------------
// SVD Line: 8075

//  <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_8
//    <name> SETTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B8020) SETTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_SETTX ) </loc>
//      <o.8..8> SETTX_8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_SETTX_SETTX_9  ------------------------------
// SVD Line: 8081

//  <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_9
//    <name> SETTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B8020) SETTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_SETTX ) </loc>
//      <o.9..9> SETTX_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_SETTX_SETTX_10  ------------------------------
// SVD Line: 8087

//  <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_10
//    <name> SETTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B8020) SETTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_SETTX ) </loc>
//      <o.10..10> SETTX_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_SETTX_SETTX_11  ------------------------------
// SVD Line: 8093

//  <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_11
//    <name> SETTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B8020) SETTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_SETTX ) </loc>
//      <o.11..11> SETTX_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_SETTX_SETTX_12  ------------------------------
// SVD Line: 8099

//  <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_12
//    <name> SETTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B8020) SETTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_SETTX ) </loc>
//      <o.12..12> SETTX_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_SETTX_SETTX_13  ------------------------------
// SVD Line: 8105

//  <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_13
//    <name> SETTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B8020) SETTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_SETTX ) </loc>
//      <o.13..13> SETTX_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_SETTX_SETTX_14  ------------------------------
// SVD Line: 8111

//  <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_14
//    <name> SETTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B8020) SETTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_SETTX ) </loc>
//      <o.14..14> SETTX_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_SETTX_SETTX_15  ------------------------------
// SVD Line: 8117

//  <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_15
//    <name> SETTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B8020) SETTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_SETTX ) </loc>
//      <o.15..15> SETTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTC_SETTX  --------------------------------
// SVD Line: 8018

//  <rtree> SFDITEM_REG__MDR_PORTC_SETTX
//    <name> SETTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B8020) Set Pin in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTC_SETTX >> 0) & 0xFFFFFFFF), ((MDR_PORTC_SETTX = (MDR_PORTC_SETTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_SETTX_SETTX_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTC_CLRTX  -----------------------------
// SVD Line: 8125

unsigned int MDR_PORTC_CLRTX __AT (0x400B8024);



// ---------------------------  Field Item: MDR_PORTC_CLRTX_CLRTX_0  ------------------------------
// SVD Line: 8134

//  <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_0
//    <name> CLRTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B8024) CLRTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_CLRTX ) </loc>
//      <o.0..0> CLRTX_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_CLRTX_CLRTX_1  ------------------------------
// SVD Line: 8140

//  <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_1
//    <name> CLRTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B8024) CLRTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_CLRTX ) </loc>
//      <o.1..1> CLRTX_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_CLRTX_CLRTX_2  ------------------------------
// SVD Line: 8146

//  <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_2
//    <name> CLRTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B8024) CLRTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_CLRTX ) </loc>
//      <o.2..2> CLRTX_2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_CLRTX_CLRTX_3  ------------------------------
// SVD Line: 8152

//  <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_3
//    <name> CLRTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B8024) CLRTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_CLRTX ) </loc>
//      <o.3..3> CLRTX_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_CLRTX_CLRTX_4  ------------------------------
// SVD Line: 8158

//  <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_4
//    <name> CLRTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B8024) CLRTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_CLRTX ) </loc>
//      <o.4..4> CLRTX_4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_CLRTX_CLRTX_5  ------------------------------
// SVD Line: 8164

//  <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_5
//    <name> CLRTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B8024) CLRTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_CLRTX ) </loc>
//      <o.5..5> CLRTX_5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_CLRTX_CLRTX_6  ------------------------------
// SVD Line: 8170

//  <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_6
//    <name> CLRTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B8024) CLRTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_CLRTX ) </loc>
//      <o.6..6> CLRTX_6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_CLRTX_CLRTX_7  ------------------------------
// SVD Line: 8176

//  <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_7
//    <name> CLRTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B8024) CLRTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_CLRTX ) </loc>
//      <o.7..7> CLRTX_7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_CLRTX_CLRTX_8  ------------------------------
// SVD Line: 8182

//  <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_8
//    <name> CLRTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B8024) CLRTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_CLRTX ) </loc>
//      <o.8..8> CLRTX_8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_CLRTX_CLRTX_9  ------------------------------
// SVD Line: 8188

//  <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_9
//    <name> CLRTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B8024) CLRTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_CLRTX ) </loc>
//      <o.9..9> CLRTX_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_CLRTX_CLRTX_10  ------------------------------
// SVD Line: 8194

//  <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_10
//    <name> CLRTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B8024) CLRTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_CLRTX ) </loc>
//      <o.10..10> CLRTX_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_CLRTX_CLRTX_11  ------------------------------
// SVD Line: 8200

//  <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_11
//    <name> CLRTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B8024) CLRTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_CLRTX ) </loc>
//      <o.11..11> CLRTX_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_CLRTX_CLRTX_12  ------------------------------
// SVD Line: 8206

//  <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_12
//    <name> CLRTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B8024) CLRTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_CLRTX ) </loc>
//      <o.12..12> CLRTX_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_CLRTX_CLRTX_13  ------------------------------
// SVD Line: 8212

//  <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_13
//    <name> CLRTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B8024) CLRTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_CLRTX ) </loc>
//      <o.13..13> CLRTX_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_CLRTX_CLRTX_14  ------------------------------
// SVD Line: 8218

//  <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_14
//    <name> CLRTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B8024) CLRTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_CLRTX ) </loc>
//      <o.14..14> CLRTX_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTC_CLRTX_CLRTX_15  ------------------------------
// SVD Line: 8224

//  <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_15
//    <name> CLRTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B8024) CLRTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_CLRTX ) </loc>
//      <o.15..15> CLRTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTC_CLRTX  --------------------------------
// SVD Line: 8125

//  <rtree> SFDITEM_REG__MDR_PORTC_CLRTX
//    <name> CLRTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400B8024) Clear Pin in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTC_CLRTX >> 0) & 0xFFFFFFFF), ((MDR_PORTC_CLRTX = (MDR_PORTC_CLRTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_CLRTX_CLRTX_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTC_RDTX  -----------------------------
// SVD Line: 8232

unsigned int MDR_PORTC_RDTX __AT (0x400B8028);



// ----------------------------  Field Item: MDR_PORTC_RDTX_RDTX_0  -------------------------------
// SVD Line: 8241

//  <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_0
//    <name> RDTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400B8028) RDTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RDTX ) </loc>
//      <o.0..0> RDTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RDTX_RDTX_1  -------------------------------
// SVD Line: 8247

//  <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_1
//    <name> RDTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400B8028) RDTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RDTX ) </loc>
//      <o.1..1> RDTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RDTX_RDTX_2  -------------------------------
// SVD Line: 8253

//  <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_2
//    <name> RDTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400B8028) RDTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RDTX ) </loc>
//      <o.2..2> RDTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RDTX_RDTX_3  -------------------------------
// SVD Line: 8259

//  <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_3
//    <name> RDTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400B8028) RDTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RDTX ) </loc>
//      <o.3..3> RDTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RDTX_RDTX_4  -------------------------------
// SVD Line: 8265

//  <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_4
//    <name> RDTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400B8028) RDTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RDTX ) </loc>
//      <o.4..4> RDTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RDTX_RDTX_5  -------------------------------
// SVD Line: 8271

//  <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_5
//    <name> RDTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400B8028) RDTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RDTX ) </loc>
//      <o.5..5> RDTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RDTX_RDTX_6  -------------------------------
// SVD Line: 8277

//  <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_6
//    <name> RDTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400B8028) RDTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RDTX ) </loc>
//      <o.6..6> RDTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RDTX_RDTX_7  -------------------------------
// SVD Line: 8283

//  <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_7
//    <name> RDTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400B8028) RDTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RDTX ) </loc>
//      <o.7..7> RDTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RDTX_RDTX_8  -------------------------------
// SVD Line: 8289

//  <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_8
//    <name> RDTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400B8028) RDTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RDTX ) </loc>
//      <o.8..8> RDTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTC_RDTX_RDTX_9  -------------------------------
// SVD Line: 8295

//  <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_9
//    <name> RDTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400B8028) RDTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RDTX ) </loc>
//      <o.9..9> RDTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_RDTX_RDTX_10  -------------------------------
// SVD Line: 8301

//  <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_10
//    <name> RDTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400B8028) RDTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RDTX ) </loc>
//      <o.10..10> RDTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_RDTX_RDTX_11  -------------------------------
// SVD Line: 8307

//  <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_11
//    <name> RDTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400B8028) RDTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RDTX ) </loc>
//      <o.11..11> RDTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_RDTX_RDTX_12  -------------------------------
// SVD Line: 8313

//  <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_12
//    <name> RDTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400B8028) RDTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RDTX ) </loc>
//      <o.12..12> RDTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_RDTX_RDTX_13  -------------------------------
// SVD Line: 8319

//  <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_13
//    <name> RDTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400B8028) RDTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RDTX ) </loc>
//      <o.13..13> RDTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_RDTX_RDTX_14  -------------------------------
// SVD Line: 8325

//  <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_14
//    <name> RDTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400B8028) RDTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RDTX ) </loc>
//      <o.14..14> RDTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTC_RDTX_RDTX_15  -------------------------------
// SVD Line: 8331

//  <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_15
//    <name> RDTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400B8028) RDTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTC_RDTX ) </loc>
//      <o.15..15> RDTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTC_RDTX  ---------------------------------
// SVD Line: 8232

//  <rtree> SFDITEM_REG__MDR_PORTC_RDTX
//    <name> RDTX </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x400B8028) Read Pin out in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTC_RDTX >> 0) & 0xFFFFFFFF), ((MDR_PORTC_RDTX = (MDR_PORTC_RDTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTC_RDTX_RDTX_15 </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_PORTC  -----------------------------------
// SVD Line: 8348

//  <view> MDR_PORTC
//    <name> MDR_PORTC </name>
//    <item> SFDITEM_REG__MDR_PORTC_RXTX </item>
//    <item> SFDITEM_REG__MDR_PORTC_OE </item>
//    <item> SFDITEM_REG__MDR_PORTC_FUNC </item>
//    <item> SFDITEM_REG__MDR_PORTC_ANALOG </item>
//    <item> SFDITEM_REG__MDR_PORTC_PULL </item>
//    <item> SFDITEM_REG__MDR_PORTC_PD </item>
//    <item> SFDITEM_REG__MDR_PORTC_PWR </item>
//    <item> SFDITEM_REG__MDR_PORTC_GFEN </item>
//    <item> SFDITEM_REG__MDR_PORTC_SETTX </item>
//    <item> SFDITEM_REG__MDR_PORTC_CLRTX </item>
//    <item> SFDITEM_REG__MDR_PORTC_RDTX </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_PORTD_RXTX  -----------------------------
// SVD Line: 6970

unsigned int MDR_PORTD_RXTX __AT (0x400C0000);



// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_0  -------------------------------
// SVD Line: 6979

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_0
//    <name> RXTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C0000) RXTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.0..0> RXTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_1  -------------------------------
// SVD Line: 6985

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_1
//    <name> RXTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C0000) RXTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.1..1> RXTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_2  -------------------------------
// SVD Line: 6991

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_2
//    <name> RXTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C0000) RXTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.2..2> RXTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_3  -------------------------------
// SVD Line: 6997

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_3
//    <name> RXTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C0000) RXTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.3..3> RXTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_4  -------------------------------
// SVD Line: 7003

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_4
//    <name> RXTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C0000) RXTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.4..4> RXTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_5  -------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_5
//    <name> RXTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C0000) RXTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.5..5> RXTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_6  -------------------------------
// SVD Line: 7015

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_6
//    <name> RXTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C0000) RXTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.6..6> RXTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_7  -------------------------------
// SVD Line: 7021

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_7
//    <name> RXTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C0000) RXTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.7..7> RXTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_8  -------------------------------
// SVD Line: 7027

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_8
//    <name> RXTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C0000) RXTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.8..8> RXTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RXTX_RXTX_9  -------------------------------
// SVD Line: 7033

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_9
//    <name> RXTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C0000) RXTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.9..9> RXTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_RXTX_RXTX_10  -------------------------------
// SVD Line: 7039

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_10
//    <name> RXTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C0000) RXTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.10..10> RXTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_RXTX_RXTX_11  -------------------------------
// SVD Line: 7045

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_11
//    <name> RXTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C0000) RXTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.11..11> RXTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_RXTX_RXTX_12  -------------------------------
// SVD Line: 7051

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_12
//    <name> RXTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C0000) RXTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.12..12> RXTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_RXTX_RXTX_13  -------------------------------
// SVD Line: 7057

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_13
//    <name> RXTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C0000) RXTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.13..13> RXTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_RXTX_RXTX_14  -------------------------------
// SVD Line: 7063

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_14
//    <name> RXTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C0000) RXTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.14..14> RXTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_RXTX_RXTX_15  -------------------------------
// SVD Line: 7069

//  <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_15
//    <name> RXTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C0000) RXTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RXTX ) </loc>
//      <o.15..15> RXTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTD_RXTX  ---------------------------------
// SVD Line: 6970

//  <rtree> SFDITEM_REG__MDR_PORTD_RXTX
//    <name> RXTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C0000) PORT Data Register </i>
//    <loc> ( (unsigned int)((MDR_PORTD_RXTX >> 0) & 0xFFFFFFFF), ((MDR_PORTD_RXTX = (MDR_PORTD_RXTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RXTX_RXTX_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTD_OE  ------------------------------
// SVD Line: 7077

unsigned int MDR_PORTD_OE __AT (0x400C0004);



// ------------------------------  Field Item: MDR_PORTD_OE_OE_0  ---------------------------------
// SVD Line: 7086

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_0
//    <name> OE_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C0004) OE_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.0..0> OE_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_OE_OE_1  ---------------------------------
// SVD Line: 7092

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_1
//    <name> OE_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C0004) OE_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.1..1> OE_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_OE_OE_2  ---------------------------------
// SVD Line: 7098

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_2
//    <name> OE_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C0004) OE_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.2..2> OE_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_OE_OE_3  ---------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_3
//    <name> OE_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C0004) OE_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.3..3> OE_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_OE_OE_4  ---------------------------------
// SVD Line: 7110

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_4
//    <name> OE_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C0004) OE_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.4..4> OE_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_OE_OE_5  ---------------------------------
// SVD Line: 7116

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_5
//    <name> OE_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C0004) OE_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.5..5> OE_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_OE_OE_6  ---------------------------------
// SVD Line: 7122

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_6
//    <name> OE_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C0004) OE_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.6..6> OE_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_OE_OE_7  ---------------------------------
// SVD Line: 7128

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_7
//    <name> OE_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C0004) OE_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.7..7> OE_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_OE_OE_8  ---------------------------------
// SVD Line: 7134

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_8
//    <name> OE_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C0004) OE_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.8..8> OE_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_OE_OE_9  ---------------------------------
// SVD Line: 7140

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_9
//    <name> OE_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C0004) OE_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.9..9> OE_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_OE_OE_10  ---------------------------------
// SVD Line: 7146

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_10
//    <name> OE_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C0004) OE_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.10..10> OE_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_OE_OE_11  ---------------------------------
// SVD Line: 7152

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_11
//    <name> OE_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C0004) OE_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.11..11> OE_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_OE_OE_12  ---------------------------------
// SVD Line: 7158

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_12
//    <name> OE_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C0004) OE_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.12..12> OE_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_OE_OE_13  ---------------------------------
// SVD Line: 7164

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_13
//    <name> OE_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C0004) OE_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.13..13> OE_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_OE_OE_14  ---------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_14
//    <name> OE_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C0004) OE_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.14..14> OE_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_OE_OE_15  ---------------------------------
// SVD Line: 7176

//  <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_15
//    <name> OE_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C0004) OE_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_OE ) </loc>
//      <o.15..15> OE_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTD_OE  ----------------------------------
// SVD Line: 7077

//  <rtree> SFDITEM_REG__MDR_PORTD_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C0004) PORT Output Enable Register </i>
//    <loc> ( (unsigned int)((MDR_PORTD_OE >> 0) & 0xFFFFFFFF), ((MDR_PORTD_OE = (MDR_PORTD_OE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_OE_OE_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTD_FUNC  -----------------------------
// SVD Line: 7184

unsigned int MDR_PORTD_FUNC __AT (0x400C0008);



// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_0  -------------------------------
// SVD Line: 7193

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_0
//    <name> MODE_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400C0008) MODE_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 0) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_1  -------------------------------
// SVD Line: 7199

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_1
//    <name> MODE_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400C0008) MODE_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 2) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_2  -------------------------------
// SVD Line: 7205

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_2
//    <name> MODE_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400C0008) MODE_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 4) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_3  -------------------------------
// SVD Line: 7211

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_3
//    <name> MODE_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400C0008) MODE_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 6) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_4  -------------------------------
// SVD Line: 7217

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_4
//    <name> MODE_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400C0008) MODE_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 8) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_5  -------------------------------
// SVD Line: 7223

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_5
//    <name> MODE_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400C0008) MODE_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 10) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_6  -------------------------------
// SVD Line: 7229

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_6
//    <name> MODE_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400C0008) MODE_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 12) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_7  -------------------------------
// SVD Line: 7235

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_7
//    <name> MODE_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400C0008) MODE_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 14) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_8  -------------------------------
// SVD Line: 7241

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_8
//    <name> MODE_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400C0008) MODE_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 16) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_FUNC_MODE_9  -------------------------------
// SVD Line: 7247

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_9
//    <name> MODE_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400C0008) MODE_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 18) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_FUNC_MODE_10  -------------------------------
// SVD Line: 7253

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_10
//    <name> MODE_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400C0008) MODE_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 20) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_FUNC_MODE_11  -------------------------------
// SVD Line: 7259

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_11
//    <name> MODE_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400C0008) MODE_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 22) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_FUNC_MODE_12  -------------------------------
// SVD Line: 7265

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_12
//    <name> MODE_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400C0008) MODE_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 24) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_FUNC_MODE_13  -------------------------------
// SVD Line: 7271

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_13
//    <name> MODE_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400C0008) MODE_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 26) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_FUNC_MODE_14  -------------------------------
// SVD Line: 7277

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_14
//    <name> MODE_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400C0008) MODE_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 28) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_FUNC_MODE_15  -------------------------------
// SVD Line: 7283

//  <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_15
//    <name> MODE_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400C0008) MODE_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_FUNC >> 30) & 0x3), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTD_FUNC  ---------------------------------
// SVD Line: 7184

//  <rtree> SFDITEM_REG__MDR_PORTD_FUNC
//    <name> FUNC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C0008) PORT Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTD_FUNC >> 0) & 0xFFFFFFFF), ((MDR_PORTD_FUNC = (MDR_PORTD_FUNC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_FUNC_MODE_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTD_ANALOG  ----------------------------
// SVD Line: 7291

unsigned int MDR_PORTD_ANALOG __AT (0x400C000C);



// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_0  ----------------------------
// SVD Line: 7300

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_0
//    <name> ANALOG_EN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C000C) ANALOG_EN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.0..0> ANALOG_EN_0
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_1  ----------------------------
// SVD Line: 7306

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_1
//    <name> ANALOG_EN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C000C) ANALOG_EN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.1..1> ANALOG_EN_1
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_2  ----------------------------
// SVD Line: 7312

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_2
//    <name> ANALOG_EN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C000C) ANALOG_EN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.2..2> ANALOG_EN_2
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_3  ----------------------------
// SVD Line: 7318

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_3
//    <name> ANALOG_EN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C000C) ANALOG_EN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.3..3> ANALOG_EN_3
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_4  ----------------------------
// SVD Line: 7324

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_4
//    <name> ANALOG_EN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C000C) ANALOG_EN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.4..4> ANALOG_EN_4
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_5  ----------------------------
// SVD Line: 7330

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_5
//    <name> ANALOG_EN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C000C) ANALOG_EN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.5..5> ANALOG_EN_5
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_6  ----------------------------
// SVD Line: 7336

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_6
//    <name> ANALOG_EN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C000C) ANALOG_EN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.6..6> ANALOG_EN_6
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_7  ----------------------------
// SVD Line: 7342

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_7
//    <name> ANALOG_EN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C000C) ANALOG_EN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.7..7> ANALOG_EN_7
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_8  ----------------------------
// SVD Line: 7348

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_8
//    <name> ANALOG_EN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C000C) ANALOG_EN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.8..8> ANALOG_EN_8
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_9  ----------------------------
// SVD Line: 7354

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_9
//    <name> ANALOG_EN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C000C) ANALOG_EN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.9..9> ANALOG_EN_9
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_10  ---------------------------
// SVD Line: 7360

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_10
//    <name> ANALOG_EN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C000C) ANALOG_EN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.10..10> ANALOG_EN_10
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_11  ---------------------------
// SVD Line: 7366

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_11
//    <name> ANALOG_EN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C000C) ANALOG_EN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.11..11> ANALOG_EN_11
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_12  ---------------------------
// SVD Line: 7372

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_12
//    <name> ANALOG_EN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C000C) ANALOG_EN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.12..12> ANALOG_EN_12
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_13  ---------------------------
// SVD Line: 7378

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_13
//    <name> ANALOG_EN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C000C) ANALOG_EN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.13..13> ANALOG_EN_13
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_14  ---------------------------
// SVD Line: 7384

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_14
//    <name> ANALOG_EN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C000C) ANALOG_EN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.14..14> ANALOG_EN_14
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTD_ANALOG_ANALOG_EN_15  ---------------------------
// SVD Line: 7390

//  <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_15
//    <name> ANALOG_EN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C000C) ANALOG_EN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_ANALOG ) </loc>
//      <o.15..15> ANALOG_EN_15
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_PORTD_ANALOG  --------------------------------
// SVD Line: 7291

//  <rtree> SFDITEM_REG__MDR_PORTD_ANALOG
//    <name> ANALOG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C000C) PORT Analog Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTD_ANALOG >> 0) & 0xFFFFFFFF), ((MDR_PORTD_ANALOG = (MDR_PORTD_ANALOG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_ANALOG_ANALOG_EN_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTD_PULL  -----------------------------
// SVD Line: 7398

unsigned int MDR_PORTD_PULL __AT (0x400C0010);



// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_0  -----------------------------
// SVD Line: 7407

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_0
//    <name> PULL_DOWN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C0010) PULL_DOWN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.0..0> PULL_DOWN_0
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_1  -----------------------------
// SVD Line: 7413

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_1
//    <name> PULL_DOWN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C0010) PULL_DOWN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.1..1> PULL_DOWN_1
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_2  -----------------------------
// SVD Line: 7419

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_2
//    <name> PULL_DOWN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C0010) PULL_DOWN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.2..2> PULL_DOWN_2
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_3  -----------------------------
// SVD Line: 7425

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_3
//    <name> PULL_DOWN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C0010) PULL_DOWN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.3..3> PULL_DOWN_3
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_4  -----------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_4
//    <name> PULL_DOWN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C0010) PULL_DOWN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.4..4> PULL_DOWN_4
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_5  -----------------------------
// SVD Line: 7437

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_5
//    <name> PULL_DOWN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C0010) PULL_DOWN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.5..5> PULL_DOWN_5
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_6  -----------------------------
// SVD Line: 7443

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_6
//    <name> PULL_DOWN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C0010) PULL_DOWN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.6..6> PULL_DOWN_6
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_7  -----------------------------
// SVD Line: 7449

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_7
//    <name> PULL_DOWN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C0010) PULL_DOWN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.7..7> PULL_DOWN_7
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_8  -----------------------------
// SVD Line: 7455

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_8
//    <name> PULL_DOWN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C0010) PULL_DOWN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.8..8> PULL_DOWN_8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_9  -----------------------------
// SVD Line: 7461

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_9
//    <name> PULL_DOWN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C0010) PULL_DOWN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.9..9> PULL_DOWN_9
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_10  ----------------------------
// SVD Line: 7467

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_10
//    <name> PULL_DOWN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C0010) PULL_DOWN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.10..10> PULL_DOWN_10
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_11  ----------------------------
// SVD Line: 7473

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_11
//    <name> PULL_DOWN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C0010) PULL_DOWN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.11..11> PULL_DOWN_11
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_12  ----------------------------
// SVD Line: 7479

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_12
//    <name> PULL_DOWN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C0010) PULL_DOWN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.12..12> PULL_DOWN_12
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_13  ----------------------------
// SVD Line: 7485

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_13
//    <name> PULL_DOWN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C0010) PULL_DOWN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.13..13> PULL_DOWN_13
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_14  ----------------------------
// SVD Line: 7491

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_14
//    <name> PULL_DOWN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C0010) PULL_DOWN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.14..14> PULL_DOWN_14
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTD_PULL_PULL_DOWN_15  ----------------------------
// SVD Line: 7497

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_15
//    <name> PULL_DOWN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C0010) PULL_DOWN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.15..15> PULL_DOWN_15
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_0  ------------------------------
// SVD Line: 7503

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_0
//    <name> PULL_UP_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400C0010) PULL_UP_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.16..16> PULL_UP_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_1  ------------------------------
// SVD Line: 7509

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_1
//    <name> PULL_UP_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400C0010) PULL_UP_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.17..17> PULL_UP_1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_2  ------------------------------
// SVD Line: 7515

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_2
//    <name> PULL_UP_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400C0010) PULL_UP_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.18..18> PULL_UP_2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_3  ------------------------------
// SVD Line: 7521

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_3
//    <name> PULL_UP_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400C0010) PULL_UP_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.19..19> PULL_UP_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_4  ------------------------------
// SVD Line: 7527

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_4
//    <name> PULL_UP_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400C0010) PULL_UP_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.20..20> PULL_UP_4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_5  ------------------------------
// SVD Line: 7533

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_5
//    <name> PULL_UP_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400C0010) PULL_UP_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.21..21> PULL_UP_5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_6  ------------------------------
// SVD Line: 7539

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_6
//    <name> PULL_UP_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400C0010) PULL_UP_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.22..22> PULL_UP_6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_7  ------------------------------
// SVD Line: 7545

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_7
//    <name> PULL_UP_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400C0010) PULL_UP_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.23..23> PULL_UP_7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_8  ------------------------------
// SVD Line: 7551

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_8
//    <name> PULL_UP_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400C0010) PULL_UP_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.24..24> PULL_UP_8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_9  ------------------------------
// SVD Line: 7557

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_9
//    <name> PULL_UP_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400C0010) PULL_UP_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.25..25> PULL_UP_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_10  -----------------------------
// SVD Line: 7563

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_10
//    <name> PULL_UP_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400C0010) PULL_UP_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.26..26> PULL_UP_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_11  -----------------------------
// SVD Line: 7569

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_11
//    <name> PULL_UP_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400C0010) PULL_UP_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.27..27> PULL_UP_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_12  -----------------------------
// SVD Line: 7575

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_12
//    <name> PULL_UP_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400C0010) PULL_UP_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.28..28> PULL_UP_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_13  -----------------------------
// SVD Line: 7581

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_13
//    <name> PULL_UP_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400C0010) PULL_UP_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.29..29> PULL_UP_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_14  -----------------------------
// SVD Line: 7587

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_14
//    <name> PULL_UP_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400C0010) PULL_UP_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.30..30> PULL_UP_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_PULL_PULL_UP_15  -----------------------------
// SVD Line: 7593

//  <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_15
//    <name> PULL_UP_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400C0010) PULL_UP_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PULL ) </loc>
//      <o.31..31> PULL_UP_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTD_PULL  ---------------------------------
// SVD Line: 7398

//  <rtree> SFDITEM_REG__MDR_PORTD_PULL
//    <name> PULL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C0010) PORT Pull Up/Down Register </i>
//    <loc> ( (unsigned int)((MDR_PORTD_PULL >> 0) & 0xFFFFFFFF), ((MDR_PORTD_PULL = (MDR_PORTD_PULL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_DOWN_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PULL_PULL_UP_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTD_PD  ------------------------------
// SVD Line: 7601

unsigned int MDR_PORTD_PD __AT (0x400C0014);



// ------------------------------  Field Item: MDR_PORTD_PD_PD_0  ---------------------------------
// SVD Line: 7610

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_0
//    <name> PD_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C0014) PD_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.0..0> PD_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_PD_PD_1  ---------------------------------
// SVD Line: 7616

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_1
//    <name> PD_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C0014) PD_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.1..1> PD_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_PD_PD_2  ---------------------------------
// SVD Line: 7622

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_2
//    <name> PD_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C0014) PD_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.2..2> PD_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_PD_PD_3  ---------------------------------
// SVD Line: 7628

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_3
//    <name> PD_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C0014) PD_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.3..3> PD_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_PD_PD_4  ---------------------------------
// SVD Line: 7634

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_4
//    <name> PD_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C0014) PD_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.4..4> PD_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_PD_PD_5  ---------------------------------
// SVD Line: 7640

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_5
//    <name> PD_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C0014) PD_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.5..5> PD_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_PD_PD_6  ---------------------------------
// SVD Line: 7646

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_6
//    <name> PD_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C0014) PD_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.6..6> PD_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_PD_PD_7  ---------------------------------
// SVD Line: 7652

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_7
//    <name> PD_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C0014) PD_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.7..7> PD_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_PD_PD_8  ---------------------------------
// SVD Line: 7658

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_8
//    <name> PD_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C0014) PD_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.8..8> PD_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTD_PD_PD_9  ---------------------------------
// SVD Line: 7664

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_9
//    <name> PD_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C0014) PD_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.9..9> PD_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_PD_10  ---------------------------------
// SVD Line: 7670

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_10
//    <name> PD_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C0014) PD_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.10..10> PD_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_PD_11  ---------------------------------
// SVD Line: 7676

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_11
//    <name> PD_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C0014) PD_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.11..11> PD_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_PD_12  ---------------------------------
// SVD Line: 7682

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_12
//    <name> PD_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C0014) PD_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.12..12> PD_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_PD_13  ---------------------------------
// SVD Line: 7688

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_13
//    <name> PD_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C0014) PD_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.13..13> PD_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_PD_14  ---------------------------------
// SVD Line: 7694

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_14
//    <name> PD_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C0014) PD_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.14..14> PD_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_PD_15  ---------------------------------
// SVD Line: 7700

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_15
//    <name> PD_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C0014) PD_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.15..15> PD_15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_0  ---------------------------------
// SVD Line: 7706

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_0
//    <name> SHM_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400C0014) SHM_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.16..16> SHM_0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_1  ---------------------------------
// SVD Line: 7712

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_1
//    <name> SHM_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400C0014) SHM_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.17..17> SHM_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_2  ---------------------------------
// SVD Line: 7718

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_2
//    <name> SHM_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400C0014) SHM_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.18..18> SHM_2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_3  ---------------------------------
// SVD Line: 7724

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_3
//    <name> SHM_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400C0014) SHM_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.19..19> SHM_3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_4  ---------------------------------
// SVD Line: 7730

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_4
//    <name> SHM_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400C0014) SHM_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.20..20> SHM_4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_5  ---------------------------------
// SVD Line: 7736

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_5
//    <name> SHM_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400C0014) SHM_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.21..21> SHM_5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_6  ---------------------------------
// SVD Line: 7742

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_6
//    <name> SHM_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400C0014) SHM_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.22..22> SHM_6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_7  ---------------------------------
// SVD Line: 7748

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_7
//    <name> SHM_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400C0014) SHM_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.23..23> SHM_7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_8  ---------------------------------
// SVD Line: 7754

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_8
//    <name> SHM_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400C0014) SHM_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.24..24> SHM_8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_9  ---------------------------------
// SVD Line: 7760

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_9
//    <name> SHM_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400C0014) SHM_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.25..25> SHM_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_10  --------------------------------
// SVD Line: 7766

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_10
//    <name> SHM_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400C0014) SHM_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.26..26> SHM_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_11  --------------------------------
// SVD Line: 7772

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_11
//    <name> SHM_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400C0014) SHM_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.27..27> SHM_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_12  --------------------------------
// SVD Line: 7778

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_12
//    <name> SHM_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400C0014) SHM_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.28..28> SHM_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_13  --------------------------------
// SVD Line: 7784

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_13
//    <name> SHM_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400C0014) SHM_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.29..29> SHM_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_14  --------------------------------
// SVD Line: 7790

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_14
//    <name> SHM_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400C0014) SHM_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.30..30> SHM_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PD_SHM_15  --------------------------------
// SVD Line: 7796

//  <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_15
//    <name> SHM_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400C0014) SHM_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_PD ) </loc>
//      <o.31..31> SHM_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTD_PD  ----------------------------------
// SVD Line: 7601

//  <rtree> SFDITEM_REG__MDR_PORTD_PD
//    <name> PD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C0014) PORT Driver Mode Register </i>
//    <loc> ( (unsigned int)((MDR_PORTD_PD >> 0) & 0xFFFFFFFF), ((MDR_PORTD_PD = (MDR_PORTD_PD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_PD_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PD_SHM_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTD_PWR  ------------------------------
// SVD Line: 7804

unsigned int MDR_PORTD_PWR __AT (0x400C0018);



// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_0  --------------------------------
// SVD Line: 7813

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_0
//    <name> PWR_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400C0018) PWR_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 0) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_1  --------------------------------
// SVD Line: 7819

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_1
//    <name> PWR_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400C0018) PWR_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 2) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_2  --------------------------------
// SVD Line: 7825

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_2
//    <name> PWR_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400C0018) PWR_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 4) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_3  --------------------------------
// SVD Line: 7831

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_3
//    <name> PWR_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400C0018) PWR_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 6) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_4  --------------------------------
// SVD Line: 7837

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_4
//    <name> PWR_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400C0018) PWR_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 8) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_5  --------------------------------
// SVD Line: 7843

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_5
//    <name> PWR_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400C0018) PWR_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 10) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_6  --------------------------------
// SVD Line: 7849

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_6
//    <name> PWR_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400C0018) PWR_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 12) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_7  --------------------------------
// SVD Line: 7855

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_7
//    <name> PWR_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400C0018) PWR_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 14) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_8  --------------------------------
// SVD Line: 7861

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_8
//    <name> PWR_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400C0018) PWR_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 16) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTD_PWR_PWR_9  --------------------------------
// SVD Line: 7867

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_9
//    <name> PWR_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400C0018) PWR_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 18) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_PWR_PWR_10  --------------------------------
// SVD Line: 7873

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_10
//    <name> PWR_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400C0018) PWR_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 20) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_PWR_PWR_11  --------------------------------
// SVD Line: 7879

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_11
//    <name> PWR_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400C0018) PWR_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 22) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_PWR_PWR_12  --------------------------------
// SVD Line: 7885

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_12
//    <name> PWR_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400C0018) PWR_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 24) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_PWR_PWR_13  --------------------------------
// SVD Line: 7891

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_13
//    <name> PWR_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400C0018) PWR_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 26) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_PWR_PWR_14  --------------------------------
// SVD Line: 7897

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_14
//    <name> PWR_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400C0018) PWR_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 28) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_PWR_PWR_15  --------------------------------
// SVD Line: 7903

//  <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_15
//    <name> PWR_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400C0018) PWR_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTD_PWR >> 30) & 0x3), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTD_PWR  ---------------------------------
// SVD Line: 7804

//  <rtree> SFDITEM_REG__MDR_PORTD_PWR
//    <name> PWR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C0018) PORT Power Register </i>
//    <loc> ( (unsigned int)((MDR_PORTD_PWR >> 0) & 0xFFFFFFFF), ((MDR_PORTD_PWR = (MDR_PORTD_PWR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_PWR_PWR_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTD_GFEN  -----------------------------
// SVD Line: 7911

unsigned int MDR_PORTD_GFEN __AT (0x400C001C);



// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_0  -------------------------------
// SVD Line: 7920

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_0
//    <name> GFEN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C001C) GFEN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.0..0> GFEN_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_1  -------------------------------
// SVD Line: 7926

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_1
//    <name> GFEN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C001C) GFEN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.1..1> GFEN_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_2  -------------------------------
// SVD Line: 7932

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_2
//    <name> GFEN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C001C) GFEN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.2..2> GFEN_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_3  -------------------------------
// SVD Line: 7938

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_3
//    <name> GFEN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C001C) GFEN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.3..3> GFEN_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_4  -------------------------------
// SVD Line: 7944

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_4
//    <name> GFEN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C001C) GFEN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.4..4> GFEN_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_5  -------------------------------
// SVD Line: 7950

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_5
//    <name> GFEN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C001C) GFEN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.5..5> GFEN_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_6  -------------------------------
// SVD Line: 7956

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_6
//    <name> GFEN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C001C) GFEN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.6..6> GFEN_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_7  -------------------------------
// SVD Line: 7962

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_7
//    <name> GFEN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C001C) GFEN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.7..7> GFEN_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_8  -------------------------------
// SVD Line: 7968

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_8
//    <name> GFEN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C001C) GFEN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.8..8> GFEN_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_GFEN_GFEN_9  -------------------------------
// SVD Line: 7974

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_9
//    <name> GFEN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C001C) GFEN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.9..9> GFEN_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_GFEN_GFEN_10  -------------------------------
// SVD Line: 7980

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_10
//    <name> GFEN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C001C) GFEN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.10..10> GFEN_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_GFEN_GFEN_11  -------------------------------
// SVD Line: 7986

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_11
//    <name> GFEN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C001C) GFEN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.11..11> GFEN_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_GFEN_GFEN_12  -------------------------------
// SVD Line: 7992

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_12
//    <name> GFEN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C001C) GFEN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.12..12> GFEN_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_GFEN_GFEN_13  -------------------------------
// SVD Line: 7998

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_13
//    <name> GFEN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C001C) GFEN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.13..13> GFEN_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_GFEN_GFEN_14  -------------------------------
// SVD Line: 8004

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_14
//    <name> GFEN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C001C) GFEN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.14..14> GFEN_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_GFEN_GFEN_15  -------------------------------
// SVD Line: 8010

//  <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_15
//    <name> GFEN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C001C) GFEN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_GFEN ) </loc>
//      <o.15..15> GFEN_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTD_GFEN  ---------------------------------
// SVD Line: 7911

//  <rtree> SFDITEM_REG__MDR_PORTD_GFEN
//    <name> GFEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C001C) PORT Filter Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_PORTD_GFEN >> 0) & 0xFFFFFFFF), ((MDR_PORTD_GFEN = (MDR_PORTD_GFEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_GFEN_GFEN_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTD_SETTX  -----------------------------
// SVD Line: 8018

unsigned int MDR_PORTD_SETTX __AT (0x400C0020);



// ---------------------------  Field Item: MDR_PORTD_SETTX_SETTX_0  ------------------------------
// SVD Line: 8027

//  <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_0
//    <name> SETTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C0020) SETTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_SETTX ) </loc>
//      <o.0..0> SETTX_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_SETTX_SETTX_1  ------------------------------
// SVD Line: 8033

//  <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_1
//    <name> SETTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C0020) SETTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_SETTX ) </loc>
//      <o.1..1> SETTX_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_SETTX_SETTX_2  ------------------------------
// SVD Line: 8039

//  <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_2
//    <name> SETTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C0020) SETTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_SETTX ) </loc>
//      <o.2..2> SETTX_2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_SETTX_SETTX_3  ------------------------------
// SVD Line: 8045

//  <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_3
//    <name> SETTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C0020) SETTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_SETTX ) </loc>
//      <o.3..3> SETTX_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_SETTX_SETTX_4  ------------------------------
// SVD Line: 8051

//  <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_4
//    <name> SETTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C0020) SETTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_SETTX ) </loc>
//      <o.4..4> SETTX_4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_SETTX_SETTX_5  ------------------------------
// SVD Line: 8057

//  <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_5
//    <name> SETTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C0020) SETTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_SETTX ) </loc>
//      <o.5..5> SETTX_5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_SETTX_SETTX_6  ------------------------------
// SVD Line: 8063

//  <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_6
//    <name> SETTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C0020) SETTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_SETTX ) </loc>
//      <o.6..6> SETTX_6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_SETTX_SETTX_7  ------------------------------
// SVD Line: 8069

//  <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_7
//    <name> SETTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C0020) SETTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_SETTX ) </loc>
//      <o.7..7> SETTX_7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_SETTX_SETTX_8  ------------------------------
// SVD Line: 8075

//  <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_8
//    <name> SETTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C0020) SETTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_SETTX ) </loc>
//      <o.8..8> SETTX_8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_SETTX_SETTX_9  ------------------------------
// SVD Line: 8081

//  <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_9
//    <name> SETTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C0020) SETTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_SETTX ) </loc>
//      <o.9..9> SETTX_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_SETTX_SETTX_10  ------------------------------
// SVD Line: 8087

//  <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_10
//    <name> SETTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C0020) SETTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_SETTX ) </loc>
//      <o.10..10> SETTX_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_SETTX_SETTX_11  ------------------------------
// SVD Line: 8093

//  <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_11
//    <name> SETTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C0020) SETTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_SETTX ) </loc>
//      <o.11..11> SETTX_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_SETTX_SETTX_12  ------------------------------
// SVD Line: 8099

//  <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_12
//    <name> SETTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C0020) SETTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_SETTX ) </loc>
//      <o.12..12> SETTX_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_SETTX_SETTX_13  ------------------------------
// SVD Line: 8105

//  <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_13
//    <name> SETTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C0020) SETTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_SETTX ) </loc>
//      <o.13..13> SETTX_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_SETTX_SETTX_14  ------------------------------
// SVD Line: 8111

//  <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_14
//    <name> SETTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C0020) SETTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_SETTX ) </loc>
//      <o.14..14> SETTX_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_SETTX_SETTX_15  ------------------------------
// SVD Line: 8117

//  <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_15
//    <name> SETTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C0020) SETTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_SETTX ) </loc>
//      <o.15..15> SETTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTD_SETTX  --------------------------------
// SVD Line: 8018

//  <rtree> SFDITEM_REG__MDR_PORTD_SETTX
//    <name> SETTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C0020) Set Pin in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTD_SETTX >> 0) & 0xFFFFFFFF), ((MDR_PORTD_SETTX = (MDR_PORTD_SETTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_SETTX_SETTX_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTD_CLRTX  -----------------------------
// SVD Line: 8125

unsigned int MDR_PORTD_CLRTX __AT (0x400C0024);



// ---------------------------  Field Item: MDR_PORTD_CLRTX_CLRTX_0  ------------------------------
// SVD Line: 8134

//  <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_0
//    <name> CLRTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C0024) CLRTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_CLRTX ) </loc>
//      <o.0..0> CLRTX_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_CLRTX_CLRTX_1  ------------------------------
// SVD Line: 8140

//  <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_1
//    <name> CLRTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C0024) CLRTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_CLRTX ) </loc>
//      <o.1..1> CLRTX_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_CLRTX_CLRTX_2  ------------------------------
// SVD Line: 8146

//  <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_2
//    <name> CLRTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C0024) CLRTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_CLRTX ) </loc>
//      <o.2..2> CLRTX_2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_CLRTX_CLRTX_3  ------------------------------
// SVD Line: 8152

//  <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_3
//    <name> CLRTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C0024) CLRTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_CLRTX ) </loc>
//      <o.3..3> CLRTX_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_CLRTX_CLRTX_4  ------------------------------
// SVD Line: 8158

//  <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_4
//    <name> CLRTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C0024) CLRTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_CLRTX ) </loc>
//      <o.4..4> CLRTX_4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_CLRTX_CLRTX_5  ------------------------------
// SVD Line: 8164

//  <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_5
//    <name> CLRTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C0024) CLRTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_CLRTX ) </loc>
//      <o.5..5> CLRTX_5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_CLRTX_CLRTX_6  ------------------------------
// SVD Line: 8170

//  <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_6
//    <name> CLRTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C0024) CLRTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_CLRTX ) </loc>
//      <o.6..6> CLRTX_6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_CLRTX_CLRTX_7  ------------------------------
// SVD Line: 8176

//  <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_7
//    <name> CLRTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C0024) CLRTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_CLRTX ) </loc>
//      <o.7..7> CLRTX_7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_CLRTX_CLRTX_8  ------------------------------
// SVD Line: 8182

//  <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_8
//    <name> CLRTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C0024) CLRTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_CLRTX ) </loc>
//      <o.8..8> CLRTX_8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_CLRTX_CLRTX_9  ------------------------------
// SVD Line: 8188

//  <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_9
//    <name> CLRTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C0024) CLRTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_CLRTX ) </loc>
//      <o.9..9> CLRTX_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_CLRTX_CLRTX_10  ------------------------------
// SVD Line: 8194

//  <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_10
//    <name> CLRTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C0024) CLRTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_CLRTX ) </loc>
//      <o.10..10> CLRTX_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_CLRTX_CLRTX_11  ------------------------------
// SVD Line: 8200

//  <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_11
//    <name> CLRTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C0024) CLRTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_CLRTX ) </loc>
//      <o.11..11> CLRTX_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_CLRTX_CLRTX_12  ------------------------------
// SVD Line: 8206

//  <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_12
//    <name> CLRTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C0024) CLRTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_CLRTX ) </loc>
//      <o.12..12> CLRTX_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_CLRTX_CLRTX_13  ------------------------------
// SVD Line: 8212

//  <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_13
//    <name> CLRTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C0024) CLRTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_CLRTX ) </loc>
//      <o.13..13> CLRTX_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_CLRTX_CLRTX_14  ------------------------------
// SVD Line: 8218

//  <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_14
//    <name> CLRTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C0024) CLRTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_CLRTX ) </loc>
//      <o.14..14> CLRTX_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTD_CLRTX_CLRTX_15  ------------------------------
// SVD Line: 8224

//  <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_15
//    <name> CLRTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C0024) CLRTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_CLRTX ) </loc>
//      <o.15..15> CLRTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTD_CLRTX  --------------------------------
// SVD Line: 8125

//  <rtree> SFDITEM_REG__MDR_PORTD_CLRTX
//    <name> CLRTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C0024) Clear Pin in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTD_CLRTX >> 0) & 0xFFFFFFFF), ((MDR_PORTD_CLRTX = (MDR_PORTD_CLRTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_CLRTX_CLRTX_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTD_RDTX  -----------------------------
// SVD Line: 8232

unsigned int MDR_PORTD_RDTX __AT (0x400C0028);



// ----------------------------  Field Item: MDR_PORTD_RDTX_RDTX_0  -------------------------------
// SVD Line: 8241

//  <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_0
//    <name> RDTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C0028) RDTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RDTX ) </loc>
//      <o.0..0> RDTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RDTX_RDTX_1  -------------------------------
// SVD Line: 8247

//  <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_1
//    <name> RDTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C0028) RDTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RDTX ) </loc>
//      <o.1..1> RDTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RDTX_RDTX_2  -------------------------------
// SVD Line: 8253

//  <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_2
//    <name> RDTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C0028) RDTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RDTX ) </loc>
//      <o.2..2> RDTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RDTX_RDTX_3  -------------------------------
// SVD Line: 8259

//  <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_3
//    <name> RDTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C0028) RDTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RDTX ) </loc>
//      <o.3..3> RDTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RDTX_RDTX_4  -------------------------------
// SVD Line: 8265

//  <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_4
//    <name> RDTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C0028) RDTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RDTX ) </loc>
//      <o.4..4> RDTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RDTX_RDTX_5  -------------------------------
// SVD Line: 8271

//  <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_5
//    <name> RDTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C0028) RDTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RDTX ) </loc>
//      <o.5..5> RDTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RDTX_RDTX_6  -------------------------------
// SVD Line: 8277

//  <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_6
//    <name> RDTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C0028) RDTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RDTX ) </loc>
//      <o.6..6> RDTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RDTX_RDTX_7  -------------------------------
// SVD Line: 8283

//  <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_7
//    <name> RDTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C0028) RDTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RDTX ) </loc>
//      <o.7..7> RDTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RDTX_RDTX_8  -------------------------------
// SVD Line: 8289

//  <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_8
//    <name> RDTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C0028) RDTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RDTX ) </loc>
//      <o.8..8> RDTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTD_RDTX_RDTX_9  -------------------------------
// SVD Line: 8295

//  <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_9
//    <name> RDTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C0028) RDTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RDTX ) </loc>
//      <o.9..9> RDTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_RDTX_RDTX_10  -------------------------------
// SVD Line: 8301

//  <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_10
//    <name> RDTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C0028) RDTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RDTX ) </loc>
//      <o.10..10> RDTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_RDTX_RDTX_11  -------------------------------
// SVD Line: 8307

//  <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_11
//    <name> RDTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C0028) RDTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RDTX ) </loc>
//      <o.11..11> RDTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_RDTX_RDTX_12  -------------------------------
// SVD Line: 8313

//  <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_12
//    <name> RDTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C0028) RDTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RDTX ) </loc>
//      <o.12..12> RDTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_RDTX_RDTX_13  -------------------------------
// SVD Line: 8319

//  <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_13
//    <name> RDTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C0028) RDTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RDTX ) </loc>
//      <o.13..13> RDTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_RDTX_RDTX_14  -------------------------------
// SVD Line: 8325

//  <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_14
//    <name> RDTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C0028) RDTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RDTX ) </loc>
//      <o.14..14> RDTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTD_RDTX_RDTX_15  -------------------------------
// SVD Line: 8331

//  <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_15
//    <name> RDTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C0028) RDTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTD_RDTX ) </loc>
//      <o.15..15> RDTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTD_RDTX  ---------------------------------
// SVD Line: 8232

//  <rtree> SFDITEM_REG__MDR_PORTD_RDTX
//    <name> RDTX </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x400C0028) Read Pin out in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTD_RDTX >> 0) & 0xFFFFFFFF), ((MDR_PORTD_RDTX = (MDR_PORTD_RDTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTD_RDTX_RDTX_15 </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_PORTD  -----------------------------------
// SVD Line: 8355

//  <view> MDR_PORTD
//    <name> MDR_PORTD </name>
//    <item> SFDITEM_REG__MDR_PORTD_RXTX </item>
//    <item> SFDITEM_REG__MDR_PORTD_OE </item>
//    <item> SFDITEM_REG__MDR_PORTD_FUNC </item>
//    <item> SFDITEM_REG__MDR_PORTD_ANALOG </item>
//    <item> SFDITEM_REG__MDR_PORTD_PULL </item>
//    <item> SFDITEM_REG__MDR_PORTD_PD </item>
//    <item> SFDITEM_REG__MDR_PORTD_PWR </item>
//    <item> SFDITEM_REG__MDR_PORTD_GFEN </item>
//    <item> SFDITEM_REG__MDR_PORTD_SETTX </item>
//    <item> SFDITEM_REG__MDR_PORTD_CLRTX </item>
//    <item> SFDITEM_REG__MDR_PORTD_RDTX </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_PORTE_RXTX  -----------------------------
// SVD Line: 6970

unsigned int MDR_PORTE_RXTX __AT (0x400C8000);



// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_0  -------------------------------
// SVD Line: 6979

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_0
//    <name> RXTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C8000) RXTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.0..0> RXTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_1  -------------------------------
// SVD Line: 6985

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_1
//    <name> RXTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C8000) RXTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.1..1> RXTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_2  -------------------------------
// SVD Line: 6991

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_2
//    <name> RXTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C8000) RXTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.2..2> RXTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_3  -------------------------------
// SVD Line: 6997

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_3
//    <name> RXTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C8000) RXTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.3..3> RXTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_4  -------------------------------
// SVD Line: 7003

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_4
//    <name> RXTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C8000) RXTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.4..4> RXTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_5  -------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_5
//    <name> RXTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C8000) RXTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.5..5> RXTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_6  -------------------------------
// SVD Line: 7015

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_6
//    <name> RXTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C8000) RXTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.6..6> RXTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_7  -------------------------------
// SVD Line: 7021

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_7
//    <name> RXTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C8000) RXTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.7..7> RXTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_8  -------------------------------
// SVD Line: 7027

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_8
//    <name> RXTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C8000) RXTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.8..8> RXTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RXTX_RXTX_9  -------------------------------
// SVD Line: 7033

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_9
//    <name> RXTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C8000) RXTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.9..9> RXTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_RXTX_RXTX_10  -------------------------------
// SVD Line: 7039

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_10
//    <name> RXTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C8000) RXTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.10..10> RXTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_RXTX_RXTX_11  -------------------------------
// SVD Line: 7045

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_11
//    <name> RXTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C8000) RXTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.11..11> RXTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_RXTX_RXTX_12  -------------------------------
// SVD Line: 7051

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_12
//    <name> RXTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C8000) RXTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.12..12> RXTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_RXTX_RXTX_13  -------------------------------
// SVD Line: 7057

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_13
//    <name> RXTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C8000) RXTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.13..13> RXTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_RXTX_RXTX_14  -------------------------------
// SVD Line: 7063

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_14
//    <name> RXTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C8000) RXTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.14..14> RXTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_RXTX_RXTX_15  -------------------------------
// SVD Line: 7069

//  <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_15
//    <name> RXTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C8000) RXTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RXTX ) </loc>
//      <o.15..15> RXTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTE_RXTX  ---------------------------------
// SVD Line: 6970

//  <rtree> SFDITEM_REG__MDR_PORTE_RXTX
//    <name> RXTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C8000) PORT Data Register </i>
//    <loc> ( (unsigned int)((MDR_PORTE_RXTX >> 0) & 0xFFFFFFFF), ((MDR_PORTE_RXTX = (MDR_PORTE_RXTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RXTX_RXTX_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTE_OE  ------------------------------
// SVD Line: 7077

unsigned int MDR_PORTE_OE __AT (0x400C8004);



// ------------------------------  Field Item: MDR_PORTE_OE_OE_0  ---------------------------------
// SVD Line: 7086

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_0
//    <name> OE_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C8004) OE_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.0..0> OE_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_OE_OE_1  ---------------------------------
// SVD Line: 7092

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_1
//    <name> OE_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C8004) OE_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.1..1> OE_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_OE_OE_2  ---------------------------------
// SVD Line: 7098

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_2
//    <name> OE_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C8004) OE_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.2..2> OE_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_OE_OE_3  ---------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_3
//    <name> OE_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C8004) OE_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.3..3> OE_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_OE_OE_4  ---------------------------------
// SVD Line: 7110

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_4
//    <name> OE_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C8004) OE_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.4..4> OE_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_OE_OE_5  ---------------------------------
// SVD Line: 7116

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_5
//    <name> OE_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C8004) OE_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.5..5> OE_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_OE_OE_6  ---------------------------------
// SVD Line: 7122

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_6
//    <name> OE_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C8004) OE_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.6..6> OE_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_OE_OE_7  ---------------------------------
// SVD Line: 7128

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_7
//    <name> OE_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C8004) OE_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.7..7> OE_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_OE_OE_8  ---------------------------------
// SVD Line: 7134

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_8
//    <name> OE_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C8004) OE_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.8..8> OE_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_OE_OE_9  ---------------------------------
// SVD Line: 7140

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_9
//    <name> OE_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C8004) OE_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.9..9> OE_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_OE_OE_10  ---------------------------------
// SVD Line: 7146

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_10
//    <name> OE_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C8004) OE_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.10..10> OE_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_OE_OE_11  ---------------------------------
// SVD Line: 7152

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_11
//    <name> OE_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C8004) OE_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.11..11> OE_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_OE_OE_12  ---------------------------------
// SVD Line: 7158

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_12
//    <name> OE_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C8004) OE_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.12..12> OE_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_OE_OE_13  ---------------------------------
// SVD Line: 7164

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_13
//    <name> OE_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C8004) OE_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.13..13> OE_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_OE_OE_14  ---------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_14
//    <name> OE_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C8004) OE_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.14..14> OE_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_OE_OE_15  ---------------------------------
// SVD Line: 7176

//  <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_15
//    <name> OE_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C8004) OE_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_OE ) </loc>
//      <o.15..15> OE_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTE_OE  ----------------------------------
// SVD Line: 7077

//  <rtree> SFDITEM_REG__MDR_PORTE_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C8004) PORT Output Enable Register </i>
//    <loc> ( (unsigned int)((MDR_PORTE_OE >> 0) & 0xFFFFFFFF), ((MDR_PORTE_OE = (MDR_PORTE_OE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_OE_OE_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTE_FUNC  -----------------------------
// SVD Line: 7184

unsigned int MDR_PORTE_FUNC __AT (0x400C8008);



// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_0  -------------------------------
// SVD Line: 7193

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_0
//    <name> MODE_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400C8008) MODE_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 0) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_1  -------------------------------
// SVD Line: 7199

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_1
//    <name> MODE_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400C8008) MODE_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 2) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_2  -------------------------------
// SVD Line: 7205

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_2
//    <name> MODE_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400C8008) MODE_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 4) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_3  -------------------------------
// SVD Line: 7211

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_3
//    <name> MODE_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400C8008) MODE_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 6) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_4  -------------------------------
// SVD Line: 7217

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_4
//    <name> MODE_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400C8008) MODE_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 8) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_5  -------------------------------
// SVD Line: 7223

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_5
//    <name> MODE_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400C8008) MODE_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 10) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_6  -------------------------------
// SVD Line: 7229

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_6
//    <name> MODE_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400C8008) MODE_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 12) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_7  -------------------------------
// SVD Line: 7235

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_7
//    <name> MODE_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400C8008) MODE_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 14) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_8  -------------------------------
// SVD Line: 7241

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_8
//    <name> MODE_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400C8008) MODE_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 16) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_FUNC_MODE_9  -------------------------------
// SVD Line: 7247

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_9
//    <name> MODE_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400C8008) MODE_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 18) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_FUNC_MODE_10  -------------------------------
// SVD Line: 7253

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_10
//    <name> MODE_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400C8008) MODE_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 20) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_FUNC_MODE_11  -------------------------------
// SVD Line: 7259

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_11
//    <name> MODE_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400C8008) MODE_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 22) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_FUNC_MODE_12  -------------------------------
// SVD Line: 7265

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_12
//    <name> MODE_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400C8008) MODE_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 24) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_FUNC_MODE_13  -------------------------------
// SVD Line: 7271

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_13
//    <name> MODE_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400C8008) MODE_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 26) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_FUNC_MODE_14  -------------------------------
// SVD Line: 7277

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_14
//    <name> MODE_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400C8008) MODE_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 28) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_FUNC_MODE_15  -------------------------------
// SVD Line: 7283

//  <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_15
//    <name> MODE_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400C8008) MODE_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_FUNC >> 30) & 0x3), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTE_FUNC  ---------------------------------
// SVD Line: 7184

//  <rtree> SFDITEM_REG__MDR_PORTE_FUNC
//    <name> FUNC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C8008) PORT Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTE_FUNC >> 0) & 0xFFFFFFFF), ((MDR_PORTE_FUNC = (MDR_PORTE_FUNC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_FUNC_MODE_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTE_ANALOG  ----------------------------
// SVD Line: 7291

unsigned int MDR_PORTE_ANALOG __AT (0x400C800C);



// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_0  ----------------------------
// SVD Line: 7300

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_0
//    <name> ANALOG_EN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C800C) ANALOG_EN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.0..0> ANALOG_EN_0
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_1  ----------------------------
// SVD Line: 7306

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_1
//    <name> ANALOG_EN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C800C) ANALOG_EN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.1..1> ANALOG_EN_1
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_2  ----------------------------
// SVD Line: 7312

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_2
//    <name> ANALOG_EN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C800C) ANALOG_EN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.2..2> ANALOG_EN_2
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_3  ----------------------------
// SVD Line: 7318

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_3
//    <name> ANALOG_EN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C800C) ANALOG_EN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.3..3> ANALOG_EN_3
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_4  ----------------------------
// SVD Line: 7324

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_4
//    <name> ANALOG_EN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C800C) ANALOG_EN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.4..4> ANALOG_EN_4
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_5  ----------------------------
// SVD Line: 7330

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_5
//    <name> ANALOG_EN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C800C) ANALOG_EN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.5..5> ANALOG_EN_5
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_6  ----------------------------
// SVD Line: 7336

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_6
//    <name> ANALOG_EN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C800C) ANALOG_EN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.6..6> ANALOG_EN_6
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_7  ----------------------------
// SVD Line: 7342

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_7
//    <name> ANALOG_EN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C800C) ANALOG_EN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.7..7> ANALOG_EN_7
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_8  ----------------------------
// SVD Line: 7348

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_8
//    <name> ANALOG_EN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C800C) ANALOG_EN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.8..8> ANALOG_EN_8
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_9  ----------------------------
// SVD Line: 7354

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_9
//    <name> ANALOG_EN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C800C) ANALOG_EN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.9..9> ANALOG_EN_9
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_10  ---------------------------
// SVD Line: 7360

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_10
//    <name> ANALOG_EN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C800C) ANALOG_EN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.10..10> ANALOG_EN_10
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_11  ---------------------------
// SVD Line: 7366

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_11
//    <name> ANALOG_EN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C800C) ANALOG_EN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.11..11> ANALOG_EN_11
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_12  ---------------------------
// SVD Line: 7372

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_12
//    <name> ANALOG_EN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C800C) ANALOG_EN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.12..12> ANALOG_EN_12
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_13  ---------------------------
// SVD Line: 7378

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_13
//    <name> ANALOG_EN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C800C) ANALOG_EN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.13..13> ANALOG_EN_13
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_14  ---------------------------
// SVD Line: 7384

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_14
//    <name> ANALOG_EN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C800C) ANALOG_EN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.14..14> ANALOG_EN_14
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTE_ANALOG_ANALOG_EN_15  ---------------------------
// SVD Line: 7390

//  <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_15
//    <name> ANALOG_EN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C800C) ANALOG_EN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_ANALOG ) </loc>
//      <o.15..15> ANALOG_EN_15
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_PORTE_ANALOG  --------------------------------
// SVD Line: 7291

//  <rtree> SFDITEM_REG__MDR_PORTE_ANALOG
//    <name> ANALOG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C800C) PORT Analog Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTE_ANALOG >> 0) & 0xFFFFFFFF), ((MDR_PORTE_ANALOG = (MDR_PORTE_ANALOG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_ANALOG_ANALOG_EN_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTE_PULL  -----------------------------
// SVD Line: 7398

unsigned int MDR_PORTE_PULL __AT (0x400C8010);



// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_0  -----------------------------
// SVD Line: 7407

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_0
//    <name> PULL_DOWN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C8010) PULL_DOWN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.0..0> PULL_DOWN_0
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_1  -----------------------------
// SVD Line: 7413

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_1
//    <name> PULL_DOWN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C8010) PULL_DOWN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.1..1> PULL_DOWN_1
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_2  -----------------------------
// SVD Line: 7419

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_2
//    <name> PULL_DOWN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C8010) PULL_DOWN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.2..2> PULL_DOWN_2
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_3  -----------------------------
// SVD Line: 7425

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_3
//    <name> PULL_DOWN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C8010) PULL_DOWN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.3..3> PULL_DOWN_3
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_4  -----------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_4
//    <name> PULL_DOWN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C8010) PULL_DOWN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.4..4> PULL_DOWN_4
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_5  -----------------------------
// SVD Line: 7437

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_5
//    <name> PULL_DOWN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C8010) PULL_DOWN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.5..5> PULL_DOWN_5
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_6  -----------------------------
// SVD Line: 7443

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_6
//    <name> PULL_DOWN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C8010) PULL_DOWN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.6..6> PULL_DOWN_6
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_7  -----------------------------
// SVD Line: 7449

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_7
//    <name> PULL_DOWN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C8010) PULL_DOWN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.7..7> PULL_DOWN_7
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_8  -----------------------------
// SVD Line: 7455

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_8
//    <name> PULL_DOWN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C8010) PULL_DOWN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.8..8> PULL_DOWN_8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_9  -----------------------------
// SVD Line: 7461

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_9
//    <name> PULL_DOWN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C8010) PULL_DOWN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.9..9> PULL_DOWN_9
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_10  ----------------------------
// SVD Line: 7467

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_10
//    <name> PULL_DOWN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C8010) PULL_DOWN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.10..10> PULL_DOWN_10
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_11  ----------------------------
// SVD Line: 7473

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_11
//    <name> PULL_DOWN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C8010) PULL_DOWN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.11..11> PULL_DOWN_11
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_12  ----------------------------
// SVD Line: 7479

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_12
//    <name> PULL_DOWN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C8010) PULL_DOWN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.12..12> PULL_DOWN_12
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_13  ----------------------------
// SVD Line: 7485

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_13
//    <name> PULL_DOWN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C8010) PULL_DOWN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.13..13> PULL_DOWN_13
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_14  ----------------------------
// SVD Line: 7491

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_14
//    <name> PULL_DOWN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C8010) PULL_DOWN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.14..14> PULL_DOWN_14
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTE_PULL_PULL_DOWN_15  ----------------------------
// SVD Line: 7497

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_15
//    <name> PULL_DOWN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C8010) PULL_DOWN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.15..15> PULL_DOWN_15
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_0  ------------------------------
// SVD Line: 7503

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_0
//    <name> PULL_UP_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400C8010) PULL_UP_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.16..16> PULL_UP_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_1  ------------------------------
// SVD Line: 7509

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_1
//    <name> PULL_UP_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400C8010) PULL_UP_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.17..17> PULL_UP_1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_2  ------------------------------
// SVD Line: 7515

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_2
//    <name> PULL_UP_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400C8010) PULL_UP_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.18..18> PULL_UP_2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_3  ------------------------------
// SVD Line: 7521

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_3
//    <name> PULL_UP_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400C8010) PULL_UP_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.19..19> PULL_UP_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_4  ------------------------------
// SVD Line: 7527

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_4
//    <name> PULL_UP_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400C8010) PULL_UP_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.20..20> PULL_UP_4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_5  ------------------------------
// SVD Line: 7533

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_5
//    <name> PULL_UP_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400C8010) PULL_UP_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.21..21> PULL_UP_5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_6  ------------------------------
// SVD Line: 7539

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_6
//    <name> PULL_UP_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400C8010) PULL_UP_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.22..22> PULL_UP_6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_7  ------------------------------
// SVD Line: 7545

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_7
//    <name> PULL_UP_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400C8010) PULL_UP_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.23..23> PULL_UP_7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_8  ------------------------------
// SVD Line: 7551

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_8
//    <name> PULL_UP_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400C8010) PULL_UP_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.24..24> PULL_UP_8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_9  ------------------------------
// SVD Line: 7557

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_9
//    <name> PULL_UP_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400C8010) PULL_UP_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.25..25> PULL_UP_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_10  -----------------------------
// SVD Line: 7563

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_10
//    <name> PULL_UP_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400C8010) PULL_UP_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.26..26> PULL_UP_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_11  -----------------------------
// SVD Line: 7569

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_11
//    <name> PULL_UP_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400C8010) PULL_UP_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.27..27> PULL_UP_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_12  -----------------------------
// SVD Line: 7575

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_12
//    <name> PULL_UP_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400C8010) PULL_UP_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.28..28> PULL_UP_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_13  -----------------------------
// SVD Line: 7581

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_13
//    <name> PULL_UP_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400C8010) PULL_UP_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.29..29> PULL_UP_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_14  -----------------------------
// SVD Line: 7587

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_14
//    <name> PULL_UP_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400C8010) PULL_UP_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.30..30> PULL_UP_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_PULL_PULL_UP_15  -----------------------------
// SVD Line: 7593

//  <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_15
//    <name> PULL_UP_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400C8010) PULL_UP_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PULL ) </loc>
//      <o.31..31> PULL_UP_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTE_PULL  ---------------------------------
// SVD Line: 7398

//  <rtree> SFDITEM_REG__MDR_PORTE_PULL
//    <name> PULL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C8010) PORT Pull Up/Down Register </i>
//    <loc> ( (unsigned int)((MDR_PORTE_PULL >> 0) & 0xFFFFFFFF), ((MDR_PORTE_PULL = (MDR_PORTE_PULL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_DOWN_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PULL_PULL_UP_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTE_PD  ------------------------------
// SVD Line: 7601

unsigned int MDR_PORTE_PD __AT (0x400C8014);



// ------------------------------  Field Item: MDR_PORTE_PD_PD_0  ---------------------------------
// SVD Line: 7610

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_0
//    <name> PD_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C8014) PD_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.0..0> PD_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_PD_PD_1  ---------------------------------
// SVD Line: 7616

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_1
//    <name> PD_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C8014) PD_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.1..1> PD_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_PD_PD_2  ---------------------------------
// SVD Line: 7622

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_2
//    <name> PD_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C8014) PD_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.2..2> PD_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_PD_PD_3  ---------------------------------
// SVD Line: 7628

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_3
//    <name> PD_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C8014) PD_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.3..3> PD_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_PD_PD_4  ---------------------------------
// SVD Line: 7634

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_4
//    <name> PD_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C8014) PD_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.4..4> PD_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_PD_PD_5  ---------------------------------
// SVD Line: 7640

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_5
//    <name> PD_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C8014) PD_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.5..5> PD_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_PD_PD_6  ---------------------------------
// SVD Line: 7646

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_6
//    <name> PD_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C8014) PD_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.6..6> PD_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_PD_PD_7  ---------------------------------
// SVD Line: 7652

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_7
//    <name> PD_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C8014) PD_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.7..7> PD_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_PD_PD_8  ---------------------------------
// SVD Line: 7658

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_8
//    <name> PD_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C8014) PD_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.8..8> PD_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTE_PD_PD_9  ---------------------------------
// SVD Line: 7664

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_9
//    <name> PD_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C8014) PD_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.9..9> PD_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_PD_10  ---------------------------------
// SVD Line: 7670

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_10
//    <name> PD_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C8014) PD_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.10..10> PD_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_PD_11  ---------------------------------
// SVD Line: 7676

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_11
//    <name> PD_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C8014) PD_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.11..11> PD_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_PD_12  ---------------------------------
// SVD Line: 7682

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_12
//    <name> PD_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C8014) PD_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.12..12> PD_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_PD_13  ---------------------------------
// SVD Line: 7688

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_13
//    <name> PD_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C8014) PD_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.13..13> PD_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_PD_14  ---------------------------------
// SVD Line: 7694

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_14
//    <name> PD_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C8014) PD_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.14..14> PD_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_PD_15  ---------------------------------
// SVD Line: 7700

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_15
//    <name> PD_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C8014) PD_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.15..15> PD_15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_0  ---------------------------------
// SVD Line: 7706

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_0
//    <name> SHM_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400C8014) SHM_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.16..16> SHM_0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_1  ---------------------------------
// SVD Line: 7712

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_1
//    <name> SHM_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400C8014) SHM_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.17..17> SHM_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_2  ---------------------------------
// SVD Line: 7718

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_2
//    <name> SHM_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400C8014) SHM_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.18..18> SHM_2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_3  ---------------------------------
// SVD Line: 7724

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_3
//    <name> SHM_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400C8014) SHM_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.19..19> SHM_3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_4  ---------------------------------
// SVD Line: 7730

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_4
//    <name> SHM_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400C8014) SHM_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.20..20> SHM_4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_5  ---------------------------------
// SVD Line: 7736

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_5
//    <name> SHM_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400C8014) SHM_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.21..21> SHM_5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_6  ---------------------------------
// SVD Line: 7742

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_6
//    <name> SHM_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400C8014) SHM_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.22..22> SHM_6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_7  ---------------------------------
// SVD Line: 7748

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_7
//    <name> SHM_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400C8014) SHM_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.23..23> SHM_7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_8  ---------------------------------
// SVD Line: 7754

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_8
//    <name> SHM_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400C8014) SHM_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.24..24> SHM_8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_9  ---------------------------------
// SVD Line: 7760

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_9
//    <name> SHM_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400C8014) SHM_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.25..25> SHM_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_10  --------------------------------
// SVD Line: 7766

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_10
//    <name> SHM_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400C8014) SHM_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.26..26> SHM_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_11  --------------------------------
// SVD Line: 7772

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_11
//    <name> SHM_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400C8014) SHM_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.27..27> SHM_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_12  --------------------------------
// SVD Line: 7778

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_12
//    <name> SHM_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400C8014) SHM_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.28..28> SHM_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_13  --------------------------------
// SVD Line: 7784

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_13
//    <name> SHM_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400C8014) SHM_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.29..29> SHM_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_14  --------------------------------
// SVD Line: 7790

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_14
//    <name> SHM_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400C8014) SHM_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.30..30> SHM_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PD_SHM_15  --------------------------------
// SVD Line: 7796

//  <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_15
//    <name> SHM_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400C8014) SHM_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_PD ) </loc>
//      <o.31..31> SHM_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTE_PD  ----------------------------------
// SVD Line: 7601

//  <rtree> SFDITEM_REG__MDR_PORTE_PD
//    <name> PD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C8014) PORT Driver Mode Register </i>
//    <loc> ( (unsigned int)((MDR_PORTE_PD >> 0) & 0xFFFFFFFF), ((MDR_PORTE_PD = (MDR_PORTE_PD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_PD_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PD_SHM_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTE_PWR  ------------------------------
// SVD Line: 7804

unsigned int MDR_PORTE_PWR __AT (0x400C8018);



// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_0  --------------------------------
// SVD Line: 7813

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_0
//    <name> PWR_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400C8018) PWR_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 0) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_1  --------------------------------
// SVD Line: 7819

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_1
//    <name> PWR_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400C8018) PWR_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 2) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_2  --------------------------------
// SVD Line: 7825

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_2
//    <name> PWR_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400C8018) PWR_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 4) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_3  --------------------------------
// SVD Line: 7831

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_3
//    <name> PWR_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400C8018) PWR_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 6) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_4  --------------------------------
// SVD Line: 7837

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_4
//    <name> PWR_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400C8018) PWR_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 8) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_5  --------------------------------
// SVD Line: 7843

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_5
//    <name> PWR_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400C8018) PWR_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 10) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_6  --------------------------------
// SVD Line: 7849

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_6
//    <name> PWR_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400C8018) PWR_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 12) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_7  --------------------------------
// SVD Line: 7855

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_7
//    <name> PWR_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400C8018) PWR_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 14) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_8  --------------------------------
// SVD Line: 7861

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_8
//    <name> PWR_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400C8018) PWR_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 16) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTE_PWR_PWR_9  --------------------------------
// SVD Line: 7867

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_9
//    <name> PWR_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400C8018) PWR_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 18) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_PWR_PWR_10  --------------------------------
// SVD Line: 7873

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_10
//    <name> PWR_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400C8018) PWR_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 20) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_PWR_PWR_11  --------------------------------
// SVD Line: 7879

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_11
//    <name> PWR_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400C8018) PWR_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 22) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_PWR_PWR_12  --------------------------------
// SVD Line: 7885

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_12
//    <name> PWR_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400C8018) PWR_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 24) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_PWR_PWR_13  --------------------------------
// SVD Line: 7891

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_13
//    <name> PWR_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400C8018) PWR_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 26) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_PWR_PWR_14  --------------------------------
// SVD Line: 7897

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_14
//    <name> PWR_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400C8018) PWR_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 28) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_PWR_PWR_15  --------------------------------
// SVD Line: 7903

//  <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_15
//    <name> PWR_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400C8018) PWR_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTE_PWR >> 30) & 0x3), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTE_PWR  ---------------------------------
// SVD Line: 7804

//  <rtree> SFDITEM_REG__MDR_PORTE_PWR
//    <name> PWR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C8018) PORT Power Register </i>
//    <loc> ( (unsigned int)((MDR_PORTE_PWR >> 0) & 0xFFFFFFFF), ((MDR_PORTE_PWR = (MDR_PORTE_PWR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_PWR_PWR_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTE_GFEN  -----------------------------
// SVD Line: 7911

unsigned int MDR_PORTE_GFEN __AT (0x400C801C);



// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_0  -------------------------------
// SVD Line: 7920

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_0
//    <name> GFEN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C801C) GFEN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.0..0> GFEN_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_1  -------------------------------
// SVD Line: 7926

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_1
//    <name> GFEN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C801C) GFEN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.1..1> GFEN_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_2  -------------------------------
// SVD Line: 7932

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_2
//    <name> GFEN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C801C) GFEN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.2..2> GFEN_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_3  -------------------------------
// SVD Line: 7938

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_3
//    <name> GFEN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C801C) GFEN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.3..3> GFEN_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_4  -------------------------------
// SVD Line: 7944

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_4
//    <name> GFEN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C801C) GFEN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.4..4> GFEN_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_5  -------------------------------
// SVD Line: 7950

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_5
//    <name> GFEN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C801C) GFEN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.5..5> GFEN_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_6  -------------------------------
// SVD Line: 7956

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_6
//    <name> GFEN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C801C) GFEN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.6..6> GFEN_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_7  -------------------------------
// SVD Line: 7962

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_7
//    <name> GFEN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C801C) GFEN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.7..7> GFEN_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_8  -------------------------------
// SVD Line: 7968

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_8
//    <name> GFEN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C801C) GFEN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.8..8> GFEN_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_GFEN_GFEN_9  -------------------------------
// SVD Line: 7974

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_9
//    <name> GFEN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C801C) GFEN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.9..9> GFEN_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_GFEN_GFEN_10  -------------------------------
// SVD Line: 7980

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_10
//    <name> GFEN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C801C) GFEN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.10..10> GFEN_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_GFEN_GFEN_11  -------------------------------
// SVD Line: 7986

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_11
//    <name> GFEN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C801C) GFEN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.11..11> GFEN_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_GFEN_GFEN_12  -------------------------------
// SVD Line: 7992

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_12
//    <name> GFEN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C801C) GFEN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.12..12> GFEN_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_GFEN_GFEN_13  -------------------------------
// SVD Line: 7998

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_13
//    <name> GFEN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C801C) GFEN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.13..13> GFEN_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_GFEN_GFEN_14  -------------------------------
// SVD Line: 8004

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_14
//    <name> GFEN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C801C) GFEN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.14..14> GFEN_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_GFEN_GFEN_15  -------------------------------
// SVD Line: 8010

//  <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_15
//    <name> GFEN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C801C) GFEN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_GFEN ) </loc>
//      <o.15..15> GFEN_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTE_GFEN  ---------------------------------
// SVD Line: 7911

//  <rtree> SFDITEM_REG__MDR_PORTE_GFEN
//    <name> GFEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C801C) PORT Filter Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_PORTE_GFEN >> 0) & 0xFFFFFFFF), ((MDR_PORTE_GFEN = (MDR_PORTE_GFEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_GFEN_GFEN_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTE_SETTX  -----------------------------
// SVD Line: 8018

unsigned int MDR_PORTE_SETTX __AT (0x400C8020);



// ---------------------------  Field Item: MDR_PORTE_SETTX_SETTX_0  ------------------------------
// SVD Line: 8027

//  <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_0
//    <name> SETTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C8020) SETTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_SETTX ) </loc>
//      <o.0..0> SETTX_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_SETTX_SETTX_1  ------------------------------
// SVD Line: 8033

//  <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_1
//    <name> SETTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C8020) SETTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_SETTX ) </loc>
//      <o.1..1> SETTX_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_SETTX_SETTX_2  ------------------------------
// SVD Line: 8039

//  <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_2
//    <name> SETTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C8020) SETTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_SETTX ) </loc>
//      <o.2..2> SETTX_2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_SETTX_SETTX_3  ------------------------------
// SVD Line: 8045

//  <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_3
//    <name> SETTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C8020) SETTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_SETTX ) </loc>
//      <o.3..3> SETTX_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_SETTX_SETTX_4  ------------------------------
// SVD Line: 8051

//  <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_4
//    <name> SETTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C8020) SETTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_SETTX ) </loc>
//      <o.4..4> SETTX_4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_SETTX_SETTX_5  ------------------------------
// SVD Line: 8057

//  <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_5
//    <name> SETTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C8020) SETTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_SETTX ) </loc>
//      <o.5..5> SETTX_5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_SETTX_SETTX_6  ------------------------------
// SVD Line: 8063

//  <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_6
//    <name> SETTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C8020) SETTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_SETTX ) </loc>
//      <o.6..6> SETTX_6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_SETTX_SETTX_7  ------------------------------
// SVD Line: 8069

//  <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_7
//    <name> SETTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C8020) SETTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_SETTX ) </loc>
//      <o.7..7> SETTX_7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_SETTX_SETTX_8  ------------------------------
// SVD Line: 8075

//  <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_8
//    <name> SETTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C8020) SETTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_SETTX ) </loc>
//      <o.8..8> SETTX_8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_SETTX_SETTX_9  ------------------------------
// SVD Line: 8081

//  <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_9
//    <name> SETTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C8020) SETTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_SETTX ) </loc>
//      <o.9..9> SETTX_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_SETTX_SETTX_10  ------------------------------
// SVD Line: 8087

//  <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_10
//    <name> SETTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C8020) SETTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_SETTX ) </loc>
//      <o.10..10> SETTX_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_SETTX_SETTX_11  ------------------------------
// SVD Line: 8093

//  <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_11
//    <name> SETTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C8020) SETTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_SETTX ) </loc>
//      <o.11..11> SETTX_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_SETTX_SETTX_12  ------------------------------
// SVD Line: 8099

//  <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_12
//    <name> SETTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C8020) SETTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_SETTX ) </loc>
//      <o.12..12> SETTX_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_SETTX_SETTX_13  ------------------------------
// SVD Line: 8105

//  <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_13
//    <name> SETTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C8020) SETTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_SETTX ) </loc>
//      <o.13..13> SETTX_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_SETTX_SETTX_14  ------------------------------
// SVD Line: 8111

//  <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_14
//    <name> SETTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C8020) SETTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_SETTX ) </loc>
//      <o.14..14> SETTX_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_SETTX_SETTX_15  ------------------------------
// SVD Line: 8117

//  <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_15
//    <name> SETTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C8020) SETTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_SETTX ) </loc>
//      <o.15..15> SETTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTE_SETTX  --------------------------------
// SVD Line: 8018

//  <rtree> SFDITEM_REG__MDR_PORTE_SETTX
//    <name> SETTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C8020) Set Pin in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTE_SETTX >> 0) & 0xFFFFFFFF), ((MDR_PORTE_SETTX = (MDR_PORTE_SETTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_SETTX_SETTX_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTE_CLRTX  -----------------------------
// SVD Line: 8125

unsigned int MDR_PORTE_CLRTX __AT (0x400C8024);



// ---------------------------  Field Item: MDR_PORTE_CLRTX_CLRTX_0  ------------------------------
// SVD Line: 8134

//  <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_0
//    <name> CLRTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C8024) CLRTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_CLRTX ) </loc>
//      <o.0..0> CLRTX_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_CLRTX_CLRTX_1  ------------------------------
// SVD Line: 8140

//  <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_1
//    <name> CLRTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C8024) CLRTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_CLRTX ) </loc>
//      <o.1..1> CLRTX_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_CLRTX_CLRTX_2  ------------------------------
// SVD Line: 8146

//  <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_2
//    <name> CLRTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C8024) CLRTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_CLRTX ) </loc>
//      <o.2..2> CLRTX_2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_CLRTX_CLRTX_3  ------------------------------
// SVD Line: 8152

//  <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_3
//    <name> CLRTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C8024) CLRTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_CLRTX ) </loc>
//      <o.3..3> CLRTX_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_CLRTX_CLRTX_4  ------------------------------
// SVD Line: 8158

//  <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_4
//    <name> CLRTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C8024) CLRTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_CLRTX ) </loc>
//      <o.4..4> CLRTX_4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_CLRTX_CLRTX_5  ------------------------------
// SVD Line: 8164

//  <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_5
//    <name> CLRTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C8024) CLRTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_CLRTX ) </loc>
//      <o.5..5> CLRTX_5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_CLRTX_CLRTX_6  ------------------------------
// SVD Line: 8170

//  <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_6
//    <name> CLRTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C8024) CLRTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_CLRTX ) </loc>
//      <o.6..6> CLRTX_6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_CLRTX_CLRTX_7  ------------------------------
// SVD Line: 8176

//  <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_7
//    <name> CLRTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C8024) CLRTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_CLRTX ) </loc>
//      <o.7..7> CLRTX_7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_CLRTX_CLRTX_8  ------------------------------
// SVD Line: 8182

//  <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_8
//    <name> CLRTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C8024) CLRTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_CLRTX ) </loc>
//      <o.8..8> CLRTX_8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_CLRTX_CLRTX_9  ------------------------------
// SVD Line: 8188

//  <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_9
//    <name> CLRTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C8024) CLRTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_CLRTX ) </loc>
//      <o.9..9> CLRTX_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_CLRTX_CLRTX_10  ------------------------------
// SVD Line: 8194

//  <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_10
//    <name> CLRTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C8024) CLRTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_CLRTX ) </loc>
//      <o.10..10> CLRTX_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_CLRTX_CLRTX_11  ------------------------------
// SVD Line: 8200

//  <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_11
//    <name> CLRTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C8024) CLRTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_CLRTX ) </loc>
//      <o.11..11> CLRTX_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_CLRTX_CLRTX_12  ------------------------------
// SVD Line: 8206

//  <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_12
//    <name> CLRTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C8024) CLRTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_CLRTX ) </loc>
//      <o.12..12> CLRTX_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_CLRTX_CLRTX_13  ------------------------------
// SVD Line: 8212

//  <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_13
//    <name> CLRTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C8024) CLRTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_CLRTX ) </loc>
//      <o.13..13> CLRTX_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_CLRTX_CLRTX_14  ------------------------------
// SVD Line: 8218

//  <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_14
//    <name> CLRTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C8024) CLRTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_CLRTX ) </loc>
//      <o.14..14> CLRTX_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTE_CLRTX_CLRTX_15  ------------------------------
// SVD Line: 8224

//  <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_15
//    <name> CLRTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C8024) CLRTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_CLRTX ) </loc>
//      <o.15..15> CLRTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTE_CLRTX  --------------------------------
// SVD Line: 8125

//  <rtree> SFDITEM_REG__MDR_PORTE_CLRTX
//    <name> CLRTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400C8024) Clear Pin in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTE_CLRTX >> 0) & 0xFFFFFFFF), ((MDR_PORTE_CLRTX = (MDR_PORTE_CLRTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_CLRTX_CLRTX_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTE_RDTX  -----------------------------
// SVD Line: 8232

unsigned int MDR_PORTE_RDTX __AT (0x400C8028);



// ----------------------------  Field Item: MDR_PORTE_RDTX_RDTX_0  -------------------------------
// SVD Line: 8241

//  <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_0
//    <name> RDTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400C8028) RDTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RDTX ) </loc>
//      <o.0..0> RDTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RDTX_RDTX_1  -------------------------------
// SVD Line: 8247

//  <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_1
//    <name> RDTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400C8028) RDTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RDTX ) </loc>
//      <o.1..1> RDTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RDTX_RDTX_2  -------------------------------
// SVD Line: 8253

//  <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_2
//    <name> RDTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400C8028) RDTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RDTX ) </loc>
//      <o.2..2> RDTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RDTX_RDTX_3  -------------------------------
// SVD Line: 8259

//  <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_3
//    <name> RDTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400C8028) RDTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RDTX ) </loc>
//      <o.3..3> RDTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RDTX_RDTX_4  -------------------------------
// SVD Line: 8265

//  <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_4
//    <name> RDTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400C8028) RDTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RDTX ) </loc>
//      <o.4..4> RDTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RDTX_RDTX_5  -------------------------------
// SVD Line: 8271

//  <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_5
//    <name> RDTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400C8028) RDTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RDTX ) </loc>
//      <o.5..5> RDTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RDTX_RDTX_6  -------------------------------
// SVD Line: 8277

//  <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_6
//    <name> RDTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400C8028) RDTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RDTX ) </loc>
//      <o.6..6> RDTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RDTX_RDTX_7  -------------------------------
// SVD Line: 8283

//  <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_7
//    <name> RDTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400C8028) RDTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RDTX ) </loc>
//      <o.7..7> RDTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RDTX_RDTX_8  -------------------------------
// SVD Line: 8289

//  <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_8
//    <name> RDTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400C8028) RDTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RDTX ) </loc>
//      <o.8..8> RDTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTE_RDTX_RDTX_9  -------------------------------
// SVD Line: 8295

//  <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_9
//    <name> RDTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400C8028) RDTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RDTX ) </loc>
//      <o.9..9> RDTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_RDTX_RDTX_10  -------------------------------
// SVD Line: 8301

//  <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_10
//    <name> RDTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400C8028) RDTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RDTX ) </loc>
//      <o.10..10> RDTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_RDTX_RDTX_11  -------------------------------
// SVD Line: 8307

//  <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_11
//    <name> RDTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400C8028) RDTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RDTX ) </loc>
//      <o.11..11> RDTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_RDTX_RDTX_12  -------------------------------
// SVD Line: 8313

//  <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_12
//    <name> RDTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400C8028) RDTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RDTX ) </loc>
//      <o.12..12> RDTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_RDTX_RDTX_13  -------------------------------
// SVD Line: 8319

//  <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_13
//    <name> RDTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400C8028) RDTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RDTX ) </loc>
//      <o.13..13> RDTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_RDTX_RDTX_14  -------------------------------
// SVD Line: 8325

//  <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_14
//    <name> RDTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400C8028) RDTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RDTX ) </loc>
//      <o.14..14> RDTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTE_RDTX_RDTX_15  -------------------------------
// SVD Line: 8331

//  <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_15
//    <name> RDTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400C8028) RDTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTE_RDTX ) </loc>
//      <o.15..15> RDTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTE_RDTX  ---------------------------------
// SVD Line: 8232

//  <rtree> SFDITEM_REG__MDR_PORTE_RDTX
//    <name> RDTX </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x400C8028) Read Pin out in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTE_RDTX >> 0) & 0xFFFFFFFF), ((MDR_PORTE_RDTX = (MDR_PORTE_RDTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTE_RDTX_RDTX_15 </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_PORTE  -----------------------------------
// SVD Line: 8362

//  <view> MDR_PORTE
//    <name> MDR_PORTE </name>
//    <item> SFDITEM_REG__MDR_PORTE_RXTX </item>
//    <item> SFDITEM_REG__MDR_PORTE_OE </item>
//    <item> SFDITEM_REG__MDR_PORTE_FUNC </item>
//    <item> SFDITEM_REG__MDR_PORTE_ANALOG </item>
//    <item> SFDITEM_REG__MDR_PORTE_PULL </item>
//    <item> SFDITEM_REG__MDR_PORTE_PD </item>
//    <item> SFDITEM_REG__MDR_PORTE_PWR </item>
//    <item> SFDITEM_REG__MDR_PORTE_GFEN </item>
//    <item> SFDITEM_REG__MDR_PORTE_SETTX </item>
//    <item> SFDITEM_REG__MDR_PORTE_CLRTX </item>
//    <item> SFDITEM_REG__MDR_PORTE_RDTX </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_PORTF_RXTX  -----------------------------
// SVD Line: 6970

unsigned int MDR_PORTF_RXTX __AT (0x400E8000);



// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_0  -------------------------------
// SVD Line: 6979

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_0
//    <name> RXTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400E8000) RXTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.0..0> RXTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_1  -------------------------------
// SVD Line: 6985

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_1
//    <name> RXTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400E8000) RXTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.1..1> RXTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_2  -------------------------------
// SVD Line: 6991

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_2
//    <name> RXTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400E8000) RXTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.2..2> RXTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_3  -------------------------------
// SVD Line: 6997

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_3
//    <name> RXTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400E8000) RXTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.3..3> RXTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_4  -------------------------------
// SVD Line: 7003

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_4
//    <name> RXTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400E8000) RXTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.4..4> RXTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_5  -------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_5
//    <name> RXTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400E8000) RXTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.5..5> RXTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_6  -------------------------------
// SVD Line: 7015

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_6
//    <name> RXTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400E8000) RXTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.6..6> RXTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_7  -------------------------------
// SVD Line: 7021

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_7
//    <name> RXTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400E8000) RXTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.7..7> RXTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_8  -------------------------------
// SVD Line: 7027

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_8
//    <name> RXTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400E8000) RXTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.8..8> RXTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RXTX_RXTX_9  -------------------------------
// SVD Line: 7033

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_9
//    <name> RXTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400E8000) RXTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.9..9> RXTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_RXTX_RXTX_10  -------------------------------
// SVD Line: 7039

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_10
//    <name> RXTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400E8000) RXTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.10..10> RXTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_RXTX_RXTX_11  -------------------------------
// SVD Line: 7045

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_11
//    <name> RXTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400E8000) RXTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.11..11> RXTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_RXTX_RXTX_12  -------------------------------
// SVD Line: 7051

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_12
//    <name> RXTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400E8000) RXTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.12..12> RXTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_RXTX_RXTX_13  -------------------------------
// SVD Line: 7057

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_13
//    <name> RXTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400E8000) RXTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.13..13> RXTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_RXTX_RXTX_14  -------------------------------
// SVD Line: 7063

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_14
//    <name> RXTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400E8000) RXTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.14..14> RXTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_RXTX_RXTX_15  -------------------------------
// SVD Line: 7069

//  <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_15
//    <name> RXTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400E8000) RXTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RXTX ) </loc>
//      <o.15..15> RXTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTF_RXTX  ---------------------------------
// SVD Line: 6970

//  <rtree> SFDITEM_REG__MDR_PORTF_RXTX
//    <name> RXTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E8000) PORT Data Register </i>
//    <loc> ( (unsigned int)((MDR_PORTF_RXTX >> 0) & 0xFFFFFFFF), ((MDR_PORTF_RXTX = (MDR_PORTF_RXTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RXTX_RXTX_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTF_OE  ------------------------------
// SVD Line: 7077

unsigned int MDR_PORTF_OE __AT (0x400E8004);



// ------------------------------  Field Item: MDR_PORTF_OE_OE_0  ---------------------------------
// SVD Line: 7086

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_0
//    <name> OE_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400E8004) OE_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.0..0> OE_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_OE_OE_1  ---------------------------------
// SVD Line: 7092

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_1
//    <name> OE_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400E8004) OE_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.1..1> OE_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_OE_OE_2  ---------------------------------
// SVD Line: 7098

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_2
//    <name> OE_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400E8004) OE_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.2..2> OE_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_OE_OE_3  ---------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_3
//    <name> OE_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400E8004) OE_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.3..3> OE_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_OE_OE_4  ---------------------------------
// SVD Line: 7110

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_4
//    <name> OE_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400E8004) OE_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.4..4> OE_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_OE_OE_5  ---------------------------------
// SVD Line: 7116

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_5
//    <name> OE_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400E8004) OE_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.5..5> OE_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_OE_OE_6  ---------------------------------
// SVD Line: 7122

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_6
//    <name> OE_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400E8004) OE_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.6..6> OE_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_OE_OE_7  ---------------------------------
// SVD Line: 7128

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_7
//    <name> OE_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400E8004) OE_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.7..7> OE_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_OE_OE_8  ---------------------------------
// SVD Line: 7134

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_8
//    <name> OE_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400E8004) OE_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.8..8> OE_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_OE_OE_9  ---------------------------------
// SVD Line: 7140

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_9
//    <name> OE_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400E8004) OE_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.9..9> OE_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_OE_OE_10  ---------------------------------
// SVD Line: 7146

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_10
//    <name> OE_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400E8004) OE_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.10..10> OE_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_OE_OE_11  ---------------------------------
// SVD Line: 7152

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_11
//    <name> OE_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400E8004) OE_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.11..11> OE_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_OE_OE_12  ---------------------------------
// SVD Line: 7158

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_12
//    <name> OE_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400E8004) OE_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.12..12> OE_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_OE_OE_13  ---------------------------------
// SVD Line: 7164

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_13
//    <name> OE_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400E8004) OE_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.13..13> OE_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_OE_OE_14  ---------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_14
//    <name> OE_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400E8004) OE_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.14..14> OE_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_OE_OE_15  ---------------------------------
// SVD Line: 7176

//  <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_15
//    <name> OE_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400E8004) OE_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_OE ) </loc>
//      <o.15..15> OE_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTF_OE  ----------------------------------
// SVD Line: 7077

//  <rtree> SFDITEM_REG__MDR_PORTF_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E8004) PORT Output Enable Register </i>
//    <loc> ( (unsigned int)((MDR_PORTF_OE >> 0) & 0xFFFFFFFF), ((MDR_PORTF_OE = (MDR_PORTF_OE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_OE_OE_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTF_FUNC  -----------------------------
// SVD Line: 7184

unsigned int MDR_PORTF_FUNC __AT (0x400E8008);



// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_0  -------------------------------
// SVD Line: 7193

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_0
//    <name> MODE_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400E8008) MODE_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 0) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_1  -------------------------------
// SVD Line: 7199

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_1
//    <name> MODE_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400E8008) MODE_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 2) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_2  -------------------------------
// SVD Line: 7205

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_2
//    <name> MODE_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400E8008) MODE_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 4) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_3  -------------------------------
// SVD Line: 7211

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_3
//    <name> MODE_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400E8008) MODE_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 6) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_4  -------------------------------
// SVD Line: 7217

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_4
//    <name> MODE_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400E8008) MODE_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 8) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_5  -------------------------------
// SVD Line: 7223

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_5
//    <name> MODE_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400E8008) MODE_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 10) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_6  -------------------------------
// SVD Line: 7229

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_6
//    <name> MODE_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400E8008) MODE_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 12) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_7  -------------------------------
// SVD Line: 7235

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_7
//    <name> MODE_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400E8008) MODE_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 14) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_8  -------------------------------
// SVD Line: 7241

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_8
//    <name> MODE_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400E8008) MODE_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 16) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_FUNC_MODE_9  -------------------------------
// SVD Line: 7247

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_9
//    <name> MODE_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400E8008) MODE_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 18) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_FUNC_MODE_10  -------------------------------
// SVD Line: 7253

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_10
//    <name> MODE_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400E8008) MODE_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 20) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_FUNC_MODE_11  -------------------------------
// SVD Line: 7259

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_11
//    <name> MODE_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400E8008) MODE_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 22) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_FUNC_MODE_12  -------------------------------
// SVD Line: 7265

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_12
//    <name> MODE_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400E8008) MODE_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 24) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_FUNC_MODE_13  -------------------------------
// SVD Line: 7271

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_13
//    <name> MODE_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400E8008) MODE_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 26) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_FUNC_MODE_14  -------------------------------
// SVD Line: 7277

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_14
//    <name> MODE_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400E8008) MODE_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 28) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_FUNC_MODE_15  -------------------------------
// SVD Line: 7283

//  <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_15
//    <name> MODE_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400E8008) MODE_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_FUNC >> 30) & 0x3), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTF_FUNC  ---------------------------------
// SVD Line: 7184

//  <rtree> SFDITEM_REG__MDR_PORTF_FUNC
//    <name> FUNC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E8008) PORT Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTF_FUNC >> 0) & 0xFFFFFFFF), ((MDR_PORTF_FUNC = (MDR_PORTF_FUNC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_FUNC_MODE_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTF_ANALOG  ----------------------------
// SVD Line: 7291

unsigned int MDR_PORTF_ANALOG __AT (0x400E800C);



// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_0  ----------------------------
// SVD Line: 7300

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_0
//    <name> ANALOG_EN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400E800C) ANALOG_EN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.0..0> ANALOG_EN_0
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_1  ----------------------------
// SVD Line: 7306

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_1
//    <name> ANALOG_EN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400E800C) ANALOG_EN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.1..1> ANALOG_EN_1
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_2  ----------------------------
// SVD Line: 7312

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_2
//    <name> ANALOG_EN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400E800C) ANALOG_EN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.2..2> ANALOG_EN_2
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_3  ----------------------------
// SVD Line: 7318

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_3
//    <name> ANALOG_EN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400E800C) ANALOG_EN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.3..3> ANALOG_EN_3
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_4  ----------------------------
// SVD Line: 7324

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_4
//    <name> ANALOG_EN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400E800C) ANALOG_EN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.4..4> ANALOG_EN_4
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_5  ----------------------------
// SVD Line: 7330

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_5
//    <name> ANALOG_EN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400E800C) ANALOG_EN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.5..5> ANALOG_EN_5
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_6  ----------------------------
// SVD Line: 7336

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_6
//    <name> ANALOG_EN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400E800C) ANALOG_EN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.6..6> ANALOG_EN_6
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_7  ----------------------------
// SVD Line: 7342

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_7
//    <name> ANALOG_EN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400E800C) ANALOG_EN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.7..7> ANALOG_EN_7
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_8  ----------------------------
// SVD Line: 7348

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_8
//    <name> ANALOG_EN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400E800C) ANALOG_EN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.8..8> ANALOG_EN_8
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_9  ----------------------------
// SVD Line: 7354

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_9
//    <name> ANALOG_EN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400E800C) ANALOG_EN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.9..9> ANALOG_EN_9
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_10  ---------------------------
// SVD Line: 7360

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_10
//    <name> ANALOG_EN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400E800C) ANALOG_EN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.10..10> ANALOG_EN_10
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_11  ---------------------------
// SVD Line: 7366

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_11
//    <name> ANALOG_EN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400E800C) ANALOG_EN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.11..11> ANALOG_EN_11
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_12  ---------------------------
// SVD Line: 7372

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_12
//    <name> ANALOG_EN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400E800C) ANALOG_EN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.12..12> ANALOG_EN_12
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_13  ---------------------------
// SVD Line: 7378

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_13
//    <name> ANALOG_EN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400E800C) ANALOG_EN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.13..13> ANALOG_EN_13
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_14  ---------------------------
// SVD Line: 7384

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_14
//    <name> ANALOG_EN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400E800C) ANALOG_EN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.14..14> ANALOG_EN_14
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTF_ANALOG_ANALOG_EN_15  ---------------------------
// SVD Line: 7390

//  <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_15
//    <name> ANALOG_EN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400E800C) ANALOG_EN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_ANALOG ) </loc>
//      <o.15..15> ANALOG_EN_15
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_PORTF_ANALOG  --------------------------------
// SVD Line: 7291

//  <rtree> SFDITEM_REG__MDR_PORTF_ANALOG
//    <name> ANALOG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E800C) PORT Analog Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTF_ANALOG >> 0) & 0xFFFFFFFF), ((MDR_PORTF_ANALOG = (MDR_PORTF_ANALOG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_ANALOG_ANALOG_EN_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTF_PULL  -----------------------------
// SVD Line: 7398

unsigned int MDR_PORTF_PULL __AT (0x400E8010);



// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_0  -----------------------------
// SVD Line: 7407

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_0
//    <name> PULL_DOWN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400E8010) PULL_DOWN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.0..0> PULL_DOWN_0
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_1  -----------------------------
// SVD Line: 7413

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_1
//    <name> PULL_DOWN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400E8010) PULL_DOWN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.1..1> PULL_DOWN_1
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_2  -----------------------------
// SVD Line: 7419

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_2
//    <name> PULL_DOWN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400E8010) PULL_DOWN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.2..2> PULL_DOWN_2
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_3  -----------------------------
// SVD Line: 7425

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_3
//    <name> PULL_DOWN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400E8010) PULL_DOWN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.3..3> PULL_DOWN_3
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_4  -----------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_4
//    <name> PULL_DOWN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400E8010) PULL_DOWN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.4..4> PULL_DOWN_4
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_5  -----------------------------
// SVD Line: 7437

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_5
//    <name> PULL_DOWN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400E8010) PULL_DOWN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.5..5> PULL_DOWN_5
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_6  -----------------------------
// SVD Line: 7443

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_6
//    <name> PULL_DOWN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400E8010) PULL_DOWN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.6..6> PULL_DOWN_6
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_7  -----------------------------
// SVD Line: 7449

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_7
//    <name> PULL_DOWN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400E8010) PULL_DOWN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.7..7> PULL_DOWN_7
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_8  -----------------------------
// SVD Line: 7455

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_8
//    <name> PULL_DOWN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400E8010) PULL_DOWN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.8..8> PULL_DOWN_8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_9  -----------------------------
// SVD Line: 7461

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_9
//    <name> PULL_DOWN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400E8010) PULL_DOWN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.9..9> PULL_DOWN_9
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_10  ----------------------------
// SVD Line: 7467

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_10
//    <name> PULL_DOWN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400E8010) PULL_DOWN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.10..10> PULL_DOWN_10
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_11  ----------------------------
// SVD Line: 7473

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_11
//    <name> PULL_DOWN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400E8010) PULL_DOWN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.11..11> PULL_DOWN_11
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_12  ----------------------------
// SVD Line: 7479

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_12
//    <name> PULL_DOWN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400E8010) PULL_DOWN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.12..12> PULL_DOWN_12
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_13  ----------------------------
// SVD Line: 7485

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_13
//    <name> PULL_DOWN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400E8010) PULL_DOWN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.13..13> PULL_DOWN_13
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_14  ----------------------------
// SVD Line: 7491

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_14
//    <name> PULL_DOWN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400E8010) PULL_DOWN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.14..14> PULL_DOWN_14
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTF_PULL_PULL_DOWN_15  ----------------------------
// SVD Line: 7497

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_15
//    <name> PULL_DOWN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400E8010) PULL_DOWN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.15..15> PULL_DOWN_15
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_0  ------------------------------
// SVD Line: 7503

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_0
//    <name> PULL_UP_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400E8010) PULL_UP_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.16..16> PULL_UP_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_1  ------------------------------
// SVD Line: 7509

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_1
//    <name> PULL_UP_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400E8010) PULL_UP_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.17..17> PULL_UP_1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_2  ------------------------------
// SVD Line: 7515

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_2
//    <name> PULL_UP_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400E8010) PULL_UP_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.18..18> PULL_UP_2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_3  ------------------------------
// SVD Line: 7521

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_3
//    <name> PULL_UP_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400E8010) PULL_UP_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.19..19> PULL_UP_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_4  ------------------------------
// SVD Line: 7527

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_4
//    <name> PULL_UP_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400E8010) PULL_UP_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.20..20> PULL_UP_4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_5  ------------------------------
// SVD Line: 7533

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_5
//    <name> PULL_UP_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400E8010) PULL_UP_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.21..21> PULL_UP_5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_6  ------------------------------
// SVD Line: 7539

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_6
//    <name> PULL_UP_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400E8010) PULL_UP_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.22..22> PULL_UP_6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_7  ------------------------------
// SVD Line: 7545

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_7
//    <name> PULL_UP_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400E8010) PULL_UP_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.23..23> PULL_UP_7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_8  ------------------------------
// SVD Line: 7551

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_8
//    <name> PULL_UP_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400E8010) PULL_UP_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.24..24> PULL_UP_8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_9  ------------------------------
// SVD Line: 7557

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_9
//    <name> PULL_UP_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400E8010) PULL_UP_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.25..25> PULL_UP_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_10  -----------------------------
// SVD Line: 7563

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_10
//    <name> PULL_UP_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400E8010) PULL_UP_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.26..26> PULL_UP_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_11  -----------------------------
// SVD Line: 7569

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_11
//    <name> PULL_UP_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400E8010) PULL_UP_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.27..27> PULL_UP_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_12  -----------------------------
// SVD Line: 7575

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_12
//    <name> PULL_UP_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400E8010) PULL_UP_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.28..28> PULL_UP_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_13  -----------------------------
// SVD Line: 7581

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_13
//    <name> PULL_UP_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400E8010) PULL_UP_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.29..29> PULL_UP_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_14  -----------------------------
// SVD Line: 7587

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_14
//    <name> PULL_UP_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400E8010) PULL_UP_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.30..30> PULL_UP_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_PULL_PULL_UP_15  -----------------------------
// SVD Line: 7593

//  <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_15
//    <name> PULL_UP_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400E8010) PULL_UP_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PULL ) </loc>
//      <o.31..31> PULL_UP_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTF_PULL  ---------------------------------
// SVD Line: 7398

//  <rtree> SFDITEM_REG__MDR_PORTF_PULL
//    <name> PULL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E8010) PORT Pull Up/Down Register </i>
//    <loc> ( (unsigned int)((MDR_PORTF_PULL >> 0) & 0xFFFFFFFF), ((MDR_PORTF_PULL = (MDR_PORTF_PULL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_DOWN_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PULL_PULL_UP_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTF_PD  ------------------------------
// SVD Line: 7601

unsigned int MDR_PORTF_PD __AT (0x400E8014);



// ------------------------------  Field Item: MDR_PORTF_PD_PD_0  ---------------------------------
// SVD Line: 7610

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_0
//    <name> PD_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400E8014) PD_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.0..0> PD_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_PD_PD_1  ---------------------------------
// SVD Line: 7616

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_1
//    <name> PD_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400E8014) PD_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.1..1> PD_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_PD_PD_2  ---------------------------------
// SVD Line: 7622

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_2
//    <name> PD_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400E8014) PD_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.2..2> PD_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_PD_PD_3  ---------------------------------
// SVD Line: 7628

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_3
//    <name> PD_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400E8014) PD_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.3..3> PD_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_PD_PD_4  ---------------------------------
// SVD Line: 7634

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_4
//    <name> PD_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400E8014) PD_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.4..4> PD_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_PD_PD_5  ---------------------------------
// SVD Line: 7640

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_5
//    <name> PD_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400E8014) PD_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.5..5> PD_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_PD_PD_6  ---------------------------------
// SVD Line: 7646

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_6
//    <name> PD_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400E8014) PD_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.6..6> PD_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_PD_PD_7  ---------------------------------
// SVD Line: 7652

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_7
//    <name> PD_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400E8014) PD_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.7..7> PD_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_PD_PD_8  ---------------------------------
// SVD Line: 7658

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_8
//    <name> PD_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400E8014) PD_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.8..8> PD_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTF_PD_PD_9  ---------------------------------
// SVD Line: 7664

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_9
//    <name> PD_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400E8014) PD_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.9..9> PD_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_PD_10  ---------------------------------
// SVD Line: 7670

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_10
//    <name> PD_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400E8014) PD_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.10..10> PD_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_PD_11  ---------------------------------
// SVD Line: 7676

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_11
//    <name> PD_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400E8014) PD_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.11..11> PD_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_PD_12  ---------------------------------
// SVD Line: 7682

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_12
//    <name> PD_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400E8014) PD_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.12..12> PD_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_PD_13  ---------------------------------
// SVD Line: 7688

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_13
//    <name> PD_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400E8014) PD_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.13..13> PD_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_PD_14  ---------------------------------
// SVD Line: 7694

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_14
//    <name> PD_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400E8014) PD_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.14..14> PD_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_PD_15  ---------------------------------
// SVD Line: 7700

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_15
//    <name> PD_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400E8014) PD_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.15..15> PD_15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_0  ---------------------------------
// SVD Line: 7706

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_0
//    <name> SHM_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400E8014) SHM_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.16..16> SHM_0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_1  ---------------------------------
// SVD Line: 7712

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_1
//    <name> SHM_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400E8014) SHM_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.17..17> SHM_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_2  ---------------------------------
// SVD Line: 7718

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_2
//    <name> SHM_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400E8014) SHM_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.18..18> SHM_2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_3  ---------------------------------
// SVD Line: 7724

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_3
//    <name> SHM_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400E8014) SHM_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.19..19> SHM_3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_4  ---------------------------------
// SVD Line: 7730

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_4
//    <name> SHM_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400E8014) SHM_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.20..20> SHM_4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_5  ---------------------------------
// SVD Line: 7736

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_5
//    <name> SHM_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400E8014) SHM_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.21..21> SHM_5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_6  ---------------------------------
// SVD Line: 7742

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_6
//    <name> SHM_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400E8014) SHM_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.22..22> SHM_6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_7  ---------------------------------
// SVD Line: 7748

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_7
//    <name> SHM_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400E8014) SHM_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.23..23> SHM_7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_8  ---------------------------------
// SVD Line: 7754

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_8
//    <name> SHM_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400E8014) SHM_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.24..24> SHM_8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_9  ---------------------------------
// SVD Line: 7760

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_9
//    <name> SHM_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400E8014) SHM_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.25..25> SHM_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_10  --------------------------------
// SVD Line: 7766

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_10
//    <name> SHM_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400E8014) SHM_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.26..26> SHM_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_11  --------------------------------
// SVD Line: 7772

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_11
//    <name> SHM_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400E8014) SHM_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.27..27> SHM_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_12  --------------------------------
// SVD Line: 7778

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_12
//    <name> SHM_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400E8014) SHM_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.28..28> SHM_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_13  --------------------------------
// SVD Line: 7784

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_13
//    <name> SHM_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400E8014) SHM_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.29..29> SHM_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_14  --------------------------------
// SVD Line: 7790

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_14
//    <name> SHM_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400E8014) SHM_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.30..30> SHM_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PD_SHM_15  --------------------------------
// SVD Line: 7796

//  <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_15
//    <name> SHM_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400E8014) SHM_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_PD ) </loc>
//      <o.31..31> SHM_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTF_PD  ----------------------------------
// SVD Line: 7601

//  <rtree> SFDITEM_REG__MDR_PORTF_PD
//    <name> PD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E8014) PORT Driver Mode Register </i>
//    <loc> ( (unsigned int)((MDR_PORTF_PD >> 0) & 0xFFFFFFFF), ((MDR_PORTF_PD = (MDR_PORTF_PD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_PD_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PD_SHM_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTF_PWR  ------------------------------
// SVD Line: 7804

unsigned int MDR_PORTF_PWR __AT (0x400E8018);



// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_0  --------------------------------
// SVD Line: 7813

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_0
//    <name> PWR_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400E8018) PWR_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 0) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_1  --------------------------------
// SVD Line: 7819

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_1
//    <name> PWR_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400E8018) PWR_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 2) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_2  --------------------------------
// SVD Line: 7825

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_2
//    <name> PWR_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400E8018) PWR_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 4) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_3  --------------------------------
// SVD Line: 7831

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_3
//    <name> PWR_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400E8018) PWR_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 6) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_4  --------------------------------
// SVD Line: 7837

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_4
//    <name> PWR_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x400E8018) PWR_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 8) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_5  --------------------------------
// SVD Line: 7843

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_5
//    <name> PWR_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x400E8018) PWR_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 10) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_6  --------------------------------
// SVD Line: 7849

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_6
//    <name> PWR_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400E8018) PWR_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 12) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_7  --------------------------------
// SVD Line: 7855

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_7
//    <name> PWR_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x400E8018) PWR_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 14) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_8  --------------------------------
// SVD Line: 7861

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_8
//    <name> PWR_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400E8018) PWR_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 16) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTF_PWR_PWR_9  --------------------------------
// SVD Line: 7867

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_9
//    <name> PWR_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x400E8018) PWR_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 18) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_PWR_PWR_10  --------------------------------
// SVD Line: 7873

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_10
//    <name> PWR_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x400E8018) PWR_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 20) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_PWR_PWR_11  --------------------------------
// SVD Line: 7879

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_11
//    <name> PWR_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x400E8018) PWR_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 22) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_PWR_PWR_12  --------------------------------
// SVD Line: 7885

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_12
//    <name> PWR_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x400E8018) PWR_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 24) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_PWR_PWR_13  --------------------------------
// SVD Line: 7891

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_13
//    <name> PWR_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x400E8018) PWR_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 26) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_PWR_PWR_14  --------------------------------
// SVD Line: 7897

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_14
//    <name> PWR_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x400E8018) PWR_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 28) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_PWR_PWR_15  --------------------------------
// SVD Line: 7903

//  <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_15
//    <name> PWR_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x400E8018) PWR_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTF_PWR >> 30) & 0x3), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTF_PWR  ---------------------------------
// SVD Line: 7804

//  <rtree> SFDITEM_REG__MDR_PORTF_PWR
//    <name> PWR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E8018) PORT Power Register </i>
//    <loc> ( (unsigned int)((MDR_PORTF_PWR >> 0) & 0xFFFFFFFF), ((MDR_PORTF_PWR = (MDR_PORTF_PWR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_PWR_PWR_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTF_GFEN  -----------------------------
// SVD Line: 7911

unsigned int MDR_PORTF_GFEN __AT (0x400E801C);



// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_0  -------------------------------
// SVD Line: 7920

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_0
//    <name> GFEN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400E801C) GFEN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.0..0> GFEN_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_1  -------------------------------
// SVD Line: 7926

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_1
//    <name> GFEN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400E801C) GFEN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.1..1> GFEN_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_2  -------------------------------
// SVD Line: 7932

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_2
//    <name> GFEN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400E801C) GFEN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.2..2> GFEN_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_3  -------------------------------
// SVD Line: 7938

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_3
//    <name> GFEN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400E801C) GFEN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.3..3> GFEN_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_4  -------------------------------
// SVD Line: 7944

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_4
//    <name> GFEN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400E801C) GFEN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.4..4> GFEN_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_5  -------------------------------
// SVD Line: 7950

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_5
//    <name> GFEN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400E801C) GFEN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.5..5> GFEN_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_6  -------------------------------
// SVD Line: 7956

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_6
//    <name> GFEN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400E801C) GFEN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.6..6> GFEN_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_7  -------------------------------
// SVD Line: 7962

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_7
//    <name> GFEN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400E801C) GFEN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.7..7> GFEN_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_8  -------------------------------
// SVD Line: 7968

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_8
//    <name> GFEN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400E801C) GFEN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.8..8> GFEN_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_GFEN_GFEN_9  -------------------------------
// SVD Line: 7974

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_9
//    <name> GFEN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400E801C) GFEN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.9..9> GFEN_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_GFEN_GFEN_10  -------------------------------
// SVD Line: 7980

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_10
//    <name> GFEN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400E801C) GFEN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.10..10> GFEN_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_GFEN_GFEN_11  -------------------------------
// SVD Line: 7986

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_11
//    <name> GFEN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400E801C) GFEN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.11..11> GFEN_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_GFEN_GFEN_12  -------------------------------
// SVD Line: 7992

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_12
//    <name> GFEN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400E801C) GFEN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.12..12> GFEN_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_GFEN_GFEN_13  -------------------------------
// SVD Line: 7998

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_13
//    <name> GFEN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400E801C) GFEN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.13..13> GFEN_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_GFEN_GFEN_14  -------------------------------
// SVD Line: 8004

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_14
//    <name> GFEN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400E801C) GFEN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.14..14> GFEN_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_GFEN_GFEN_15  -------------------------------
// SVD Line: 8010

//  <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_15
//    <name> GFEN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400E801C) GFEN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_GFEN ) </loc>
//      <o.15..15> GFEN_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTF_GFEN  ---------------------------------
// SVD Line: 7911

//  <rtree> SFDITEM_REG__MDR_PORTF_GFEN
//    <name> GFEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E801C) PORT Filter Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_PORTF_GFEN >> 0) & 0xFFFFFFFF), ((MDR_PORTF_GFEN = (MDR_PORTF_GFEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_GFEN_GFEN_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTF_SETTX  -----------------------------
// SVD Line: 8018

unsigned int MDR_PORTF_SETTX __AT (0x400E8020);



// ---------------------------  Field Item: MDR_PORTF_SETTX_SETTX_0  ------------------------------
// SVD Line: 8027

//  <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_0
//    <name> SETTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400E8020) SETTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_SETTX ) </loc>
//      <o.0..0> SETTX_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_SETTX_SETTX_1  ------------------------------
// SVD Line: 8033

//  <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_1
//    <name> SETTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400E8020) SETTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_SETTX ) </loc>
//      <o.1..1> SETTX_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_SETTX_SETTX_2  ------------------------------
// SVD Line: 8039

//  <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_2
//    <name> SETTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400E8020) SETTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_SETTX ) </loc>
//      <o.2..2> SETTX_2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_SETTX_SETTX_3  ------------------------------
// SVD Line: 8045

//  <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_3
//    <name> SETTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400E8020) SETTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_SETTX ) </loc>
//      <o.3..3> SETTX_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_SETTX_SETTX_4  ------------------------------
// SVD Line: 8051

//  <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_4
//    <name> SETTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400E8020) SETTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_SETTX ) </loc>
//      <o.4..4> SETTX_4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_SETTX_SETTX_5  ------------------------------
// SVD Line: 8057

//  <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_5
//    <name> SETTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400E8020) SETTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_SETTX ) </loc>
//      <o.5..5> SETTX_5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_SETTX_SETTX_6  ------------------------------
// SVD Line: 8063

//  <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_6
//    <name> SETTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400E8020) SETTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_SETTX ) </loc>
//      <o.6..6> SETTX_6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_SETTX_SETTX_7  ------------------------------
// SVD Line: 8069

//  <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_7
//    <name> SETTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400E8020) SETTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_SETTX ) </loc>
//      <o.7..7> SETTX_7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_SETTX_SETTX_8  ------------------------------
// SVD Line: 8075

//  <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_8
//    <name> SETTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400E8020) SETTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_SETTX ) </loc>
//      <o.8..8> SETTX_8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_SETTX_SETTX_9  ------------------------------
// SVD Line: 8081

//  <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_9
//    <name> SETTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400E8020) SETTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_SETTX ) </loc>
//      <o.9..9> SETTX_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_SETTX_SETTX_10  ------------------------------
// SVD Line: 8087

//  <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_10
//    <name> SETTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400E8020) SETTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_SETTX ) </loc>
//      <o.10..10> SETTX_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_SETTX_SETTX_11  ------------------------------
// SVD Line: 8093

//  <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_11
//    <name> SETTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400E8020) SETTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_SETTX ) </loc>
//      <o.11..11> SETTX_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_SETTX_SETTX_12  ------------------------------
// SVD Line: 8099

//  <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_12
//    <name> SETTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400E8020) SETTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_SETTX ) </loc>
//      <o.12..12> SETTX_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_SETTX_SETTX_13  ------------------------------
// SVD Line: 8105

//  <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_13
//    <name> SETTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400E8020) SETTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_SETTX ) </loc>
//      <o.13..13> SETTX_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_SETTX_SETTX_14  ------------------------------
// SVD Line: 8111

//  <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_14
//    <name> SETTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400E8020) SETTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_SETTX ) </loc>
//      <o.14..14> SETTX_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_SETTX_SETTX_15  ------------------------------
// SVD Line: 8117

//  <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_15
//    <name> SETTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400E8020) SETTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_SETTX ) </loc>
//      <o.15..15> SETTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTF_SETTX  --------------------------------
// SVD Line: 8018

//  <rtree> SFDITEM_REG__MDR_PORTF_SETTX
//    <name> SETTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E8020) Set Pin in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTF_SETTX >> 0) & 0xFFFFFFFF), ((MDR_PORTF_SETTX = (MDR_PORTF_SETTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_SETTX_SETTX_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTF_CLRTX  -----------------------------
// SVD Line: 8125

unsigned int MDR_PORTF_CLRTX __AT (0x400E8024);



// ---------------------------  Field Item: MDR_PORTF_CLRTX_CLRTX_0  ------------------------------
// SVD Line: 8134

//  <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_0
//    <name> CLRTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400E8024) CLRTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_CLRTX ) </loc>
//      <o.0..0> CLRTX_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_CLRTX_CLRTX_1  ------------------------------
// SVD Line: 8140

//  <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_1
//    <name> CLRTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400E8024) CLRTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_CLRTX ) </loc>
//      <o.1..1> CLRTX_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_CLRTX_CLRTX_2  ------------------------------
// SVD Line: 8146

//  <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_2
//    <name> CLRTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400E8024) CLRTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_CLRTX ) </loc>
//      <o.2..2> CLRTX_2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_CLRTX_CLRTX_3  ------------------------------
// SVD Line: 8152

//  <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_3
//    <name> CLRTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400E8024) CLRTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_CLRTX ) </loc>
//      <o.3..3> CLRTX_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_CLRTX_CLRTX_4  ------------------------------
// SVD Line: 8158

//  <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_4
//    <name> CLRTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400E8024) CLRTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_CLRTX ) </loc>
//      <o.4..4> CLRTX_4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_CLRTX_CLRTX_5  ------------------------------
// SVD Line: 8164

//  <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_5
//    <name> CLRTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400E8024) CLRTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_CLRTX ) </loc>
//      <o.5..5> CLRTX_5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_CLRTX_CLRTX_6  ------------------------------
// SVD Line: 8170

//  <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_6
//    <name> CLRTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400E8024) CLRTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_CLRTX ) </loc>
//      <o.6..6> CLRTX_6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_CLRTX_CLRTX_7  ------------------------------
// SVD Line: 8176

//  <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_7
//    <name> CLRTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400E8024) CLRTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_CLRTX ) </loc>
//      <o.7..7> CLRTX_7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_CLRTX_CLRTX_8  ------------------------------
// SVD Line: 8182

//  <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_8
//    <name> CLRTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400E8024) CLRTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_CLRTX ) </loc>
//      <o.8..8> CLRTX_8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_CLRTX_CLRTX_9  ------------------------------
// SVD Line: 8188

//  <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_9
//    <name> CLRTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400E8024) CLRTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_CLRTX ) </loc>
//      <o.9..9> CLRTX_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_CLRTX_CLRTX_10  ------------------------------
// SVD Line: 8194

//  <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_10
//    <name> CLRTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400E8024) CLRTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_CLRTX ) </loc>
//      <o.10..10> CLRTX_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_CLRTX_CLRTX_11  ------------------------------
// SVD Line: 8200

//  <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_11
//    <name> CLRTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400E8024) CLRTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_CLRTX ) </loc>
//      <o.11..11> CLRTX_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_CLRTX_CLRTX_12  ------------------------------
// SVD Line: 8206

//  <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_12
//    <name> CLRTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400E8024) CLRTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_CLRTX ) </loc>
//      <o.12..12> CLRTX_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_CLRTX_CLRTX_13  ------------------------------
// SVD Line: 8212

//  <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_13
//    <name> CLRTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400E8024) CLRTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_CLRTX ) </loc>
//      <o.13..13> CLRTX_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_CLRTX_CLRTX_14  ------------------------------
// SVD Line: 8218

//  <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_14
//    <name> CLRTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400E8024) CLRTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_CLRTX ) </loc>
//      <o.14..14> CLRTX_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTF_CLRTX_CLRTX_15  ------------------------------
// SVD Line: 8224

//  <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_15
//    <name> CLRTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400E8024) CLRTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_CLRTX ) </loc>
//      <o.15..15> CLRTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTF_CLRTX  --------------------------------
// SVD Line: 8125

//  <rtree> SFDITEM_REG__MDR_PORTF_CLRTX
//    <name> CLRTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E8024) Clear Pin in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTF_CLRTX >> 0) & 0xFFFFFFFF), ((MDR_PORTF_CLRTX = (MDR_PORTF_CLRTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_CLRTX_CLRTX_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTF_RDTX  -----------------------------
// SVD Line: 8232

unsigned int MDR_PORTF_RDTX __AT (0x400E8028);



// ----------------------------  Field Item: MDR_PORTF_RDTX_RDTX_0  -------------------------------
// SVD Line: 8241

//  <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_0
//    <name> RDTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400E8028) RDTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RDTX ) </loc>
//      <o.0..0> RDTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RDTX_RDTX_1  -------------------------------
// SVD Line: 8247

//  <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_1
//    <name> RDTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400E8028) RDTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RDTX ) </loc>
//      <o.1..1> RDTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RDTX_RDTX_2  -------------------------------
// SVD Line: 8253

//  <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_2
//    <name> RDTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400E8028) RDTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RDTX ) </loc>
//      <o.2..2> RDTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RDTX_RDTX_3  -------------------------------
// SVD Line: 8259

//  <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_3
//    <name> RDTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400E8028) RDTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RDTX ) </loc>
//      <o.3..3> RDTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RDTX_RDTX_4  -------------------------------
// SVD Line: 8265

//  <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_4
//    <name> RDTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400E8028) RDTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RDTX ) </loc>
//      <o.4..4> RDTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RDTX_RDTX_5  -------------------------------
// SVD Line: 8271

//  <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_5
//    <name> RDTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400E8028) RDTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RDTX ) </loc>
//      <o.5..5> RDTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RDTX_RDTX_6  -------------------------------
// SVD Line: 8277

//  <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_6
//    <name> RDTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400E8028) RDTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RDTX ) </loc>
//      <o.6..6> RDTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RDTX_RDTX_7  -------------------------------
// SVD Line: 8283

//  <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_7
//    <name> RDTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400E8028) RDTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RDTX ) </loc>
//      <o.7..7> RDTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RDTX_RDTX_8  -------------------------------
// SVD Line: 8289

//  <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_8
//    <name> RDTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400E8028) RDTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RDTX ) </loc>
//      <o.8..8> RDTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTF_RDTX_RDTX_9  -------------------------------
// SVD Line: 8295

//  <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_9
//    <name> RDTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400E8028) RDTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RDTX ) </loc>
//      <o.9..9> RDTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_RDTX_RDTX_10  -------------------------------
// SVD Line: 8301

//  <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_10
//    <name> RDTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400E8028) RDTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RDTX ) </loc>
//      <o.10..10> RDTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_RDTX_RDTX_11  -------------------------------
// SVD Line: 8307

//  <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_11
//    <name> RDTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400E8028) RDTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RDTX ) </loc>
//      <o.11..11> RDTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_RDTX_RDTX_12  -------------------------------
// SVD Line: 8313

//  <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_12
//    <name> RDTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400E8028) RDTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RDTX ) </loc>
//      <o.12..12> RDTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_RDTX_RDTX_13  -------------------------------
// SVD Line: 8319

//  <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_13
//    <name> RDTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400E8028) RDTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RDTX ) </loc>
//      <o.13..13> RDTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_RDTX_RDTX_14  -------------------------------
// SVD Line: 8325

//  <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_14
//    <name> RDTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400E8028) RDTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RDTX ) </loc>
//      <o.14..14> RDTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTF_RDTX_RDTX_15  -------------------------------
// SVD Line: 8331

//  <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_15
//    <name> RDTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400E8028) RDTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTF_RDTX ) </loc>
//      <o.15..15> RDTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTF_RDTX  ---------------------------------
// SVD Line: 8232

//  <rtree> SFDITEM_REG__MDR_PORTF_RDTX
//    <name> RDTX </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x400E8028) Read Pin out in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTF_RDTX >> 0) & 0xFFFFFFFF), ((MDR_PORTF_RDTX = (MDR_PORTF_RDTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTF_RDTX_RDTX_15 </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_PORTF  -----------------------------------
// SVD Line: 8369

//  <view> MDR_PORTF
//    <name> MDR_PORTF </name>
//    <item> SFDITEM_REG__MDR_PORTF_RXTX </item>
//    <item> SFDITEM_REG__MDR_PORTF_OE </item>
//    <item> SFDITEM_REG__MDR_PORTF_FUNC </item>
//    <item> SFDITEM_REG__MDR_PORTF_ANALOG </item>
//    <item> SFDITEM_REG__MDR_PORTF_PULL </item>
//    <item> SFDITEM_REG__MDR_PORTF_PD </item>
//    <item> SFDITEM_REG__MDR_PORTF_PWR </item>
//    <item> SFDITEM_REG__MDR_PORTF_GFEN </item>
//    <item> SFDITEM_REG__MDR_PORTF_SETTX </item>
//    <item> SFDITEM_REG__MDR_PORTF_CLRTX </item>
//    <item> SFDITEM_REG__MDR_PORTF_RDTX </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_PORTG_RXTX  -----------------------------
// SVD Line: 6970

unsigned int MDR_PORTG_RXTX __AT (0x40118000);



// ----------------------------  Field Item: MDR_PORTG_RXTX_RXTX_0  -------------------------------
// SVD Line: 6979

//  <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_0
//    <name> RXTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40118000) RXTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RXTX ) </loc>
//      <o.0..0> RXTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_RXTX_RXTX_1  -------------------------------
// SVD Line: 6985

//  <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_1
//    <name> RXTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40118000) RXTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RXTX ) </loc>
//      <o.1..1> RXTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_RXTX_RXTX_2  -------------------------------
// SVD Line: 6991

//  <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_2
//    <name> RXTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40118000) RXTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RXTX ) </loc>
//      <o.2..2> RXTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_RXTX_RXTX_3  -------------------------------
// SVD Line: 6997

//  <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_3
//    <name> RXTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40118000) RXTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RXTX ) </loc>
//      <o.3..3> RXTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_RXTX_RXTX_4  -------------------------------
// SVD Line: 7003

//  <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_4
//    <name> RXTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40118000) RXTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RXTX ) </loc>
//      <o.4..4> RXTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_RXTX_RXTX_5  -------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_5
//    <name> RXTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40118000) RXTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RXTX ) </loc>
//      <o.5..5> RXTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_RXTX_RXTX_6  -------------------------------
// SVD Line: 7015

//  <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_6
//    <name> RXTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40118000) RXTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RXTX ) </loc>
//      <o.6..6> RXTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_RXTX_RXTX_7  -------------------------------
// SVD Line: 7021

//  <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_7
//    <name> RXTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40118000) RXTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RXTX ) </loc>
//      <o.7..7> RXTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_RXTX_RXTX_8  -------------------------------
// SVD Line: 7027

//  <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_8
//    <name> RXTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40118000) RXTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RXTX ) </loc>
//      <o.8..8> RXTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_RXTX_RXTX_9  -------------------------------
// SVD Line: 7033

//  <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_9
//    <name> RXTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40118000) RXTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RXTX ) </loc>
//      <o.9..9> RXTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_RXTX_RXTX_10  -------------------------------
// SVD Line: 7039

//  <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_10
//    <name> RXTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40118000) RXTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RXTX ) </loc>
//      <o.10..10> RXTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_RXTX_RXTX_11  -------------------------------
// SVD Line: 7045

//  <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_11
//    <name> RXTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40118000) RXTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RXTX ) </loc>
//      <o.11..11> RXTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_RXTX_RXTX_12  -------------------------------
// SVD Line: 7051

//  <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_12
//    <name> RXTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40118000) RXTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RXTX ) </loc>
//      <o.12..12> RXTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_RXTX_RXTX_13  -------------------------------
// SVD Line: 7057

//  <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_13
//    <name> RXTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40118000) RXTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RXTX ) </loc>
//      <o.13..13> RXTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_RXTX_RXTX_14  -------------------------------
// SVD Line: 7063

//  <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_14
//    <name> RXTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40118000) RXTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RXTX ) </loc>
//      <o.14..14> RXTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_RXTX_RXTX_15  -------------------------------
// SVD Line: 7069

//  <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_15
//    <name> RXTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40118000) RXTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RXTX ) </loc>
//      <o.15..15> RXTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTG_RXTX  ---------------------------------
// SVD Line: 6970

//  <rtree> SFDITEM_REG__MDR_PORTG_RXTX
//    <name> RXTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40118000) PORT Data Register </i>
//    <loc> ( (unsigned int)((MDR_PORTG_RXTX >> 0) & 0xFFFFFFFF), ((MDR_PORTG_RXTX = (MDR_PORTG_RXTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RXTX_RXTX_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTG_OE  ------------------------------
// SVD Line: 7077

unsigned int MDR_PORTG_OE __AT (0x40118004);



// ------------------------------  Field Item: MDR_PORTG_OE_OE_0  ---------------------------------
// SVD Line: 7086

//  <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_0
//    <name> OE_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40118004) OE_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_OE ) </loc>
//      <o.0..0> OE_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTG_OE_OE_1  ---------------------------------
// SVD Line: 7092

//  <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_1
//    <name> OE_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40118004) OE_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_OE ) </loc>
//      <o.1..1> OE_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTG_OE_OE_2  ---------------------------------
// SVD Line: 7098

//  <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_2
//    <name> OE_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40118004) OE_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_OE ) </loc>
//      <o.2..2> OE_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTG_OE_OE_3  ---------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_3
//    <name> OE_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40118004) OE_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_OE ) </loc>
//      <o.3..3> OE_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTG_OE_OE_4  ---------------------------------
// SVD Line: 7110

//  <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_4
//    <name> OE_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40118004) OE_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_OE ) </loc>
//      <o.4..4> OE_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTG_OE_OE_5  ---------------------------------
// SVD Line: 7116

//  <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_5
//    <name> OE_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40118004) OE_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_OE ) </loc>
//      <o.5..5> OE_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTG_OE_OE_6  ---------------------------------
// SVD Line: 7122

//  <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_6
//    <name> OE_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40118004) OE_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_OE ) </loc>
//      <o.6..6> OE_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTG_OE_OE_7  ---------------------------------
// SVD Line: 7128

//  <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_7
//    <name> OE_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40118004) OE_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_OE ) </loc>
//      <o.7..7> OE_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTG_OE_OE_8  ---------------------------------
// SVD Line: 7134

//  <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_8
//    <name> OE_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40118004) OE_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_OE ) </loc>
//      <o.8..8> OE_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTG_OE_OE_9  ---------------------------------
// SVD Line: 7140

//  <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_9
//    <name> OE_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40118004) OE_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_OE ) </loc>
//      <o.9..9> OE_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_OE_OE_10  ---------------------------------
// SVD Line: 7146

//  <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_10
//    <name> OE_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40118004) OE_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_OE ) </loc>
//      <o.10..10> OE_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_OE_OE_11  ---------------------------------
// SVD Line: 7152

//  <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_11
//    <name> OE_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40118004) OE_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_OE ) </loc>
//      <o.11..11> OE_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_OE_OE_12  ---------------------------------
// SVD Line: 7158

//  <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_12
//    <name> OE_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40118004) OE_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_OE ) </loc>
//      <o.12..12> OE_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_OE_OE_13  ---------------------------------
// SVD Line: 7164

//  <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_13
//    <name> OE_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40118004) OE_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_OE ) </loc>
//      <o.13..13> OE_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_OE_OE_14  ---------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_14
//    <name> OE_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40118004) OE_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_OE ) </loc>
//      <o.14..14> OE_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_OE_OE_15  ---------------------------------
// SVD Line: 7176

//  <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_15
//    <name> OE_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40118004) OE_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_OE ) </loc>
//      <o.15..15> OE_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTG_OE  ----------------------------------
// SVD Line: 7077

//  <rtree> SFDITEM_REG__MDR_PORTG_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40118004) PORT Output Enable Register </i>
//    <loc> ( (unsigned int)((MDR_PORTG_OE >> 0) & 0xFFFFFFFF), ((MDR_PORTG_OE = (MDR_PORTG_OE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_OE_OE_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTG_FUNC  -----------------------------
// SVD Line: 7184

unsigned int MDR_PORTG_FUNC __AT (0x40118008);



// ----------------------------  Field Item: MDR_PORTG_FUNC_MODE_0  -------------------------------
// SVD Line: 7193

//  <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_0
//    <name> MODE_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40118008) MODE_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_FUNC >> 0) & 0x3), ((MDR_PORTG_FUNC = (MDR_PORTG_FUNC & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_FUNC_MODE_1  -------------------------------
// SVD Line: 7199

//  <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_1
//    <name> MODE_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40118008) MODE_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_FUNC >> 2) & 0x3), ((MDR_PORTG_FUNC = (MDR_PORTG_FUNC & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_FUNC_MODE_2  -------------------------------
// SVD Line: 7205

//  <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_2
//    <name> MODE_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40118008) MODE_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_FUNC >> 4) & 0x3), ((MDR_PORTG_FUNC = (MDR_PORTG_FUNC & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_FUNC_MODE_3  -------------------------------
// SVD Line: 7211

//  <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_3
//    <name> MODE_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40118008) MODE_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_FUNC >> 6) & 0x3), ((MDR_PORTG_FUNC = (MDR_PORTG_FUNC & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_FUNC_MODE_4  -------------------------------
// SVD Line: 7217

//  <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_4
//    <name> MODE_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40118008) MODE_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_FUNC >> 8) & 0x3), ((MDR_PORTG_FUNC = (MDR_PORTG_FUNC & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_FUNC_MODE_5  -------------------------------
// SVD Line: 7223

//  <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_5
//    <name> MODE_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40118008) MODE_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_FUNC >> 10) & 0x3), ((MDR_PORTG_FUNC = (MDR_PORTG_FUNC & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_FUNC_MODE_6  -------------------------------
// SVD Line: 7229

//  <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_6
//    <name> MODE_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40118008) MODE_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_FUNC >> 12) & 0x3), ((MDR_PORTG_FUNC = (MDR_PORTG_FUNC & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_FUNC_MODE_7  -------------------------------
// SVD Line: 7235

//  <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_7
//    <name> MODE_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40118008) MODE_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_FUNC >> 14) & 0x3), ((MDR_PORTG_FUNC = (MDR_PORTG_FUNC & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_FUNC_MODE_8  -------------------------------
// SVD Line: 7241

//  <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_8
//    <name> MODE_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40118008) MODE_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_FUNC >> 16) & 0x3), ((MDR_PORTG_FUNC = (MDR_PORTG_FUNC & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_FUNC_MODE_9  -------------------------------
// SVD Line: 7247

//  <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_9
//    <name> MODE_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40118008) MODE_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_FUNC >> 18) & 0x3), ((MDR_PORTG_FUNC = (MDR_PORTG_FUNC & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_FUNC_MODE_10  -------------------------------
// SVD Line: 7253

//  <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_10
//    <name> MODE_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40118008) MODE_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_FUNC >> 20) & 0x3), ((MDR_PORTG_FUNC = (MDR_PORTG_FUNC & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_FUNC_MODE_11  -------------------------------
// SVD Line: 7259

//  <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_11
//    <name> MODE_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40118008) MODE_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_FUNC >> 22) & 0x3), ((MDR_PORTG_FUNC = (MDR_PORTG_FUNC & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_FUNC_MODE_12  -------------------------------
// SVD Line: 7265

//  <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_12
//    <name> MODE_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40118008) MODE_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_FUNC >> 24) & 0x3), ((MDR_PORTG_FUNC = (MDR_PORTG_FUNC & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_FUNC_MODE_13  -------------------------------
// SVD Line: 7271

//  <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_13
//    <name> MODE_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40118008) MODE_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_FUNC >> 26) & 0x3), ((MDR_PORTG_FUNC = (MDR_PORTG_FUNC & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_FUNC_MODE_14  -------------------------------
// SVD Line: 7277

//  <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_14
//    <name> MODE_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40118008) MODE_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_FUNC >> 28) & 0x3), ((MDR_PORTG_FUNC = (MDR_PORTG_FUNC & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_FUNC_MODE_15  -------------------------------
// SVD Line: 7283

//  <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_15
//    <name> MODE_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40118008) MODE_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_FUNC >> 30) & 0x3), ((MDR_PORTG_FUNC = (MDR_PORTG_FUNC & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTG_FUNC  ---------------------------------
// SVD Line: 7184

//  <rtree> SFDITEM_REG__MDR_PORTG_FUNC
//    <name> FUNC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40118008) PORT Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTG_FUNC >> 0) & 0xFFFFFFFF), ((MDR_PORTG_FUNC = (MDR_PORTG_FUNC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_FUNC_MODE_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTG_ANALOG  ----------------------------
// SVD Line: 7291

unsigned int MDR_PORTG_ANALOG __AT (0x4011800C);



// ------------------------  Field Item: MDR_PORTG_ANALOG_ANALOG_EN_0  ----------------------------
// SVD Line: 7300

//  <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_0
//    <name> ANALOG_EN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4011800C) ANALOG_EN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_ANALOG ) </loc>
//      <o.0..0> ANALOG_EN_0
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTG_ANALOG_ANALOG_EN_1  ----------------------------
// SVD Line: 7306

//  <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_1
//    <name> ANALOG_EN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4011800C) ANALOG_EN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_ANALOG ) </loc>
//      <o.1..1> ANALOG_EN_1
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTG_ANALOG_ANALOG_EN_2  ----------------------------
// SVD Line: 7312

//  <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_2
//    <name> ANALOG_EN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4011800C) ANALOG_EN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_ANALOG ) </loc>
//      <o.2..2> ANALOG_EN_2
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTG_ANALOG_ANALOG_EN_3  ----------------------------
// SVD Line: 7318

//  <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_3
//    <name> ANALOG_EN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4011800C) ANALOG_EN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_ANALOG ) </loc>
//      <o.3..3> ANALOG_EN_3
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTG_ANALOG_ANALOG_EN_4  ----------------------------
// SVD Line: 7324

//  <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_4
//    <name> ANALOG_EN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4011800C) ANALOG_EN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_ANALOG ) </loc>
//      <o.4..4> ANALOG_EN_4
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTG_ANALOG_ANALOG_EN_5  ----------------------------
// SVD Line: 7330

//  <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_5
//    <name> ANALOG_EN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4011800C) ANALOG_EN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_ANALOG ) </loc>
//      <o.5..5> ANALOG_EN_5
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTG_ANALOG_ANALOG_EN_6  ----------------------------
// SVD Line: 7336

//  <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_6
//    <name> ANALOG_EN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4011800C) ANALOG_EN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_ANALOG ) </loc>
//      <o.6..6> ANALOG_EN_6
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTG_ANALOG_ANALOG_EN_7  ----------------------------
// SVD Line: 7342

//  <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_7
//    <name> ANALOG_EN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4011800C) ANALOG_EN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_ANALOG ) </loc>
//      <o.7..7> ANALOG_EN_7
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTG_ANALOG_ANALOG_EN_8  ----------------------------
// SVD Line: 7348

//  <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_8
//    <name> ANALOG_EN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4011800C) ANALOG_EN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_ANALOG ) </loc>
//      <o.8..8> ANALOG_EN_8
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTG_ANALOG_ANALOG_EN_9  ----------------------------
// SVD Line: 7354

//  <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_9
//    <name> ANALOG_EN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4011800C) ANALOG_EN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_ANALOG ) </loc>
//      <o.9..9> ANALOG_EN_9
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTG_ANALOG_ANALOG_EN_10  ---------------------------
// SVD Line: 7360

//  <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_10
//    <name> ANALOG_EN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4011800C) ANALOG_EN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_ANALOG ) </loc>
//      <o.10..10> ANALOG_EN_10
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTG_ANALOG_ANALOG_EN_11  ---------------------------
// SVD Line: 7366

//  <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_11
//    <name> ANALOG_EN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4011800C) ANALOG_EN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_ANALOG ) </loc>
//      <o.11..11> ANALOG_EN_11
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTG_ANALOG_ANALOG_EN_12  ---------------------------
// SVD Line: 7372

//  <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_12
//    <name> ANALOG_EN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4011800C) ANALOG_EN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_ANALOG ) </loc>
//      <o.12..12> ANALOG_EN_12
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTG_ANALOG_ANALOG_EN_13  ---------------------------
// SVD Line: 7378

//  <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_13
//    <name> ANALOG_EN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4011800C) ANALOG_EN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_ANALOG ) </loc>
//      <o.13..13> ANALOG_EN_13
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTG_ANALOG_ANALOG_EN_14  ---------------------------
// SVD Line: 7384

//  <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_14
//    <name> ANALOG_EN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4011800C) ANALOG_EN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_ANALOG ) </loc>
//      <o.14..14> ANALOG_EN_14
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTG_ANALOG_ANALOG_EN_15  ---------------------------
// SVD Line: 7390

//  <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_15
//    <name> ANALOG_EN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4011800C) ANALOG_EN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_ANALOG ) </loc>
//      <o.15..15> ANALOG_EN_15
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_PORTG_ANALOG  --------------------------------
// SVD Line: 7291

//  <rtree> SFDITEM_REG__MDR_PORTG_ANALOG
//    <name> ANALOG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4011800C) PORT Analog Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTG_ANALOG >> 0) & 0xFFFFFFFF), ((MDR_PORTG_ANALOG = (MDR_PORTG_ANALOG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_ANALOG_ANALOG_EN_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTG_PULL  -----------------------------
// SVD Line: 7398

unsigned int MDR_PORTG_PULL __AT (0x40118010);



// -------------------------  Field Item: MDR_PORTG_PULL_PULL_DOWN_0  -----------------------------
// SVD Line: 7407

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_0
//    <name> PULL_DOWN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40118010) PULL_DOWN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.0..0> PULL_DOWN_0
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTG_PULL_PULL_DOWN_1  -----------------------------
// SVD Line: 7413

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_1
//    <name> PULL_DOWN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40118010) PULL_DOWN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.1..1> PULL_DOWN_1
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTG_PULL_PULL_DOWN_2  -----------------------------
// SVD Line: 7419

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_2
//    <name> PULL_DOWN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40118010) PULL_DOWN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.2..2> PULL_DOWN_2
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTG_PULL_PULL_DOWN_3  -----------------------------
// SVD Line: 7425

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_3
//    <name> PULL_DOWN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40118010) PULL_DOWN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.3..3> PULL_DOWN_3
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTG_PULL_PULL_DOWN_4  -----------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_4
//    <name> PULL_DOWN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40118010) PULL_DOWN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.4..4> PULL_DOWN_4
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTG_PULL_PULL_DOWN_5  -----------------------------
// SVD Line: 7437

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_5
//    <name> PULL_DOWN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40118010) PULL_DOWN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.5..5> PULL_DOWN_5
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTG_PULL_PULL_DOWN_6  -----------------------------
// SVD Line: 7443

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_6
//    <name> PULL_DOWN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40118010) PULL_DOWN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.6..6> PULL_DOWN_6
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTG_PULL_PULL_DOWN_7  -----------------------------
// SVD Line: 7449

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_7
//    <name> PULL_DOWN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40118010) PULL_DOWN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.7..7> PULL_DOWN_7
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTG_PULL_PULL_DOWN_8  -----------------------------
// SVD Line: 7455

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_8
//    <name> PULL_DOWN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40118010) PULL_DOWN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.8..8> PULL_DOWN_8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTG_PULL_PULL_DOWN_9  -----------------------------
// SVD Line: 7461

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_9
//    <name> PULL_DOWN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40118010) PULL_DOWN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.9..9> PULL_DOWN_9
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTG_PULL_PULL_DOWN_10  ----------------------------
// SVD Line: 7467

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_10
//    <name> PULL_DOWN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40118010) PULL_DOWN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.10..10> PULL_DOWN_10
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTG_PULL_PULL_DOWN_11  ----------------------------
// SVD Line: 7473

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_11
//    <name> PULL_DOWN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40118010) PULL_DOWN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.11..11> PULL_DOWN_11
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTG_PULL_PULL_DOWN_12  ----------------------------
// SVD Line: 7479

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_12
//    <name> PULL_DOWN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40118010) PULL_DOWN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.12..12> PULL_DOWN_12
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTG_PULL_PULL_DOWN_13  ----------------------------
// SVD Line: 7485

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_13
//    <name> PULL_DOWN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40118010) PULL_DOWN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.13..13> PULL_DOWN_13
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTG_PULL_PULL_DOWN_14  ----------------------------
// SVD Line: 7491

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_14
//    <name> PULL_DOWN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40118010) PULL_DOWN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.14..14> PULL_DOWN_14
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTG_PULL_PULL_DOWN_15  ----------------------------
// SVD Line: 7497

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_15
//    <name> PULL_DOWN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40118010) PULL_DOWN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.15..15> PULL_DOWN_15
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_PULL_PULL_UP_0  ------------------------------
// SVD Line: 7503

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_0
//    <name> PULL_UP_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40118010) PULL_UP_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.16..16> PULL_UP_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_PULL_PULL_UP_1  ------------------------------
// SVD Line: 7509

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_1
//    <name> PULL_UP_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40118010) PULL_UP_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.17..17> PULL_UP_1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_PULL_PULL_UP_2  ------------------------------
// SVD Line: 7515

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_2
//    <name> PULL_UP_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40118010) PULL_UP_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.18..18> PULL_UP_2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_PULL_PULL_UP_3  ------------------------------
// SVD Line: 7521

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_3
//    <name> PULL_UP_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40118010) PULL_UP_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.19..19> PULL_UP_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_PULL_PULL_UP_4  ------------------------------
// SVD Line: 7527

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_4
//    <name> PULL_UP_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40118010) PULL_UP_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.20..20> PULL_UP_4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_PULL_PULL_UP_5  ------------------------------
// SVD Line: 7533

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_5
//    <name> PULL_UP_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40118010) PULL_UP_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.21..21> PULL_UP_5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_PULL_PULL_UP_6  ------------------------------
// SVD Line: 7539

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_6
//    <name> PULL_UP_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40118010) PULL_UP_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.22..22> PULL_UP_6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_PULL_PULL_UP_7  ------------------------------
// SVD Line: 7545

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_7
//    <name> PULL_UP_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40118010) PULL_UP_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.23..23> PULL_UP_7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_PULL_PULL_UP_8  ------------------------------
// SVD Line: 7551

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_8
//    <name> PULL_UP_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40118010) PULL_UP_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.24..24> PULL_UP_8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_PULL_PULL_UP_9  ------------------------------
// SVD Line: 7557

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_9
//    <name> PULL_UP_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40118010) PULL_UP_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.25..25> PULL_UP_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_PULL_PULL_UP_10  -----------------------------
// SVD Line: 7563

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_10
//    <name> PULL_UP_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40118010) PULL_UP_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.26..26> PULL_UP_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_PULL_PULL_UP_11  -----------------------------
// SVD Line: 7569

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_11
//    <name> PULL_UP_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40118010) PULL_UP_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.27..27> PULL_UP_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_PULL_PULL_UP_12  -----------------------------
// SVD Line: 7575

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_12
//    <name> PULL_UP_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40118010) PULL_UP_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.28..28> PULL_UP_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_PULL_PULL_UP_13  -----------------------------
// SVD Line: 7581

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_13
//    <name> PULL_UP_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40118010) PULL_UP_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.29..29> PULL_UP_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_PULL_PULL_UP_14  -----------------------------
// SVD Line: 7587

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_14
//    <name> PULL_UP_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40118010) PULL_UP_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.30..30> PULL_UP_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_PULL_PULL_UP_15  -----------------------------
// SVD Line: 7593

//  <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_15
//    <name> PULL_UP_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40118010) PULL_UP_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PULL ) </loc>
//      <o.31..31> PULL_UP_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTG_PULL  ---------------------------------
// SVD Line: 7398

//  <rtree> SFDITEM_REG__MDR_PORTG_PULL
//    <name> PULL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40118010) PORT Pull Up/Down Register </i>
//    <loc> ( (unsigned int)((MDR_PORTG_PULL >> 0) & 0xFFFFFFFF), ((MDR_PORTG_PULL = (MDR_PORTG_PULL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_DOWN_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PULL_PULL_UP_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTG_PD  ------------------------------
// SVD Line: 7601

unsigned int MDR_PORTG_PD __AT (0x40118014);



// ------------------------------  Field Item: MDR_PORTG_PD_PD_0  ---------------------------------
// SVD Line: 7610

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_0
//    <name> PD_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40118014) PD_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.0..0> PD_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTG_PD_PD_1  ---------------------------------
// SVD Line: 7616

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_1
//    <name> PD_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40118014) PD_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.1..1> PD_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTG_PD_PD_2  ---------------------------------
// SVD Line: 7622

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_2
//    <name> PD_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40118014) PD_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.2..2> PD_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTG_PD_PD_3  ---------------------------------
// SVD Line: 7628

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_3
//    <name> PD_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40118014) PD_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.3..3> PD_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTG_PD_PD_4  ---------------------------------
// SVD Line: 7634

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_4
//    <name> PD_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40118014) PD_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.4..4> PD_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTG_PD_PD_5  ---------------------------------
// SVD Line: 7640

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_5
//    <name> PD_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40118014) PD_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.5..5> PD_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTG_PD_PD_6  ---------------------------------
// SVD Line: 7646

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_6
//    <name> PD_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40118014) PD_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.6..6> PD_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTG_PD_PD_7  ---------------------------------
// SVD Line: 7652

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_7
//    <name> PD_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40118014) PD_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.7..7> PD_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTG_PD_PD_8  ---------------------------------
// SVD Line: 7658

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_8
//    <name> PD_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40118014) PD_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.8..8> PD_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTG_PD_PD_9  ---------------------------------
// SVD Line: 7664

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_9
//    <name> PD_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40118014) PD_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.9..9> PD_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_PD_10  ---------------------------------
// SVD Line: 7670

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_10
//    <name> PD_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40118014) PD_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.10..10> PD_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_PD_11  ---------------------------------
// SVD Line: 7676

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_11
//    <name> PD_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40118014) PD_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.11..11> PD_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_PD_12  ---------------------------------
// SVD Line: 7682

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_12
//    <name> PD_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40118014) PD_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.12..12> PD_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_PD_13  ---------------------------------
// SVD Line: 7688

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_13
//    <name> PD_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40118014) PD_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.13..13> PD_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_PD_14  ---------------------------------
// SVD Line: 7694

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_14
//    <name> PD_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40118014) PD_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.14..14> PD_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_PD_15  ---------------------------------
// SVD Line: 7700

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_15
//    <name> PD_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40118014) PD_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.15..15> PD_15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_SHM_0  ---------------------------------
// SVD Line: 7706

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_0
//    <name> SHM_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40118014) SHM_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.16..16> SHM_0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_SHM_1  ---------------------------------
// SVD Line: 7712

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_1
//    <name> SHM_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40118014) SHM_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.17..17> SHM_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_SHM_2  ---------------------------------
// SVD Line: 7718

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_2
//    <name> SHM_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40118014) SHM_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.18..18> SHM_2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_SHM_3  ---------------------------------
// SVD Line: 7724

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_3
//    <name> SHM_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40118014) SHM_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.19..19> SHM_3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_SHM_4  ---------------------------------
// SVD Line: 7730

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_4
//    <name> SHM_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40118014) SHM_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.20..20> SHM_4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_SHM_5  ---------------------------------
// SVD Line: 7736

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_5
//    <name> SHM_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40118014) SHM_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.21..21> SHM_5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_SHM_6  ---------------------------------
// SVD Line: 7742

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_6
//    <name> SHM_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40118014) SHM_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.22..22> SHM_6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_SHM_7  ---------------------------------
// SVD Line: 7748

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_7
//    <name> SHM_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40118014) SHM_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.23..23> SHM_7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_SHM_8  ---------------------------------
// SVD Line: 7754

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_8
//    <name> SHM_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40118014) SHM_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.24..24> SHM_8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_SHM_9  ---------------------------------
// SVD Line: 7760

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_9
//    <name> SHM_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40118014) SHM_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.25..25> SHM_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_SHM_10  --------------------------------
// SVD Line: 7766

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_10
//    <name> SHM_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40118014) SHM_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.26..26> SHM_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_SHM_11  --------------------------------
// SVD Line: 7772

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_11
//    <name> SHM_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40118014) SHM_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.27..27> SHM_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_SHM_12  --------------------------------
// SVD Line: 7778

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_12
//    <name> SHM_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40118014) SHM_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.28..28> SHM_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_SHM_13  --------------------------------
// SVD Line: 7784

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_13
//    <name> SHM_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40118014) SHM_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.29..29> SHM_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_SHM_14  --------------------------------
// SVD Line: 7790

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_14
//    <name> SHM_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40118014) SHM_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.30..30> SHM_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PD_SHM_15  --------------------------------
// SVD Line: 7796

//  <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_15
//    <name> SHM_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40118014) SHM_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_PD ) </loc>
//      <o.31..31> SHM_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTG_PD  ----------------------------------
// SVD Line: 7601

//  <rtree> SFDITEM_REG__MDR_PORTG_PD
//    <name> PD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40118014) PORT Driver Mode Register </i>
//    <loc> ( (unsigned int)((MDR_PORTG_PD >> 0) & 0xFFFFFFFF), ((MDR_PORTG_PD = (MDR_PORTG_PD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_PD_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PD_SHM_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTG_PWR  ------------------------------
// SVD Line: 7804

unsigned int MDR_PORTG_PWR __AT (0x40118018);



// -----------------------------  Field Item: MDR_PORTG_PWR_PWR_0  --------------------------------
// SVD Line: 7813

//  <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_0
//    <name> PWR_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40118018) PWR_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_PWR >> 0) & 0x3), ((MDR_PORTG_PWR = (MDR_PORTG_PWR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PWR_PWR_1  --------------------------------
// SVD Line: 7819

//  <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_1
//    <name> PWR_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40118018) PWR_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_PWR >> 2) & 0x3), ((MDR_PORTG_PWR = (MDR_PORTG_PWR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PWR_PWR_2  --------------------------------
// SVD Line: 7825

//  <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_2
//    <name> PWR_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40118018) PWR_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_PWR >> 4) & 0x3), ((MDR_PORTG_PWR = (MDR_PORTG_PWR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PWR_PWR_3  --------------------------------
// SVD Line: 7831

//  <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_3
//    <name> PWR_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40118018) PWR_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_PWR >> 6) & 0x3), ((MDR_PORTG_PWR = (MDR_PORTG_PWR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PWR_PWR_4  --------------------------------
// SVD Line: 7837

//  <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_4
//    <name> PWR_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40118018) PWR_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_PWR >> 8) & 0x3), ((MDR_PORTG_PWR = (MDR_PORTG_PWR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PWR_PWR_5  --------------------------------
// SVD Line: 7843

//  <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_5
//    <name> PWR_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40118018) PWR_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_PWR >> 10) & 0x3), ((MDR_PORTG_PWR = (MDR_PORTG_PWR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PWR_PWR_6  --------------------------------
// SVD Line: 7849

//  <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_6
//    <name> PWR_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40118018) PWR_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_PWR >> 12) & 0x3), ((MDR_PORTG_PWR = (MDR_PORTG_PWR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PWR_PWR_7  --------------------------------
// SVD Line: 7855

//  <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_7
//    <name> PWR_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40118018) PWR_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_PWR >> 14) & 0x3), ((MDR_PORTG_PWR = (MDR_PORTG_PWR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PWR_PWR_8  --------------------------------
// SVD Line: 7861

//  <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_8
//    <name> PWR_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40118018) PWR_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_PWR >> 16) & 0x3), ((MDR_PORTG_PWR = (MDR_PORTG_PWR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTG_PWR_PWR_9  --------------------------------
// SVD Line: 7867

//  <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_9
//    <name> PWR_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40118018) PWR_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_PWR >> 18) & 0x3), ((MDR_PORTG_PWR = (MDR_PORTG_PWR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_PWR_PWR_10  --------------------------------
// SVD Line: 7873

//  <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_10
//    <name> PWR_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40118018) PWR_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_PWR >> 20) & 0x3), ((MDR_PORTG_PWR = (MDR_PORTG_PWR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_PWR_PWR_11  --------------------------------
// SVD Line: 7879

//  <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_11
//    <name> PWR_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40118018) PWR_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_PWR >> 22) & 0x3), ((MDR_PORTG_PWR = (MDR_PORTG_PWR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_PWR_PWR_12  --------------------------------
// SVD Line: 7885

//  <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_12
//    <name> PWR_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40118018) PWR_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_PWR >> 24) & 0x3), ((MDR_PORTG_PWR = (MDR_PORTG_PWR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_PWR_PWR_13  --------------------------------
// SVD Line: 7891

//  <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_13
//    <name> PWR_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40118018) PWR_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_PWR >> 26) & 0x3), ((MDR_PORTG_PWR = (MDR_PORTG_PWR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_PWR_PWR_14  --------------------------------
// SVD Line: 7897

//  <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_14
//    <name> PWR_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40118018) PWR_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_PWR >> 28) & 0x3), ((MDR_PORTG_PWR = (MDR_PORTG_PWR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_PWR_PWR_15  --------------------------------
// SVD Line: 7903

//  <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_15
//    <name> PWR_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40118018) PWR_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTG_PWR >> 30) & 0x3), ((MDR_PORTG_PWR = (MDR_PORTG_PWR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTG_PWR  ---------------------------------
// SVD Line: 7804

//  <rtree> SFDITEM_REG__MDR_PORTG_PWR
//    <name> PWR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40118018) PORT Power Register </i>
//    <loc> ( (unsigned int)((MDR_PORTG_PWR >> 0) & 0xFFFFFFFF), ((MDR_PORTG_PWR = (MDR_PORTG_PWR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_PWR_PWR_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTG_GFEN  -----------------------------
// SVD Line: 7911

unsigned int MDR_PORTG_GFEN __AT (0x4011801C);



// ----------------------------  Field Item: MDR_PORTG_GFEN_GFEN_0  -------------------------------
// SVD Line: 7920

//  <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_0
//    <name> GFEN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4011801C) GFEN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_GFEN ) </loc>
//      <o.0..0> GFEN_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_GFEN_GFEN_1  -------------------------------
// SVD Line: 7926

//  <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_1
//    <name> GFEN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4011801C) GFEN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_GFEN ) </loc>
//      <o.1..1> GFEN_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_GFEN_GFEN_2  -------------------------------
// SVD Line: 7932

//  <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_2
//    <name> GFEN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4011801C) GFEN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_GFEN ) </loc>
//      <o.2..2> GFEN_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_GFEN_GFEN_3  -------------------------------
// SVD Line: 7938

//  <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_3
//    <name> GFEN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4011801C) GFEN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_GFEN ) </loc>
//      <o.3..3> GFEN_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_GFEN_GFEN_4  -------------------------------
// SVD Line: 7944

//  <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_4
//    <name> GFEN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4011801C) GFEN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_GFEN ) </loc>
//      <o.4..4> GFEN_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_GFEN_GFEN_5  -------------------------------
// SVD Line: 7950

//  <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_5
//    <name> GFEN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4011801C) GFEN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_GFEN ) </loc>
//      <o.5..5> GFEN_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_GFEN_GFEN_6  -------------------------------
// SVD Line: 7956

//  <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_6
//    <name> GFEN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4011801C) GFEN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_GFEN ) </loc>
//      <o.6..6> GFEN_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_GFEN_GFEN_7  -------------------------------
// SVD Line: 7962

//  <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_7
//    <name> GFEN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4011801C) GFEN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_GFEN ) </loc>
//      <o.7..7> GFEN_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_GFEN_GFEN_8  -------------------------------
// SVD Line: 7968

//  <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_8
//    <name> GFEN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4011801C) GFEN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_GFEN ) </loc>
//      <o.8..8> GFEN_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_GFEN_GFEN_9  -------------------------------
// SVD Line: 7974

//  <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_9
//    <name> GFEN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4011801C) GFEN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_GFEN ) </loc>
//      <o.9..9> GFEN_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_GFEN_GFEN_10  -------------------------------
// SVD Line: 7980

//  <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_10
//    <name> GFEN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4011801C) GFEN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_GFEN ) </loc>
//      <o.10..10> GFEN_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_GFEN_GFEN_11  -------------------------------
// SVD Line: 7986

//  <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_11
//    <name> GFEN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4011801C) GFEN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_GFEN ) </loc>
//      <o.11..11> GFEN_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_GFEN_GFEN_12  -------------------------------
// SVD Line: 7992

//  <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_12
//    <name> GFEN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4011801C) GFEN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_GFEN ) </loc>
//      <o.12..12> GFEN_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_GFEN_GFEN_13  -------------------------------
// SVD Line: 7998

//  <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_13
//    <name> GFEN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4011801C) GFEN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_GFEN ) </loc>
//      <o.13..13> GFEN_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_GFEN_GFEN_14  -------------------------------
// SVD Line: 8004

//  <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_14
//    <name> GFEN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4011801C) GFEN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_GFEN ) </loc>
//      <o.14..14> GFEN_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_GFEN_GFEN_15  -------------------------------
// SVD Line: 8010

//  <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_15
//    <name> GFEN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4011801C) GFEN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_GFEN ) </loc>
//      <o.15..15> GFEN_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTG_GFEN  ---------------------------------
// SVD Line: 7911

//  <rtree> SFDITEM_REG__MDR_PORTG_GFEN
//    <name> GFEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4011801C) PORT Filter Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_PORTG_GFEN >> 0) & 0xFFFFFFFF), ((MDR_PORTG_GFEN = (MDR_PORTG_GFEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_GFEN_GFEN_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTG_SETTX  -----------------------------
// SVD Line: 8018

unsigned int MDR_PORTG_SETTX __AT (0x40118020);



// ---------------------------  Field Item: MDR_PORTG_SETTX_SETTX_0  ------------------------------
// SVD Line: 8027

//  <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_0
//    <name> SETTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40118020) SETTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_SETTX ) </loc>
//      <o.0..0> SETTX_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_SETTX_SETTX_1  ------------------------------
// SVD Line: 8033

//  <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_1
//    <name> SETTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40118020) SETTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_SETTX ) </loc>
//      <o.1..1> SETTX_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_SETTX_SETTX_2  ------------------------------
// SVD Line: 8039

//  <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_2
//    <name> SETTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40118020) SETTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_SETTX ) </loc>
//      <o.2..2> SETTX_2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_SETTX_SETTX_3  ------------------------------
// SVD Line: 8045

//  <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_3
//    <name> SETTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40118020) SETTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_SETTX ) </loc>
//      <o.3..3> SETTX_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_SETTX_SETTX_4  ------------------------------
// SVD Line: 8051

//  <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_4
//    <name> SETTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40118020) SETTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_SETTX ) </loc>
//      <o.4..4> SETTX_4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_SETTX_SETTX_5  ------------------------------
// SVD Line: 8057

//  <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_5
//    <name> SETTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40118020) SETTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_SETTX ) </loc>
//      <o.5..5> SETTX_5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_SETTX_SETTX_6  ------------------------------
// SVD Line: 8063

//  <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_6
//    <name> SETTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40118020) SETTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_SETTX ) </loc>
//      <o.6..6> SETTX_6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_SETTX_SETTX_7  ------------------------------
// SVD Line: 8069

//  <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_7
//    <name> SETTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40118020) SETTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_SETTX ) </loc>
//      <o.7..7> SETTX_7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_SETTX_SETTX_8  ------------------------------
// SVD Line: 8075

//  <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_8
//    <name> SETTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40118020) SETTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_SETTX ) </loc>
//      <o.8..8> SETTX_8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_SETTX_SETTX_9  ------------------------------
// SVD Line: 8081

//  <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_9
//    <name> SETTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40118020) SETTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_SETTX ) </loc>
//      <o.9..9> SETTX_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_SETTX_SETTX_10  ------------------------------
// SVD Line: 8087

//  <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_10
//    <name> SETTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40118020) SETTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_SETTX ) </loc>
//      <o.10..10> SETTX_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_SETTX_SETTX_11  ------------------------------
// SVD Line: 8093

//  <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_11
//    <name> SETTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40118020) SETTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_SETTX ) </loc>
//      <o.11..11> SETTX_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_SETTX_SETTX_12  ------------------------------
// SVD Line: 8099

//  <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_12
//    <name> SETTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40118020) SETTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_SETTX ) </loc>
//      <o.12..12> SETTX_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_SETTX_SETTX_13  ------------------------------
// SVD Line: 8105

//  <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_13
//    <name> SETTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40118020) SETTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_SETTX ) </loc>
//      <o.13..13> SETTX_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_SETTX_SETTX_14  ------------------------------
// SVD Line: 8111

//  <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_14
//    <name> SETTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40118020) SETTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_SETTX ) </loc>
//      <o.14..14> SETTX_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_SETTX_SETTX_15  ------------------------------
// SVD Line: 8117

//  <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_15
//    <name> SETTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40118020) SETTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_SETTX ) </loc>
//      <o.15..15> SETTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTG_SETTX  --------------------------------
// SVD Line: 8018

//  <rtree> SFDITEM_REG__MDR_PORTG_SETTX
//    <name> SETTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40118020) Set Pin in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTG_SETTX >> 0) & 0xFFFFFFFF), ((MDR_PORTG_SETTX = (MDR_PORTG_SETTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_SETTX_SETTX_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTG_CLRTX  -----------------------------
// SVD Line: 8125

unsigned int MDR_PORTG_CLRTX __AT (0x40118024);



// ---------------------------  Field Item: MDR_PORTG_CLRTX_CLRTX_0  ------------------------------
// SVD Line: 8134

//  <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_0
//    <name> CLRTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40118024) CLRTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_CLRTX ) </loc>
//      <o.0..0> CLRTX_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_CLRTX_CLRTX_1  ------------------------------
// SVD Line: 8140

//  <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_1
//    <name> CLRTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40118024) CLRTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_CLRTX ) </loc>
//      <o.1..1> CLRTX_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_CLRTX_CLRTX_2  ------------------------------
// SVD Line: 8146

//  <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_2
//    <name> CLRTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40118024) CLRTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_CLRTX ) </loc>
//      <o.2..2> CLRTX_2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_CLRTX_CLRTX_3  ------------------------------
// SVD Line: 8152

//  <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_3
//    <name> CLRTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40118024) CLRTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_CLRTX ) </loc>
//      <o.3..3> CLRTX_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_CLRTX_CLRTX_4  ------------------------------
// SVD Line: 8158

//  <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_4
//    <name> CLRTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40118024) CLRTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_CLRTX ) </loc>
//      <o.4..4> CLRTX_4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_CLRTX_CLRTX_5  ------------------------------
// SVD Line: 8164

//  <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_5
//    <name> CLRTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40118024) CLRTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_CLRTX ) </loc>
//      <o.5..5> CLRTX_5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_CLRTX_CLRTX_6  ------------------------------
// SVD Line: 8170

//  <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_6
//    <name> CLRTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40118024) CLRTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_CLRTX ) </loc>
//      <o.6..6> CLRTX_6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_CLRTX_CLRTX_7  ------------------------------
// SVD Line: 8176

//  <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_7
//    <name> CLRTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40118024) CLRTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_CLRTX ) </loc>
//      <o.7..7> CLRTX_7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_CLRTX_CLRTX_8  ------------------------------
// SVD Line: 8182

//  <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_8
//    <name> CLRTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40118024) CLRTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_CLRTX ) </loc>
//      <o.8..8> CLRTX_8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_CLRTX_CLRTX_9  ------------------------------
// SVD Line: 8188

//  <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_9
//    <name> CLRTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40118024) CLRTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_CLRTX ) </loc>
//      <o.9..9> CLRTX_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_CLRTX_CLRTX_10  ------------------------------
// SVD Line: 8194

//  <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_10
//    <name> CLRTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40118024) CLRTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_CLRTX ) </loc>
//      <o.10..10> CLRTX_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_CLRTX_CLRTX_11  ------------------------------
// SVD Line: 8200

//  <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_11
//    <name> CLRTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40118024) CLRTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_CLRTX ) </loc>
//      <o.11..11> CLRTX_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_CLRTX_CLRTX_12  ------------------------------
// SVD Line: 8206

//  <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_12
//    <name> CLRTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40118024) CLRTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_CLRTX ) </loc>
//      <o.12..12> CLRTX_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_CLRTX_CLRTX_13  ------------------------------
// SVD Line: 8212

//  <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_13
//    <name> CLRTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40118024) CLRTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_CLRTX ) </loc>
//      <o.13..13> CLRTX_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_CLRTX_CLRTX_14  ------------------------------
// SVD Line: 8218

//  <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_14
//    <name> CLRTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40118024) CLRTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_CLRTX ) </loc>
//      <o.14..14> CLRTX_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTG_CLRTX_CLRTX_15  ------------------------------
// SVD Line: 8224

//  <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_15
//    <name> CLRTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40118024) CLRTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_CLRTX ) </loc>
//      <o.15..15> CLRTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTG_CLRTX  --------------------------------
// SVD Line: 8125

//  <rtree> SFDITEM_REG__MDR_PORTG_CLRTX
//    <name> CLRTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40118024) Clear Pin in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTG_CLRTX >> 0) & 0xFFFFFFFF), ((MDR_PORTG_CLRTX = (MDR_PORTG_CLRTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_CLRTX_CLRTX_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTG_RDTX  -----------------------------
// SVD Line: 8232

unsigned int MDR_PORTG_RDTX __AT (0x40118028);



// ----------------------------  Field Item: MDR_PORTG_RDTX_RDTX_0  -------------------------------
// SVD Line: 8241

//  <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_0
//    <name> RDTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40118028) RDTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RDTX ) </loc>
//      <o.0..0> RDTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_RDTX_RDTX_1  -------------------------------
// SVD Line: 8247

//  <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_1
//    <name> RDTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40118028) RDTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RDTX ) </loc>
//      <o.1..1> RDTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_RDTX_RDTX_2  -------------------------------
// SVD Line: 8253

//  <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_2
//    <name> RDTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40118028) RDTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RDTX ) </loc>
//      <o.2..2> RDTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_RDTX_RDTX_3  -------------------------------
// SVD Line: 8259

//  <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_3
//    <name> RDTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40118028) RDTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RDTX ) </loc>
//      <o.3..3> RDTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_RDTX_RDTX_4  -------------------------------
// SVD Line: 8265

//  <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_4
//    <name> RDTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40118028) RDTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RDTX ) </loc>
//      <o.4..4> RDTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_RDTX_RDTX_5  -------------------------------
// SVD Line: 8271

//  <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_5
//    <name> RDTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40118028) RDTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RDTX ) </loc>
//      <o.5..5> RDTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_RDTX_RDTX_6  -------------------------------
// SVD Line: 8277

//  <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_6
//    <name> RDTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40118028) RDTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RDTX ) </loc>
//      <o.6..6> RDTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_RDTX_RDTX_7  -------------------------------
// SVD Line: 8283

//  <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_7
//    <name> RDTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40118028) RDTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RDTX ) </loc>
//      <o.7..7> RDTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_RDTX_RDTX_8  -------------------------------
// SVD Line: 8289

//  <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_8
//    <name> RDTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40118028) RDTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RDTX ) </loc>
//      <o.8..8> RDTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTG_RDTX_RDTX_9  -------------------------------
// SVD Line: 8295

//  <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_9
//    <name> RDTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40118028) RDTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RDTX ) </loc>
//      <o.9..9> RDTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_RDTX_RDTX_10  -------------------------------
// SVD Line: 8301

//  <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_10
//    <name> RDTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40118028) RDTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RDTX ) </loc>
//      <o.10..10> RDTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_RDTX_RDTX_11  -------------------------------
// SVD Line: 8307

//  <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_11
//    <name> RDTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40118028) RDTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RDTX ) </loc>
//      <o.11..11> RDTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_RDTX_RDTX_12  -------------------------------
// SVD Line: 8313

//  <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_12
//    <name> RDTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40118028) RDTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RDTX ) </loc>
//      <o.12..12> RDTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_RDTX_RDTX_13  -------------------------------
// SVD Line: 8319

//  <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_13
//    <name> RDTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40118028) RDTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RDTX ) </loc>
//      <o.13..13> RDTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_RDTX_RDTX_14  -------------------------------
// SVD Line: 8325

//  <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_14
//    <name> RDTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40118028) RDTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RDTX ) </loc>
//      <o.14..14> RDTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTG_RDTX_RDTX_15  -------------------------------
// SVD Line: 8331

//  <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_15
//    <name> RDTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40118028) RDTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTG_RDTX ) </loc>
//      <o.15..15> RDTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTG_RDTX  ---------------------------------
// SVD Line: 8232

//  <rtree> SFDITEM_REG__MDR_PORTG_RDTX
//    <name> RDTX </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40118028) Read Pin out in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTG_RDTX >> 0) & 0xFFFFFFFF), ((MDR_PORTG_RDTX = (MDR_PORTG_RDTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTG_RDTX_RDTX_15 </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_PORTG  -----------------------------------
// SVD Line: 8376

//  <view> MDR_PORTG
//    <name> MDR_PORTG </name>
//    <item> SFDITEM_REG__MDR_PORTG_RXTX </item>
//    <item> SFDITEM_REG__MDR_PORTG_OE </item>
//    <item> SFDITEM_REG__MDR_PORTG_FUNC </item>
//    <item> SFDITEM_REG__MDR_PORTG_ANALOG </item>
//    <item> SFDITEM_REG__MDR_PORTG_PULL </item>
//    <item> SFDITEM_REG__MDR_PORTG_PD </item>
//    <item> SFDITEM_REG__MDR_PORTG_PWR </item>
//    <item> SFDITEM_REG__MDR_PORTG_GFEN </item>
//    <item> SFDITEM_REG__MDR_PORTG_SETTX </item>
//    <item> SFDITEM_REG__MDR_PORTG_CLRTX </item>
//    <item> SFDITEM_REG__MDR_PORTG_RDTX </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_PORTH_RXTX  -----------------------------
// SVD Line: 6970

unsigned int MDR_PORTH_RXTX __AT (0x40138000);



// ----------------------------  Field Item: MDR_PORTH_RXTX_RXTX_0  -------------------------------
// SVD Line: 6979

//  <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_0
//    <name> RXTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40138000) RXTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RXTX ) </loc>
//      <o.0..0> RXTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_RXTX_RXTX_1  -------------------------------
// SVD Line: 6985

//  <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_1
//    <name> RXTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40138000) RXTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RXTX ) </loc>
//      <o.1..1> RXTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_RXTX_RXTX_2  -------------------------------
// SVD Line: 6991

//  <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_2
//    <name> RXTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40138000) RXTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RXTX ) </loc>
//      <o.2..2> RXTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_RXTX_RXTX_3  -------------------------------
// SVD Line: 6997

//  <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_3
//    <name> RXTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40138000) RXTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RXTX ) </loc>
//      <o.3..3> RXTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_RXTX_RXTX_4  -------------------------------
// SVD Line: 7003

//  <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_4
//    <name> RXTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40138000) RXTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RXTX ) </loc>
//      <o.4..4> RXTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_RXTX_RXTX_5  -------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_5
//    <name> RXTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40138000) RXTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RXTX ) </loc>
//      <o.5..5> RXTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_RXTX_RXTX_6  -------------------------------
// SVD Line: 7015

//  <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_6
//    <name> RXTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40138000) RXTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RXTX ) </loc>
//      <o.6..6> RXTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_RXTX_RXTX_7  -------------------------------
// SVD Line: 7021

//  <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_7
//    <name> RXTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40138000) RXTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RXTX ) </loc>
//      <o.7..7> RXTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_RXTX_RXTX_8  -------------------------------
// SVD Line: 7027

//  <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_8
//    <name> RXTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40138000) RXTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RXTX ) </loc>
//      <o.8..8> RXTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_RXTX_RXTX_9  -------------------------------
// SVD Line: 7033

//  <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_9
//    <name> RXTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40138000) RXTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RXTX ) </loc>
//      <o.9..9> RXTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_RXTX_RXTX_10  -------------------------------
// SVD Line: 7039

//  <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_10
//    <name> RXTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40138000) RXTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RXTX ) </loc>
//      <o.10..10> RXTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_RXTX_RXTX_11  -------------------------------
// SVD Line: 7045

//  <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_11
//    <name> RXTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40138000) RXTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RXTX ) </loc>
//      <o.11..11> RXTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_RXTX_RXTX_12  -------------------------------
// SVD Line: 7051

//  <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_12
//    <name> RXTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40138000) RXTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RXTX ) </loc>
//      <o.12..12> RXTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_RXTX_RXTX_13  -------------------------------
// SVD Line: 7057

//  <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_13
//    <name> RXTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40138000) RXTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RXTX ) </loc>
//      <o.13..13> RXTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_RXTX_RXTX_14  -------------------------------
// SVD Line: 7063

//  <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_14
//    <name> RXTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40138000) RXTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RXTX ) </loc>
//      <o.14..14> RXTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_RXTX_RXTX_15  -------------------------------
// SVD Line: 7069

//  <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_15
//    <name> RXTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40138000) RXTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RXTX ) </loc>
//      <o.15..15> RXTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTH_RXTX  ---------------------------------
// SVD Line: 6970

//  <rtree> SFDITEM_REG__MDR_PORTH_RXTX
//    <name> RXTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40138000) PORT Data Register </i>
//    <loc> ( (unsigned int)((MDR_PORTH_RXTX >> 0) & 0xFFFFFFFF), ((MDR_PORTH_RXTX = (MDR_PORTH_RXTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RXTX_RXTX_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTH_OE  ------------------------------
// SVD Line: 7077

unsigned int MDR_PORTH_OE __AT (0x40138004);



// ------------------------------  Field Item: MDR_PORTH_OE_OE_0  ---------------------------------
// SVD Line: 7086

//  <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_0
//    <name> OE_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40138004) OE_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_OE ) </loc>
//      <o.0..0> OE_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTH_OE_OE_1  ---------------------------------
// SVD Line: 7092

//  <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_1
//    <name> OE_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40138004) OE_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_OE ) </loc>
//      <o.1..1> OE_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTH_OE_OE_2  ---------------------------------
// SVD Line: 7098

//  <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_2
//    <name> OE_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40138004) OE_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_OE ) </loc>
//      <o.2..2> OE_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTH_OE_OE_3  ---------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_3
//    <name> OE_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40138004) OE_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_OE ) </loc>
//      <o.3..3> OE_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTH_OE_OE_4  ---------------------------------
// SVD Line: 7110

//  <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_4
//    <name> OE_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40138004) OE_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_OE ) </loc>
//      <o.4..4> OE_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTH_OE_OE_5  ---------------------------------
// SVD Line: 7116

//  <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_5
//    <name> OE_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40138004) OE_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_OE ) </loc>
//      <o.5..5> OE_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTH_OE_OE_6  ---------------------------------
// SVD Line: 7122

//  <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_6
//    <name> OE_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40138004) OE_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_OE ) </loc>
//      <o.6..6> OE_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTH_OE_OE_7  ---------------------------------
// SVD Line: 7128

//  <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_7
//    <name> OE_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40138004) OE_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_OE ) </loc>
//      <o.7..7> OE_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTH_OE_OE_8  ---------------------------------
// SVD Line: 7134

//  <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_8
//    <name> OE_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40138004) OE_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_OE ) </loc>
//      <o.8..8> OE_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTH_OE_OE_9  ---------------------------------
// SVD Line: 7140

//  <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_9
//    <name> OE_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40138004) OE_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_OE ) </loc>
//      <o.9..9> OE_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_OE_OE_10  ---------------------------------
// SVD Line: 7146

//  <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_10
//    <name> OE_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40138004) OE_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_OE ) </loc>
//      <o.10..10> OE_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_OE_OE_11  ---------------------------------
// SVD Line: 7152

//  <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_11
//    <name> OE_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40138004) OE_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_OE ) </loc>
//      <o.11..11> OE_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_OE_OE_12  ---------------------------------
// SVD Line: 7158

//  <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_12
//    <name> OE_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40138004) OE_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_OE ) </loc>
//      <o.12..12> OE_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_OE_OE_13  ---------------------------------
// SVD Line: 7164

//  <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_13
//    <name> OE_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40138004) OE_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_OE ) </loc>
//      <o.13..13> OE_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_OE_OE_14  ---------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_14
//    <name> OE_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40138004) OE_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_OE ) </loc>
//      <o.14..14> OE_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_OE_OE_15  ---------------------------------
// SVD Line: 7176

//  <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_15
//    <name> OE_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40138004) OE_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_OE ) </loc>
//      <o.15..15> OE_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTH_OE  ----------------------------------
// SVD Line: 7077

//  <rtree> SFDITEM_REG__MDR_PORTH_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40138004) PORT Output Enable Register </i>
//    <loc> ( (unsigned int)((MDR_PORTH_OE >> 0) & 0xFFFFFFFF), ((MDR_PORTH_OE = (MDR_PORTH_OE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_OE_OE_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTH_FUNC  -----------------------------
// SVD Line: 7184

unsigned int MDR_PORTH_FUNC __AT (0x40138008);



// ----------------------------  Field Item: MDR_PORTH_FUNC_MODE_0  -------------------------------
// SVD Line: 7193

//  <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_0
//    <name> MODE_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40138008) MODE_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_FUNC >> 0) & 0x3), ((MDR_PORTH_FUNC = (MDR_PORTH_FUNC & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_FUNC_MODE_1  -------------------------------
// SVD Line: 7199

//  <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_1
//    <name> MODE_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40138008) MODE_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_FUNC >> 2) & 0x3), ((MDR_PORTH_FUNC = (MDR_PORTH_FUNC & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_FUNC_MODE_2  -------------------------------
// SVD Line: 7205

//  <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_2
//    <name> MODE_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40138008) MODE_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_FUNC >> 4) & 0x3), ((MDR_PORTH_FUNC = (MDR_PORTH_FUNC & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_FUNC_MODE_3  -------------------------------
// SVD Line: 7211

//  <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_3
//    <name> MODE_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40138008) MODE_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_FUNC >> 6) & 0x3), ((MDR_PORTH_FUNC = (MDR_PORTH_FUNC & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_FUNC_MODE_4  -------------------------------
// SVD Line: 7217

//  <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_4
//    <name> MODE_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40138008) MODE_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_FUNC >> 8) & 0x3), ((MDR_PORTH_FUNC = (MDR_PORTH_FUNC & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_FUNC_MODE_5  -------------------------------
// SVD Line: 7223

//  <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_5
//    <name> MODE_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40138008) MODE_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_FUNC >> 10) & 0x3), ((MDR_PORTH_FUNC = (MDR_PORTH_FUNC & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_FUNC_MODE_6  -------------------------------
// SVD Line: 7229

//  <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_6
//    <name> MODE_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40138008) MODE_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_FUNC >> 12) & 0x3), ((MDR_PORTH_FUNC = (MDR_PORTH_FUNC & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_FUNC_MODE_7  -------------------------------
// SVD Line: 7235

//  <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_7
//    <name> MODE_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40138008) MODE_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_FUNC >> 14) & 0x3), ((MDR_PORTH_FUNC = (MDR_PORTH_FUNC & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_FUNC_MODE_8  -------------------------------
// SVD Line: 7241

//  <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_8
//    <name> MODE_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40138008) MODE_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_FUNC >> 16) & 0x3), ((MDR_PORTH_FUNC = (MDR_PORTH_FUNC & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_FUNC_MODE_9  -------------------------------
// SVD Line: 7247

//  <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_9
//    <name> MODE_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40138008) MODE_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_FUNC >> 18) & 0x3), ((MDR_PORTH_FUNC = (MDR_PORTH_FUNC & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_FUNC_MODE_10  -------------------------------
// SVD Line: 7253

//  <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_10
//    <name> MODE_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40138008) MODE_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_FUNC >> 20) & 0x3), ((MDR_PORTH_FUNC = (MDR_PORTH_FUNC & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_FUNC_MODE_11  -------------------------------
// SVD Line: 7259

//  <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_11
//    <name> MODE_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40138008) MODE_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_FUNC >> 22) & 0x3), ((MDR_PORTH_FUNC = (MDR_PORTH_FUNC & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_FUNC_MODE_12  -------------------------------
// SVD Line: 7265

//  <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_12
//    <name> MODE_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40138008) MODE_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_FUNC >> 24) & 0x3), ((MDR_PORTH_FUNC = (MDR_PORTH_FUNC & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_FUNC_MODE_13  -------------------------------
// SVD Line: 7271

//  <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_13
//    <name> MODE_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40138008) MODE_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_FUNC >> 26) & 0x3), ((MDR_PORTH_FUNC = (MDR_PORTH_FUNC & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_FUNC_MODE_14  -------------------------------
// SVD Line: 7277

//  <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_14
//    <name> MODE_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40138008) MODE_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_FUNC >> 28) & 0x3), ((MDR_PORTH_FUNC = (MDR_PORTH_FUNC & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_FUNC_MODE_15  -------------------------------
// SVD Line: 7283

//  <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_15
//    <name> MODE_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40138008) MODE_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_FUNC >> 30) & 0x3), ((MDR_PORTH_FUNC = (MDR_PORTH_FUNC & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTH_FUNC  ---------------------------------
// SVD Line: 7184

//  <rtree> SFDITEM_REG__MDR_PORTH_FUNC
//    <name> FUNC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40138008) PORT Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTH_FUNC >> 0) & 0xFFFFFFFF), ((MDR_PORTH_FUNC = (MDR_PORTH_FUNC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_FUNC_MODE_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTH_ANALOG  ----------------------------
// SVD Line: 7291

unsigned int MDR_PORTH_ANALOG __AT (0x4013800C);



// ------------------------  Field Item: MDR_PORTH_ANALOG_ANALOG_EN_0  ----------------------------
// SVD Line: 7300

//  <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_0
//    <name> ANALOG_EN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4013800C) ANALOG_EN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_ANALOG ) </loc>
//      <o.0..0> ANALOG_EN_0
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTH_ANALOG_ANALOG_EN_1  ----------------------------
// SVD Line: 7306

//  <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_1
//    <name> ANALOG_EN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4013800C) ANALOG_EN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_ANALOG ) </loc>
//      <o.1..1> ANALOG_EN_1
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTH_ANALOG_ANALOG_EN_2  ----------------------------
// SVD Line: 7312

//  <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_2
//    <name> ANALOG_EN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4013800C) ANALOG_EN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_ANALOG ) </loc>
//      <o.2..2> ANALOG_EN_2
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTH_ANALOG_ANALOG_EN_3  ----------------------------
// SVD Line: 7318

//  <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_3
//    <name> ANALOG_EN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4013800C) ANALOG_EN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_ANALOG ) </loc>
//      <o.3..3> ANALOG_EN_3
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTH_ANALOG_ANALOG_EN_4  ----------------------------
// SVD Line: 7324

//  <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_4
//    <name> ANALOG_EN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4013800C) ANALOG_EN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_ANALOG ) </loc>
//      <o.4..4> ANALOG_EN_4
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTH_ANALOG_ANALOG_EN_5  ----------------------------
// SVD Line: 7330

//  <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_5
//    <name> ANALOG_EN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4013800C) ANALOG_EN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_ANALOG ) </loc>
//      <o.5..5> ANALOG_EN_5
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTH_ANALOG_ANALOG_EN_6  ----------------------------
// SVD Line: 7336

//  <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_6
//    <name> ANALOG_EN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4013800C) ANALOG_EN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_ANALOG ) </loc>
//      <o.6..6> ANALOG_EN_6
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTH_ANALOG_ANALOG_EN_7  ----------------------------
// SVD Line: 7342

//  <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_7
//    <name> ANALOG_EN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4013800C) ANALOG_EN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_ANALOG ) </loc>
//      <o.7..7> ANALOG_EN_7
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTH_ANALOG_ANALOG_EN_8  ----------------------------
// SVD Line: 7348

//  <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_8
//    <name> ANALOG_EN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4013800C) ANALOG_EN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_ANALOG ) </loc>
//      <o.8..8> ANALOG_EN_8
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTH_ANALOG_ANALOG_EN_9  ----------------------------
// SVD Line: 7354

//  <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_9
//    <name> ANALOG_EN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4013800C) ANALOG_EN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_ANALOG ) </loc>
//      <o.9..9> ANALOG_EN_9
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTH_ANALOG_ANALOG_EN_10  ---------------------------
// SVD Line: 7360

//  <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_10
//    <name> ANALOG_EN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4013800C) ANALOG_EN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_ANALOG ) </loc>
//      <o.10..10> ANALOG_EN_10
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTH_ANALOG_ANALOG_EN_11  ---------------------------
// SVD Line: 7366

//  <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_11
//    <name> ANALOG_EN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4013800C) ANALOG_EN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_ANALOG ) </loc>
//      <o.11..11> ANALOG_EN_11
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTH_ANALOG_ANALOG_EN_12  ---------------------------
// SVD Line: 7372

//  <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_12
//    <name> ANALOG_EN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4013800C) ANALOG_EN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_ANALOG ) </loc>
//      <o.12..12> ANALOG_EN_12
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTH_ANALOG_ANALOG_EN_13  ---------------------------
// SVD Line: 7378

//  <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_13
//    <name> ANALOG_EN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4013800C) ANALOG_EN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_ANALOG ) </loc>
//      <o.13..13> ANALOG_EN_13
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTH_ANALOG_ANALOG_EN_14  ---------------------------
// SVD Line: 7384

//  <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_14
//    <name> ANALOG_EN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4013800C) ANALOG_EN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_ANALOG ) </loc>
//      <o.14..14> ANALOG_EN_14
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTH_ANALOG_ANALOG_EN_15  ---------------------------
// SVD Line: 7390

//  <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_15
//    <name> ANALOG_EN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4013800C) ANALOG_EN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_ANALOG ) </loc>
//      <o.15..15> ANALOG_EN_15
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_PORTH_ANALOG  --------------------------------
// SVD Line: 7291

//  <rtree> SFDITEM_REG__MDR_PORTH_ANALOG
//    <name> ANALOG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4013800C) PORT Analog Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTH_ANALOG >> 0) & 0xFFFFFFFF), ((MDR_PORTH_ANALOG = (MDR_PORTH_ANALOG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_ANALOG_ANALOG_EN_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTH_PULL  -----------------------------
// SVD Line: 7398

unsigned int MDR_PORTH_PULL __AT (0x40138010);



// -------------------------  Field Item: MDR_PORTH_PULL_PULL_DOWN_0  -----------------------------
// SVD Line: 7407

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_0
//    <name> PULL_DOWN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40138010) PULL_DOWN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.0..0> PULL_DOWN_0
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTH_PULL_PULL_DOWN_1  -----------------------------
// SVD Line: 7413

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_1
//    <name> PULL_DOWN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40138010) PULL_DOWN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.1..1> PULL_DOWN_1
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTH_PULL_PULL_DOWN_2  -----------------------------
// SVD Line: 7419

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_2
//    <name> PULL_DOWN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40138010) PULL_DOWN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.2..2> PULL_DOWN_2
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTH_PULL_PULL_DOWN_3  -----------------------------
// SVD Line: 7425

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_3
//    <name> PULL_DOWN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40138010) PULL_DOWN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.3..3> PULL_DOWN_3
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTH_PULL_PULL_DOWN_4  -----------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_4
//    <name> PULL_DOWN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40138010) PULL_DOWN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.4..4> PULL_DOWN_4
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTH_PULL_PULL_DOWN_5  -----------------------------
// SVD Line: 7437

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_5
//    <name> PULL_DOWN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40138010) PULL_DOWN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.5..5> PULL_DOWN_5
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTH_PULL_PULL_DOWN_6  -----------------------------
// SVD Line: 7443

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_6
//    <name> PULL_DOWN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40138010) PULL_DOWN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.6..6> PULL_DOWN_6
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTH_PULL_PULL_DOWN_7  -----------------------------
// SVD Line: 7449

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_7
//    <name> PULL_DOWN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40138010) PULL_DOWN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.7..7> PULL_DOWN_7
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTH_PULL_PULL_DOWN_8  -----------------------------
// SVD Line: 7455

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_8
//    <name> PULL_DOWN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40138010) PULL_DOWN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.8..8> PULL_DOWN_8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTH_PULL_PULL_DOWN_9  -----------------------------
// SVD Line: 7461

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_9
//    <name> PULL_DOWN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40138010) PULL_DOWN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.9..9> PULL_DOWN_9
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTH_PULL_PULL_DOWN_10  ----------------------------
// SVD Line: 7467

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_10
//    <name> PULL_DOWN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40138010) PULL_DOWN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.10..10> PULL_DOWN_10
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTH_PULL_PULL_DOWN_11  ----------------------------
// SVD Line: 7473

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_11
//    <name> PULL_DOWN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40138010) PULL_DOWN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.11..11> PULL_DOWN_11
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTH_PULL_PULL_DOWN_12  ----------------------------
// SVD Line: 7479

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_12
//    <name> PULL_DOWN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40138010) PULL_DOWN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.12..12> PULL_DOWN_12
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTH_PULL_PULL_DOWN_13  ----------------------------
// SVD Line: 7485

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_13
//    <name> PULL_DOWN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40138010) PULL_DOWN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.13..13> PULL_DOWN_13
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTH_PULL_PULL_DOWN_14  ----------------------------
// SVD Line: 7491

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_14
//    <name> PULL_DOWN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40138010) PULL_DOWN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.14..14> PULL_DOWN_14
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTH_PULL_PULL_DOWN_15  ----------------------------
// SVD Line: 7497

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_15
//    <name> PULL_DOWN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40138010) PULL_DOWN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.15..15> PULL_DOWN_15
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_PULL_PULL_UP_0  ------------------------------
// SVD Line: 7503

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_0
//    <name> PULL_UP_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40138010) PULL_UP_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.16..16> PULL_UP_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_PULL_PULL_UP_1  ------------------------------
// SVD Line: 7509

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_1
//    <name> PULL_UP_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40138010) PULL_UP_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.17..17> PULL_UP_1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_PULL_PULL_UP_2  ------------------------------
// SVD Line: 7515

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_2
//    <name> PULL_UP_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40138010) PULL_UP_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.18..18> PULL_UP_2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_PULL_PULL_UP_3  ------------------------------
// SVD Line: 7521

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_3
//    <name> PULL_UP_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40138010) PULL_UP_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.19..19> PULL_UP_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_PULL_PULL_UP_4  ------------------------------
// SVD Line: 7527

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_4
//    <name> PULL_UP_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40138010) PULL_UP_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.20..20> PULL_UP_4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_PULL_PULL_UP_5  ------------------------------
// SVD Line: 7533

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_5
//    <name> PULL_UP_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40138010) PULL_UP_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.21..21> PULL_UP_5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_PULL_PULL_UP_6  ------------------------------
// SVD Line: 7539

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_6
//    <name> PULL_UP_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40138010) PULL_UP_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.22..22> PULL_UP_6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_PULL_PULL_UP_7  ------------------------------
// SVD Line: 7545

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_7
//    <name> PULL_UP_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40138010) PULL_UP_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.23..23> PULL_UP_7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_PULL_PULL_UP_8  ------------------------------
// SVD Line: 7551

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_8
//    <name> PULL_UP_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40138010) PULL_UP_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.24..24> PULL_UP_8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_PULL_PULL_UP_9  ------------------------------
// SVD Line: 7557

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_9
//    <name> PULL_UP_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40138010) PULL_UP_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.25..25> PULL_UP_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_PULL_PULL_UP_10  -----------------------------
// SVD Line: 7563

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_10
//    <name> PULL_UP_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40138010) PULL_UP_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.26..26> PULL_UP_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_PULL_PULL_UP_11  -----------------------------
// SVD Line: 7569

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_11
//    <name> PULL_UP_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40138010) PULL_UP_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.27..27> PULL_UP_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_PULL_PULL_UP_12  -----------------------------
// SVD Line: 7575

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_12
//    <name> PULL_UP_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40138010) PULL_UP_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.28..28> PULL_UP_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_PULL_PULL_UP_13  -----------------------------
// SVD Line: 7581

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_13
//    <name> PULL_UP_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40138010) PULL_UP_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.29..29> PULL_UP_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_PULL_PULL_UP_14  -----------------------------
// SVD Line: 7587

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_14
//    <name> PULL_UP_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40138010) PULL_UP_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.30..30> PULL_UP_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_PULL_PULL_UP_15  -----------------------------
// SVD Line: 7593

//  <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_15
//    <name> PULL_UP_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40138010) PULL_UP_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PULL ) </loc>
//      <o.31..31> PULL_UP_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTH_PULL  ---------------------------------
// SVD Line: 7398

//  <rtree> SFDITEM_REG__MDR_PORTH_PULL
//    <name> PULL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40138010) PORT Pull Up/Down Register </i>
//    <loc> ( (unsigned int)((MDR_PORTH_PULL >> 0) & 0xFFFFFFFF), ((MDR_PORTH_PULL = (MDR_PORTH_PULL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_DOWN_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PULL_PULL_UP_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTH_PD  ------------------------------
// SVD Line: 7601

unsigned int MDR_PORTH_PD __AT (0x40138014);



// ------------------------------  Field Item: MDR_PORTH_PD_PD_0  ---------------------------------
// SVD Line: 7610

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_0
//    <name> PD_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40138014) PD_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.0..0> PD_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTH_PD_PD_1  ---------------------------------
// SVD Line: 7616

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_1
//    <name> PD_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40138014) PD_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.1..1> PD_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTH_PD_PD_2  ---------------------------------
// SVD Line: 7622

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_2
//    <name> PD_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40138014) PD_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.2..2> PD_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTH_PD_PD_3  ---------------------------------
// SVD Line: 7628

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_3
//    <name> PD_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40138014) PD_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.3..3> PD_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTH_PD_PD_4  ---------------------------------
// SVD Line: 7634

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_4
//    <name> PD_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40138014) PD_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.4..4> PD_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTH_PD_PD_5  ---------------------------------
// SVD Line: 7640

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_5
//    <name> PD_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40138014) PD_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.5..5> PD_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTH_PD_PD_6  ---------------------------------
// SVD Line: 7646

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_6
//    <name> PD_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40138014) PD_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.6..6> PD_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTH_PD_PD_7  ---------------------------------
// SVD Line: 7652

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_7
//    <name> PD_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40138014) PD_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.7..7> PD_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTH_PD_PD_8  ---------------------------------
// SVD Line: 7658

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_8
//    <name> PD_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40138014) PD_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.8..8> PD_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTH_PD_PD_9  ---------------------------------
// SVD Line: 7664

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_9
//    <name> PD_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40138014) PD_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.9..9> PD_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_PD_10  ---------------------------------
// SVD Line: 7670

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_10
//    <name> PD_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40138014) PD_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.10..10> PD_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_PD_11  ---------------------------------
// SVD Line: 7676

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_11
//    <name> PD_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40138014) PD_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.11..11> PD_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_PD_12  ---------------------------------
// SVD Line: 7682

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_12
//    <name> PD_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40138014) PD_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.12..12> PD_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_PD_13  ---------------------------------
// SVD Line: 7688

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_13
//    <name> PD_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40138014) PD_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.13..13> PD_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_PD_14  ---------------------------------
// SVD Line: 7694

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_14
//    <name> PD_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40138014) PD_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.14..14> PD_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_PD_15  ---------------------------------
// SVD Line: 7700

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_15
//    <name> PD_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40138014) PD_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.15..15> PD_15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_SHM_0  ---------------------------------
// SVD Line: 7706

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_0
//    <name> SHM_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40138014) SHM_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.16..16> SHM_0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_SHM_1  ---------------------------------
// SVD Line: 7712

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_1
//    <name> SHM_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40138014) SHM_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.17..17> SHM_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_SHM_2  ---------------------------------
// SVD Line: 7718

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_2
//    <name> SHM_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40138014) SHM_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.18..18> SHM_2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_SHM_3  ---------------------------------
// SVD Line: 7724

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_3
//    <name> SHM_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40138014) SHM_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.19..19> SHM_3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_SHM_4  ---------------------------------
// SVD Line: 7730

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_4
//    <name> SHM_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40138014) SHM_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.20..20> SHM_4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_SHM_5  ---------------------------------
// SVD Line: 7736

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_5
//    <name> SHM_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40138014) SHM_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.21..21> SHM_5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_SHM_6  ---------------------------------
// SVD Line: 7742

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_6
//    <name> SHM_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40138014) SHM_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.22..22> SHM_6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_SHM_7  ---------------------------------
// SVD Line: 7748

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_7
//    <name> SHM_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40138014) SHM_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.23..23> SHM_7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_SHM_8  ---------------------------------
// SVD Line: 7754

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_8
//    <name> SHM_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40138014) SHM_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.24..24> SHM_8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_SHM_9  ---------------------------------
// SVD Line: 7760

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_9
//    <name> SHM_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40138014) SHM_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.25..25> SHM_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_SHM_10  --------------------------------
// SVD Line: 7766

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_10
//    <name> SHM_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40138014) SHM_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.26..26> SHM_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_SHM_11  --------------------------------
// SVD Line: 7772

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_11
//    <name> SHM_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40138014) SHM_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.27..27> SHM_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_SHM_12  --------------------------------
// SVD Line: 7778

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_12
//    <name> SHM_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40138014) SHM_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.28..28> SHM_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_SHM_13  --------------------------------
// SVD Line: 7784

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_13
//    <name> SHM_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40138014) SHM_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.29..29> SHM_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_SHM_14  --------------------------------
// SVD Line: 7790

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_14
//    <name> SHM_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40138014) SHM_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.30..30> SHM_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PD_SHM_15  --------------------------------
// SVD Line: 7796

//  <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_15
//    <name> SHM_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40138014) SHM_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_PD ) </loc>
//      <o.31..31> SHM_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTH_PD  ----------------------------------
// SVD Line: 7601

//  <rtree> SFDITEM_REG__MDR_PORTH_PD
//    <name> PD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40138014) PORT Driver Mode Register </i>
//    <loc> ( (unsigned int)((MDR_PORTH_PD >> 0) & 0xFFFFFFFF), ((MDR_PORTH_PD = (MDR_PORTH_PD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_PD_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PD_SHM_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTH_PWR  ------------------------------
// SVD Line: 7804

unsigned int MDR_PORTH_PWR __AT (0x40138018);



// -----------------------------  Field Item: MDR_PORTH_PWR_PWR_0  --------------------------------
// SVD Line: 7813

//  <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_0
//    <name> PWR_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40138018) PWR_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_PWR >> 0) & 0x3), ((MDR_PORTH_PWR = (MDR_PORTH_PWR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PWR_PWR_1  --------------------------------
// SVD Line: 7819

//  <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_1
//    <name> PWR_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40138018) PWR_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_PWR >> 2) & 0x3), ((MDR_PORTH_PWR = (MDR_PORTH_PWR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PWR_PWR_2  --------------------------------
// SVD Line: 7825

//  <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_2
//    <name> PWR_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40138018) PWR_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_PWR >> 4) & 0x3), ((MDR_PORTH_PWR = (MDR_PORTH_PWR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PWR_PWR_3  --------------------------------
// SVD Line: 7831

//  <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_3
//    <name> PWR_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40138018) PWR_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_PWR >> 6) & 0x3), ((MDR_PORTH_PWR = (MDR_PORTH_PWR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PWR_PWR_4  --------------------------------
// SVD Line: 7837

//  <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_4
//    <name> PWR_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40138018) PWR_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_PWR >> 8) & 0x3), ((MDR_PORTH_PWR = (MDR_PORTH_PWR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PWR_PWR_5  --------------------------------
// SVD Line: 7843

//  <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_5
//    <name> PWR_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40138018) PWR_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_PWR >> 10) & 0x3), ((MDR_PORTH_PWR = (MDR_PORTH_PWR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PWR_PWR_6  --------------------------------
// SVD Line: 7849

//  <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_6
//    <name> PWR_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40138018) PWR_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_PWR >> 12) & 0x3), ((MDR_PORTH_PWR = (MDR_PORTH_PWR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PWR_PWR_7  --------------------------------
// SVD Line: 7855

//  <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_7
//    <name> PWR_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40138018) PWR_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_PWR >> 14) & 0x3), ((MDR_PORTH_PWR = (MDR_PORTH_PWR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PWR_PWR_8  --------------------------------
// SVD Line: 7861

//  <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_8
//    <name> PWR_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40138018) PWR_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_PWR >> 16) & 0x3), ((MDR_PORTH_PWR = (MDR_PORTH_PWR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTH_PWR_PWR_9  --------------------------------
// SVD Line: 7867

//  <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_9
//    <name> PWR_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40138018) PWR_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_PWR >> 18) & 0x3), ((MDR_PORTH_PWR = (MDR_PORTH_PWR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_PWR_PWR_10  --------------------------------
// SVD Line: 7873

//  <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_10
//    <name> PWR_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40138018) PWR_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_PWR >> 20) & 0x3), ((MDR_PORTH_PWR = (MDR_PORTH_PWR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_PWR_PWR_11  --------------------------------
// SVD Line: 7879

//  <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_11
//    <name> PWR_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40138018) PWR_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_PWR >> 22) & 0x3), ((MDR_PORTH_PWR = (MDR_PORTH_PWR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_PWR_PWR_12  --------------------------------
// SVD Line: 7885

//  <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_12
//    <name> PWR_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40138018) PWR_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_PWR >> 24) & 0x3), ((MDR_PORTH_PWR = (MDR_PORTH_PWR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_PWR_PWR_13  --------------------------------
// SVD Line: 7891

//  <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_13
//    <name> PWR_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40138018) PWR_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_PWR >> 26) & 0x3), ((MDR_PORTH_PWR = (MDR_PORTH_PWR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_PWR_PWR_14  --------------------------------
// SVD Line: 7897

//  <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_14
//    <name> PWR_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40138018) PWR_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_PWR >> 28) & 0x3), ((MDR_PORTH_PWR = (MDR_PORTH_PWR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_PWR_PWR_15  --------------------------------
// SVD Line: 7903

//  <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_15
//    <name> PWR_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40138018) PWR_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTH_PWR >> 30) & 0x3), ((MDR_PORTH_PWR = (MDR_PORTH_PWR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTH_PWR  ---------------------------------
// SVD Line: 7804

//  <rtree> SFDITEM_REG__MDR_PORTH_PWR
//    <name> PWR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40138018) PORT Power Register </i>
//    <loc> ( (unsigned int)((MDR_PORTH_PWR >> 0) & 0xFFFFFFFF), ((MDR_PORTH_PWR = (MDR_PORTH_PWR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_PWR_PWR_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTH_GFEN  -----------------------------
// SVD Line: 7911

unsigned int MDR_PORTH_GFEN __AT (0x4013801C);



// ----------------------------  Field Item: MDR_PORTH_GFEN_GFEN_0  -------------------------------
// SVD Line: 7920

//  <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_0
//    <name> GFEN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4013801C) GFEN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_GFEN ) </loc>
//      <o.0..0> GFEN_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_GFEN_GFEN_1  -------------------------------
// SVD Line: 7926

//  <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_1
//    <name> GFEN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4013801C) GFEN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_GFEN ) </loc>
//      <o.1..1> GFEN_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_GFEN_GFEN_2  -------------------------------
// SVD Line: 7932

//  <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_2
//    <name> GFEN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4013801C) GFEN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_GFEN ) </loc>
//      <o.2..2> GFEN_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_GFEN_GFEN_3  -------------------------------
// SVD Line: 7938

//  <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_3
//    <name> GFEN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4013801C) GFEN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_GFEN ) </loc>
//      <o.3..3> GFEN_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_GFEN_GFEN_4  -------------------------------
// SVD Line: 7944

//  <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_4
//    <name> GFEN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4013801C) GFEN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_GFEN ) </loc>
//      <o.4..4> GFEN_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_GFEN_GFEN_5  -------------------------------
// SVD Line: 7950

//  <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_5
//    <name> GFEN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4013801C) GFEN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_GFEN ) </loc>
//      <o.5..5> GFEN_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_GFEN_GFEN_6  -------------------------------
// SVD Line: 7956

//  <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_6
//    <name> GFEN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4013801C) GFEN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_GFEN ) </loc>
//      <o.6..6> GFEN_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_GFEN_GFEN_7  -------------------------------
// SVD Line: 7962

//  <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_7
//    <name> GFEN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4013801C) GFEN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_GFEN ) </loc>
//      <o.7..7> GFEN_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_GFEN_GFEN_8  -------------------------------
// SVD Line: 7968

//  <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_8
//    <name> GFEN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4013801C) GFEN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_GFEN ) </loc>
//      <o.8..8> GFEN_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_GFEN_GFEN_9  -------------------------------
// SVD Line: 7974

//  <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_9
//    <name> GFEN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4013801C) GFEN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_GFEN ) </loc>
//      <o.9..9> GFEN_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_GFEN_GFEN_10  -------------------------------
// SVD Line: 7980

//  <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_10
//    <name> GFEN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4013801C) GFEN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_GFEN ) </loc>
//      <o.10..10> GFEN_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_GFEN_GFEN_11  -------------------------------
// SVD Line: 7986

//  <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_11
//    <name> GFEN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4013801C) GFEN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_GFEN ) </loc>
//      <o.11..11> GFEN_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_GFEN_GFEN_12  -------------------------------
// SVD Line: 7992

//  <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_12
//    <name> GFEN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4013801C) GFEN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_GFEN ) </loc>
//      <o.12..12> GFEN_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_GFEN_GFEN_13  -------------------------------
// SVD Line: 7998

//  <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_13
//    <name> GFEN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4013801C) GFEN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_GFEN ) </loc>
//      <o.13..13> GFEN_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_GFEN_GFEN_14  -------------------------------
// SVD Line: 8004

//  <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_14
//    <name> GFEN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4013801C) GFEN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_GFEN ) </loc>
//      <o.14..14> GFEN_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_GFEN_GFEN_15  -------------------------------
// SVD Line: 8010

//  <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_15
//    <name> GFEN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4013801C) GFEN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_GFEN ) </loc>
//      <o.15..15> GFEN_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTH_GFEN  ---------------------------------
// SVD Line: 7911

//  <rtree> SFDITEM_REG__MDR_PORTH_GFEN
//    <name> GFEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4013801C) PORT Filter Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_PORTH_GFEN >> 0) & 0xFFFFFFFF), ((MDR_PORTH_GFEN = (MDR_PORTH_GFEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_GFEN_GFEN_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTH_SETTX  -----------------------------
// SVD Line: 8018

unsigned int MDR_PORTH_SETTX __AT (0x40138020);



// ---------------------------  Field Item: MDR_PORTH_SETTX_SETTX_0  ------------------------------
// SVD Line: 8027

//  <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_0
//    <name> SETTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40138020) SETTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_SETTX ) </loc>
//      <o.0..0> SETTX_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_SETTX_SETTX_1  ------------------------------
// SVD Line: 8033

//  <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_1
//    <name> SETTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40138020) SETTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_SETTX ) </loc>
//      <o.1..1> SETTX_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_SETTX_SETTX_2  ------------------------------
// SVD Line: 8039

//  <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_2
//    <name> SETTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40138020) SETTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_SETTX ) </loc>
//      <o.2..2> SETTX_2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_SETTX_SETTX_3  ------------------------------
// SVD Line: 8045

//  <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_3
//    <name> SETTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40138020) SETTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_SETTX ) </loc>
//      <o.3..3> SETTX_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_SETTX_SETTX_4  ------------------------------
// SVD Line: 8051

//  <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_4
//    <name> SETTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40138020) SETTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_SETTX ) </loc>
//      <o.4..4> SETTX_4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_SETTX_SETTX_5  ------------------------------
// SVD Line: 8057

//  <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_5
//    <name> SETTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40138020) SETTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_SETTX ) </loc>
//      <o.5..5> SETTX_5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_SETTX_SETTX_6  ------------------------------
// SVD Line: 8063

//  <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_6
//    <name> SETTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40138020) SETTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_SETTX ) </loc>
//      <o.6..6> SETTX_6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_SETTX_SETTX_7  ------------------------------
// SVD Line: 8069

//  <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_7
//    <name> SETTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40138020) SETTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_SETTX ) </loc>
//      <o.7..7> SETTX_7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_SETTX_SETTX_8  ------------------------------
// SVD Line: 8075

//  <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_8
//    <name> SETTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40138020) SETTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_SETTX ) </loc>
//      <o.8..8> SETTX_8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_SETTX_SETTX_9  ------------------------------
// SVD Line: 8081

//  <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_9
//    <name> SETTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40138020) SETTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_SETTX ) </loc>
//      <o.9..9> SETTX_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_SETTX_SETTX_10  ------------------------------
// SVD Line: 8087

//  <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_10
//    <name> SETTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40138020) SETTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_SETTX ) </loc>
//      <o.10..10> SETTX_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_SETTX_SETTX_11  ------------------------------
// SVD Line: 8093

//  <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_11
//    <name> SETTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40138020) SETTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_SETTX ) </loc>
//      <o.11..11> SETTX_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_SETTX_SETTX_12  ------------------------------
// SVD Line: 8099

//  <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_12
//    <name> SETTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40138020) SETTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_SETTX ) </loc>
//      <o.12..12> SETTX_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_SETTX_SETTX_13  ------------------------------
// SVD Line: 8105

//  <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_13
//    <name> SETTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40138020) SETTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_SETTX ) </loc>
//      <o.13..13> SETTX_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_SETTX_SETTX_14  ------------------------------
// SVD Line: 8111

//  <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_14
//    <name> SETTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40138020) SETTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_SETTX ) </loc>
//      <o.14..14> SETTX_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_SETTX_SETTX_15  ------------------------------
// SVD Line: 8117

//  <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_15
//    <name> SETTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40138020) SETTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_SETTX ) </loc>
//      <o.15..15> SETTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTH_SETTX  --------------------------------
// SVD Line: 8018

//  <rtree> SFDITEM_REG__MDR_PORTH_SETTX
//    <name> SETTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40138020) Set Pin in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTH_SETTX >> 0) & 0xFFFFFFFF), ((MDR_PORTH_SETTX = (MDR_PORTH_SETTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_SETTX_SETTX_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTH_CLRTX  -----------------------------
// SVD Line: 8125

unsigned int MDR_PORTH_CLRTX __AT (0x40138024);



// ---------------------------  Field Item: MDR_PORTH_CLRTX_CLRTX_0  ------------------------------
// SVD Line: 8134

//  <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_0
//    <name> CLRTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40138024) CLRTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_CLRTX ) </loc>
//      <o.0..0> CLRTX_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_CLRTX_CLRTX_1  ------------------------------
// SVD Line: 8140

//  <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_1
//    <name> CLRTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40138024) CLRTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_CLRTX ) </loc>
//      <o.1..1> CLRTX_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_CLRTX_CLRTX_2  ------------------------------
// SVD Line: 8146

//  <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_2
//    <name> CLRTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40138024) CLRTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_CLRTX ) </loc>
//      <o.2..2> CLRTX_2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_CLRTX_CLRTX_3  ------------------------------
// SVD Line: 8152

//  <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_3
//    <name> CLRTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40138024) CLRTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_CLRTX ) </loc>
//      <o.3..3> CLRTX_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_CLRTX_CLRTX_4  ------------------------------
// SVD Line: 8158

//  <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_4
//    <name> CLRTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40138024) CLRTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_CLRTX ) </loc>
//      <o.4..4> CLRTX_4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_CLRTX_CLRTX_5  ------------------------------
// SVD Line: 8164

//  <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_5
//    <name> CLRTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40138024) CLRTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_CLRTX ) </loc>
//      <o.5..5> CLRTX_5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_CLRTX_CLRTX_6  ------------------------------
// SVD Line: 8170

//  <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_6
//    <name> CLRTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40138024) CLRTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_CLRTX ) </loc>
//      <o.6..6> CLRTX_6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_CLRTX_CLRTX_7  ------------------------------
// SVD Line: 8176

//  <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_7
//    <name> CLRTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40138024) CLRTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_CLRTX ) </loc>
//      <o.7..7> CLRTX_7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_CLRTX_CLRTX_8  ------------------------------
// SVD Line: 8182

//  <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_8
//    <name> CLRTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40138024) CLRTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_CLRTX ) </loc>
//      <o.8..8> CLRTX_8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_CLRTX_CLRTX_9  ------------------------------
// SVD Line: 8188

//  <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_9
//    <name> CLRTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40138024) CLRTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_CLRTX ) </loc>
//      <o.9..9> CLRTX_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_CLRTX_CLRTX_10  ------------------------------
// SVD Line: 8194

//  <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_10
//    <name> CLRTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40138024) CLRTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_CLRTX ) </loc>
//      <o.10..10> CLRTX_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_CLRTX_CLRTX_11  ------------------------------
// SVD Line: 8200

//  <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_11
//    <name> CLRTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40138024) CLRTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_CLRTX ) </loc>
//      <o.11..11> CLRTX_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_CLRTX_CLRTX_12  ------------------------------
// SVD Line: 8206

//  <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_12
//    <name> CLRTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40138024) CLRTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_CLRTX ) </loc>
//      <o.12..12> CLRTX_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_CLRTX_CLRTX_13  ------------------------------
// SVD Line: 8212

//  <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_13
//    <name> CLRTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40138024) CLRTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_CLRTX ) </loc>
//      <o.13..13> CLRTX_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_CLRTX_CLRTX_14  ------------------------------
// SVD Line: 8218

//  <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_14
//    <name> CLRTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40138024) CLRTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_CLRTX ) </loc>
//      <o.14..14> CLRTX_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTH_CLRTX_CLRTX_15  ------------------------------
// SVD Line: 8224

//  <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_15
//    <name> CLRTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40138024) CLRTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_CLRTX ) </loc>
//      <o.15..15> CLRTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTH_CLRTX  --------------------------------
// SVD Line: 8125

//  <rtree> SFDITEM_REG__MDR_PORTH_CLRTX
//    <name> CLRTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40138024) Clear Pin in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTH_CLRTX >> 0) & 0xFFFFFFFF), ((MDR_PORTH_CLRTX = (MDR_PORTH_CLRTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_CLRTX_CLRTX_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTH_RDTX  -----------------------------
// SVD Line: 8232

unsigned int MDR_PORTH_RDTX __AT (0x40138028);



// ----------------------------  Field Item: MDR_PORTH_RDTX_RDTX_0  -------------------------------
// SVD Line: 8241

//  <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_0
//    <name> RDTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40138028) RDTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RDTX ) </loc>
//      <o.0..0> RDTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_RDTX_RDTX_1  -------------------------------
// SVD Line: 8247

//  <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_1
//    <name> RDTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40138028) RDTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RDTX ) </loc>
//      <o.1..1> RDTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_RDTX_RDTX_2  -------------------------------
// SVD Line: 8253

//  <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_2
//    <name> RDTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40138028) RDTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RDTX ) </loc>
//      <o.2..2> RDTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_RDTX_RDTX_3  -------------------------------
// SVD Line: 8259

//  <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_3
//    <name> RDTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40138028) RDTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RDTX ) </loc>
//      <o.3..3> RDTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_RDTX_RDTX_4  -------------------------------
// SVD Line: 8265

//  <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_4
//    <name> RDTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40138028) RDTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RDTX ) </loc>
//      <o.4..4> RDTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_RDTX_RDTX_5  -------------------------------
// SVD Line: 8271

//  <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_5
//    <name> RDTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40138028) RDTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RDTX ) </loc>
//      <o.5..5> RDTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_RDTX_RDTX_6  -------------------------------
// SVD Line: 8277

//  <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_6
//    <name> RDTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40138028) RDTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RDTX ) </loc>
//      <o.6..6> RDTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_RDTX_RDTX_7  -------------------------------
// SVD Line: 8283

//  <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_7
//    <name> RDTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40138028) RDTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RDTX ) </loc>
//      <o.7..7> RDTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_RDTX_RDTX_8  -------------------------------
// SVD Line: 8289

//  <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_8
//    <name> RDTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40138028) RDTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RDTX ) </loc>
//      <o.8..8> RDTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTH_RDTX_RDTX_9  -------------------------------
// SVD Line: 8295

//  <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_9
//    <name> RDTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40138028) RDTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RDTX ) </loc>
//      <o.9..9> RDTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_RDTX_RDTX_10  -------------------------------
// SVD Line: 8301

//  <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_10
//    <name> RDTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40138028) RDTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RDTX ) </loc>
//      <o.10..10> RDTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_RDTX_RDTX_11  -------------------------------
// SVD Line: 8307

//  <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_11
//    <name> RDTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40138028) RDTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RDTX ) </loc>
//      <o.11..11> RDTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_RDTX_RDTX_12  -------------------------------
// SVD Line: 8313

//  <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_12
//    <name> RDTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40138028) RDTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RDTX ) </loc>
//      <o.12..12> RDTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_RDTX_RDTX_13  -------------------------------
// SVD Line: 8319

//  <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_13
//    <name> RDTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40138028) RDTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RDTX ) </loc>
//      <o.13..13> RDTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_RDTX_RDTX_14  -------------------------------
// SVD Line: 8325

//  <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_14
//    <name> RDTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40138028) RDTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RDTX ) </loc>
//      <o.14..14> RDTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTH_RDTX_RDTX_15  -------------------------------
// SVD Line: 8331

//  <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_15
//    <name> RDTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40138028) RDTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTH_RDTX ) </loc>
//      <o.15..15> RDTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTH_RDTX  ---------------------------------
// SVD Line: 8232

//  <rtree> SFDITEM_REG__MDR_PORTH_RDTX
//    <name> RDTX </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40138028) Read Pin out in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTH_RDTX >> 0) & 0xFFFFFFFF), ((MDR_PORTH_RDTX = (MDR_PORTH_RDTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTH_RDTX_RDTX_15 </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_PORTH  -----------------------------------
// SVD Line: 8383

//  <view> MDR_PORTH
//    <name> MDR_PORTH </name>
//    <item> SFDITEM_REG__MDR_PORTH_RXTX </item>
//    <item> SFDITEM_REG__MDR_PORTH_OE </item>
//    <item> SFDITEM_REG__MDR_PORTH_FUNC </item>
//    <item> SFDITEM_REG__MDR_PORTH_ANALOG </item>
//    <item> SFDITEM_REG__MDR_PORTH_PULL </item>
//    <item> SFDITEM_REG__MDR_PORTH_PD </item>
//    <item> SFDITEM_REG__MDR_PORTH_PWR </item>
//    <item> SFDITEM_REG__MDR_PORTH_GFEN </item>
//    <item> SFDITEM_REG__MDR_PORTH_SETTX </item>
//    <item> SFDITEM_REG__MDR_PORTH_CLRTX </item>
//    <item> SFDITEM_REG__MDR_PORTH_RDTX </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_PORTI_RXTX  -----------------------------
// SVD Line: 6970

unsigned int MDR_PORTI_RXTX __AT (0x40140000);



// ----------------------------  Field Item: MDR_PORTI_RXTX_RXTX_0  -------------------------------
// SVD Line: 6979

//  <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_0
//    <name> RXTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40140000) RXTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RXTX ) </loc>
//      <o.0..0> RXTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_RXTX_RXTX_1  -------------------------------
// SVD Line: 6985

//  <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_1
//    <name> RXTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40140000) RXTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RXTX ) </loc>
//      <o.1..1> RXTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_RXTX_RXTX_2  -------------------------------
// SVD Line: 6991

//  <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_2
//    <name> RXTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40140000) RXTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RXTX ) </loc>
//      <o.2..2> RXTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_RXTX_RXTX_3  -------------------------------
// SVD Line: 6997

//  <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_3
//    <name> RXTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40140000) RXTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RXTX ) </loc>
//      <o.3..3> RXTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_RXTX_RXTX_4  -------------------------------
// SVD Line: 7003

//  <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_4
//    <name> RXTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40140000) RXTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RXTX ) </loc>
//      <o.4..4> RXTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_RXTX_RXTX_5  -------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_5
//    <name> RXTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40140000) RXTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RXTX ) </loc>
//      <o.5..5> RXTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_RXTX_RXTX_6  -------------------------------
// SVD Line: 7015

//  <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_6
//    <name> RXTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40140000) RXTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RXTX ) </loc>
//      <o.6..6> RXTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_RXTX_RXTX_7  -------------------------------
// SVD Line: 7021

//  <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_7
//    <name> RXTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40140000) RXTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RXTX ) </loc>
//      <o.7..7> RXTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_RXTX_RXTX_8  -------------------------------
// SVD Line: 7027

//  <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_8
//    <name> RXTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40140000) RXTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RXTX ) </loc>
//      <o.8..8> RXTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_RXTX_RXTX_9  -------------------------------
// SVD Line: 7033

//  <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_9
//    <name> RXTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40140000) RXTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RXTX ) </loc>
//      <o.9..9> RXTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_RXTX_RXTX_10  -------------------------------
// SVD Line: 7039

//  <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_10
//    <name> RXTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40140000) RXTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RXTX ) </loc>
//      <o.10..10> RXTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_RXTX_RXTX_11  -------------------------------
// SVD Line: 7045

//  <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_11
//    <name> RXTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40140000) RXTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RXTX ) </loc>
//      <o.11..11> RXTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_RXTX_RXTX_12  -------------------------------
// SVD Line: 7051

//  <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_12
//    <name> RXTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40140000) RXTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RXTX ) </loc>
//      <o.12..12> RXTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_RXTX_RXTX_13  -------------------------------
// SVD Line: 7057

//  <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_13
//    <name> RXTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40140000) RXTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RXTX ) </loc>
//      <o.13..13> RXTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_RXTX_RXTX_14  -------------------------------
// SVD Line: 7063

//  <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_14
//    <name> RXTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40140000) RXTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RXTX ) </loc>
//      <o.14..14> RXTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_RXTX_RXTX_15  -------------------------------
// SVD Line: 7069

//  <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_15
//    <name> RXTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40140000) RXTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RXTX ) </loc>
//      <o.15..15> RXTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTI_RXTX  ---------------------------------
// SVD Line: 6970

//  <rtree> SFDITEM_REG__MDR_PORTI_RXTX
//    <name> RXTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140000) PORT Data Register </i>
//    <loc> ( (unsigned int)((MDR_PORTI_RXTX >> 0) & 0xFFFFFFFF), ((MDR_PORTI_RXTX = (MDR_PORTI_RXTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RXTX_RXTX_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTI_OE  ------------------------------
// SVD Line: 7077

unsigned int MDR_PORTI_OE __AT (0x40140004);



// ------------------------------  Field Item: MDR_PORTI_OE_OE_0  ---------------------------------
// SVD Line: 7086

//  <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_0
//    <name> OE_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40140004) OE_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_OE ) </loc>
//      <o.0..0> OE_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTI_OE_OE_1  ---------------------------------
// SVD Line: 7092

//  <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_1
//    <name> OE_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40140004) OE_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_OE ) </loc>
//      <o.1..1> OE_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTI_OE_OE_2  ---------------------------------
// SVD Line: 7098

//  <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_2
//    <name> OE_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40140004) OE_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_OE ) </loc>
//      <o.2..2> OE_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTI_OE_OE_3  ---------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_3
//    <name> OE_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40140004) OE_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_OE ) </loc>
//      <o.3..3> OE_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTI_OE_OE_4  ---------------------------------
// SVD Line: 7110

//  <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_4
//    <name> OE_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40140004) OE_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_OE ) </loc>
//      <o.4..4> OE_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTI_OE_OE_5  ---------------------------------
// SVD Line: 7116

//  <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_5
//    <name> OE_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40140004) OE_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_OE ) </loc>
//      <o.5..5> OE_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTI_OE_OE_6  ---------------------------------
// SVD Line: 7122

//  <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_6
//    <name> OE_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40140004) OE_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_OE ) </loc>
//      <o.6..6> OE_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTI_OE_OE_7  ---------------------------------
// SVD Line: 7128

//  <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_7
//    <name> OE_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40140004) OE_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_OE ) </loc>
//      <o.7..7> OE_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTI_OE_OE_8  ---------------------------------
// SVD Line: 7134

//  <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_8
//    <name> OE_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40140004) OE_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_OE ) </loc>
//      <o.8..8> OE_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTI_OE_OE_9  ---------------------------------
// SVD Line: 7140

//  <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_9
//    <name> OE_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40140004) OE_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_OE ) </loc>
//      <o.9..9> OE_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_OE_OE_10  ---------------------------------
// SVD Line: 7146

//  <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_10
//    <name> OE_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40140004) OE_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_OE ) </loc>
//      <o.10..10> OE_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_OE_OE_11  ---------------------------------
// SVD Line: 7152

//  <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_11
//    <name> OE_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40140004) OE_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_OE ) </loc>
//      <o.11..11> OE_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_OE_OE_12  ---------------------------------
// SVD Line: 7158

//  <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_12
//    <name> OE_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40140004) OE_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_OE ) </loc>
//      <o.12..12> OE_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_OE_OE_13  ---------------------------------
// SVD Line: 7164

//  <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_13
//    <name> OE_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40140004) OE_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_OE ) </loc>
//      <o.13..13> OE_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_OE_OE_14  ---------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_14
//    <name> OE_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40140004) OE_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_OE ) </loc>
//      <o.14..14> OE_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_OE_OE_15  ---------------------------------
// SVD Line: 7176

//  <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_15
//    <name> OE_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40140004) OE_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_OE ) </loc>
//      <o.15..15> OE_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTI_OE  ----------------------------------
// SVD Line: 7077

//  <rtree> SFDITEM_REG__MDR_PORTI_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140004) PORT Output Enable Register </i>
//    <loc> ( (unsigned int)((MDR_PORTI_OE >> 0) & 0xFFFFFFFF), ((MDR_PORTI_OE = (MDR_PORTI_OE & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_OE_OE_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTI_FUNC  -----------------------------
// SVD Line: 7184

unsigned int MDR_PORTI_FUNC __AT (0x40140008);



// ----------------------------  Field Item: MDR_PORTI_FUNC_MODE_0  -------------------------------
// SVD Line: 7193

//  <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_0
//    <name> MODE_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40140008) MODE_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_FUNC >> 0) & 0x3), ((MDR_PORTI_FUNC = (MDR_PORTI_FUNC & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_FUNC_MODE_1  -------------------------------
// SVD Line: 7199

//  <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_1
//    <name> MODE_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40140008) MODE_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_FUNC >> 2) & 0x3), ((MDR_PORTI_FUNC = (MDR_PORTI_FUNC & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_FUNC_MODE_2  -------------------------------
// SVD Line: 7205

//  <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_2
//    <name> MODE_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40140008) MODE_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_FUNC >> 4) & 0x3), ((MDR_PORTI_FUNC = (MDR_PORTI_FUNC & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_FUNC_MODE_3  -------------------------------
// SVD Line: 7211

//  <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_3
//    <name> MODE_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40140008) MODE_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_FUNC >> 6) & 0x3), ((MDR_PORTI_FUNC = (MDR_PORTI_FUNC & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_FUNC_MODE_4  -------------------------------
// SVD Line: 7217

//  <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_4
//    <name> MODE_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40140008) MODE_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_FUNC >> 8) & 0x3), ((MDR_PORTI_FUNC = (MDR_PORTI_FUNC & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_FUNC_MODE_5  -------------------------------
// SVD Line: 7223

//  <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_5
//    <name> MODE_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40140008) MODE_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_FUNC >> 10) & 0x3), ((MDR_PORTI_FUNC = (MDR_PORTI_FUNC & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_FUNC_MODE_6  -------------------------------
// SVD Line: 7229

//  <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_6
//    <name> MODE_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40140008) MODE_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_FUNC >> 12) & 0x3), ((MDR_PORTI_FUNC = (MDR_PORTI_FUNC & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_FUNC_MODE_7  -------------------------------
// SVD Line: 7235

//  <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_7
//    <name> MODE_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40140008) MODE_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_FUNC >> 14) & 0x3), ((MDR_PORTI_FUNC = (MDR_PORTI_FUNC & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_FUNC_MODE_8  -------------------------------
// SVD Line: 7241

//  <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_8
//    <name> MODE_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40140008) MODE_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_FUNC >> 16) & 0x3), ((MDR_PORTI_FUNC = (MDR_PORTI_FUNC & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_FUNC_MODE_9  -------------------------------
// SVD Line: 7247

//  <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_9
//    <name> MODE_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40140008) MODE_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_FUNC >> 18) & 0x3), ((MDR_PORTI_FUNC = (MDR_PORTI_FUNC & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_FUNC_MODE_10  -------------------------------
// SVD Line: 7253

//  <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_10
//    <name> MODE_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40140008) MODE_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_FUNC >> 20) & 0x3), ((MDR_PORTI_FUNC = (MDR_PORTI_FUNC & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_FUNC_MODE_11  -------------------------------
// SVD Line: 7259

//  <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_11
//    <name> MODE_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40140008) MODE_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_FUNC >> 22) & 0x3), ((MDR_PORTI_FUNC = (MDR_PORTI_FUNC & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_FUNC_MODE_12  -------------------------------
// SVD Line: 7265

//  <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_12
//    <name> MODE_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40140008) MODE_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_FUNC >> 24) & 0x3), ((MDR_PORTI_FUNC = (MDR_PORTI_FUNC & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_FUNC_MODE_13  -------------------------------
// SVD Line: 7271

//  <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_13
//    <name> MODE_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40140008) MODE_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_FUNC >> 26) & 0x3), ((MDR_PORTI_FUNC = (MDR_PORTI_FUNC & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_FUNC_MODE_14  -------------------------------
// SVD Line: 7277

//  <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_14
//    <name> MODE_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40140008) MODE_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_FUNC >> 28) & 0x3), ((MDR_PORTI_FUNC = (MDR_PORTI_FUNC & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_FUNC_MODE_15  -------------------------------
// SVD Line: 7283

//  <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_15
//    <name> MODE_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40140008) MODE_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_FUNC >> 30) & 0x3), ((MDR_PORTI_FUNC = (MDR_PORTI_FUNC & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTI_FUNC  ---------------------------------
// SVD Line: 7184

//  <rtree> SFDITEM_REG__MDR_PORTI_FUNC
//    <name> FUNC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140008) PORT Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTI_FUNC >> 0) & 0xFFFFFFFF), ((MDR_PORTI_FUNC = (MDR_PORTI_FUNC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_FUNC_MODE_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTI_ANALOG  ----------------------------
// SVD Line: 7291

unsigned int MDR_PORTI_ANALOG __AT (0x4014000C);



// ------------------------  Field Item: MDR_PORTI_ANALOG_ANALOG_EN_0  ----------------------------
// SVD Line: 7300

//  <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_0
//    <name> ANALOG_EN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4014000C) ANALOG_EN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_ANALOG ) </loc>
//      <o.0..0> ANALOG_EN_0
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTI_ANALOG_ANALOG_EN_1  ----------------------------
// SVD Line: 7306

//  <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_1
//    <name> ANALOG_EN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4014000C) ANALOG_EN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_ANALOG ) </loc>
//      <o.1..1> ANALOG_EN_1
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTI_ANALOG_ANALOG_EN_2  ----------------------------
// SVD Line: 7312

//  <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_2
//    <name> ANALOG_EN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4014000C) ANALOG_EN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_ANALOG ) </loc>
//      <o.2..2> ANALOG_EN_2
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTI_ANALOG_ANALOG_EN_3  ----------------------------
// SVD Line: 7318

//  <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_3
//    <name> ANALOG_EN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4014000C) ANALOG_EN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_ANALOG ) </loc>
//      <o.3..3> ANALOG_EN_3
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTI_ANALOG_ANALOG_EN_4  ----------------------------
// SVD Line: 7324

//  <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_4
//    <name> ANALOG_EN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4014000C) ANALOG_EN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_ANALOG ) </loc>
//      <o.4..4> ANALOG_EN_4
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTI_ANALOG_ANALOG_EN_5  ----------------------------
// SVD Line: 7330

//  <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_5
//    <name> ANALOG_EN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4014000C) ANALOG_EN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_ANALOG ) </loc>
//      <o.5..5> ANALOG_EN_5
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTI_ANALOG_ANALOG_EN_6  ----------------------------
// SVD Line: 7336

//  <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_6
//    <name> ANALOG_EN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4014000C) ANALOG_EN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_ANALOG ) </loc>
//      <o.6..6> ANALOG_EN_6
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTI_ANALOG_ANALOG_EN_7  ----------------------------
// SVD Line: 7342

//  <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_7
//    <name> ANALOG_EN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4014000C) ANALOG_EN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_ANALOG ) </loc>
//      <o.7..7> ANALOG_EN_7
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTI_ANALOG_ANALOG_EN_8  ----------------------------
// SVD Line: 7348

//  <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_8
//    <name> ANALOG_EN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4014000C) ANALOG_EN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_ANALOG ) </loc>
//      <o.8..8> ANALOG_EN_8
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTI_ANALOG_ANALOG_EN_9  ----------------------------
// SVD Line: 7354

//  <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_9
//    <name> ANALOG_EN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4014000C) ANALOG_EN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_ANALOG ) </loc>
//      <o.9..9> ANALOG_EN_9
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTI_ANALOG_ANALOG_EN_10  ---------------------------
// SVD Line: 7360

//  <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_10
//    <name> ANALOG_EN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4014000C) ANALOG_EN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_ANALOG ) </loc>
//      <o.10..10> ANALOG_EN_10
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTI_ANALOG_ANALOG_EN_11  ---------------------------
// SVD Line: 7366

//  <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_11
//    <name> ANALOG_EN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4014000C) ANALOG_EN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_ANALOG ) </loc>
//      <o.11..11> ANALOG_EN_11
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTI_ANALOG_ANALOG_EN_12  ---------------------------
// SVD Line: 7372

//  <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_12
//    <name> ANALOG_EN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4014000C) ANALOG_EN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_ANALOG ) </loc>
//      <o.12..12> ANALOG_EN_12
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTI_ANALOG_ANALOG_EN_13  ---------------------------
// SVD Line: 7378

//  <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_13
//    <name> ANALOG_EN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4014000C) ANALOG_EN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_ANALOG ) </loc>
//      <o.13..13> ANALOG_EN_13
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTI_ANALOG_ANALOG_EN_14  ---------------------------
// SVD Line: 7384

//  <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_14
//    <name> ANALOG_EN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4014000C) ANALOG_EN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_ANALOG ) </loc>
//      <o.14..14> ANALOG_EN_14
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_PORTI_ANALOG_ANALOG_EN_15  ---------------------------
// SVD Line: 7390

//  <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_15
//    <name> ANALOG_EN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4014000C) ANALOG_EN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_ANALOG ) </loc>
//      <o.15..15> ANALOG_EN_15
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_PORTI_ANALOG  --------------------------------
// SVD Line: 7291

//  <rtree> SFDITEM_REG__MDR_PORTI_ANALOG
//    <name> ANALOG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014000C) PORT Analog Function Register </i>
//    <loc> ( (unsigned int)((MDR_PORTI_ANALOG >> 0) & 0xFFFFFFFF), ((MDR_PORTI_ANALOG = (MDR_PORTI_ANALOG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_ANALOG_ANALOG_EN_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTI_PULL  -----------------------------
// SVD Line: 7398

unsigned int MDR_PORTI_PULL __AT (0x40140010);



// -------------------------  Field Item: MDR_PORTI_PULL_PULL_DOWN_0  -----------------------------
// SVD Line: 7407

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_0
//    <name> PULL_DOWN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40140010) PULL_DOWN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.0..0> PULL_DOWN_0
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTI_PULL_PULL_DOWN_1  -----------------------------
// SVD Line: 7413

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_1
//    <name> PULL_DOWN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40140010) PULL_DOWN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.1..1> PULL_DOWN_1
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTI_PULL_PULL_DOWN_2  -----------------------------
// SVD Line: 7419

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_2
//    <name> PULL_DOWN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40140010) PULL_DOWN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.2..2> PULL_DOWN_2
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTI_PULL_PULL_DOWN_3  -----------------------------
// SVD Line: 7425

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_3
//    <name> PULL_DOWN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40140010) PULL_DOWN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.3..3> PULL_DOWN_3
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTI_PULL_PULL_DOWN_4  -----------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_4
//    <name> PULL_DOWN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40140010) PULL_DOWN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.4..4> PULL_DOWN_4
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTI_PULL_PULL_DOWN_5  -----------------------------
// SVD Line: 7437

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_5
//    <name> PULL_DOWN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40140010) PULL_DOWN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.5..5> PULL_DOWN_5
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTI_PULL_PULL_DOWN_6  -----------------------------
// SVD Line: 7443

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_6
//    <name> PULL_DOWN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40140010) PULL_DOWN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.6..6> PULL_DOWN_6
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTI_PULL_PULL_DOWN_7  -----------------------------
// SVD Line: 7449

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_7
//    <name> PULL_DOWN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40140010) PULL_DOWN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.7..7> PULL_DOWN_7
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTI_PULL_PULL_DOWN_8  -----------------------------
// SVD Line: 7455

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_8
//    <name> PULL_DOWN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40140010) PULL_DOWN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.8..8> PULL_DOWN_8
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTI_PULL_PULL_DOWN_9  -----------------------------
// SVD Line: 7461

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_9
//    <name> PULL_DOWN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40140010) PULL_DOWN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.9..9> PULL_DOWN_9
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTI_PULL_PULL_DOWN_10  ----------------------------
// SVD Line: 7467

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_10
//    <name> PULL_DOWN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40140010) PULL_DOWN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.10..10> PULL_DOWN_10
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTI_PULL_PULL_DOWN_11  ----------------------------
// SVD Line: 7473

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_11
//    <name> PULL_DOWN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40140010) PULL_DOWN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.11..11> PULL_DOWN_11
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTI_PULL_PULL_DOWN_12  ----------------------------
// SVD Line: 7479

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_12
//    <name> PULL_DOWN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40140010) PULL_DOWN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.12..12> PULL_DOWN_12
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTI_PULL_PULL_DOWN_13  ----------------------------
// SVD Line: 7485

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_13
//    <name> PULL_DOWN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40140010) PULL_DOWN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.13..13> PULL_DOWN_13
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTI_PULL_PULL_DOWN_14  ----------------------------
// SVD Line: 7491

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_14
//    <name> PULL_DOWN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40140010) PULL_DOWN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.14..14> PULL_DOWN_14
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_PORTI_PULL_PULL_DOWN_15  ----------------------------
// SVD Line: 7497

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_15
//    <name> PULL_DOWN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40140010) PULL_DOWN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.15..15> PULL_DOWN_15
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_PULL_PULL_UP_0  ------------------------------
// SVD Line: 7503

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_0
//    <name> PULL_UP_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40140010) PULL_UP_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.16..16> PULL_UP_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_PULL_PULL_UP_1  ------------------------------
// SVD Line: 7509

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_1
//    <name> PULL_UP_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40140010) PULL_UP_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.17..17> PULL_UP_1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_PULL_PULL_UP_2  ------------------------------
// SVD Line: 7515

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_2
//    <name> PULL_UP_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40140010) PULL_UP_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.18..18> PULL_UP_2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_PULL_PULL_UP_3  ------------------------------
// SVD Line: 7521

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_3
//    <name> PULL_UP_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40140010) PULL_UP_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.19..19> PULL_UP_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_PULL_PULL_UP_4  ------------------------------
// SVD Line: 7527

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_4
//    <name> PULL_UP_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40140010) PULL_UP_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.20..20> PULL_UP_4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_PULL_PULL_UP_5  ------------------------------
// SVD Line: 7533

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_5
//    <name> PULL_UP_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40140010) PULL_UP_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.21..21> PULL_UP_5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_PULL_PULL_UP_6  ------------------------------
// SVD Line: 7539

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_6
//    <name> PULL_UP_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40140010) PULL_UP_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.22..22> PULL_UP_6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_PULL_PULL_UP_7  ------------------------------
// SVD Line: 7545

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_7
//    <name> PULL_UP_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40140010) PULL_UP_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.23..23> PULL_UP_7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_PULL_PULL_UP_8  ------------------------------
// SVD Line: 7551

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_8
//    <name> PULL_UP_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40140010) PULL_UP_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.24..24> PULL_UP_8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_PULL_PULL_UP_9  ------------------------------
// SVD Line: 7557

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_9
//    <name> PULL_UP_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40140010) PULL_UP_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.25..25> PULL_UP_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_PULL_PULL_UP_10  -----------------------------
// SVD Line: 7563

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_10
//    <name> PULL_UP_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40140010) PULL_UP_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.26..26> PULL_UP_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_PULL_PULL_UP_11  -----------------------------
// SVD Line: 7569

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_11
//    <name> PULL_UP_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40140010) PULL_UP_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.27..27> PULL_UP_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_PULL_PULL_UP_12  -----------------------------
// SVD Line: 7575

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_12
//    <name> PULL_UP_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40140010) PULL_UP_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.28..28> PULL_UP_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_PULL_PULL_UP_13  -----------------------------
// SVD Line: 7581

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_13
//    <name> PULL_UP_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40140010) PULL_UP_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.29..29> PULL_UP_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_PULL_PULL_UP_14  -----------------------------
// SVD Line: 7587

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_14
//    <name> PULL_UP_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40140010) PULL_UP_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.30..30> PULL_UP_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_PULL_PULL_UP_15  -----------------------------
// SVD Line: 7593

//  <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_15
//    <name> PULL_UP_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40140010) PULL_UP_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PULL ) </loc>
//      <o.31..31> PULL_UP_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTI_PULL  ---------------------------------
// SVD Line: 7398

//  <rtree> SFDITEM_REG__MDR_PORTI_PULL
//    <name> PULL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140010) PORT Pull Up/Down Register </i>
//    <loc> ( (unsigned int)((MDR_PORTI_PULL >> 0) & 0xFFFFFFFF), ((MDR_PORTI_PULL = (MDR_PORTI_PULL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_DOWN_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PULL_PULL_UP_15 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_PORTI_PD  ------------------------------
// SVD Line: 7601

unsigned int MDR_PORTI_PD __AT (0x40140014);



// ------------------------------  Field Item: MDR_PORTI_PD_PD_0  ---------------------------------
// SVD Line: 7610

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_0
//    <name> PD_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40140014) PD_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.0..0> PD_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTI_PD_PD_1  ---------------------------------
// SVD Line: 7616

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_1
//    <name> PD_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40140014) PD_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.1..1> PD_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTI_PD_PD_2  ---------------------------------
// SVD Line: 7622

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_2
//    <name> PD_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40140014) PD_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.2..2> PD_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTI_PD_PD_3  ---------------------------------
// SVD Line: 7628

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_3
//    <name> PD_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40140014) PD_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.3..3> PD_3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTI_PD_PD_4  ---------------------------------
// SVD Line: 7634

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_4
//    <name> PD_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40140014) PD_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.4..4> PD_4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTI_PD_PD_5  ---------------------------------
// SVD Line: 7640

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_5
//    <name> PD_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40140014) PD_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.5..5> PD_5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTI_PD_PD_6  ---------------------------------
// SVD Line: 7646

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_6
//    <name> PD_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40140014) PD_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.6..6> PD_6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTI_PD_PD_7  ---------------------------------
// SVD Line: 7652

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_7
//    <name> PD_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40140014) PD_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.7..7> PD_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTI_PD_PD_8  ---------------------------------
// SVD Line: 7658

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_8
//    <name> PD_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40140014) PD_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.8..8> PD_8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_PORTI_PD_PD_9  ---------------------------------
// SVD Line: 7664

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_9
//    <name> PD_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40140014) PD_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.9..9> PD_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_PD_10  ---------------------------------
// SVD Line: 7670

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_10
//    <name> PD_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40140014) PD_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.10..10> PD_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_PD_11  ---------------------------------
// SVD Line: 7676

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_11
//    <name> PD_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40140014) PD_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.11..11> PD_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_PD_12  ---------------------------------
// SVD Line: 7682

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_12
//    <name> PD_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40140014) PD_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.12..12> PD_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_PD_13  ---------------------------------
// SVD Line: 7688

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_13
//    <name> PD_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40140014) PD_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.13..13> PD_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_PD_14  ---------------------------------
// SVD Line: 7694

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_14
//    <name> PD_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40140014) PD_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.14..14> PD_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_PD_15  ---------------------------------
// SVD Line: 7700

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_15
//    <name> PD_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40140014) PD_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.15..15> PD_15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_SHM_0  ---------------------------------
// SVD Line: 7706

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_0
//    <name> SHM_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40140014) SHM_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.16..16> SHM_0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_SHM_1  ---------------------------------
// SVD Line: 7712

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_1
//    <name> SHM_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40140014) SHM_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.17..17> SHM_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_SHM_2  ---------------------------------
// SVD Line: 7718

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_2
//    <name> SHM_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40140014) SHM_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.18..18> SHM_2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_SHM_3  ---------------------------------
// SVD Line: 7724

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_3
//    <name> SHM_3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40140014) SHM_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.19..19> SHM_3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_SHM_4  ---------------------------------
// SVD Line: 7730

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_4
//    <name> SHM_4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40140014) SHM_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.20..20> SHM_4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_SHM_5  ---------------------------------
// SVD Line: 7736

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_5
//    <name> SHM_5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40140014) SHM_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.21..21> SHM_5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_SHM_6  ---------------------------------
// SVD Line: 7742

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_6
//    <name> SHM_6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40140014) SHM_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.22..22> SHM_6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_SHM_7  ---------------------------------
// SVD Line: 7748

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_7
//    <name> SHM_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40140014) SHM_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.23..23> SHM_7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_SHM_8  ---------------------------------
// SVD Line: 7754

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_8
//    <name> SHM_8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40140014) SHM_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.24..24> SHM_8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_SHM_9  ---------------------------------
// SVD Line: 7760

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_9
//    <name> SHM_9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40140014) SHM_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.25..25> SHM_9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_SHM_10  --------------------------------
// SVD Line: 7766

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_10
//    <name> SHM_10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40140014) SHM_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.26..26> SHM_10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_SHM_11  --------------------------------
// SVD Line: 7772

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_11
//    <name> SHM_11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40140014) SHM_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.27..27> SHM_11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_SHM_12  --------------------------------
// SVD Line: 7778

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_12
//    <name> SHM_12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40140014) SHM_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.28..28> SHM_12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_SHM_13  --------------------------------
// SVD Line: 7784

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_13
//    <name> SHM_13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40140014) SHM_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.29..29> SHM_13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_SHM_14  --------------------------------
// SVD Line: 7790

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_14
//    <name> SHM_14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40140014) SHM_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.30..30> SHM_14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PD_SHM_15  --------------------------------
// SVD Line: 7796

//  <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_15
//    <name> SHM_15 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40140014) SHM_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_PD ) </loc>
//      <o.31..31> SHM_15
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTI_PD  ----------------------------------
// SVD Line: 7601

//  <rtree> SFDITEM_REG__MDR_PORTI_PD
//    <name> PD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140014) PORT Driver Mode Register </i>
//    <loc> ( (unsigned int)((MDR_PORTI_PD >> 0) & 0xFFFFFFFF), ((MDR_PORTI_PD = (MDR_PORTI_PD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_PD_15 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PD_SHM_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTI_PWR  ------------------------------
// SVD Line: 7804

unsigned int MDR_PORTI_PWR __AT (0x40140018);



// -----------------------------  Field Item: MDR_PORTI_PWR_PWR_0  --------------------------------
// SVD Line: 7813

//  <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_0
//    <name> PWR_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40140018) PWR_0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_PWR >> 0) & 0x3), ((MDR_PORTI_PWR = (MDR_PORTI_PWR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PWR_PWR_1  --------------------------------
// SVD Line: 7819

//  <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_1
//    <name> PWR_1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40140018) PWR_1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_PWR >> 2) & 0x3), ((MDR_PORTI_PWR = (MDR_PORTI_PWR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PWR_PWR_2  --------------------------------
// SVD Line: 7825

//  <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_2
//    <name> PWR_2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40140018) PWR_2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_PWR >> 4) & 0x3), ((MDR_PORTI_PWR = (MDR_PORTI_PWR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PWR_PWR_3  --------------------------------
// SVD Line: 7831

//  <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_3
//    <name> PWR_3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40140018) PWR_3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_PWR >> 6) & 0x3), ((MDR_PORTI_PWR = (MDR_PORTI_PWR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PWR_PWR_4  --------------------------------
// SVD Line: 7837

//  <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_4
//    <name> PWR_4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40140018) PWR_4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_PWR >> 8) & 0x3), ((MDR_PORTI_PWR = (MDR_PORTI_PWR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PWR_PWR_5  --------------------------------
// SVD Line: 7843

//  <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_5
//    <name> PWR_5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40140018) PWR_5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_PWR >> 10) & 0x3), ((MDR_PORTI_PWR = (MDR_PORTI_PWR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PWR_PWR_6  --------------------------------
// SVD Line: 7849

//  <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_6
//    <name> PWR_6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40140018) PWR_6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_PWR >> 12) & 0x3), ((MDR_PORTI_PWR = (MDR_PORTI_PWR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PWR_PWR_7  --------------------------------
// SVD Line: 7855

//  <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_7
//    <name> PWR_7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40140018) PWR_7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_PWR >> 14) & 0x3), ((MDR_PORTI_PWR = (MDR_PORTI_PWR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PWR_PWR_8  --------------------------------
// SVD Line: 7861

//  <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_8
//    <name> PWR_8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40140018) PWR_8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_PWR >> 16) & 0x3), ((MDR_PORTI_PWR = (MDR_PORTI_PWR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_PORTI_PWR_PWR_9  --------------------------------
// SVD Line: 7867

//  <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_9
//    <name> PWR_9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40140018) PWR_9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_PWR >> 18) & 0x3), ((MDR_PORTI_PWR = (MDR_PORTI_PWR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_PWR_PWR_10  --------------------------------
// SVD Line: 7873

//  <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_10
//    <name> PWR_10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40140018) PWR_10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_PWR >> 20) & 0x3), ((MDR_PORTI_PWR = (MDR_PORTI_PWR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_PWR_PWR_11  --------------------------------
// SVD Line: 7879

//  <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_11
//    <name> PWR_11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40140018) PWR_11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_PWR >> 22) & 0x3), ((MDR_PORTI_PWR = (MDR_PORTI_PWR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_PWR_PWR_12  --------------------------------
// SVD Line: 7885

//  <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_12
//    <name> PWR_12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40140018) PWR_12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_PWR >> 24) & 0x3), ((MDR_PORTI_PWR = (MDR_PORTI_PWR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_PWR_PWR_13  --------------------------------
// SVD Line: 7891

//  <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_13
//    <name> PWR_13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40140018) PWR_13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_PWR >> 26) & 0x3), ((MDR_PORTI_PWR = (MDR_PORTI_PWR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_PWR_PWR_14  --------------------------------
// SVD Line: 7897

//  <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_14
//    <name> PWR_14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40140018) PWR_14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_PWR >> 28) & 0x3), ((MDR_PORTI_PWR = (MDR_PORTI_PWR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_PWR_PWR_15  --------------------------------
// SVD Line: 7903

//  <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_15
//    <name> PWR_15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40140018) PWR_15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_PORTI_PWR >> 30) & 0x3), ((MDR_PORTI_PWR = (MDR_PORTI_PWR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_PORTI_PWR  ---------------------------------
// SVD Line: 7804

//  <rtree> SFDITEM_REG__MDR_PORTI_PWR
//    <name> PWR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140018) PORT Power Register </i>
//    <loc> ( (unsigned int)((MDR_PORTI_PWR >> 0) & 0xFFFFFFFF), ((MDR_PORTI_PWR = (MDR_PORTI_PWR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_PWR_PWR_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTI_GFEN  -----------------------------
// SVD Line: 7911

unsigned int MDR_PORTI_GFEN __AT (0x4014001C);



// ----------------------------  Field Item: MDR_PORTI_GFEN_GFEN_0  -------------------------------
// SVD Line: 7920

//  <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_0
//    <name> GFEN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4014001C) GFEN_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_GFEN ) </loc>
//      <o.0..0> GFEN_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_GFEN_GFEN_1  -------------------------------
// SVD Line: 7926

//  <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_1
//    <name> GFEN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4014001C) GFEN_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_GFEN ) </loc>
//      <o.1..1> GFEN_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_GFEN_GFEN_2  -------------------------------
// SVD Line: 7932

//  <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_2
//    <name> GFEN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4014001C) GFEN_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_GFEN ) </loc>
//      <o.2..2> GFEN_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_GFEN_GFEN_3  -------------------------------
// SVD Line: 7938

//  <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_3
//    <name> GFEN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4014001C) GFEN_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_GFEN ) </loc>
//      <o.3..3> GFEN_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_GFEN_GFEN_4  -------------------------------
// SVD Line: 7944

//  <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_4
//    <name> GFEN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4014001C) GFEN_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_GFEN ) </loc>
//      <o.4..4> GFEN_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_GFEN_GFEN_5  -------------------------------
// SVD Line: 7950

//  <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_5
//    <name> GFEN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4014001C) GFEN_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_GFEN ) </loc>
//      <o.5..5> GFEN_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_GFEN_GFEN_6  -------------------------------
// SVD Line: 7956

//  <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_6
//    <name> GFEN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4014001C) GFEN_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_GFEN ) </loc>
//      <o.6..6> GFEN_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_GFEN_GFEN_7  -------------------------------
// SVD Line: 7962

//  <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_7
//    <name> GFEN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4014001C) GFEN_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_GFEN ) </loc>
//      <o.7..7> GFEN_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_GFEN_GFEN_8  -------------------------------
// SVD Line: 7968

//  <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_8
//    <name> GFEN_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4014001C) GFEN_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_GFEN ) </loc>
//      <o.8..8> GFEN_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_GFEN_GFEN_9  -------------------------------
// SVD Line: 7974

//  <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_9
//    <name> GFEN_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4014001C) GFEN_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_GFEN ) </loc>
//      <o.9..9> GFEN_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_GFEN_GFEN_10  -------------------------------
// SVD Line: 7980

//  <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_10
//    <name> GFEN_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4014001C) GFEN_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_GFEN ) </loc>
//      <o.10..10> GFEN_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_GFEN_GFEN_11  -------------------------------
// SVD Line: 7986

//  <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_11
//    <name> GFEN_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4014001C) GFEN_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_GFEN ) </loc>
//      <o.11..11> GFEN_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_GFEN_GFEN_12  -------------------------------
// SVD Line: 7992

//  <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_12
//    <name> GFEN_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4014001C) GFEN_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_GFEN ) </loc>
//      <o.12..12> GFEN_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_GFEN_GFEN_13  -------------------------------
// SVD Line: 7998

//  <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_13
//    <name> GFEN_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4014001C) GFEN_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_GFEN ) </loc>
//      <o.13..13> GFEN_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_GFEN_GFEN_14  -------------------------------
// SVD Line: 8004

//  <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_14
//    <name> GFEN_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4014001C) GFEN_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_GFEN ) </loc>
//      <o.14..14> GFEN_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_GFEN_GFEN_15  -------------------------------
// SVD Line: 8010

//  <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_15
//    <name> GFEN_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4014001C) GFEN_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_GFEN ) </loc>
//      <o.15..15> GFEN_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTI_GFEN  ---------------------------------
// SVD Line: 7911

//  <rtree> SFDITEM_REG__MDR_PORTI_GFEN
//    <name> GFEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014001C) PORT Filter Configuration Register </i>
//    <loc> ( (unsigned int)((MDR_PORTI_GFEN >> 0) & 0xFFFFFFFF), ((MDR_PORTI_GFEN = (MDR_PORTI_GFEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_GFEN_GFEN_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTI_SETTX  -----------------------------
// SVD Line: 8018

unsigned int MDR_PORTI_SETTX __AT (0x40140020);



// ---------------------------  Field Item: MDR_PORTI_SETTX_SETTX_0  ------------------------------
// SVD Line: 8027

//  <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_0
//    <name> SETTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40140020) SETTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_SETTX ) </loc>
//      <o.0..0> SETTX_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_SETTX_SETTX_1  ------------------------------
// SVD Line: 8033

//  <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_1
//    <name> SETTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40140020) SETTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_SETTX ) </loc>
//      <o.1..1> SETTX_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_SETTX_SETTX_2  ------------------------------
// SVD Line: 8039

//  <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_2
//    <name> SETTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40140020) SETTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_SETTX ) </loc>
//      <o.2..2> SETTX_2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_SETTX_SETTX_3  ------------------------------
// SVD Line: 8045

//  <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_3
//    <name> SETTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40140020) SETTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_SETTX ) </loc>
//      <o.3..3> SETTX_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_SETTX_SETTX_4  ------------------------------
// SVD Line: 8051

//  <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_4
//    <name> SETTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40140020) SETTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_SETTX ) </loc>
//      <o.4..4> SETTX_4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_SETTX_SETTX_5  ------------------------------
// SVD Line: 8057

//  <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_5
//    <name> SETTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40140020) SETTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_SETTX ) </loc>
//      <o.5..5> SETTX_5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_SETTX_SETTX_6  ------------------------------
// SVD Line: 8063

//  <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_6
//    <name> SETTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40140020) SETTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_SETTX ) </loc>
//      <o.6..6> SETTX_6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_SETTX_SETTX_7  ------------------------------
// SVD Line: 8069

//  <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_7
//    <name> SETTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40140020) SETTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_SETTX ) </loc>
//      <o.7..7> SETTX_7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_SETTX_SETTX_8  ------------------------------
// SVD Line: 8075

//  <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_8
//    <name> SETTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40140020) SETTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_SETTX ) </loc>
//      <o.8..8> SETTX_8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_SETTX_SETTX_9  ------------------------------
// SVD Line: 8081

//  <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_9
//    <name> SETTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40140020) SETTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_SETTX ) </loc>
//      <o.9..9> SETTX_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_SETTX_SETTX_10  ------------------------------
// SVD Line: 8087

//  <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_10
//    <name> SETTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40140020) SETTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_SETTX ) </loc>
//      <o.10..10> SETTX_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_SETTX_SETTX_11  ------------------------------
// SVD Line: 8093

//  <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_11
//    <name> SETTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40140020) SETTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_SETTX ) </loc>
//      <o.11..11> SETTX_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_SETTX_SETTX_12  ------------------------------
// SVD Line: 8099

//  <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_12
//    <name> SETTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40140020) SETTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_SETTX ) </loc>
//      <o.12..12> SETTX_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_SETTX_SETTX_13  ------------------------------
// SVD Line: 8105

//  <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_13
//    <name> SETTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40140020) SETTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_SETTX ) </loc>
//      <o.13..13> SETTX_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_SETTX_SETTX_14  ------------------------------
// SVD Line: 8111

//  <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_14
//    <name> SETTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40140020) SETTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_SETTX ) </loc>
//      <o.14..14> SETTX_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_SETTX_SETTX_15  ------------------------------
// SVD Line: 8117

//  <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_15
//    <name> SETTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40140020) SETTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_SETTX ) </loc>
//      <o.15..15> SETTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTI_SETTX  --------------------------------
// SVD Line: 8018

//  <rtree> SFDITEM_REG__MDR_PORTI_SETTX
//    <name> SETTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140020) Set Pin in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTI_SETTX >> 0) & 0xFFFFFFFF), ((MDR_PORTI_SETTX = (MDR_PORTI_SETTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_SETTX_SETTX_15 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_PORTI_CLRTX  -----------------------------
// SVD Line: 8125

unsigned int MDR_PORTI_CLRTX __AT (0x40140024);



// ---------------------------  Field Item: MDR_PORTI_CLRTX_CLRTX_0  ------------------------------
// SVD Line: 8134

//  <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_0
//    <name> CLRTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40140024) CLRTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_CLRTX ) </loc>
//      <o.0..0> CLRTX_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_CLRTX_CLRTX_1  ------------------------------
// SVD Line: 8140

//  <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_1
//    <name> CLRTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40140024) CLRTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_CLRTX ) </loc>
//      <o.1..1> CLRTX_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_CLRTX_CLRTX_2  ------------------------------
// SVD Line: 8146

//  <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_2
//    <name> CLRTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40140024) CLRTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_CLRTX ) </loc>
//      <o.2..2> CLRTX_2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_CLRTX_CLRTX_3  ------------------------------
// SVD Line: 8152

//  <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_3
//    <name> CLRTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40140024) CLRTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_CLRTX ) </loc>
//      <o.3..3> CLRTX_3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_CLRTX_CLRTX_4  ------------------------------
// SVD Line: 8158

//  <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_4
//    <name> CLRTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40140024) CLRTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_CLRTX ) </loc>
//      <o.4..4> CLRTX_4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_CLRTX_CLRTX_5  ------------------------------
// SVD Line: 8164

//  <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_5
//    <name> CLRTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40140024) CLRTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_CLRTX ) </loc>
//      <o.5..5> CLRTX_5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_CLRTX_CLRTX_6  ------------------------------
// SVD Line: 8170

//  <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_6
//    <name> CLRTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40140024) CLRTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_CLRTX ) </loc>
//      <o.6..6> CLRTX_6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_CLRTX_CLRTX_7  ------------------------------
// SVD Line: 8176

//  <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_7
//    <name> CLRTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40140024) CLRTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_CLRTX ) </loc>
//      <o.7..7> CLRTX_7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_CLRTX_CLRTX_8  ------------------------------
// SVD Line: 8182

//  <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_8
//    <name> CLRTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40140024) CLRTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_CLRTX ) </loc>
//      <o.8..8> CLRTX_8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_CLRTX_CLRTX_9  ------------------------------
// SVD Line: 8188

//  <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_9
//    <name> CLRTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40140024) CLRTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_CLRTX ) </loc>
//      <o.9..9> CLRTX_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_CLRTX_CLRTX_10  ------------------------------
// SVD Line: 8194

//  <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_10
//    <name> CLRTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40140024) CLRTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_CLRTX ) </loc>
//      <o.10..10> CLRTX_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_CLRTX_CLRTX_11  ------------------------------
// SVD Line: 8200

//  <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_11
//    <name> CLRTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40140024) CLRTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_CLRTX ) </loc>
//      <o.11..11> CLRTX_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_CLRTX_CLRTX_12  ------------------------------
// SVD Line: 8206

//  <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_12
//    <name> CLRTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40140024) CLRTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_CLRTX ) </loc>
//      <o.12..12> CLRTX_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_CLRTX_CLRTX_13  ------------------------------
// SVD Line: 8212

//  <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_13
//    <name> CLRTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40140024) CLRTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_CLRTX ) </loc>
//      <o.13..13> CLRTX_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_CLRTX_CLRTX_14  ------------------------------
// SVD Line: 8218

//  <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_14
//    <name> CLRTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40140024) CLRTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_CLRTX ) </loc>
//      <o.14..14> CLRTX_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_PORTI_CLRTX_CLRTX_15  ------------------------------
// SVD Line: 8224

//  <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_15
//    <name> CLRTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40140024) CLRTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_CLRTX ) </loc>
//      <o.15..15> CLRTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTI_CLRTX  --------------------------------
// SVD Line: 8125

//  <rtree> SFDITEM_REG__MDR_PORTI_CLRTX
//    <name> CLRTX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140024) Clear Pin in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTI_CLRTX >> 0) & 0xFFFFFFFF), ((MDR_PORTI_CLRTX = (MDR_PORTI_CLRTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_CLRTX_CLRTX_15 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_PORTI_RDTX  -----------------------------
// SVD Line: 8232

unsigned int MDR_PORTI_RDTX __AT (0x40140028);



// ----------------------------  Field Item: MDR_PORTI_RDTX_RDTX_0  -------------------------------
// SVD Line: 8241

//  <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_0
//    <name> RDTX_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40140028) RDTX_0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RDTX ) </loc>
//      <o.0..0> RDTX_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_RDTX_RDTX_1  -------------------------------
// SVD Line: 8247

//  <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_1
//    <name> RDTX_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40140028) RDTX_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RDTX ) </loc>
//      <o.1..1> RDTX_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_RDTX_RDTX_2  -------------------------------
// SVD Line: 8253

//  <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_2
//    <name> RDTX_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40140028) RDTX_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RDTX ) </loc>
//      <o.2..2> RDTX_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_RDTX_RDTX_3  -------------------------------
// SVD Line: 8259

//  <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_3
//    <name> RDTX_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40140028) RDTX_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RDTX ) </loc>
//      <o.3..3> RDTX_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_RDTX_RDTX_4  -------------------------------
// SVD Line: 8265

//  <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_4
//    <name> RDTX_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40140028) RDTX_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RDTX ) </loc>
//      <o.4..4> RDTX_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_RDTX_RDTX_5  -------------------------------
// SVD Line: 8271

//  <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_5
//    <name> RDTX_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40140028) RDTX_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RDTX ) </loc>
//      <o.5..5> RDTX_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_RDTX_RDTX_6  -------------------------------
// SVD Line: 8277

//  <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_6
//    <name> RDTX_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40140028) RDTX_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RDTX ) </loc>
//      <o.6..6> RDTX_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_RDTX_RDTX_7  -------------------------------
// SVD Line: 8283

//  <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_7
//    <name> RDTX_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40140028) RDTX_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RDTX ) </loc>
//      <o.7..7> RDTX_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_RDTX_RDTX_8  -------------------------------
// SVD Line: 8289

//  <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_8
//    <name> RDTX_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40140028) RDTX_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RDTX ) </loc>
//      <o.8..8> RDTX_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_PORTI_RDTX_RDTX_9  -------------------------------
// SVD Line: 8295

//  <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_9
//    <name> RDTX_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40140028) RDTX_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RDTX ) </loc>
//      <o.9..9> RDTX_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_RDTX_RDTX_10  -------------------------------
// SVD Line: 8301

//  <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_10
//    <name> RDTX_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40140028) RDTX_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RDTX ) </loc>
//      <o.10..10> RDTX_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_RDTX_RDTX_11  -------------------------------
// SVD Line: 8307

//  <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_11
//    <name> RDTX_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40140028) RDTX_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RDTX ) </loc>
//      <o.11..11> RDTX_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_RDTX_RDTX_12  -------------------------------
// SVD Line: 8313

//  <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_12
//    <name> RDTX_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40140028) RDTX_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RDTX ) </loc>
//      <o.12..12> RDTX_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_RDTX_RDTX_13  -------------------------------
// SVD Line: 8319

//  <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_13
//    <name> RDTX_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40140028) RDTX_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RDTX ) </loc>
//      <o.13..13> RDTX_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_RDTX_RDTX_14  -------------------------------
// SVD Line: 8325

//  <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_14
//    <name> RDTX_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40140028) RDTX_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RDTX ) </loc>
//      <o.14..14> RDTX_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_PORTI_RDTX_RDTX_15  -------------------------------
// SVD Line: 8331

//  <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_15
//    <name> RDTX_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40140028) RDTX_15 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_PORTI_RDTX ) </loc>
//      <o.15..15> RDTX_15
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_PORTI_RDTX  ---------------------------------
// SVD Line: 8232

//  <rtree> SFDITEM_REG__MDR_PORTI_RDTX
//    <name> RDTX </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40140028) Read Pin out in function PORT </i>
//    <loc> ( (unsigned int)((MDR_PORTI_RDTX >> 0) & 0xFFFFFFFF), ((MDR_PORTI_RDTX = (MDR_PORTI_RDTX & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_0 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_1 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_2 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_3 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_4 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_5 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_6 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_7 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_8 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_9 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_10 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_11 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_12 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_13 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_14 </item>
//    <item> SFDITEM_FIELD__MDR_PORTI_RDTX_RDTX_15 </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_PORTI  -----------------------------------
// SVD Line: 8390

//  <view> MDR_PORTI
//    <name> MDR_PORTI </name>
//    <item> SFDITEM_REG__MDR_PORTI_RXTX </item>
//    <item> SFDITEM_REG__MDR_PORTI_OE </item>
//    <item> SFDITEM_REG__MDR_PORTI_FUNC </item>
//    <item> SFDITEM_REG__MDR_PORTI_ANALOG </item>
//    <item> SFDITEM_REG__MDR_PORTI_PULL </item>
//    <item> SFDITEM_REG__MDR_PORTI_PD </item>
//    <item> SFDITEM_REG__MDR_PORTI_PWR </item>
//    <item> SFDITEM_REG__MDR_PORTI_GFEN </item>
//    <item> SFDITEM_REG__MDR_PORTI_SETTX </item>
//    <item> SFDITEM_REG__MDR_PORTI_CLRTX </item>
//    <item> SFDITEM_REG__MDR_PORTI_RDTX </item>
//  </view>
//  


// ------------------------  Register Item Address: MDR_ARINCR_CNTRL1  ----------------------------
// SVD Line: 8416

unsigned int MDR_ARINCR_CNTRL1 __AT (0x400D0000);



// --------------------------  Field Item: MDR_ARINCR_CNTRL1_CH_EN1  ------------------------------
// SVD Line: 8424

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN1
//    <name> CH_EN1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400D0000) CH_EN1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.0..0> CH_EN1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL1_CH_EN2  ------------------------------
// SVD Line: 8430

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN2
//    <name> CH_EN2 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400D0000) CH_EN2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.1..1> CH_EN2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL1_CH_EN3  ------------------------------
// SVD Line: 8436

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN3
//    <name> CH_EN3 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400D0000) CH_EN3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.2..2> CH_EN3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL1_CH_EN4  ------------------------------
// SVD Line: 8442

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN4
//    <name> CH_EN4 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400D0000) CH_EN4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.3..3> CH_EN4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL1_CH_EN5  ------------------------------
// SVD Line: 8448

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN5
//    <name> CH_EN5 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400D0000) CH_EN5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.4..4> CH_EN5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL1_CH_EN6  ------------------------------
// SVD Line: 8454

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN6
//    <name> CH_EN6 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400D0000) CH_EN6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.5..5> CH_EN6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL1_CH_EN7  ------------------------------
// SVD Line: 8460

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN7
//    <name> CH_EN7 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400D0000) CH_EN7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.6..6> CH_EN7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL1_CH_EN8  ------------------------------
// SVD Line: 8466

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN8
//    <name> CH_EN8 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400D0000) CH_EN8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.7..7> CH_EN8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL1_CH_EN9  ------------------------------
// SVD Line: 8472

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN9
//    <name> CH_EN9 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400D0000) CH_EN9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.8..8> CH_EN9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL1_CH_EN10  -----------------------------
// SVD Line: 8478

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN10
//    <name> CH_EN10 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400D0000) CH_EN10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.9..9> CH_EN10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL1_CH_EN11  -----------------------------
// SVD Line: 8484

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN11
//    <name> CH_EN11 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400D0000) CH_EN11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.10..10> CH_EN11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL1_CH_EN12  -----------------------------
// SVD Line: 8490

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN12
//    <name> CH_EN12 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400D0000) CH_EN12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.11..11> CH_EN12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL1_CH_EN13  -----------------------------
// SVD Line: 8496

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN13
//    <name> CH_EN13 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400D0000) CH_EN13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.12..12> CH_EN13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL1_CH_EN14  -----------------------------
// SVD Line: 8502

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN14
//    <name> CH_EN14 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400D0000) CH_EN14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.13..13> CH_EN14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_CNTRL1_CLK1  -------------------------------
// SVD Line: 8508

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK1
//    <name> CLK1 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400D0000) CLK1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.14..14> CLK1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_CNTRL1_CLK2  -------------------------------
// SVD Line: 8514

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK2
//    <name> CLK2 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400D0000) CLK2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.15..15> CLK2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_CNTRL1_CLK3  -------------------------------
// SVD Line: 8520

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK3
//    <name> CLK3 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400D0000) CLK3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.16..16> CLK3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_CNTRL1_CLK4  -------------------------------
// SVD Line: 8526

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK4
//    <name> CLK4 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400D0000) CLK4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.17..17> CLK4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_CNTRL1_CLK5  -------------------------------
// SVD Line: 8532

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK5
//    <name> CLK5 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400D0000) CLK5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.18..18> CLK5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_CNTRL1_CLK6  -------------------------------
// SVD Line: 8538

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK6
//    <name> CLK6 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400D0000) CLK6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.19..19> CLK6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_CNTRL1_CLK7  -------------------------------
// SVD Line: 8544

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK7
//    <name> CLK7 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400D0000) CLK7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.20..20> CLK7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_CNTRL1_CLK8  -------------------------------
// SVD Line: 8550

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK8
//    <name> CLK8 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400D0000) CLK8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.21..21> CLK8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_CNTRL1_CLK9  -------------------------------
// SVD Line: 8556

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK9
//    <name> CLK9 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400D0000) CLK9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.22..22> CLK9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_CNTRL1_CLK10  ------------------------------
// SVD Line: 8562

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK10
//    <name> CLK10 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400D0000) CLK10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.23..23> CLK10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_CNTRL1_CLK11  ------------------------------
// SVD Line: 8568

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK11
//    <name> CLK11 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400D0000) CLK11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.24..24> CLK11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_CNTRL1_CLK12  ------------------------------
// SVD Line: 8574

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK12
//    <name> CLK12 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400D0000) CLK12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.25..25> CLK12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_CNTRL1_CLK13  ------------------------------
// SVD Line: 8580

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK13
//    <name> CLK13 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400D0000) CLK13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.26..26> CLK13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_CNTRL1_CLK14  ------------------------------
// SVD Line: 8586

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK14
//    <name> CLK14 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400D0000) CLK14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL1 ) </loc>
//      <o.27..27> CLK14
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ARINCR_CNTRL1_DIV  -------------------------------
// SVD Line: 8592

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_DIV
//    <name> DIV </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x400D0000) DIV </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCR_CNTRL1 >> 28) & 0xF), ((MDR_ARINCR_CNTRL1 = (MDR_ARINCR_CNTRL1 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ARINCR_CNTRL1  -------------------------------
// SVD Line: 8416

//  <rtree> SFDITEM_REG__MDR_ARINCR_CNTRL1
//    <name> CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D0000) CNTRL1 </i>
//    <loc> ( (unsigned int)((MDR_ARINCR_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_ARINCR_CNTRL1 = (MDR_ARINCR_CNTRL1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN4 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN5 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN6 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN7 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN8 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN9 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN10 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN11 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN12 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN13 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CH_EN14 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK4 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK5 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK6 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK7 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK8 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK9 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK10 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK11 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK12 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK13 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_CLK14 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL1_DIV </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ARINCR_CNTRL2  ----------------------------
// SVD Line: 8600

unsigned int MDR_ARINCR_CNTRL2 __AT (0x400D0004);



// ----------------------------  Field Item: MDR_ARINCR_CNTRL2_DIV  -------------------------------
// SVD Line: 8608

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_DIV
//    <name> DIV </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x400D0004) DIV </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCR_CNTRL2 >> 0) & 0x7), ((MDR_ARINCR_CNTRL2 = (MDR_ARINCR_CNTRL2 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_LB_EN1  ------------------------------
// SVD Line: 8614

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN1
//    <name> LB_EN1 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400D0004) LB_EN1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.3..3> LB_EN1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_LB_EN2  ------------------------------
// SVD Line: 8620

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN2
//    <name> LB_EN2 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400D0004) LB_EN2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.4..4> LB_EN2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_LB_EN3  ------------------------------
// SVD Line: 8626

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN3
//    <name> LB_EN3 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400D0004) LB_EN3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.5..5> LB_EN3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_LB_EN4  ------------------------------
// SVD Line: 8632

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN4
//    <name> LB_EN4 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400D0004) LB_EN4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.6..6> LB_EN4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_LB_EN5  ------------------------------
// SVD Line: 8638

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN5
//    <name> LB_EN5 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400D0004) LB_EN5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.7..7> LB_EN5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_LB_EN6  ------------------------------
// SVD Line: 8644

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN6
//    <name> LB_EN6 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400D0004) LB_EN6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.8..8> LB_EN6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_LB_EN7  ------------------------------
// SVD Line: 8650

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN7
//    <name> LB_EN7 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400D0004) LB_EN7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.9..9> LB_EN7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_LB_EN8  ------------------------------
// SVD Line: 8656

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN8
//    <name> LB_EN8 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400D0004) LB_EN8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.10..10> LB_EN8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_LB_EN9  ------------------------------
// SVD Line: 8662

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN9
//    <name> LB_EN9 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400D0004) LB_EN9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.11..11> LB_EN9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_LB_EN10  -----------------------------
// SVD Line: 8668

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN10
//    <name> LB_EN10 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400D0004) LB_EN10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.12..12> LB_EN10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_LB_EN11  -----------------------------
// SVD Line: 8674

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN11
//    <name> LB_EN11 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400D0004) LB_EN11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.13..13> LB_EN11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_LB_EN12  -----------------------------
// SVD Line: 8680

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN12
//    <name> LB_EN12 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400D0004) LB_EN12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.14..14> LB_EN12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_LB_EN13  -----------------------------
// SVD Line: 8686

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN13
//    <name> LB_EN13 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400D0004) LB_EN13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.15..15> LB_EN13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_LB_EN14  -----------------------------
// SVD Line: 8692

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN14
//    <name> LB_EN14 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400D0004) LB_EN14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.16..16> LB_EN14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_SD_EN1  ------------------------------
// SVD Line: 8698

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN1
//    <name> SD_EN1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400D0004) SD_EN1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.17..17> SD_EN1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_SD_EN2  ------------------------------
// SVD Line: 8704

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN2
//    <name> SD_EN2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400D0004) SD_EN2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.18..18> SD_EN2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_SD_EN3  ------------------------------
// SVD Line: 8710

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN3
//    <name> SD_EN3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400D0004) SD_EN3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.19..19> SD_EN3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_SD_EN4  ------------------------------
// SVD Line: 8716

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN4
//    <name> SD_EN4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400D0004) SD_EN4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.20..20> SD_EN4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_SD_EN5  ------------------------------
// SVD Line: 8722

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN5
//    <name> SD_EN5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400D0004) SD_EN5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.21..21> SD_EN5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_SD_EN6  ------------------------------
// SVD Line: 8728

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN6
//    <name> SD_EN6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400D0004) SD_EN6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.22..22> SD_EN6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_SD_EN7  ------------------------------
// SVD Line: 8734

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN7
//    <name> SD_EN7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400D0004) SD_EN7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.23..23> SD_EN7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_SD_EN8  ------------------------------
// SVD Line: 8740

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN8
//    <name> SD_EN8 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400D0004) SD_EN8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.24..24> SD_EN8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_SD_EN9  ------------------------------
// SVD Line: 8746

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN9
//    <name> SD_EN9 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400D0004) SD_EN9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.25..25> SD_EN9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_SD_EN10  -----------------------------
// SVD Line: 8752

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN10
//    <name> SD_EN10 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400D0004) SD_EN10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.26..26> SD_EN10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_SD_EN11  -----------------------------
// SVD Line: 8758

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN11
//    <name> SD_EN11 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400D0004) SD_EN11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.27..27> SD_EN11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_SD_EN12  -----------------------------
// SVD Line: 8764

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN12
//    <name> SD_EN12 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400D0004) SD_EN12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.28..28> SD_EN12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_SD_EN13  -----------------------------
// SVD Line: 8770

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN13
//    <name> SD_EN13 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400D0004) SD_EN13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.29..29> SD_EN13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL2_SD_EN14  -----------------------------
// SVD Line: 8776

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN14
//    <name> SD_EN14 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400D0004) SD_EN14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL2 ) </loc>
//      <o.30..30> SD_EN14
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ARINCR_CNTRL2  -------------------------------
// SVD Line: 8600

//  <rtree> SFDITEM_REG__MDR_ARINCR_CNTRL2
//    <name> CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D0004) CNTRL2 </i>
//    <loc> ( (unsigned int)((MDR_ARINCR_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_ARINCR_CNTRL2 = (MDR_ARINCR_CNTRL2 & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_DIV </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN4 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN5 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN6 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN7 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN8 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN9 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN10 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN11 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN12 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN13 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_LB_EN14 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN4 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN5 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN6 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN7 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN8 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN9 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN10 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN11 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN12 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN13 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL2_SD_EN14 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ARINCR_CNTRL3  ----------------------------
// SVD Line: 8784

unsigned int MDR_ARINCR_CNTRL3 __AT (0x400D0008);



// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI1_1  ------------------------------
// SVD Line: 8792

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_1
//    <name> SDI1_1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400D0008) SDI1_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.0..0> SDI1_1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI1_2  ------------------------------
// SVD Line: 8798

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_2
//    <name> SDI1_2 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400D0008) SDI1_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.1..1> SDI1_2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI1_3  ------------------------------
// SVD Line: 8804

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_3
//    <name> SDI1_3 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400D0008) SDI1_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.2..2> SDI1_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI1_4  ------------------------------
// SVD Line: 8810

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_4
//    <name> SDI1_4 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400D0008) SDI1_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.3..3> SDI1_4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI1_5  ------------------------------
// SVD Line: 8816

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_5
//    <name> SDI1_5 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400D0008) SDI1_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.4..4> SDI1_5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI1_6  ------------------------------
// SVD Line: 8822

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_6
//    <name> SDI1_6 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400D0008) SDI1_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.5..5> SDI1_6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI1_7  ------------------------------
// SVD Line: 8828

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_7
//    <name> SDI1_7 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400D0008) SDI1_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.6..6> SDI1_7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI1_8  ------------------------------
// SVD Line: 8834

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_8
//    <name> SDI1_8 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400D0008) SDI1_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.7..7> SDI1_8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI1_9  ------------------------------
// SVD Line: 8840

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_9
//    <name> SDI1_9 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400D0008) SDI1_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.8..8> SDI1_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI1_10  -----------------------------
// SVD Line: 8846

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_10
//    <name> SDI1_10 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400D0008) SDI1_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.9..9> SDI1_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI1_11  -----------------------------
// SVD Line: 8852

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_11
//    <name> SDI1_11 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400D0008) SDI1_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.10..10> SDI1_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI1_12  -----------------------------
// SVD Line: 8858

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_12
//    <name> SDI1_12 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400D0008) SDI1_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.11..11> SDI1_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI1_13  -----------------------------
// SVD Line: 8864

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_13
//    <name> SDI1_13 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400D0008) SDI1_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.12..12> SDI1_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI1_14  -----------------------------
// SVD Line: 8870

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_14
//    <name> SDI1_14 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400D0008) SDI1_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.13..13> SDI1_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI2_1  ------------------------------
// SVD Line: 8876

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_1
//    <name> SDI2_1 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400D0008) SDI2_1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.14..14> SDI2_1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI2_2  ------------------------------
// SVD Line: 8882

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_2
//    <name> SDI2_2 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400D0008) SDI2_2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.15..15> SDI2_2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI2_3  ------------------------------
// SVD Line: 8888

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_3
//    <name> SDI2_3 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400D0008) SDI2_3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.16..16> SDI2_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI2_4  ------------------------------
// SVD Line: 8894

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_4
//    <name> SDI2_4 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400D0008) SDI2_4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.17..17> SDI2_4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI2_5  ------------------------------
// SVD Line: 8900

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_5
//    <name> SDI2_5 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400D0008) SDI2_5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.18..18> SDI2_5
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI2_6  ------------------------------
// SVD Line: 8906

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_6
//    <name> SDI2_6 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400D0008) SDI2_6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.19..19> SDI2_6
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI2_7  ------------------------------
// SVD Line: 8912

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_7
//    <name> SDI2_7 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400D0008) SDI2_7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.20..20> SDI2_7
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI2_8  ------------------------------
// SVD Line: 8918

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_8
//    <name> SDI2_8 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400D0008) SDI2_8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.21..21> SDI2_8
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI2_9  ------------------------------
// SVD Line: 8924

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_9
//    <name> SDI2_9 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400D0008) SDI2_9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.22..22> SDI2_9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI2_10  -----------------------------
// SVD Line: 8930

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_10
//    <name> SDI2_10 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400D0008) SDI2_10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.23..23> SDI2_10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI2_11  -----------------------------
// SVD Line: 8936

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_11
//    <name> SDI2_11 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400D0008) SDI2_11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.24..24> SDI2_11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI2_12  -----------------------------
// SVD Line: 8942

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_12
//    <name> SDI2_12 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400D0008) SDI2_12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.25..25> SDI2_12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI2_13  -----------------------------
// SVD Line: 8948

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_13
//    <name> SDI2_13 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400D0008) SDI2_13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.26..26> SDI2_13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_SDI2_14  -----------------------------
// SVD Line: 8954

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_14
//    <name> SDI2_14 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400D0008) SDI2_14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.27..27> SDI2_14
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_INTEDR  ------------------------------
// SVD Line: 8960

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_INTEDR
//    <name> INTEDR </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400D0008) INTEDR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.28..28> INTEDR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_INTERR  ------------------------------
// SVD Line: 8966

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_INTERR
//    <name> INTERR </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400D0008) INTERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.29..29> INTERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_INTEFF  ------------------------------
// SVD Line: 8972

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_INTEFF
//    <name> INTEFF </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400D0008) INTEFF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.30..30> INTEFF
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL3_INTEHF  ------------------------------
// SVD Line: 8978

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_INTEHF
//    <name> INTEHF </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400D0008) INTEHF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_CNTRL3 ) </loc>
//      <o.31..31> INTEHF
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ARINCR_CNTRL3  -------------------------------
// SVD Line: 8784

//  <rtree> SFDITEM_REG__MDR_ARINCR_CNTRL3
//    <name> CNTRL3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D0008) CNTRL3 </i>
//    <loc> ( (unsigned int)((MDR_ARINCR_CNTRL3 >> 0) & 0xFFFFFFFF), ((MDR_ARINCR_CNTRL3 = (MDR_ARINCR_CNTRL3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_4 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_5 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_6 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_7 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_8 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_9 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_10 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_11 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_12 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_13 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI1_14 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_4 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_5 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_6 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_7 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_8 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_9 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_10 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_11 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_12 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_13 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_SDI2_14 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_INTEDR </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_INTERR </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_INTEFF </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL3_INTEHF </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ARINCR_STATUS1  ---------------------------
// SVD Line: 8986

unsigned int MDR_ARINCR_STATUS1 __AT (0x400D000C);



// ---------------------------  Field Item: MDR_ARINCR_STATUS1_DR1  -------------------------------
// SVD Line: 8994

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR1
//    <name> DR1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400D000C) DR1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.0..0> DR1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_DR2  -------------------------------
// SVD Line: 9000

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR2
//    <name> DR2 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400D000C) DR2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.1..1> DR2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_DR3  -------------------------------
// SVD Line: 9006

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR3
//    <name> DR3 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400D000C) DR3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.2..2> DR3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_DR4  -------------------------------
// SVD Line: 9012

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR4
//    <name> DR4 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400D000C) DR4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.3..3> DR4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_DR5  -------------------------------
// SVD Line: 9018

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR5
//    <name> DR5 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400D000C) DR5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.4..4> DR5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_DR6  -------------------------------
// SVD Line: 9024

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR6
//    <name> DR6 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400D000C) DR6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.5..5> DR6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_DR7  -------------------------------
// SVD Line: 9030

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR7
//    <name> DR7 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400D000C) DR7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.6..6> DR7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_DR8  -------------------------------
// SVD Line: 9036

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR8
//    <name> DR8 </name>
//    <rw> 
//    <i> [Bits 8..7] RW (@ 0x400D000C) DR8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCR_STATUS1 >> 7) & 0x3), ((MDR_ARINCR_STATUS1 = (MDR_ARINCR_STATUS1 & ~(0x3UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_DR9  -------------------------------
// SVD Line: 9042

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR9
//    <name> DR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400D000C) DR9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.9..9> DR9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_DR10  ------------------------------
// SVD Line: 9048

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR10
//    <name> DR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400D000C) DR10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.10..10> DR10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_DR12  ------------------------------
// SVD Line: 9054

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR12
//    <name> DR12 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400D000C) DR12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.11..11> DR12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_DR13  ------------------------------
// SVD Line: 9060

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR13
//    <name> DR13 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400D000C) DR13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.12..12> DR13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_DR14  ------------------------------
// SVD Line: 9066

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR14
//    <name> DR14 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400D000C) DR14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.13..13> DR14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_ERR1  ------------------------------
// SVD Line: 9072

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR1
//    <name> ERR1 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400D000C) ERR1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.14..14> ERR1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_ERR2  ------------------------------
// SVD Line: 9078

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR2
//    <name> ERR2 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400D000C) ERR2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.15..15> ERR2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_ERR3  ------------------------------
// SVD Line: 9084

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR3
//    <name> ERR3 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400D000C) ERR3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.16..16> ERR3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_ERR4  ------------------------------
// SVD Line: 9090

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR4
//    <name> ERR4 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400D000C) ERR4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.17..17> ERR4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_ERR5  ------------------------------
// SVD Line: 9096

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR5
//    <name> ERR5 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400D000C) ERR5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.18..18> ERR5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_ERR6  ------------------------------
// SVD Line: 9102

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR6
//    <name> ERR6 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400D000C) ERR6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.19..19> ERR6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_ERR7  ------------------------------
// SVD Line: 9108

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR7
//    <name> ERR7 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400D000C) ERR7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.20..20> ERR7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_ERR8  ------------------------------
// SVD Line: 9114

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR8
//    <name> ERR8 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400D000C) ERR8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.21..21> ERR8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS1_ERR9  ------------------------------
// SVD Line: 9120

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR9
//    <name> ERR9 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400D000C) ERR9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.22..22> ERR9
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_STATUS1_ERR10  ------------------------------
// SVD Line: 9126

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR10
//    <name> ERR10 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400D000C) ERR10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.23..23> ERR10
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_STATUS1_ERR11  ------------------------------
// SVD Line: 9132

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR11
//    <name> ERR11 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400D000C) ERR11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.24..24> ERR11
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_STATUS1_ERR12  ------------------------------
// SVD Line: 9138

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR12
//    <name> ERR12 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400D000C) ERR12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.25..25> ERR12
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_STATUS1_ERR13  ------------------------------
// SVD Line: 9144

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR13
//    <name> ERR13 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400D000C) ERR13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.26..26> ERR13
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_STATUS1_ERR14  ------------------------------
// SVD Line: 9150

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR14
//    <name> ERR14 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400D000C) ERR14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS1 ) </loc>
//      <o.27..27> ERR14
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ARINCR_STATUS1  -------------------------------
// SVD Line: 8986

//  <rtree> SFDITEM_REG__MDR_ARINCR_STATUS1
//    <name> STATUS1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D000C) STATUS1 </i>
//    <loc> ( (unsigned int)((MDR_ARINCR_STATUS1 >> 0) & 0xFFFFFFFF), ((MDR_ARINCR_STATUS1 = (MDR_ARINCR_STATUS1 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR4 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR5 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR6 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR7 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR8 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR9 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR10 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR12 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR13 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_DR14 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR4 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR5 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR6 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR7 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR8 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR9 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR10 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR11 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR12 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR13 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS1_ERR14 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ARINCR_STATUS2  ---------------------------
// SVD Line: 9158

unsigned int MDR_ARINCR_STATUS2 __AT (0x400D0010);



// ---------------------------  Field Item: MDR_ARINCR_STATUS2_FF1  -------------------------------
// SVD Line: 9166

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF1
//    <name> FF1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400D0010) FF1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.0..0> FF1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_FF2  -------------------------------
// SVD Line: 9172

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF2
//    <name> FF2 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400D0010) FF2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.1..1> FF2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_FF3  -------------------------------
// SVD Line: 9178

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF3
//    <name> FF3 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400D0010) FF3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.2..2> FF3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_FF4  -------------------------------
// SVD Line: 9184

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF4
//    <name> FF4 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400D0010) FF4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.3..3> FF4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_FF5  -------------------------------
// SVD Line: 9190

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF5
//    <name> FF5 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400D0010) FF5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.4..4> FF5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_FF6  -------------------------------
// SVD Line: 9196

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF6
//    <name> FF6 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400D0010) FF6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.5..5> FF6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_FF7  -------------------------------
// SVD Line: 9202

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF7
//    <name> FF7 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400D0010) FF7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.6..6> FF7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_FF8  -------------------------------
// SVD Line: 9208

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF8
//    <name> FF8 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400D0010) FF8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.7..7> FF8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_FF9  -------------------------------
// SVD Line: 9214

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF9
//    <name> FF9 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400D0010) FF9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.8..8> FF9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_FF10  ------------------------------
// SVD Line: 9220

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF10
//    <name> FF10 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400D0010) FF10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.9..9> FF10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_FF11  ------------------------------
// SVD Line: 9226

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF11
//    <name> FF11 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400D0010) FF11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.10..10> FF11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_FF12  ------------------------------
// SVD Line: 9232

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF12
//    <name> FF12 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400D0010) FF12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.11..11> FF12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_FF13  ------------------------------
// SVD Line: 9238

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF13
//    <name> FF13 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400D0010) FF13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.12..12> FF13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_FF14  ------------------------------
// SVD Line: 9244

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF14
//    <name> FF14 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400D0010) FF14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.13..13> FF14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_HF1  -------------------------------
// SVD Line: 9250

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF1
//    <name> HF1 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400D0010) HF1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.14..14> HF1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_HF2  -------------------------------
// SVD Line: 9256

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF2
//    <name> HF2 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400D0010) HF2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.15..15> HF2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_HF3  -------------------------------
// SVD Line: 9262

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF3
//    <name> HF3 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400D0010) HF3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.16..16> HF3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_HF4  -------------------------------
// SVD Line: 9268

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF4
//    <name> HF4 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400D0010) HF4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.17..17> HF4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_HF5  -------------------------------
// SVD Line: 9274

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF5
//    <name> HF5 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400D0010) HF5 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.18..18> HF5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_HF6  -------------------------------
// SVD Line: 9280

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF6
//    <name> HF6 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400D0010) HF6 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.19..19> HF6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_HF7  -------------------------------
// SVD Line: 9286

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF7
//    <name> HF7 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400D0010) HF7 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.20..20> HF7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_HF8  -------------------------------
// SVD Line: 9292

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF8
//    <name> HF8 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400D0010) HF8 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.21..21> HF8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_HF9  -------------------------------
// SVD Line: 9298

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF9
//    <name> HF9 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400D0010) HF9 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.22..22> HF9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_HF10  ------------------------------
// SVD Line: 9304

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF10
//    <name> HF10 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400D0010) HF10 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.23..23> HF10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_HF11  ------------------------------
// SVD Line: 9310

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF11
//    <name> HF11 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400D0010) HF11 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.24..24> HF11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_HF12  ------------------------------
// SVD Line: 9316

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF12
//    <name> HF12 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400D0010) HF12 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.25..25> HF12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_HF13  ------------------------------
// SVD Line: 9322

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF13
//    <name> HF13 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400D0010) HF13 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.26..26> HF13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCR_STATUS2_HF14  ------------------------------
// SVD Line: 9328

//  <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF14
//    <name> HF14 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400D0010) HF14 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCR_STATUS2 ) </loc>
//      <o.27..27> HF14
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ARINCR_STATUS2  -------------------------------
// SVD Line: 9158

//  <rtree> SFDITEM_REG__MDR_ARINCR_STATUS2
//    <name> STATUS2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D0010) STATUS2 </i>
//    <loc> ( (unsigned int)((MDR_ARINCR_STATUS2 >> 0) & 0xFFFFFFFF), ((MDR_ARINCR_STATUS2 = (MDR_ARINCR_STATUS2 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF4 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF5 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF6 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF7 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF8 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF9 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF10 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF11 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF12 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF13 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_FF14 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF4 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF5 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF6 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF7 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF8 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF9 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF10 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF11 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF12 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF13 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_STATUS2_HF14 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ARINCR_CNTRL4  ----------------------------
// SVD Line: 9336

unsigned int MDR_ARINCR_CNTRL4 __AT (0x400D0014);



// --------------------------  Field Item: MDR_ARINCR_CNTRL4_DIV_CH1  -----------------------------
// SVD Line: 9344

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL4_DIV_CH1
//    <name> DIV_CH1 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400D0014) DIV_CH1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCR_CNTRL4 >> 0) & 0xFF), ((MDR_ARINCR_CNTRL4 = (MDR_ARINCR_CNTRL4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL4_DIV_CH2  -----------------------------
// SVD Line: 9350

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL4_DIV_CH2
//    <name> DIV_CH2 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400D0014) DIV_CH2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCR_CNTRL4 >> 8) & 0xFF), ((MDR_ARINCR_CNTRL4 = (MDR_ARINCR_CNTRL4 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL4_DIV_CH3  -----------------------------
// SVD Line: 9356

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL4_DIV_CH3
//    <name> DIV_CH3 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400D0014) DIV_CH3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCR_CNTRL4 >> 16) & 0xFF), ((MDR_ARINCR_CNTRL4 = (MDR_ARINCR_CNTRL4 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCR_CNTRL4_DIV_CH4  -----------------------------
// SVD Line: 9362

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL4_DIV_CH4
//    <name> DIV_CH4 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400D0014) DIV_CH4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCR_CNTRL4 >> 24) & 0xFF), ((MDR_ARINCR_CNTRL4 = (MDR_ARINCR_CNTRL4 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ARINCR_CNTRL4  -------------------------------
// SVD Line: 9336

//  <rtree> SFDITEM_REG__MDR_ARINCR_CNTRL4
//    <name> CNTRL4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D0014) CNTRL4 </i>
//    <loc> ( (unsigned int)((MDR_ARINCR_CNTRL4 >> 0) & 0xFFFFFFFF), ((MDR_ARINCR_CNTRL4 = (MDR_ARINCR_CNTRL4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL4_DIV_CH1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL4_DIV_CH2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL4_DIV_CH3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL4_DIV_CH4 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ARINCR_CONROL5  ---------------------------
// SVD Line: 9370

unsigned int MDR_ARINCR_CONROL5 __AT (0x400D0018);



// -------------------------  Field Item: MDR_ARINCR_CONROL5_DIV_CH5  -----------------------------
// SVD Line: 9378

//  <item> SFDITEM_FIELD__MDR_ARINCR_CONROL5_DIV_CH5
//    <name> DIV_CH5 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400D0018) DIV_CH5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCR_CONROL5 >> 0) & 0xFF), ((MDR_ARINCR_CONROL5 = (MDR_ARINCR_CONROL5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ARINCR_CONROL5_DIV_CH6  -----------------------------
// SVD Line: 9384

//  <item> SFDITEM_FIELD__MDR_ARINCR_CONROL5_DIV_CH6
//    <name> DIV_CH6 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400D0018) DIV_CH6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCR_CONROL5 >> 8) & 0xFF), ((MDR_ARINCR_CONROL5 = (MDR_ARINCR_CONROL5 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ARINCR_CONROL5_DIV_CH7  -----------------------------
// SVD Line: 9390

//  <item> SFDITEM_FIELD__MDR_ARINCR_CONROL5_DIV_CH7
//    <name> DIV_CH7 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400D0018) DIV_CH7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCR_CONROL5 >> 16) & 0xFF), ((MDR_ARINCR_CONROL5 = (MDR_ARINCR_CONROL5 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ARINCR_CONROL5_DIV_CH8  -----------------------------
// SVD Line: 9396

//  <item> SFDITEM_FIELD__MDR_ARINCR_CONROL5_DIV_CH8
//    <name> DIV_CH8 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400D0018) DIV_CH8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCR_CONROL5 >> 24) & 0xFF), ((MDR_ARINCR_CONROL5 = (MDR_ARINCR_CONROL5 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ARINCR_CONROL5  -------------------------------
// SVD Line: 9370

//  <rtree> SFDITEM_REG__MDR_ARINCR_CONROL5
//    <name> CONROL5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D0018) CONROL5 </i>
//    <loc> ( (unsigned int)((MDR_ARINCR_CONROL5 >> 0) & 0xFFFFFFFF), ((MDR_ARINCR_CONROL5 = (MDR_ARINCR_CONROL5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CONROL5_DIV_CH5 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CONROL5_DIV_CH6 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CONROL5_DIV_CH7 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CONROL5_DIV_CH8 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ARINCR_CHANNEL  ---------------------------
// SVD Line: 9404

unsigned int MDR_ARINCR_CHANNEL __AT (0x400D001C);



// ---------------------------  Field Item: MDR_ARINCR_CHANNEL_CHAN  ------------------------------
// SVD Line: 9412

//  <item> SFDITEM_FIELD__MDR_ARINCR_CHANNEL_CHAN
//    <name> CHAN </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400D001C) CHAN </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCR_CHANNEL >> 0) & 0xF), ((MDR_ARINCR_CHANNEL = (MDR_ARINCR_CHANNEL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ARINCR_CHANNEL  -------------------------------
// SVD Line: 9404

//  <rtree> SFDITEM_REG__MDR_ARINCR_CHANNEL
//    <name> CHANNEL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D001C) CHANNEL </i>
//    <loc> ( (unsigned int)((MDR_ARINCR_CHANNEL >> 0) & 0xFFFFFFFF), ((MDR_ARINCR_CHANNEL = (MDR_ARINCR_CHANNEL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CHANNEL_CHAN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_ARINCR_LABLE  ----------------------------
// SVD Line: 9420

unsigned int MDR_ARINCR_LABLE __AT (0x400D0020);



// ---------------------------  Field Item: MDR_ARINCR_LABLE_LABLE  -------------------------------
// SVD Line: 9428

//  <item> SFDITEM_FIELD__MDR_ARINCR_LABLE_LABLE
//    <name> LABLE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D0020) LABLE </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_ARINCR_LABLE >> 0) & 0xFFFFFFFF), ((MDR_ARINCR_LABLE = (MDR_ARINCR_LABLE & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ARINCR_LABLE  --------------------------------
// SVD Line: 9420

//  <rtree> SFDITEM_REG__MDR_ARINCR_LABLE
//    <name> LABLE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D0020) LABLE </i>
//    <loc> ( (unsigned int)((MDR_ARINCR_LABLE >> 0) & 0xFFFFFFFF), ((MDR_ARINCR_LABLE = (MDR_ARINCR_LABLE & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCR_LABLE_LABLE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ARINCR_DATA_R  ----------------------------
// SVD Line: 9436

unsigned int MDR_ARINCR_DATA_R __AT (0x400D0024);



// --------------------------  Field Item: MDR_ARINCR_DATA_R_DATA_R  ------------------------------
// SVD Line: 9444

//  <item> SFDITEM_FIELD__MDR_ARINCR_DATA_R_DATA_R
//    <name> DATA_R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D0024) DATA_R </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_ARINCR_DATA_R >> 0) & 0xFFFFFFFF), ((MDR_ARINCR_DATA_R = (MDR_ARINCR_DATA_R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ARINCR_DATA_R  -------------------------------
// SVD Line: 9436

//  <rtree> SFDITEM_REG__MDR_ARINCR_DATA_R
//    <name> DATA_R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D0024) DATA_R </i>
//    <loc> ( (unsigned int)((MDR_ARINCR_DATA_R >> 0) & 0xFFFFFFFF), ((MDR_ARINCR_DATA_R = (MDR_ARINCR_DATA_R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCR_DATA_R_DATA_R </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ARINCR_CNTRL6  ----------------------------
// SVD Line: 9452

unsigned int MDR_ARINCR_CNTRL6 __AT (0x400D0028);



// --------------------------  Field Item: MDR_ARINCR_CNTRL6_DIV_CH9  -----------------------------
// SVD Line: 9460

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL6_DIV_CH9
//    <name> DIV_CH9 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400D0028) DIV_CH9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCR_CNTRL6 >> 0) & 0xFF), ((MDR_ARINCR_CNTRL6 = (MDR_ARINCR_CNTRL6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ARINCR_CNTRL6_DIV_CH10  -----------------------------
// SVD Line: 9466

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL6_DIV_CH10
//    <name> DIV_CH10 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400D0028) DIV_CH10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCR_CNTRL6 >> 8) & 0xFF), ((MDR_ARINCR_CNTRL6 = (MDR_ARINCR_CNTRL6 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ARINCR_CNTRL6_DIV_CH11  -----------------------------
// SVD Line: 9472

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL6_DIV_CH11
//    <name> DIV_CH11 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400D0028) DIV_CH11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCR_CNTRL6 >> 16) & 0xFF), ((MDR_ARINCR_CNTRL6 = (MDR_ARINCR_CNTRL6 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ARINCR_CNTRL6_DIV_CH12  -----------------------------
// SVD Line: 9478

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL6_DIV_CH12
//    <name> DIV_CH12 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400D0028) DIV_CH12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCR_CNTRL6 >> 24) & 0xFF), ((MDR_ARINCR_CNTRL6 = (MDR_ARINCR_CNTRL6 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ARINCR_CNTRL6  -------------------------------
// SVD Line: 9452

//  <rtree> SFDITEM_REG__MDR_ARINCR_CNTRL6
//    <name> CNTRL6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D0028) CNTRL6 </i>
//    <loc> ( (unsigned int)((MDR_ARINCR_CNTRL6 >> 0) & 0xFFFFFFFF), ((MDR_ARINCR_CNTRL6 = (MDR_ARINCR_CNTRL6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL6_DIV_CH9 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL6_DIV_CH10 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL6_DIV_CH11 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL6_DIV_CH12 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ARINCR_CNTRL7  ----------------------------
// SVD Line: 9486

unsigned int MDR_ARINCR_CNTRL7 __AT (0x400D002C);



// -------------------------  Field Item: MDR_ARINCR_CNTRL7_DIV_CH13  -----------------------------
// SVD Line: 9494

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL7_DIV_CH13
//    <name> DIV_CH13 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400D002C) DIV_CH13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCR_CNTRL7 >> 0) & 0xFF), ((MDR_ARINCR_CNTRL7 = (MDR_ARINCR_CNTRL7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ARINCR_CNTRL7_DIV_CH14  -----------------------------
// SVD Line: 9500

//  <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL7_DIV_CH14
//    <name> DIV_CH14 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400D002C) DIV_CH14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCR_CNTRL7 >> 8) & 0xFF), ((MDR_ARINCR_CNTRL7 = (MDR_ARINCR_CNTRL7 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ARINCR_CNTRL7  -------------------------------
// SVD Line: 9486

//  <rtree> SFDITEM_REG__MDR_ARINCR_CNTRL7
//    <name> CNTRL7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D002C) CNTRL7 </i>
//    <loc> ( (unsigned int)((MDR_ARINCR_CNTRL7 >> 0) & 0xFFFFFFFF), ((MDR_ARINCR_CNTRL7 = (MDR_ARINCR_CNTRL7 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL7_DIV_CH13 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCR_CNTRL7_DIV_CH14 </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_ARINCR  ----------------------------------
// SVD Line: 8397

//  <view> MDR_ARINCR
//    <name> MDR_ARINCR </name>
//    <item> SFDITEM_REG__MDR_ARINCR_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_ARINCR_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_ARINCR_CNTRL3 </item>
//    <item> SFDITEM_REG__MDR_ARINCR_STATUS1 </item>
//    <item> SFDITEM_REG__MDR_ARINCR_STATUS2 </item>
//    <item> SFDITEM_REG__MDR_ARINCR_CNTRL4 </item>
//    <item> SFDITEM_REG__MDR_ARINCR_CONROL5 </item>
//    <item> SFDITEM_REG__MDR_ARINCR_CHANNEL </item>
//    <item> SFDITEM_REG__MDR_ARINCR_LABLE </item>
//    <item> SFDITEM_REG__MDR_ARINCR_DATA_R </item>
//    <item> SFDITEM_REG__MDR_ARINCR_CNTRL6 </item>
//    <item> SFDITEM_REG__MDR_ARINCR_CNTRL7 </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_00  -----------------------------
// SVD Line: 9529

unsigned int MDR_BKP_REG_00 __AT (0x400D8000);



// ---------------------------  Field Item: MDR_BKP_REG_00_BKP_REG  -------------------------------
// SVD Line: 9538

//  <item> SFDITEM_FIELD__MDR_BKP_REG_00_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8000) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_00 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_00 = (MDR_BKP_REG_00 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_00  ---------------------------------
// SVD Line: 9529

//  <rtree> SFDITEM_REG__MDR_BKP_REG_00
//    <name> REG_00 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8000) Backup Register 0 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_00 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_00 = (MDR_BKP_REG_00 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_00_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_01  -----------------------------
// SVD Line: 9546

unsigned int MDR_BKP_REG_01 __AT (0x400D8004);



// ---------------------------  Field Item: MDR_BKP_REG_01_BKP_REG  -------------------------------
// SVD Line: 9555

//  <item> SFDITEM_FIELD__MDR_BKP_REG_01_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8004) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_01 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_01 = (MDR_BKP_REG_01 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_01  ---------------------------------
// SVD Line: 9546

//  <rtree> SFDITEM_REG__MDR_BKP_REG_01
//    <name> REG_01 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8004) Backup Register 1 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_01 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_01 = (MDR_BKP_REG_01 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_01_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_02  -----------------------------
// SVD Line: 9563

unsigned int MDR_BKP_REG_02 __AT (0x400D8008);



// ---------------------------  Field Item: MDR_BKP_REG_02_BKP_REG  -------------------------------
// SVD Line: 9572

//  <item> SFDITEM_FIELD__MDR_BKP_REG_02_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8008) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_02 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_02 = (MDR_BKP_REG_02 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_02  ---------------------------------
// SVD Line: 9563

//  <rtree> SFDITEM_REG__MDR_BKP_REG_02
//    <name> REG_02 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8008) Backup Register 2 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_02 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_02 = (MDR_BKP_REG_02 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_02_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_03  -----------------------------
// SVD Line: 9580

unsigned int MDR_BKP_REG_03 __AT (0x400D800C);



// ---------------------------  Field Item: MDR_BKP_REG_03_BKP_REG  -------------------------------
// SVD Line: 9589

//  <item> SFDITEM_FIELD__MDR_BKP_REG_03_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D800C) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_03 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_03 = (MDR_BKP_REG_03 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_03  ---------------------------------
// SVD Line: 9580

//  <rtree> SFDITEM_REG__MDR_BKP_REG_03
//    <name> REG_03 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D800C) Backup Register 3 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_03 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_03 = (MDR_BKP_REG_03 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_03_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_04  -----------------------------
// SVD Line: 9597

unsigned int MDR_BKP_REG_04 __AT (0x400D8010);



// ---------------------------  Field Item: MDR_BKP_REG_04_BKP_REG  -------------------------------
// SVD Line: 9606

//  <item> SFDITEM_FIELD__MDR_BKP_REG_04_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8010) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_04 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_04 = (MDR_BKP_REG_04 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_04  ---------------------------------
// SVD Line: 9597

//  <rtree> SFDITEM_REG__MDR_BKP_REG_04
//    <name> REG_04 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8010) Backup Register 4 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_04 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_04 = (MDR_BKP_REG_04 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_04_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_05  -----------------------------
// SVD Line: 9614

unsigned int MDR_BKP_REG_05 __AT (0x400D8014);



// ---------------------------  Field Item: MDR_BKP_REG_05_BKP_REG  -------------------------------
// SVD Line: 9623

//  <item> SFDITEM_FIELD__MDR_BKP_REG_05_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8014) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_05 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_05 = (MDR_BKP_REG_05 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_05  ---------------------------------
// SVD Line: 9614

//  <rtree> SFDITEM_REG__MDR_BKP_REG_05
//    <name> REG_05 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8014) Backup Register 5 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_05 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_05 = (MDR_BKP_REG_05 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_05_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_06  -----------------------------
// SVD Line: 9631

unsigned int MDR_BKP_REG_06 __AT (0x400D8018);



// ---------------------------  Field Item: MDR_BKP_REG_06_BKP_REG  -------------------------------
// SVD Line: 9640

//  <item> SFDITEM_FIELD__MDR_BKP_REG_06_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8018) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_06 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_06 = (MDR_BKP_REG_06 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_06  ---------------------------------
// SVD Line: 9631

//  <rtree> SFDITEM_REG__MDR_BKP_REG_06
//    <name> REG_06 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8018) Backup Register 6 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_06 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_06 = (MDR_BKP_REG_06 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_06_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_07  -----------------------------
// SVD Line: 9648

unsigned int MDR_BKP_REG_07 __AT (0x400D801C);



// ---------------------------  Field Item: MDR_BKP_REG_07_BKP_REG  -------------------------------
// SVD Line: 9657

//  <item> SFDITEM_FIELD__MDR_BKP_REG_07_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D801C) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_07 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_07 = (MDR_BKP_REG_07 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_07  ---------------------------------
// SVD Line: 9648

//  <rtree> SFDITEM_REG__MDR_BKP_REG_07
//    <name> REG_07 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D801C) Backup Register 7 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_07 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_07 = (MDR_BKP_REG_07 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_07_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_08  -----------------------------
// SVD Line: 9665

unsigned int MDR_BKP_REG_08 __AT (0x400D8020);



// ---------------------------  Field Item: MDR_BKP_REG_08_BKP_REG  -------------------------------
// SVD Line: 9674

//  <item> SFDITEM_FIELD__MDR_BKP_REG_08_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8020) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_08 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_08 = (MDR_BKP_REG_08 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_08  ---------------------------------
// SVD Line: 9665

//  <rtree> SFDITEM_REG__MDR_BKP_REG_08
//    <name> REG_08 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8020) Backup Register 8 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_08 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_08 = (MDR_BKP_REG_08 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_08_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_09  -----------------------------
// SVD Line: 9682

unsigned int MDR_BKP_REG_09 __AT (0x400D8024);



// ---------------------------  Field Item: MDR_BKP_REG_09_BKP_REG  -------------------------------
// SVD Line: 9691

//  <item> SFDITEM_FIELD__MDR_BKP_REG_09_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8024) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_09 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_09 = (MDR_BKP_REG_09 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_09  ---------------------------------
// SVD Line: 9682

//  <rtree> SFDITEM_REG__MDR_BKP_REG_09
//    <name> REG_09 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8024) Backup Register 9 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_09 >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_09 = (MDR_BKP_REG_09 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_09_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_0A  -----------------------------
// SVD Line: 9699

unsigned int MDR_BKP_REG_0A __AT (0x400D8028);



// ---------------------------  Field Item: MDR_BKP_REG_0A_BKP_REG  -------------------------------
// SVD Line: 9708

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0A_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8028) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_0A >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0A = (MDR_BKP_REG_0A & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_0A  ---------------------------------
// SVD Line: 9699

//  <rtree> SFDITEM_REG__MDR_BKP_REG_0A
//    <name> REG_0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8028) Backup Register 10 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_0A >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0A = (MDR_BKP_REG_0A & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0A_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_0B  -----------------------------
// SVD Line: 9716

unsigned int MDR_BKP_REG_0B __AT (0x400D802C);



// ---------------------------  Field Item: MDR_BKP_REG_0B_BKP_REG  -------------------------------
// SVD Line: 9725

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0B_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D802C) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_0B >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0B = (MDR_BKP_REG_0B & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_0B  ---------------------------------
// SVD Line: 9716

//  <rtree> SFDITEM_REG__MDR_BKP_REG_0B
//    <name> REG_0B </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D802C) Backup Register 11 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_0B >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0B = (MDR_BKP_REG_0B & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0B_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_0C  -----------------------------
// SVD Line: 9733

unsigned int MDR_BKP_REG_0C __AT (0x400D8030);



// ---------------------------  Field Item: MDR_BKP_REG_0C_BKP_REG  -------------------------------
// SVD Line: 9742

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0C_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8030) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_0C >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0C = (MDR_BKP_REG_0C & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_0C  ---------------------------------
// SVD Line: 9733

//  <rtree> SFDITEM_REG__MDR_BKP_REG_0C
//    <name> REG_0C </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8030) Backup Register 12 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_0C >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0C = (MDR_BKP_REG_0C & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0C_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_0D  -----------------------------
// SVD Line: 9750

unsigned int MDR_BKP_REG_0D __AT (0x400D8034);



// ---------------------------  Field Item: MDR_BKP_REG_0D_BKP_REG  -------------------------------
// SVD Line: 9759

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0D_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8034) BKP_REG </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_REG_0D >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0D = (MDR_BKP_REG_0D & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_0D  ---------------------------------
// SVD Line: 9750

//  <rtree> SFDITEM_REG__MDR_BKP_REG_0D
//    <name> REG_0D </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8034) Backup Register 13 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_0D >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0D = (MDR_BKP_REG_0D & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0D_BKP_REG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_0E  -----------------------------
// SVD Line: 9767

unsigned int MDR_BKP_REG_0E __AT (0x400D8038);



// -----------------------------  Field Item: MDR_BKP_REG_0E_LOW  ---------------------------------
// SVD Line: 9776

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0E_LOW
//    <name> LOW </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x400D8038) LOW </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_BKP_REG_0E >> 0) & 0x7), ((MDR_BKP_REG_0E = (MDR_BKP_REG_0E & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0E_SelectRI  ------------------------------
// SVD Line: 9782

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0E_SelectRI
//    <name> SelectRI </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x400D8038) SelectRI </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_BKP_REG_0E >> 3) & 0x7), ((MDR_BKP_REG_0E = (MDR_BKP_REG_0E & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_BKP_REG_0E_Stand_Alone  -----------------------------
// SVD Line: 9788

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0E_Stand_Alone
//    <name> Stand_Alone </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400D8038) Stand_Alone </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0E ) </loc>
//      <o.6..6> Stand_Alone
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_BKP_REG_0E_Trim20  -------------------------------
// SVD Line: 9794

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0E_Trim20
//    <name> Trim20 </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x400D8038) Trim20 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_BKP_REG_0E >> 8) & 0x7), ((MDR_BKP_REG_0E = (MDR_BKP_REG_0E & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_BKP_REG_0E_FPOR  --------------------------------
// SVD Line: 9800

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0E_FPOR
//    <name> FPOR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400D8038) FPOR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0E ) </loc>
//      <o.11..11> FPOR
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_BKP_REG_0E_Trim43  -------------------------------
// SVD Line: 9806

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0E_Trim43
//    <name> Trim43 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x400D8038) Trim43 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_BKP_REG_0E >> 12) & 0x3), ((MDR_BKP_REG_0E = (MDR_BKP_REG_0E & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_BKP_REG_0E_ilimen  -------------------------------
// SVD Line: 9812

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0E_ilimen
//    <name> ilimen </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400D8038) ilimen </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0E ) </loc>
//      <o.15..15> ilimen
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_0E  ---------------------------------
// SVD Line: 9767

//  <rtree> SFDITEM_REG__MDR_BKP_REG_0E
//    <name> REG_0E </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8038) Backup Register 14 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_0E >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0E = (MDR_BKP_REG_0E & ~(0xBF7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBF7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0E_LOW </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0E_SelectRI </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0E_Stand_Alone </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0E_Trim20 </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0E_FPOR </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0E_Trim43 </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0E_ilimen </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_REG_0F  -----------------------------
// SVD Line: 9820

unsigned int MDR_BKP_REG_0F __AT (0x400D803C);



// ----------------------------  Field Item: MDR_BKP_REG_0F_LSE_ON  -------------------------------
// SVD Line: 9829

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSE_ON
//    <name> LSE_ON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400D803C) LSE_ON </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.0..0> LSE_ON
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0F_LSE_BYP  -------------------------------
// SVD Line: 9835

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSE_BYP
//    <name> LSE_BYP </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400D803C) LSE_BYP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.1..1> LSE_BYP
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0F_RTC_SEL  -------------------------------
// SVD Line: 9841

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_RTC_SEL
//    <name> RTC_SEL </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400D803C) RTC_SEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_BKP_REG_0F >> 2) & 0x3), ((MDR_BKP_REG_0F = (MDR_BKP_REG_0F & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_BKP_REG_0F_RTC_EN  -------------------------------
// SVD Line: 9847

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_RTC_EN
//    <name> RTC_EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400D803C) RTC_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.4..4> RTC_EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_BKP_REG_0F_CAL  ---------------------------------
// SVD Line: 9853

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_CAL
//    <name> CAL </name>
//    <rw> 
//    <i> [Bits 12..5] RW (@ 0x400D803C) CAL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_BKP_REG_0F >> 5) & 0xFF), ((MDR_BKP_REG_0F = (MDR_BKP_REG_0F & ~(0xFFUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0F_LSE_RDY  -------------------------------
// SVD Line: 9859

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSE_RDY
//    <name> LSE_RDY </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400D803C) LSE_RDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.13..13> LSE_RDY
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0F_BKP_REG  -------------------------------
// SVD Line: 9865

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_BKP_REG
//    <name> BKP_REG </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400D803C) BKP_REG </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.14..14> BKP_REG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_BKP_REG_0F_LSI_ON  -------------------------------
// SVD Line: 9871

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSI_ON
//    <name> LSI_ON </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400D803C) LSI_ON </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.15..15> LSI_ON
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0F_LSI_TRIM  ------------------------------
// SVD Line: 9877

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSI_TRIM
//    <name> LSI_TRIM </name>
//    <rw> 
//    <i> [Bits 20..16] RW (@ 0x400D803C) LSI_TRIM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_BKP_REG_0F >> 16) & 0x1F), ((MDR_BKP_REG_0F = (MDR_BKP_REG_0F & ~(0x1FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0F_LSI_RDY  -------------------------------
// SVD Line: 9883

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSI_RDY
//    <name> LSI_RDY </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400D803C) LSI_RDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.21..21> LSI_RDY
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_BKP_REG_0F_HSI_ON  -------------------------------
// SVD Line: 9889

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_HSI_ON
//    <name> HSI_ON </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400D803C) HSI_ON </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.22..22> HSI_ON
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0F_HSI_RDY  -------------------------------
// SVD Line: 9895

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_HSI_RDY
//    <name> HSI_RDY </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400D803C) HSI_RDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.23..23> HSI_RDY
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0F_HSI_TRIM  ------------------------------
// SVD Line: 9901

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_HSI_TRIM
//    <name> HSI_TRIM </name>
//    <rw> 
//    <i> [Bits 29..24] RW (@ 0x400D803C) HSI_TRIM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_BKP_REG_0F >> 24) & 0x3F), ((MDR_BKP_REG_0F = (MDR_BKP_REG_0F & ~(0x3FUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_REG_0F_STANDBY  -------------------------------
// SVD Line: 9907

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_STANDBY
//    <name> STANDBY </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400D803C) STANDBY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.30..30> STANDBY
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_BKP_REG_0F_RTC_RESET  ------------------------------
// SVD Line: 9913

//  <item> SFDITEM_FIELD__MDR_BKP_REG_0F_RTC_RESET
//    <name> RTC_RESET </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400D803C) RTC_RESET </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_REG_0F ) </loc>
//      <o.31..31> RTC_RESET
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_REG_0F  ---------------------------------
// SVD Line: 9820

//  <rtree> SFDITEM_REG__MDR_BKP_REG_0F
//    <name> REG_0F </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D803C) Backup Register 15 </i>
//    <loc> ( (unsigned int)((MDR_BKP_REG_0F >> 0) & 0xFFFFFFFF), ((MDR_BKP_REG_0F = (MDR_BKP_REG_0F & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSE_ON </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSE_BYP </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_RTC_SEL </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_RTC_EN </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_CAL </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSE_RDY </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_BKP_REG </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSI_ON </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSI_TRIM </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_LSI_RDY </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_HSI_ON </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_HSI_RDY </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_HSI_TRIM </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_STANDBY </item>
//    <item> SFDITEM_FIELD__MDR_BKP_REG_0F_RTC_RESET </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_BKP_RTC_CNT  -----------------------------
// SVD Line: 9921

unsigned int MDR_BKP_RTC_CNT __AT (0x400D8040);



// ---------------------------  Field Item: MDR_BKP_RTC_CNT_RTC_CNT  ------------------------------
// SVD Line: 9930

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_CNT_RTC_CNT
//    <name> RTC_CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8040) RTC_CNT </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_RTC_CNT >> 0) & 0xFFFFFFFF), ((MDR_BKP_RTC_CNT = (MDR_BKP_RTC_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_RTC_CNT  --------------------------------
// SVD Line: 9921

//  <rtree> SFDITEM_REG__MDR_BKP_RTC_CNT
//    <name> RTC_CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8040) Realtime Clock Counter Register </i>
//    <loc> ( (unsigned int)((MDR_BKP_RTC_CNT >> 0) & 0xFFFFFFFF), ((MDR_BKP_RTC_CNT = (MDR_BKP_RTC_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_CNT_RTC_CNT </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_BKP_RTC_DIV  -----------------------------
// SVD Line: 9938

unsigned int MDR_BKP_RTC_DIV __AT (0x400D8044);



// ---------------------------  Field Item: MDR_BKP_RTC_DIV_RTC_DIV  ------------------------------
// SVD Line: 9947

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_DIV_RTC_DIV
//    <name> RTC_DIV </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x400D8044) RTC_DIV </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_RTC_DIV >> 0) & 0xFFFFF), ((MDR_BKP_RTC_DIV = (MDR_BKP_RTC_DIV & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_RTC_DIV  --------------------------------
// SVD Line: 9938

//  <rtree> SFDITEM_REG__MDR_BKP_RTC_DIV
//    <name> RTC_DIV </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8044) Realtime Prescaler Counter Register </i>
//    <loc> ( (unsigned int)((MDR_BKP_RTC_DIV >> 0) & 0xFFFFFFFF), ((MDR_BKP_RTC_DIV = (MDR_BKP_RTC_DIV & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_DIV_RTC_DIV </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_BKP_RTC_PRL  -----------------------------
// SVD Line: 9955

unsigned int MDR_BKP_RTC_PRL __AT (0x400D8048);



// ---------------------------  Field Item: MDR_BKP_RTC_PRL_RTC_PRL  ------------------------------
// SVD Line: 9964

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_PRL_RTC_PRL
//    <name> RTC_PRL </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x400D8048) RTC_PRL </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_RTC_PRL >> 0) & 0xFFFFF), ((MDR_BKP_RTC_PRL = (MDR_BKP_RTC_PRL & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_RTC_PRL  --------------------------------
// SVD Line: 9955

//  <rtree> SFDITEM_REG__MDR_BKP_RTC_PRL
//    <name> RTC_PRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8048) Realtime Prescaler Auto-Reload Value Register </i>
//    <loc> ( (unsigned int)((MDR_BKP_RTC_PRL >> 0) & 0xFFFFFFFF), ((MDR_BKP_RTC_PRL = (MDR_BKP_RTC_PRL & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_PRL_RTC_PRL </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_BKP_RTC_ALRM  ----------------------------
// SVD Line: 9972

unsigned int MDR_BKP_RTC_ALRM __AT (0x400D804C);



// --------------------------  Field Item: MDR_BKP_RTC_ALRM_RTC_ALRM  -----------------------------
// SVD Line: 9981

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_ALRM_RTC_ALRM
//    <name> RTC_ALRM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D804C) RTC_ALRM </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_BKP_RTC_ALRM >> 0) & 0xFFFFFFFF), ((MDR_BKP_RTC_ALRM = (MDR_BKP_RTC_ALRM & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_BKP_RTC_ALRM  --------------------------------
// SVD Line: 9972

//  <rtree> SFDITEM_REG__MDR_BKP_RTC_ALRM
//    <name> RTC_ALRM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D804C) Realtime Alarm Register </i>
//    <loc> ( (unsigned int)((MDR_BKP_RTC_ALRM >> 0) & 0xFFFFFFFF), ((MDR_BKP_RTC_ALRM = (MDR_BKP_RTC_ALRM & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_ALRM_RTC_ALRM </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_BKP_RTC_CS  -----------------------------
// SVD Line: 9989

unsigned int MDR_BKP_RTC_CS __AT (0x400D8050);



// -----------------------------  Field Item: MDR_BKP_RTC_CS_OWF  ---------------------------------
// SVD Line: 9998

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_OWF
//    <name> OWF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400D8050) OWF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_RTC_CS ) </loc>
//      <o.0..0> OWF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_BKP_RTC_CS_SECF  --------------------------------
// SVD Line: 10004

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_SECF
//    <name> SECF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400D8050) SECF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_RTC_CS ) </loc>
//      <o.1..1> SECF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_BKP_RTC_CS_ALRF  --------------------------------
// SVD Line: 10010

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_ALRF
//    <name> ALRF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400D8050) ALRF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_RTC_CS ) </loc>
//      <o.2..2> ALRF
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_BKP_RTC_CS_OWF_IE  -------------------------------
// SVD Line: 10016

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_OWF_IE
//    <name> OWF_IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400D8050) OWF_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_RTC_CS ) </loc>
//      <o.3..3> OWF_IE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_RTC_CS_SECF_IE  -------------------------------
// SVD Line: 10022

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_SECF_IE
//    <name> SECF_IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400D8050) SECF_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_RTC_CS ) </loc>
//      <o.4..4> SECF_IE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_BKP_RTC_CS_ALRF_IE  -------------------------------
// SVD Line: 10028

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_ALRF_IE
//    <name> ALRF_IE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400D8050) ALRF_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_RTC_CS ) </loc>
//      <o.5..5> ALRF_IE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_BKP_RTC_CS_WEC  ---------------------------------
// SVD Line: 10034

//  <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_WEC
//    <name> WEC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400D8050) WEC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_BKP_RTC_CS ) </loc>
//      <o.6..6> WEC
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: MDR_BKP_RTC_CS  ---------------------------------
// SVD Line: 9989

//  <rtree> SFDITEM_REG__MDR_BKP_RTC_CS
//    <name> RTC_CS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400D8050) Backup Realtime clock Register </i>
//    <loc> ( (unsigned int)((MDR_BKP_RTC_CS >> 0) & 0xFFFFFFFF), ((MDR_BKP_RTC_CS = (MDR_BKP_RTC_CS & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_OWF </item>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_SECF </item>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_ALRF </item>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_OWF_IE </item>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_SECF_IE </item>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_ALRF_IE </item>
//    <item> SFDITEM_FIELD__MDR_BKP_RTC_CS_WEC </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_BKP  ------------------------------------
// SVD Line: 9510

//  <view> MDR_BKP
//    <name> MDR_BKP </name>
//    <item> SFDITEM_REG__MDR_BKP_REG_00 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_01 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_02 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_03 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_04 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_05 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_06 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_07 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_08 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_09 </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_0A </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_0B </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_0C </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_0D </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_0E </item>
//    <item> SFDITEM_REG__MDR_BKP_REG_0F </item>
//    <item> SFDITEM_REG__MDR_BKP_RTC_CNT </item>
//    <item> SFDITEM_REG__MDR_BKP_RTC_DIV </item>
//    <item> SFDITEM_REG__MDR_BKP_RTC_PRL </item>
//    <item> SFDITEM_REG__MDR_BKP_RTC_ALRM </item>
//    <item> SFDITEM_REG__MDR_BKP_RTC_CS </item>
//  </view>
//  


// ------------------------  Register Item Address: MDR_ARINCT_CNTRL1  ----------------------------
// SVD Line: 10063

unsigned int MDR_ARINCT_CNTRL1 __AT (0x400E0000);



// --------------------------  Field Item: MDR_ARINCT_CNTRL1_CH_EN1  ------------------------------
// SVD Line: 10071

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_CH_EN1
//    <name> CH_EN1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400E0000) CH_EN1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL1 ) </loc>
//      <o.0..0> CH_EN1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCT_CNTRL1_CLK1  -------------------------------
// SVD Line: 10077

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_CLK1
//    <name> CLK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400E0000) CLK1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL1 ) </loc>
//      <o.1..1> CLK1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCT_CNTRL1_EN_APR1  -----------------------------
// SVD Line: 10083

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_EN_APR1
//    <name> EN_APR1 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400E0000) EN_APR1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL1 ) </loc>
//      <o.2..2> EN_APR1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCT_CNTRL1_ODD1  -------------------------------
// SVD Line: 10089

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_ODD1
//    <name> ODD1 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400E0000) ODD1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL1 ) </loc>
//      <o.3..3> ODD1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCT_CNTRL1_CH_EN2  ------------------------------
// SVD Line: 10095

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_CH_EN2
//    <name> CH_EN2 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400E0000) CH_EN2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL1 ) </loc>
//      <o.4..4> CH_EN2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCT_CNTRL1_CLK2  -------------------------------
// SVD Line: 10101

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_CLK2
//    <name> CLK2 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400E0000) CLK2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL1 ) </loc>
//      <o.5..5> CLK2
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCT_CNTRL1_EN_APR2  -----------------------------
// SVD Line: 10107

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_EN_APR2
//    <name> EN_APR2 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400E0000) EN_APR2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL1 ) </loc>
//      <o.6..6> EN_APR2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCT_CNTRL1_ODD2  -------------------------------
// SVD Line: 10113

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_ODD2
//    <name> ODD2 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400E0000) ODD2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL1 ) </loc>
//      <o.7..7> ODD2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ARINCT_CNTRL1_DIV  -------------------------------
// SVD Line: 10119

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_DIV
//    <name> DIV </name>
//    <rw> 
//    <i> [Bits 14..8] RW (@ 0x400E0000) DIV </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCT_CNTRL1 >> 8) & 0x7F), ((MDR_ARINCT_CNTRL1 = (MDR_ARINCT_CNTRL1 & ~(0x7FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ARINCT_CNTRL1_INTE_FFT1  ----------------------------
// SVD Line: 10125

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_INTE_FFT1
//    <name> INTE_FFT1 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400E0000) INTE_FFT1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL1 ) </loc>
//      <o.15..15> INTE_FFT1
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ARINCT_CNTRL1_INTE_TXR1  ----------------------------
// SVD Line: 10131

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_INTE_TXR1
//    <name> INTE_TXR1 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400E0000) INTE_TXR1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL1 ) </loc>
//      <o.16..16> INTE_TXR1
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ARINCT_CNTRL1_INTE_HFT1  ----------------------------
// SVD Line: 10137

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_INTE_HFT1
//    <name> INTE_HFT1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400E0000) INTE_HFT1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL1 ) </loc>
//      <o.17..17> INTE_HFT1
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ARINCT_CNTRL1_INTE_FFT2  ----------------------------
// SVD Line: 10143

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_INTE_FFT2
//    <name> INTE_FFT2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400E0000) INTE_FFT2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL1 ) </loc>
//      <o.18..18> INTE_FFT2
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ARINCT_CNTRL1_INTE_TXR2  ----------------------------
// SVD Line: 10149

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_INTE_TXR2
//    <name> INTE_TXR2 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400E0000) INTE_TXR2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL1 ) </loc>
//      <o.19..19> INTE_TXR2
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ARINCT_CNTRL1_INTE_HFT2  ----------------------------
// SVD Line: 10155

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_INTE_HFT2
//    <name> INTE_HFT2 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400E0000) INTE_HFT2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL1 ) </loc>
//      <o.20..20> INTE_HFT2
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ARINCT_CNTRL1  -------------------------------
// SVD Line: 10063

//  <rtree> SFDITEM_REG__MDR_ARINCT_CNTRL1
//    <name> CNTRL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E0000) CNTRL1 </i>
//    <loc> ( (unsigned int)((MDR_ARINCT_CNTRL1 >> 0) & 0xFFFFFFFF), ((MDR_ARINCT_CNTRL1 = (MDR_ARINCT_CNTRL1 & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_CH_EN1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_CLK1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_EN_APR1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_ODD1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_CH_EN2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_CLK2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_EN_APR2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_ODD2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_DIV </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_INTE_FFT1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_INTE_TXR1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_INTE_HFT1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_INTE_FFT2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_INTE_TXR2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL1_INTE_HFT2 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ARINCT_CNTRL2  ----------------------------
// SVD Line: 10163

unsigned int MDR_ARINCT_CNTRL2 __AT (0x400E0004);



// --------------------------  Field Item: MDR_ARINCT_CNTRL2_CH_EN3  ------------------------------
// SVD Line: 10171

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_CH_EN3
//    <name> CH_EN3 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400E0004) CH_EN3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL2 ) </loc>
//      <o.0..0> CH_EN3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCT_CNTRL2_CLK3  -------------------------------
// SVD Line: 10177

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_CLK3
//    <name> CLK3 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400E0004) CLK3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL2 ) </loc>
//      <o.1..1> CLK3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCT_CNTRL2_EN_APR3  -----------------------------
// SVD Line: 10183

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_EN_APR3
//    <name> EN_APR3 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400E0004) EN_APR3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL2 ) </loc>
//      <o.2..2> EN_APR3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCT_CNTRL2_ODD3  -------------------------------
// SVD Line: 10189

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_ODD3
//    <name> ODD3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400E0004) ODD3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL2 ) </loc>
//      <o.3..3> ODD3
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCT_CNTRL2_CH_EN4  ------------------------------
// SVD Line: 10195

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_CH_EN4
//    <name> CH_EN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400E0004) CH_EN4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL2 ) </loc>
//      <o.4..4> CH_EN4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCT_CNTRL2_CLK4  -------------------------------
// SVD Line: 10201

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_CLK4
//    <name> CLK4 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400E0004) CLK4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL2 ) </loc>
//      <o.5..5> CLK4
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCT_CNTRL2_EN_APR4  -----------------------------
// SVD Line: 10207

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_EN_APR4
//    <name> EN_APR4 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400E0004) EN_APR4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL2 ) </loc>
//      <o.6..6> EN_APR4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCT_CNTRL2_ODD4  -------------------------------
// SVD Line: 10213

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_ODD4
//    <name> ODD4 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400E0004) ODD4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL2 ) </loc>
//      <o.7..7> ODD4
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ARINCT_CNTRL2_INTE_FFT3  ----------------------------
// SVD Line: 10219

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_INTE_FFT3
//    <name> INTE_FFT3 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400E0004) INTE_FFT3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL2 ) </loc>
//      <o.15..15> INTE_FFT3
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ARINCT_CNTRL2_INTE_TXR3  ----------------------------
// SVD Line: 10225

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_INTE_TXR3
//    <name> INTE_TXR3 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400E0004) INTE_TXR3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL2 ) </loc>
//      <o.16..16> INTE_TXR3
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ARINCT_CNTRL2_INTE_HFT3  ----------------------------
// SVD Line: 10231

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_INTE_HFT3
//    <name> INTE_HFT3 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400E0004) INTE_HFT3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL2 ) </loc>
//      <o.17..17> INTE_HFT3
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ARINCT_CNTRL2_INTE_FFT4  ----------------------------
// SVD Line: 10237

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_INTE_FFT4
//    <name> INTE_FFT4 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400E0004) INTE_FFT4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL2 ) </loc>
//      <o.18..18> INTE_FFT4
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ARINCT_CNTRL2_INTE_TXR4  ----------------------------
// SVD Line: 10243

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_INTE_TXR4
//    <name> INTE_TXR4 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400E0004) INTE_TXR4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL2 ) </loc>
//      <o.19..19> INTE_TXR4
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ARINCT_CNTRL2_INTE_HFT4  ----------------------------
// SVD Line: 10249

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_INTE_HFT4
//    <name> INTE_HFT4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400E0004) INTE_HFT4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_CNTRL2 ) </loc>
//      <o.20..20> INTE_HFT4
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ARINCT_CNTRL2  -------------------------------
// SVD Line: 10163

//  <rtree> SFDITEM_REG__MDR_ARINCT_CNTRL2
//    <name> CNTRL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E0004) CNTRL2 </i>
//    <loc> ( (unsigned int)((MDR_ARINCT_CNTRL2 >> 0) & 0xFFFFFFFF), ((MDR_ARINCT_CNTRL2 = (MDR_ARINCT_CNTRL2 & ~(0x1F80FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F80FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_CH_EN3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_CLK3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_EN_APR3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_ODD3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_CH_EN4 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_CLK4 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_EN_APR4 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_ODD4 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_INTE_FFT3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_INTE_TXR3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_INTE_HFT3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_INTE_FFT4 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_INTE_TXR4 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL2_INTE_HFT4 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ARINCT_STATUS  ----------------------------
// SVD Line: 10257

unsigned int MDR_ARINCT_STATUS __AT (0x400E0008);



// ---------------------------  Field Item: MDR_ARINCT_STATUS_TX_R1  ------------------------------
// SVD Line: 10265

//  <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_TX_R1
//    <name> TX_R1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400E0008) TX_R1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_STATUS ) </loc>
//      <o.0..0> TX_R1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCT_STATUS_FFT1  -------------------------------
// SVD Line: 10271

//  <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_FFT1
//    <name> FFT1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400E0008) FFT1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_STATUS ) </loc>
//      <o.1..1> FFT1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCT_STATUS_HFT1  -------------------------------
// SVD Line: 10277

//  <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_HFT1
//    <name> HFT1 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400E0008) HFT1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_STATUS ) </loc>
//      <o.2..2> HFT1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCT_STATUS_TX_R2  ------------------------------
// SVD Line: 10283

//  <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_TX_R2
//    <name> TX_R2 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400E0008) TX_R2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_STATUS ) </loc>
//      <o.3..3> TX_R2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCT_STATUS_FFT2  -------------------------------
// SVD Line: 10289

//  <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_FFT2
//    <name> FFT2 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400E0008) FFT2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_STATUS ) </loc>
//      <o.4..4> FFT2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCT_STATUS_HFT2  -------------------------------
// SVD Line: 10295

//  <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_HFT2
//    <name> HFT2 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400E0008) HFT2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_STATUS ) </loc>
//      <o.5..5> HFT2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCT_STATUS_TX_R3  ------------------------------
// SVD Line: 10301

//  <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_TX_R3
//    <name> TX_R3 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400E0008) TX_R3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_STATUS ) </loc>
//      <o.15..15> TX_R3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCT_STATUS_FFT3  -------------------------------
// SVD Line: 10307

//  <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_FFT3
//    <name> FFT3 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400E0008) FFT3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_STATUS ) </loc>
//      <o.16..16> FFT3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCT_STATUS_HFT3  -------------------------------
// SVD Line: 10313

//  <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_HFT3
//    <name> HFT3 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400E0008) HFT3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_STATUS ) </loc>
//      <o.17..17> HFT3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCT_STATUS_TX_R4  ------------------------------
// SVD Line: 10319

//  <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_TX_R4
//    <name> TX_R4 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400E0008) TX_R4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_STATUS ) </loc>
//      <o.18..18> TX_R4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCT_STATUS_FFT4  -------------------------------
// SVD Line: 10325

//  <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_FFT4
//    <name> FFT4 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400E0008) FFT4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_STATUS ) </loc>
//      <o.19..19> FFT4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ARINCT_STATUS_HFT4  -------------------------------
// SVD Line: 10331

//  <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_HFT4
//    <name> HFT4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400E0008) HFT4 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ARINCT_STATUS ) </loc>
//      <o.20..20> HFT4
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ARINCT_STATUS  -------------------------------
// SVD Line: 10257

//  <rtree> SFDITEM_REG__MDR_ARINCT_STATUS
//    <name> STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E0008) STATUS </i>
//    <loc> ( (unsigned int)((MDR_ARINCT_STATUS >> 0) & 0xFFFFFFFF), ((MDR_ARINCT_STATUS = (MDR_ARINCT_STATUS & ~(0x1F803FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F803F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_TX_R1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_FFT1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_HFT1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_TX_R2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_FFT2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_HFT2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_TX_R3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_FFT3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_HFT3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_TX_R4 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_FFT4 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_STATUS_HFT4 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ARINCT_DATA1_T  ---------------------------
// SVD Line: 10339

unsigned int MDR_ARINCT_DATA1_T __AT (0x400E000C);



// -------------------------  Field Item: MDR_ARINCT_DATA1_T_DATA1_T  -----------------------------
// SVD Line: 10347

//  <item> SFDITEM_FIELD__MDR_ARINCT_DATA1_T_DATA1_T
//    <name> DATA1_T </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E000C) DATA1_T </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_ARINCT_DATA1_T >> 0) & 0xFFFFFFFF), ((MDR_ARINCT_DATA1_T = (MDR_ARINCT_DATA1_T & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ARINCT_DATA1_T  -------------------------------
// SVD Line: 10339

//  <rtree> SFDITEM_REG__MDR_ARINCT_DATA1_T
//    <name> DATA1_T </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E000C) DATA1_T </i>
//    <loc> ( (unsigned int)((MDR_ARINCT_DATA1_T >> 0) & 0xFFFFFFFF), ((MDR_ARINCT_DATA1_T = (MDR_ARINCT_DATA1_T & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCT_DATA1_T_DATA1_T </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ARINCT_DATA2_T  ---------------------------
// SVD Line: 10355

unsigned int MDR_ARINCT_DATA2_T __AT (0x400E0010);



// -------------------------  Field Item: MDR_ARINCT_DATA2_T_DATA2_T  -----------------------------
// SVD Line: 10363

//  <item> SFDITEM_FIELD__MDR_ARINCT_DATA2_T_DATA2_T
//    <name> DATA2_T </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E0010) DATA2_T </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_ARINCT_DATA2_T >> 0) & 0xFFFFFFFF), ((MDR_ARINCT_DATA2_T = (MDR_ARINCT_DATA2_T & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ARINCT_DATA2_T  -------------------------------
// SVD Line: 10355

//  <rtree> SFDITEM_REG__MDR_ARINCT_DATA2_T
//    <name> DATA2_T </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E0010) DATA2_T </i>
//    <loc> ( (unsigned int)((MDR_ARINCT_DATA2_T >> 0) & 0xFFFFFFFF), ((MDR_ARINCT_DATA2_T = (MDR_ARINCT_DATA2_T & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCT_DATA2_T_DATA2_T </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ARINCT_DATA3_T  ---------------------------
// SVD Line: 10371

unsigned int MDR_ARINCT_DATA3_T __AT (0x400E0014);



// -------------------------  Field Item: MDR_ARINCT_DATA3_T_DATA3_T  -----------------------------
// SVD Line: 10379

//  <item> SFDITEM_FIELD__MDR_ARINCT_DATA3_T_DATA3_T
//    <name> DATA3_T </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E0014) DATA3_T </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_ARINCT_DATA3_T >> 0) & 0xFFFFFFFF), ((MDR_ARINCT_DATA3_T = (MDR_ARINCT_DATA3_T & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ARINCT_DATA3_T  -------------------------------
// SVD Line: 10371

//  <rtree> SFDITEM_REG__MDR_ARINCT_DATA3_T
//    <name> DATA3_T </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E0014) DATA3_T </i>
//    <loc> ( (unsigned int)((MDR_ARINCT_DATA3_T >> 0) & 0xFFFFFFFF), ((MDR_ARINCT_DATA3_T = (MDR_ARINCT_DATA3_T & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCT_DATA3_T_DATA3_T </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ARINCT_DATA4_T  ---------------------------
// SVD Line: 10387

unsigned int MDR_ARINCT_DATA4_T __AT (0x400E0018);



// -------------------------  Field Item: MDR_ARINCT_DATA4_T_DATA4_T  -----------------------------
// SVD Line: 10395

//  <item> SFDITEM_FIELD__MDR_ARINCT_DATA4_T_DATA4_T
//    <name> DATA4_T </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E0018) DATA4_T </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_ARINCT_DATA4_T >> 0) & 0xFFFFFFFF), ((MDR_ARINCT_DATA4_T = (MDR_ARINCT_DATA4_T & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ARINCT_DATA4_T  -------------------------------
// SVD Line: 10387

//  <rtree> SFDITEM_REG__MDR_ARINCT_DATA4_T
//    <name> DATA4_T </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E0018) DATA4_T </i>
//    <loc> ( (unsigned int)((MDR_ARINCT_DATA4_T >> 0) & 0xFFFFFFFF), ((MDR_ARINCT_DATA4_T = (MDR_ARINCT_DATA4_T & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCT_DATA4_T_DATA4_T </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ARINCT_CNTRL3  ----------------------------
// SVD Line: 10403

unsigned int MDR_ARINCT_CNTRL3 __AT (0x400E001C);



// --------------------------  Field Item: MDR_ARINCT_CNTRL3_DIV_CH1  -----------------------------
// SVD Line: 10411

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL3_DIV_CH1
//    <name> DIV_CH1 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400E001C) DIV_CH1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCT_CNTRL3 >> 0) & 0xFF), ((MDR_ARINCT_CNTRL3 = (MDR_ARINCT_CNTRL3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCT_CNTRL3_DIV_CH2  -----------------------------
// SVD Line: 10417

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL3_DIV_CH2
//    <name> DIV_CH2 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x400E001C) DIV_CH2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCT_CNTRL3 >> 8) & 0xFF), ((MDR_ARINCT_CNTRL3 = (MDR_ARINCT_CNTRL3 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCT_CNTRL3_DIV_CH3  -----------------------------
// SVD Line: 10423

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL3_DIV_CH3
//    <name> DIV_CH3 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x400E001C) DIV_CH3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCT_CNTRL3 >> 16) & 0xFF), ((MDR_ARINCT_CNTRL3 = (MDR_ARINCT_CNTRL3 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_ARINCT_CNTRL3_DIV_CH4  -----------------------------
// SVD Line: 10429

//  <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL3_DIV_CH4
//    <name> DIV_CH4 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x400E001C) DIV_CH4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ARINCT_CNTRL3 >> 24) & 0xFF), ((MDR_ARINCT_CNTRL3 = (MDR_ARINCT_CNTRL3 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ARINCT_CNTRL3  -------------------------------
// SVD Line: 10403

//  <rtree> SFDITEM_REG__MDR_ARINCT_CNTRL3
//    <name> CNTRL3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400E001C) CNTRL3 </i>
//    <loc> ( (unsigned int)((MDR_ARINCT_CNTRL3 >> 0) & 0xFFFFFFFF), ((MDR_ARINCT_CNTRL3 = (MDR_ARINCT_CNTRL3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL3_DIV_CH1 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL3_DIV_CH2 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL3_DIV_CH3 </item>
//    <item> SFDITEM_FIELD__MDR_ARINCT_CNTRL3_DIV_CH4 </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_ARINCT  ----------------------------------
// SVD Line: 10044

//  <view> MDR_ARINCT
//    <name> MDR_ARINCT </name>
//    <item> SFDITEM_REG__MDR_ARINCT_CNTRL1 </item>
//    <item> SFDITEM_REG__MDR_ARINCT_CNTRL2 </item>
//    <item> SFDITEM_REG__MDR_ARINCT_STATUS </item>
//    <item> SFDITEM_REG__MDR_ARINCT_DATA1_T </item>
//    <item> SFDITEM_REG__MDR_ARINCT_DATA2_T </item>
//    <item> SFDITEM_REG__MDR_ARINCT_DATA3_T </item>
//    <item> SFDITEM_REG__MDR_ARINCT_DATA4_T </item>
//    <item> SFDITEM_REG__MDR_ARINCT_CNTRL3 </item>
//  </view>
//  


// -----------------------  Register Item Address: MDR_EBC_NAND_CYCLES  ---------------------------
// SVD Line: 10454

unsigned int MDR_EBC_NAND_CYCLES __AT (0x400F0050);



// ---------------------------  Field Item: MDR_EBC_NAND_CYCLES_TRC  ------------------------------
// SVD Line: 10463

//  <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TRC
//    <name> TRC </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400F0050) TRC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_NAND_CYCLES >> 0) & 0xF), ((MDR_EBC_NAND_CYCLES = (MDR_EBC_NAND_CYCLES & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_EBC_NAND_CYCLES_TWC  ------------------------------
// SVD Line: 10469

//  <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TWC
//    <name> TWC </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x400F0050) TWC </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_NAND_CYCLES >> 4) & 0xF), ((MDR_EBC_NAND_CYCLES = (MDR_EBC_NAND_CYCLES & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_EBC_NAND_CYCLES_TREA  ------------------------------
// SVD Line: 10475

//  <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TREA
//    <name> TREA </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x400F0050) TREA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_NAND_CYCLES >> 8) & 0xF), ((MDR_EBC_NAND_CYCLES = (MDR_EBC_NAND_CYCLES & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_EBC_NAND_CYCLES_TWP  ------------------------------
// SVD Line: 10481

//  <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TWP
//    <name> TWP </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x400F0050) TWP </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_NAND_CYCLES >> 12) & 0xF), ((MDR_EBC_NAND_CYCLES = (MDR_EBC_NAND_CYCLES & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_EBC_NAND_CYCLES_TWHR  ------------------------------
// SVD Line: 10487

//  <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TWHR
//    <name> TWHR </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x400F0050) TWHR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_NAND_CYCLES >> 16) & 0xF), ((MDR_EBC_NAND_CYCLES = (MDR_EBC_NAND_CYCLES & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_EBC_NAND_CYCLES_TALEA  -----------------------------
// SVD Line: 10493

//  <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TALEA
//    <name> TALEA </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x400F0050) TALEA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_NAND_CYCLES >> 20) & 0xF), ((MDR_EBC_NAND_CYCLES = (MDR_EBC_NAND_CYCLES & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_EBC_NAND_CYCLES_TRR  ------------------------------
// SVD Line: 10499

//  <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TRR
//    <name> TRR </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x400F0050) TRR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_NAND_CYCLES >> 24) & 0xF), ((MDR_EBC_NAND_CYCLES = (MDR_EBC_NAND_CYCLES & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_EBC_NAND_CYCLES  ------------------------------
// SVD Line: 10454

//  <rtree> SFDITEM_REG__MDR_EBC_NAND_CYCLES
//    <name> NAND_CYCLES </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400F0050) EBC NAND Timing Register </i>
//    <loc> ( (unsigned int)((MDR_EBC_NAND_CYCLES >> 0) & 0xFFFFFFFF), ((MDR_EBC_NAND_CYCLES = (MDR_EBC_NAND_CYCLES & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TRC </item>
//    <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TWC </item>
//    <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TREA </item>
//    <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TWP </item>
//    <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TWHR </item>
//    <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TALEA </item>
//    <item> SFDITEM_FIELD__MDR_EBC_NAND_CYCLES_TRR </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_EBC_CONTROL  -----------------------------
// SVD Line: 10507

unsigned int MDR_EBC_CONTROL __AT (0x400F0054);



// -----------------------------  Field Item: MDR_EBC_CONTROL_ROM  --------------------------------
// SVD Line: 10516

//  <item> SFDITEM_FIELD__MDR_EBC_CONTROL_ROM
//    <name> ROM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400F0054) ROM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EBC_CONTROL ) </loc>
//      <o.0..0> ROM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_EBC_CONTROL_RAM  --------------------------------
// SVD Line: 10522

//  <item> SFDITEM_FIELD__MDR_EBC_CONTROL_RAM
//    <name> RAM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400F0054) RAM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EBC_CONTROL ) </loc>
//      <o.1..1> RAM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_EBC_CONTROL_NAND  --------------------------------
// SVD Line: 10528

//  <item> SFDITEM_FIELD__MDR_EBC_CONTROL_NAND
//    <name> NAND </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400F0054) NAND </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EBC_CONTROL ) </loc>
//      <o.2..2> NAND
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_EBC_CONTROL_CPOL  --------------------------------
// SVD Line: 10534

//  <item> SFDITEM_FIELD__MDR_EBC_CONTROL_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400F0054) CPOL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EBC_CONTROL ) </loc>
//      <o.3..3> CPOL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_EBC_CONTROL_BUSY  --------------------------------
// SVD Line: 10540

//  <item> SFDITEM_FIELD__MDR_EBC_CONTROL_BUSY
//    <name> BUSY </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400F0054) BUSY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EBC_CONTROL ) </loc>
//      <o.7..7> BUSY
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_EBC_CONTROL_WAIT_STATE  -----------------------------
// SVD Line: 10546

//  <item> SFDITEM_FIELD__MDR_EBC_CONTROL_WAIT_STATE
//    <name> WAIT_STATE </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x400F0054) WAIT_STATE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_CONTROL >> 12) & 0xF), ((MDR_EBC_CONTROL = (MDR_EBC_CONTROL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_EBC_CONTROL  --------------------------------
// SVD Line: 10507

//  <rtree> SFDITEM_REG__MDR_EBC_CONTROL
//    <name> CONTROL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400F0054) EBC Control Register </i>
//    <loc> ( (unsigned int)((MDR_EBC_CONTROL >> 0) & 0xFFFFFFFF), ((MDR_EBC_CONTROL = (MDR_EBC_CONTROL & ~(0xF08FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF08F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_EBC_CONTROL_ROM </item>
//    <item> SFDITEM_FIELD__MDR_EBC_CONTROL_RAM </item>
//    <item> SFDITEM_FIELD__MDR_EBC_CONTROL_NAND </item>
//    <item> SFDITEM_FIELD__MDR_EBC_CONTROL_CPOL </item>
//    <item> SFDITEM_FIELD__MDR_EBC_CONTROL_BUSY </item>
//    <item> SFDITEM_FIELD__MDR_EBC_CONTROL_WAIT_STATE </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_EBC_RAM_Cycles1  ---------------------------
// SVD Line: 10554

unsigned int MDR_EBC_RAM_Cycles1 __AT (0x400F0058);



// -----------------------  Field Item: MDR_EBC_RAM_Cycles1_ENABLE_TUNE  --------------------------
// SVD Line: 10562

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles1_ENABLE_TUNE
//    <name> ENABLE_TUNE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400F0058) ENABLE_TUNE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EBC_RAM_Cycles1 ) </loc>
//      <o.0..0> ENABLE_TUNE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_EBC_RAM_Cycles1_WS_ACTIVE  ---------------------------
// SVD Line: 10568

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles1_WS_ACTIVE
//    <name> WS_ACTIVE </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x400F0058) WS_ACTIVE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_RAM_Cycles1 >> 1) & 0x7F), ((MDR_EBC_RAM_Cycles1 = (MDR_EBC_RAM_Cycles1 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_EBC_RAM_Cycles1_WS_SETUP  ----------------------------
// SVD Line: 10574

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles1_WS_SETUP
//    <name> WS_SETUP </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x400F0058) WS_SETUP </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_RAM_Cycles1 >> 8) & 0x7), ((MDR_EBC_RAM_Cycles1 = (MDR_EBC_RAM_Cycles1 & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_EBC_RAM_Cycles1_WS_HOLD  ----------------------------
// SVD Line: 10580

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles1_WS_HOLD
//    <name> WS_HOLD </name>
//    <rw> 
//    <i> [Bits 13..11] RW (@ 0x400F0058) WS_HOLD </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_RAM_Cycles1 >> 11) & 0x7), ((MDR_EBC_RAM_Cycles1 = (MDR_EBC_RAM_Cycles1 & ~(0x7UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_EBC_RAM_Cycles1_USE_READY  ---------------------------
// SVD Line: 10586

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles1_USE_READY
//    <name> USE_READY </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400F0058) USE_READY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EBC_RAM_Cycles1 ) </loc>
//      <o.14..14> USE_READY
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_EBC_RAM_Cycles1  ------------------------------
// SVD Line: 10554

//  <rtree> SFDITEM_REG__MDR_EBC_RAM_Cycles1
//    <name> RAM_Cycles1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400F0058) RAM_Cycles1 </i>
//    <loc> ( (unsigned int)((MDR_EBC_RAM_Cycles1 >> 0) & 0xFFFFFFFF), ((MDR_EBC_RAM_Cycles1 = (MDR_EBC_RAM_Cycles1 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles1_ENABLE_TUNE </item>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles1_WS_ACTIVE </item>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles1_WS_SETUP </item>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles1_WS_HOLD </item>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles1_USE_READY </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_EBC_RAM_Cycles2  ---------------------------
// SVD Line: 10594

unsigned int MDR_EBC_RAM_Cycles2 __AT (0x400F005C);



// -----------------------  Field Item: MDR_EBC_RAM_Cycles2_ENABLE_TUNE  --------------------------
// SVD Line: 10602

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles2_ENABLE_TUNE
//    <name> ENABLE_TUNE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400F005C) ENABLE_TUNE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EBC_RAM_Cycles2 ) </loc>
//      <o.0..0> ENABLE_TUNE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_EBC_RAM_Cycles2_WS_ACTIVE  ---------------------------
// SVD Line: 10608

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles2_WS_ACTIVE
//    <name> WS_ACTIVE </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x400F005C) WS_ACTIVE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_RAM_Cycles2 >> 1) & 0x7F), ((MDR_EBC_RAM_Cycles2 = (MDR_EBC_RAM_Cycles2 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_EBC_RAM_Cycles2_WS_SETUP  ----------------------------
// SVD Line: 10614

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles2_WS_SETUP
//    <name> WS_SETUP </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x400F005C) WS_SETUP </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_RAM_Cycles2 >> 8) & 0x7), ((MDR_EBC_RAM_Cycles2 = (MDR_EBC_RAM_Cycles2 & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_EBC_RAM_Cycles2_WS_HOLD  ----------------------------
// SVD Line: 10620

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles2_WS_HOLD
//    <name> WS_HOLD </name>
//    <rw> 
//    <i> [Bits 13..11] RW (@ 0x400F005C) WS_HOLD </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_RAM_Cycles2 >> 11) & 0x7), ((MDR_EBC_RAM_Cycles2 = (MDR_EBC_RAM_Cycles2 & ~(0x7UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_EBC_RAM_Cycles2_USE_READY  ---------------------------
// SVD Line: 10626

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles2_USE_READY
//    <name> USE_READY </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400F005C) USE_READY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EBC_RAM_Cycles2 ) </loc>
//      <o.14..14> USE_READY
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_EBC_RAM_Cycles2  ------------------------------
// SVD Line: 10594

//  <rtree> SFDITEM_REG__MDR_EBC_RAM_Cycles2
//    <name> RAM_Cycles2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400F005C) RAM_Cycles2 </i>
//    <loc> ( (unsigned int)((MDR_EBC_RAM_Cycles2 >> 0) & 0xFFFFFFFF), ((MDR_EBC_RAM_Cycles2 = (MDR_EBC_RAM_Cycles2 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles2_ENABLE_TUNE </item>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles2_WS_ACTIVE </item>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles2_WS_SETUP </item>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles2_WS_HOLD </item>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles2_USE_READY </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_EBC_RAM_Cycles3  ---------------------------
// SVD Line: 10634

unsigned int MDR_EBC_RAM_Cycles3 __AT (0x400F0060);



// -----------------------  Field Item: MDR_EBC_RAM_Cycles3_ENABLE_TUNE  --------------------------
// SVD Line: 10642

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles3_ENABLE_TUNE
//    <name> ENABLE_TUNE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400F0060) ENABLE_TUNE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EBC_RAM_Cycles3 ) </loc>
//      <o.0..0> ENABLE_TUNE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_EBC_RAM_Cycles3_WS_ACTIVE  ---------------------------
// SVD Line: 10648

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles3_WS_ACTIVE
//    <name> WS_ACTIVE </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x400F0060) WS_ACTIVE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_RAM_Cycles3 >> 1) & 0x7F), ((MDR_EBC_RAM_Cycles3 = (MDR_EBC_RAM_Cycles3 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_EBC_RAM_Cycles3_WS_SETUP  ----------------------------
// SVD Line: 10654

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles3_WS_SETUP
//    <name> WS_SETUP </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x400F0060) WS_SETUP </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_RAM_Cycles3 >> 8) & 0x7), ((MDR_EBC_RAM_Cycles3 = (MDR_EBC_RAM_Cycles3 & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_EBC_RAM_Cycles3_WS_HOLD  ----------------------------
// SVD Line: 10660

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles3_WS_HOLD
//    <name> WS_HOLD </name>
//    <rw> 
//    <i> [Bits 13..11] RW (@ 0x400F0060) WS_HOLD </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_RAM_Cycles3 >> 11) & 0x7), ((MDR_EBC_RAM_Cycles3 = (MDR_EBC_RAM_Cycles3 & ~(0x7UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_EBC_RAM_Cycles3_USE_READY  ---------------------------
// SVD Line: 10666

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles3_USE_READY
//    <name> USE_READY </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400F0060) USE_READY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EBC_RAM_Cycles3 ) </loc>
//      <o.14..14> USE_READY
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_EBC_RAM_Cycles3  ------------------------------
// SVD Line: 10634

//  <rtree> SFDITEM_REG__MDR_EBC_RAM_Cycles3
//    <name> RAM_Cycles3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400F0060) RAM_Cycles3 </i>
//    <loc> ( (unsigned int)((MDR_EBC_RAM_Cycles3 >> 0) & 0xFFFFFFFF), ((MDR_EBC_RAM_Cycles3 = (MDR_EBC_RAM_Cycles3 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles3_ENABLE_TUNE </item>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles3_WS_ACTIVE </item>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles3_WS_SETUP </item>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles3_WS_HOLD </item>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles3_USE_READY </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_EBC_RAM_Cycles4  ---------------------------
// SVD Line: 10674

unsigned int MDR_EBC_RAM_Cycles4 __AT (0x400F0064);



// -----------------------  Field Item: MDR_EBC_RAM_Cycles4_ENABLE_TUNE  --------------------------
// SVD Line: 10682

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles4_ENABLE_TUNE
//    <name> ENABLE_TUNE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400F0064) ENABLE_TUNE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EBC_RAM_Cycles4 ) </loc>
//      <o.0..0> ENABLE_TUNE
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_EBC_RAM_Cycles4_WS_ACTIVE  ---------------------------
// SVD Line: 10688

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles4_WS_ACTIVE
//    <name> WS_ACTIVE </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x400F0064) WS_ACTIVE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_RAM_Cycles4 >> 1) & 0x7F), ((MDR_EBC_RAM_Cycles4 = (MDR_EBC_RAM_Cycles4 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_EBC_RAM_Cycles4_WS_SETUP  ----------------------------
// SVD Line: 10694

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles4_WS_SETUP
//    <name> WS_SETUP </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x400F0064) WS_SETUP </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_RAM_Cycles4 >> 8) & 0x7), ((MDR_EBC_RAM_Cycles4 = (MDR_EBC_RAM_Cycles4 & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_EBC_RAM_Cycles4_WS_HOLD  ----------------------------
// SVD Line: 10700

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles4_WS_HOLD
//    <name> WS_HOLD </name>
//    <rw> 
//    <i> [Bits 13..11] RW (@ 0x400F0064) WS_HOLD </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_EBC_RAM_Cycles4 >> 11) & 0x7), ((MDR_EBC_RAM_Cycles4 = (MDR_EBC_RAM_Cycles4 & ~(0x7UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_EBC_RAM_Cycles4_USE_READY  ---------------------------
// SVD Line: 10706

//  <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles4_USE_READY
//    <name> USE_READY </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400F0064) USE_READY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_EBC_RAM_Cycles4 ) </loc>
//      <o.14..14> USE_READY
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_EBC_RAM_Cycles4  ------------------------------
// SVD Line: 10674

//  <rtree> SFDITEM_REG__MDR_EBC_RAM_Cycles4
//    <name> RAM_Cycles4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400F0064) RAM_Cycles4 </i>
//    <loc> ( (unsigned int)((MDR_EBC_RAM_Cycles4 >> 0) & 0xFFFFFFFF), ((MDR_EBC_RAM_Cycles4 = (MDR_EBC_RAM_Cycles4 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles4_ENABLE_TUNE </item>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles4_WS_ACTIVE </item>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles4_WS_SETUP </item>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles4_WS_HOLD </item>
//    <item> SFDITEM_FIELD__MDR_EBC_RAM_Cycles4_USE_READY </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_EBC  ------------------------------------
// SVD Line: 10439

//  <view> MDR_EBC
//    <name> MDR_EBC </name>
//    <item> SFDITEM_REG__MDR_EBC_NAND_CYCLES </item>
//    <item> SFDITEM_REG__MDR_EBC_CONTROL </item>
//    <item> SFDITEM_REG__MDR_EBC_RAM_Cycles1 </item>
//    <item> SFDITEM_REG__MDR_EBC_RAM_Cycles2 </item>
//    <item> SFDITEM_REG__MDR_EBC_RAM_Cycles3 </item>
//    <item> SFDITEM_REG__MDR_EBC_RAM_Cycles4 </item>
//  </view>
//  


// -----------------------  Register Item Address: MDR_AUDIO_IP_POWCTL  ---------------------------
// SVD Line: 10735

unsigned int MDR_AUDIO_IP_POWCTL __AT (0x40100000);



// --------------------------  Field Item: MDR_AUDIO_IP_POWCTL_ADCEN  -----------------------------
// SVD Line: 10744

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_POWCTL_ADCEN
//    <name> ADCEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40100000) ADCEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_POWCTL ) </loc>
//      <o.0..0> ADCEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_AUDIO_IP_POWCTL_DACEN  -----------------------------
// SVD Line: 10750

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_POWCTL_DACEN
//    <name> DACEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40100000) DACEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_POWCTL ) </loc>
//      <o.1..1> DACEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_AUDIO_IP_POWCTL_IIREN  -----------------------------
// SVD Line: 10756

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_POWCTL_IIREN
//    <name> IIREN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40100000) IIREN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_POWCTL ) </loc>
//      <o.2..2> IIREN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_AUDIO_IP_POWCTL_ALB  ------------------------------
// SVD Line: 10762

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_POWCTL_ALB
//    <name> ALB </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40100000) ALB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_POWCTL ) </loc>
//      <o.3..3> ALB
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_AUDIO_IP_POWCTL_DLB  ------------------------------
// SVD Line: 10768

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_POWCTL_DLB
//    <name> DLB </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40100000) DLB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_POWCTL ) </loc>
//      <o.4..4> DLB
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_AUDIO_IP_POWCTL  ------------------------------
// SVD Line: 10735

//  <rtree> SFDITEM_REG__MDR_AUDIO_IP_POWCTL
//    <name> POWCTL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100000) AUDIO control register </i>
//    <loc> ( (unsigned int)((MDR_AUDIO_IP_POWCTL >> 0) & 0xFFFFFFFF), ((MDR_AUDIO_IP_POWCTL = (MDR_AUDIO_IP_POWCTL & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_POWCTL_ADCEN </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_POWCTL_DACEN </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_POWCTL_IIREN </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_POWCTL_ALB </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_POWCTL_DLB </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_AUDIO_IP_ADCCTL  ---------------------------
// SVD Line: 10776

unsigned int MDR_AUDIO_IP_ADCCTL __AT (0x40100004);



// -------------------------  Field Item: MDR_AUDIO_IP_ADCCTL_ADCGAIN  ----------------------------
// SVD Line: 10785

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_ADCCTL_ADCGAIN
//    <name> ADCGAIN </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40100004) ADCGAIN </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_AUDIO_IP_ADCCTL >> 0) & 0x3F), ((MDR_AUDIO_IP_ADCCTL = (MDR_AUDIO_IP_ADCCTL & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_AUDIO_IP_ADCCTL_INBG0  -----------------------------
// SVD Line: 10791

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_ADCCTL_INBG0
//    <name> INBG0 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40100004) INBG0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_AUDIO_IP_ADCCTL >> 6) & 0x3), ((MDR_AUDIO_IP_ADCCTL = (MDR_AUDIO_IP_ADCCTL & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_AUDIO_IP_ADCCTL_AINSEL  -----------------------------
// SVD Line: 10797

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_ADCCTL_AINSEL
//    <name> AINSEL </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40100004) AINSEL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_AUDIO_IP_ADCCTL >> 8) & 0x3), ((MDR_AUDIO_IP_ADCCTL = (MDR_AUDIO_IP_ADCCTL & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_AUDIO_IP_ADCCTL_ICONT  -----------------------------
// SVD Line: 10803

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_ADCCTL_ICONT
//    <name> ICONT </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40100004) ICONT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_ADCCTL ) </loc>
//      <o.10..10> ICONT
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_AUDIO_IP_ADCCTL  ------------------------------
// SVD Line: 10776

//  <rtree> SFDITEM_REG__MDR_AUDIO_IP_ADCCTL
//    <name> ADCCTL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100004) ADC control register </i>
//    <loc> ( (unsigned int)((MDR_AUDIO_IP_ADCCTL >> 0) & 0xFFFFFFFF), ((MDR_AUDIO_IP_ADCCTL = (MDR_AUDIO_IP_ADCCTL & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_ADCCTL_ADCGAIN </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_ADCCTL_INBG0 </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_ADCCTL_AINSEL </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_ADCCTL_ICONT </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_AUDIO_IP_DACCTL  ---------------------------
// SVD Line: 10811

unsigned int MDR_AUDIO_IP_DACCTL __AT (0x40100008);



// -------------------------  Field Item: MDR_AUDIO_IP_DACCTL_DACGAIN  ----------------------------
// SVD Line: 10820

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACCTL_DACGAIN
//    <name> DACGAIN </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40100008) DACGAIN </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_AUDIO_IP_DACCTL >> 0) & 0x3F), ((MDR_AUDIO_IP_DACCTL = (MDR_AUDIO_IP_DACCTL & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_AUDIO_IP_DACCTL_MUTE1  -----------------------------
// SVD Line: 10826

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACCTL_MUTE1
//    <name> MUTE1 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40100008) MUTE1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_DACCTL ) </loc>
//      <o.6..6> MUTE1
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_AUDIO_IP_DACCTL_ODAMP  -----------------------------
// SVD Line: 10832

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACCTL_ODAMP
//    <name> ODAMP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40100008) ODAMP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_DACCTL ) </loc>
//      <o.7..7> ODAMP
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_AUDIO_IP_DACCTL_ODBIAS  -----------------------------
// SVD Line: 10838

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACCTL_ODBIAS
//    <name> ODBIAS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40100008) ODBIAS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_DACCTL ) </loc>
//      <o.8..8> ODBIAS
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_AUDIO_IP_DACCTL_ODDAC  -----------------------------
// SVD Line: 10844

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACCTL_ODDAC
//    <name> ODDAC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40100008) ODDAC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_DACCTL ) </loc>
//      <o.9..9> ODDAC
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_AUDIO_IP_DACCTL_OVECBA  -----------------------------
// SVD Line: 10850

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACCTL_OVECBA
//    <name> OVECBA </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40100008) OVECBA </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_DACCTL ) </loc>
//      <o.10..10> OVECBA
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_AUDIO_IP_DACCTL_OVECBS  -----------------------------
// SVD Line: 10856

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACCTL_OVECBS
//    <name> OVECBS </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40100008) OVECBS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_DACCTL ) </loc>
//      <o.11..11> OVECBS
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_AUDIO_IP_DACCTL_SIDETONE  ----------------------------
// SVD Line: 10862

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACCTL_SIDETONE
//    <name> SIDETONE </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40100008) SIDETONE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_AUDIO_IP_DACCTL >> 12) & 0x7), ((MDR_AUDIO_IP_DACCTL = (MDR_AUDIO_IP_DACCTL & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_AUDIO_IP_DACCTL_DACRES  -----------------------------
// SVD Line: 10868

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACCTL_DACRES
//    <name> DACRES </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40100008) DACRES </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_DACCTL ) </loc>
//      <o.15..15> DACRES
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_AUDIO_IP_DACCTL  ------------------------------
// SVD Line: 10811

//  <rtree> SFDITEM_REG__MDR_AUDIO_IP_DACCTL
//    <name> DACCTL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100008) DAC control register </i>
//    <loc> ( (unsigned int)((MDR_AUDIO_IP_DACCTL >> 0) & 0xFFFFFFFF), ((MDR_AUDIO_IP_DACCTL = (MDR_AUDIO_IP_DACCTL & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACCTL_DACGAIN </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACCTL_MUTE1 </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACCTL_ODAMP </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACCTL_ODBIAS </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACCTL_ODDAC </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACCTL_OVECBA </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACCTL_OVECBS </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACCTL_SIDETONE </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACCTL_DACRES </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_AUDIO_IP_MASKCTL  --------------------------
// SVD Line: 10876

unsigned int MDR_AUDIO_IP_MASKCTL __AT (0x4010000C);



// -------------------------  Field Item: MDR_AUDIO_IP_MASKCTL_DAOVFM  ----------------------------
// SVD Line: 10885

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_MASKCTL_DAOVFM
//    <name> DAOVFM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4010000C) DAOVFM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_MASKCTL ) </loc>
//      <o.0..0> DAOVFM
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_AUDIO_IP_MASKCTL_ADCVFM  ----------------------------
// SVD Line: 10891

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_MASKCTL_ADCVFM
//    <name> ADCVFM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4010000C) ADCVFM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_MASKCTL ) </loc>
//      <o.1..1> ADCVFM
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_AUDIO_IP_MASKCTL_ADCNSM  ----------------------------
// SVD Line: 10897

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_MASKCTL_ADCNSM
//    <name> ADCNSM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4010000C) ADCNSM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_MASKCTL ) </loc>
//      <o.2..2> ADCNSM
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_AUDIO_IP_MASKCTL_DACNSM  ----------------------------
// SVD Line: 10903

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_MASKCTL_DACNSM
//    <name> DACNSM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4010000C) DACNSM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_MASKCTL ) </loc>
//      <o.3..3> DACNSM
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_AUDIO_IP_MASKCTL_OVERCURM  ---------------------------
// SVD Line: 10909

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_MASKCTL_OVERCURM
//    <name> OVERCURM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4010000C) OVERCURM </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_MASKCTL ) </loc>
//      <o.4..4> OVERCURM
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_AUDIO_IP_MASKCTL  ------------------------------
// SVD Line: 10876

//  <rtree> SFDITEM_REG__MDR_AUDIO_IP_MASKCTL
//    <name> MASKCTL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010000C) IRQ mask register </i>
//    <loc> ( (unsigned int)((MDR_AUDIO_IP_MASKCTL >> 0) & 0xFFFFFFFF), ((MDR_AUDIO_IP_MASKCTL = (MDR_AUDIO_IP_MASKCTL & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_MASKCTL_DAOVFM </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_MASKCTL_ADCVFM </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_MASKCTL_ADCNSM </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_MASKCTL_DACNSM </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_MASKCTL_OVERCURM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_AUDIO_IP_IQRFLAG  --------------------------
// SVD Line: 10917

unsigned int MDR_AUDIO_IP_IQRFLAG __AT (0x40100010);



// -------------------------  Field Item: MDR_AUDIO_IP_IQRFLAG_DAOVF  -----------------------------
// SVD Line: 10926

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_IQRFLAG_DAOVF
//    <name> DAOVF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40100010) DAOVF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_IQRFLAG ) </loc>
//      <o.0..0> DAOVF
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_AUDIO_IP_IQRFLAG_ADCVF  -----------------------------
// SVD Line: 10932

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_IQRFLAG_ADCVF
//    <name> ADCVF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40100010) ADCVF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_IQRFLAG ) </loc>
//      <o.1..1> ADCVF
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_AUDIO_IP_IQRFLAG_ADCNS  -----------------------------
// SVD Line: 10938

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_IQRFLAG_ADCNS
//    <name> ADCNS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40100010) ADCNS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_IQRFLAG ) </loc>
//      <o.2..2> ADCNS
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_AUDIO_IP_IQRFLAG_DACNS  -----------------------------
// SVD Line: 10944

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_IQRFLAG_DACNS
//    <name> DACNS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40100010) DACNS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_IQRFLAG ) </loc>
//      <o.3..3> DACNS
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_AUDIO_IP_IQRFLAG_OVERVCUR  ---------------------------
// SVD Line: 10950

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_IQRFLAG_OVERVCUR
//    <name> OVERVCUR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40100010) OVERVCUR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_AUDIO_IP_IQRFLAG ) </loc>
//      <o.4..4> OVERVCUR
//    </check>
//  </item>
//  


// --------------------------  Register RTree: MDR_AUDIO_IP_IQRFLAG  ------------------------------
// SVD Line: 10917

//  <rtree> SFDITEM_REG__MDR_AUDIO_IP_IQRFLAG
//    <name> IQRFLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100010) IRQ flag register </i>
//    <loc> ( (unsigned int)((MDR_AUDIO_IP_IQRFLAG >> 0) & 0xFFFFFFFF), ((MDR_AUDIO_IP_IQRFLAG = (MDR_AUDIO_IP_IQRFLAG & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_IQRFLAG_DAOVF </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_IQRFLAG_ADCVF </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_IQRFLAG_ADCNS </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_IQRFLAG_DACNS </item>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_IQRFLAG_OVERVCUR </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_AUDIO_IP_ADCREG  ---------------------------
// SVD Line: 10958

unsigned int MDR_AUDIO_IP_ADCREG __AT (0x40100014);



// -------------------------  Field Item: MDR_AUDIO_IP_ADCREG_ADCSMP  -----------------------------
// SVD Line: 10967

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_ADCREG_ADCSMP
//    <name> ADCSMP </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40100014) ADCSMP </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_AUDIO_IP_ADCREG >> 0) & 0xFFFF), ((MDR_AUDIO_IP_ADCREG = (MDR_AUDIO_IP_ADCREG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_AUDIO_IP_ADCREG  ------------------------------
// SVD Line: 10958

//  <rtree> SFDITEM_REG__MDR_AUDIO_IP_ADCREG
//    <name> ADCREG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100014) ADC FIFO register </i>
//    <loc> ( (unsigned int)((MDR_AUDIO_IP_ADCREG >> 0) & 0xFFFFFFFF), ((MDR_AUDIO_IP_ADCREG = (MDR_AUDIO_IP_ADCREG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_ADCREG_ADCSMP </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_AUDIO_IP_DACREG  ---------------------------
// SVD Line: 10975

unsigned int MDR_AUDIO_IP_DACREG __AT (0x40100018);



// -------------------------  Field Item: MDR_AUDIO_IP_DACREG_DACSMP  -----------------------------
// SVD Line: 10984

//  <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACREG_DACSMP
//    <name> DACSMP </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40100018) DACSMP </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_AUDIO_IP_DACREG >> 0) & 0xFFFF), ((MDR_AUDIO_IP_DACREG = (MDR_AUDIO_IP_DACREG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_AUDIO_IP_DACREG  ------------------------------
// SVD Line: 10975

//  <rtree> SFDITEM_REG__MDR_AUDIO_IP_DACREG
//    <name> DACREG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100018) DAC FIFO register </i>
//    <loc> ( (unsigned int)((MDR_AUDIO_IP_DACREG >> 0) & 0xFFFFFFFF), ((MDR_AUDIO_IP_DACREG = (MDR_AUDIO_IP_DACREG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_AUDIO_IP_DACREG_DACSMP </item>
//  </rtree>
//  


// ------------------------------  Peripheral View: MDR_AUDIO_IP  ---------------------------------
// SVD Line: 10716

//  <view> MDR_AUDIO_IP
//    <name> MDR_AUDIO_IP </name>
//    <item> SFDITEM_REG__MDR_AUDIO_IP_POWCTL </item>
//    <item> SFDITEM_REG__MDR_AUDIO_IP_ADCCTL </item>
//    <item> SFDITEM_REG__MDR_AUDIO_IP_DACCTL </item>
//    <item> SFDITEM_REG__MDR_AUDIO_IP_MASKCTL </item>
//    <item> SFDITEM_REG__MDR_AUDIO_IP_IQRFLAG </item>
//    <item> SFDITEM_REG__MDR_AUDIO_IP_ADCREG </item>
//    <item> SFDITEM_REG__MDR_AUDIO_IP_DACREG </item>
//  </view>
//  


// ----------------------------  Register Item Address: MDR_LED_CR  -------------------------------
// SVD Line: 11013

unsigned int MDR_LED_CR __AT (0x40108700);



// -------------------------------  Field Item: MDR_LED_CR_DEN  -----------------------------------
// SVD Line: 11022

//  <item> SFDITEM_FIELD__MDR_LED_CR_DEN
//    <name> DEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40108700) DEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_LED_CR ) </loc>
//      <o.0..0> DEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_LED_CR_INTEN  ----------------------------------
// SVD Line: 11028

//  <item> SFDITEM_FIELD__MDR_LED_CR_INTEN
//    <name> INTEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40108700) INTEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_LED_CR ) </loc>
//      <o.1..1> INTEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_LED_CR_TwinkEN  ---------------------------------
// SVD Line: 11034

//  <item> SFDITEM_FIELD__MDR_LED_CR_TwinkEN
//    <name> TwinkEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40108700) TwinkEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_LED_CR ) </loc>
//      <o.2..2> TwinkEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_LED_CR_Frame  ----------------------------------
// SVD Line: 11040

//  <item> SFDITEM_FIELD__MDR_LED_CR_Frame
//    <name> Frame </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40108700) Frame </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_LED_CR ) </loc>
//      <o.3..3> Frame
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_LED_CR_LenStr  ---------------------------------
// SVD Line: 11046

//  <item> SFDITEM_FIELD__MDR_LED_CR_LenStr
//    <name> LenStr </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40108700) LenStr </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_LED_CR >> 4) & 0x7), ((MDR_LED_CR = (MDR_LED_CR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_LED_CR_LenStrob  --------------------------------
// SVD Line: 11052

//  <item> SFDITEM_FIELD__MDR_LED_CR_LenStrob
//    <name> LenStrob </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40108700) LenStrob </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_LED_CR >> 8) & 0x7), ((MDR_LED_CR = (MDR_LED_CR & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_LED_CR_EnRam  ----------------------------------
// SVD Line: 11058

//  <item> SFDITEM_FIELD__MDR_LED_CR_EnRam
//    <name> EnRam </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40108700) EnRam </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_LED_CR ) </loc>
//      <o.11..11> EnRam
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_LED_CR_InvY  ----------------------------------
// SVD Line: 11064

//  <item> SFDITEM_FIELD__MDR_LED_CR_InvY
//    <name> InvY </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40108700) InvY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_LED_CR ) </loc>
//      <o.12..12> InvY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_LED_CR_InvEN  ----------------------------------
// SVD Line: 11070

//  <item> SFDITEM_FIELD__MDR_LED_CR_InvEN
//    <name> InvEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40108700) InvEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_LED_CR ) </loc>
//      <o.13..13> InvEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: MDR_LED_CR_InvC  ----------------------------------
// SVD Line: 11076

//  <item> SFDITEM_FIELD__MDR_LED_CR_InvC
//    <name> InvC </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40108700) InvC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_LED_CR ) </loc>
//      <o.14..14> InvC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_LED_CR_IncDO  ----------------------------------
// SVD Line: 11082

//  <item> SFDITEM_FIELD__MDR_LED_CR_IncDO
//    <name> IncDO </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40108700) IncDO </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_LED_CR ) </loc>
//      <o.15..15> IncDO
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_LED_CR  -----------------------------------
// SVD Line: 11013

//  <rtree> SFDITEM_REG__MDR_LED_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40108700) LED status register </i>
//    <loc> ( (unsigned int)((MDR_LED_CR >> 0) & 0xFFFFFFFF), ((MDR_LED_CR = (MDR_LED_CR & ~(0xFF7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_LED_CR_DEN </item>
//    <item> SFDITEM_FIELD__MDR_LED_CR_INTEN </item>
//    <item> SFDITEM_FIELD__MDR_LED_CR_TwinkEN </item>
//    <item> SFDITEM_FIELD__MDR_LED_CR_Frame </item>
//    <item> SFDITEM_FIELD__MDR_LED_CR_LenStr </item>
//    <item> SFDITEM_FIELD__MDR_LED_CR_LenStrob </item>
//    <item> SFDITEM_FIELD__MDR_LED_CR_EnRam </item>
//    <item> SFDITEM_FIELD__MDR_LED_CR_InvY </item>
//    <item> SFDITEM_FIELD__MDR_LED_CR_InvEN </item>
//    <item> SFDITEM_FIELD__MDR_LED_CR_InvC </item>
//    <item> SFDITEM_FIELD__MDR_LED_CR_IncDO </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_LED_Jark  ------------------------------
// SVD Line: 11090

unsigned int MDR_LED_Jark __AT (0x40108704);



// ------------------------------  Field Item: MDR_LED_Jark_Jark  ---------------------------------
// SVD Line: 11099

//  <item> SFDITEM_FIELD__MDR_LED_Jark_Jark
//    <name> Jark </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40108704) Jark </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_LED_Jark >> 0) & 0xFF), ((MDR_LED_Jark = (MDR_LED_Jark & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_LED_Jark  ----------------------------------
// SVD Line: 11090

//  <rtree> SFDITEM_REG__MDR_LED_Jark
//    <name> Jark </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40108704) LED jark register </i>
//    <loc> ( (unsigned int)((MDR_LED_Jark >> 0) & 0xFFFFFFFF), ((MDR_LED_Jark = (MDR_LED_Jark & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_LED_Jark_Jark </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_LED_DIVR  ------------------------------
// SVD Line: 11107

unsigned int MDR_LED_DIVR __AT (0x40108710);



// ------------------------------  Field Item: MDR_LED_DIVR_DIV  ----------------------------------
// SVD Line: 11116

//  <item> SFDITEM_FIELD__MDR_LED_DIVR_DIV
//    <name> DIV </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40108710) DIV </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_LED_DIVR >> 0) & 0x7), ((MDR_LED_DIVR = (MDR_LED_DIVR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_LED_DIVR_DIVTwink  -------------------------------
// SVD Line: 11122

//  <item> SFDITEM_FIELD__MDR_LED_DIVR_DIVTwink
//    <name> DIVTwink </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40108710) DIVTwink </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_LED_DIVR >> 8) & 0xFF), ((MDR_LED_DIVR = (MDR_LED_DIVR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_LED_DIVR  ----------------------------------
// SVD Line: 11107

//  <rtree> SFDITEM_REG__MDR_LED_DIVR
//    <name> DIVR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40108710) LED DIV register </i>
//    <loc> ( (unsigned int)((MDR_LED_DIVR >> 0) & 0xFFFFFFFF), ((MDR_LED_DIVR = (MDR_LED_DIVR & ~(0xFF07UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF07) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_LED_DIVR_DIV </item>
//    <item> SFDITEM_FIELD__MDR_LED_DIVR_DIVTwink </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: MDR_LED_SR  -------------------------------
// SVD Line: 11130

unsigned int MDR_LED_SR __AT (0x40108714);



// -----------------------------  Field Item: MDR_LED_SR_WRReady  ---------------------------------
// SVD Line: 11139

//  <item> SFDITEM_FIELD__MDR_LED_SR_WRReady
//    <name> WRReady </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40108714) WRReady </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_LED_SR ) </loc>
//      <o.0..0> WRReady
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: MDR_LED_SR  -----------------------------------
// SVD Line: 11130

//  <rtree> SFDITEM_REG__MDR_LED_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40108714) lED status register </i>
//    <loc> ( (unsigned int)((MDR_LED_SR >> 0) & 0xFFFFFFFF), ((MDR_LED_SR = (MDR_LED_SR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_LED_SR_WRReady </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_LED  ------------------------------------
// SVD Line: 10994

//  <view> MDR_LED
//    <name> MDR_LED </name>
//    <item> SFDITEM_REG__MDR_LED_CR </item>
//    <item> SFDITEM_REG__MDR_LED_Jark </item>
//    <item> SFDITEM_REG__MDR_LED_DIVR </item>
//    <item> SFDITEM_REG__MDR_LED_SR </item>
//  </view>
//  


// --------------------------  Register Item Address: MDR_KEYPAD_SR  ------------------------------
// SVD Line: 11168

unsigned int MDR_KEYPAD_SR __AT (0x40110000);



// ---------------------------  Field Item: MDR_KEYPAD_SR_KEY_INTF  -------------------------------
// SVD Line: 11177

//  <item> SFDITEM_FIELD__MDR_KEYPAD_SR_KEY_INTF
//    <name> KEY_INTF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40110000) KEY_INTF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_KEYPAD_SR ) </loc>
//      <o.0..0> KEY_INTF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_KEYPAD_SR_KEY_PT1F  -------------------------------
// SVD Line: 11183

//  <item> SFDITEM_FIELD__MDR_KEYPAD_SR_KEY_PT1F
//    <name> KEY_PT1F </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40110000) KEY_PT1F </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_KEYPAD_SR ) </loc>
//      <o.1..1> KEY_PT1F
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_KEYPAD_SR_KEY_PT2F  -------------------------------
// SVD Line: 11189

//  <item> SFDITEM_FIELD__MDR_KEYPAD_SR_KEY_PT2F
//    <name> KEY_PT2F </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40110000) KEY_PT2F </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_KEYPAD_SR ) </loc>
//      <o.2..2> KEY_PT2F
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_KEYPAD_SR_KEY_ERRF  -------------------------------
// SVD Line: 11195

//  <item> SFDITEM_FIELD__MDR_KEYPAD_SR_KEY_ERRF
//    <name> KEY_ERRF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40110000) KEY_ERRF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_KEYPAD_SR ) </loc>
//      <o.3..3> KEY_ERRF
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_KEYPAD_SR_KEY_SCF  -------------------------------
// SVD Line: 11201

//  <item> SFDITEM_FIELD__MDR_KEYPAD_SR_KEY_SCF
//    <name> KEY_SCF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40110000) KEY_SCF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_KEYPAD_SR ) </loc>
//      <o.4..4> KEY_SCF
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_KEYPAD_SR_KEY_PCHATF  ------------------------------
// SVD Line: 11207

//  <item> SFDITEM_FIELD__MDR_KEYPAD_SR_KEY_PCHATF
//    <name> KEY_PCHATF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40110000) KEY_PCHATF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_KEYPAD_SR ) </loc>
//      <o.5..5> KEY_PCHATF
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_KEYPAD_SR  ---------------------------------
// SVD Line: 11168

//  <rtree> SFDITEM_REG__MDR_KEYPAD_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40110000) KEYPAD status register </i>
//    <loc> ( (unsigned int)((MDR_KEYPAD_SR >> 0) & 0xFFFFFFFF), ((MDR_KEYPAD_SR = (MDR_KEYPAD_SR & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_SR_KEY_INTF </item>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_SR_KEY_PT1F </item>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_SR_KEY_PT2F </item>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_SR_KEY_ERRF </item>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_SR_KEY_SCF </item>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_SR_KEY_PCHATF </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_KEYPAD_CR  ------------------------------
// SVD Line: 11215

unsigned int MDR_KEYPAD_CR __AT (0x40110004);



// ----------------------------  Field Item: MDR_KEYPAD_CR_KEY_EN  --------------------------------
// SVD Line: 11224

//  <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_EN
//    <name> KEY_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40110004) KEY_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_KEYPAD_CR ) </loc>
//      <o.0..0> KEY_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_KEYPAD_CR_KEY_ROW  -------------------------------
// SVD Line: 11230

//  <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_ROW
//    <name> KEY_ROW </name>
//    <rw> 
//    <i> [Bits 3..1] RW (@ 0x40110004) KEY_ROW </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_KEYPAD_CR >> 1) & 0x7), ((MDR_KEYPAD_CR = (MDR_KEYPAD_CR & ~(0x7UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_KEYPAD_CR_KEY_COL  -------------------------------
// SVD Line: 11236

//  <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_COL
//    <name> KEY_COL </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40110004) KEY_COL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_KEYPAD_CR >> 4) & 0xF), ((MDR_KEYPAD_CR = (MDR_KEYPAD_CR & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_KEYPAD_CR_KEY_IE  --------------------------------
// SVD Line: 11242

//  <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_IE
//    <name> KEY_IE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40110004) KEY_IE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_KEYPAD_CR ) </loc>
//      <o.8..8> KEY_IE
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_KEYPAD_CR_KEY_ENPCHAT  -----------------------------
// SVD Line: 11248

//  <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_ENPCHAT
//    <name> KEY_ENPCHAT </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40110004) KEY_ENPCHAT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_KEYPAD_CR ) </loc>
//      <o.9..9> KEY_ENPCHAT
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_KEYPAD_CR_KEY_PRE  -------------------------------
// SVD Line: 11254

//  <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_PRE
//    <name> KEY_PRE </name>
//    <rw> 
//    <i> [Bits 12..10] RW (@ 0x40110004) KEY_PRE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_KEYPAD_CR >> 10) & 0x7), ((MDR_KEYPAD_CR = (MDR_KEYPAD_CR & ~(0x7UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_KEYPAD_CR_KEY_LTIM  -------------------------------
// SVD Line: 11260

//  <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_LTIM
//    <name> KEY_LTIM </name>
//    <rw> 
//    <i> [Bits 15..13] RW (@ 0x40110004) KEY_LTIM </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_KEYPAD_CR >> 13) & 0x7), ((MDR_KEYPAD_CR = (MDR_KEYPAD_CR & ~(0x7UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_KEYPAD_CR_KEY_SWMEN  ------------------------------
// SVD Line: 11266

//  <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_SWMEN
//    <name> KEY_SWMEN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40110004) KEY_SWMEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_KEYPAD_CR ) </loc>
//      <o.16..16> KEY_SWMEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_KEYPAD_CR_KEY_SWCOL  ------------------------------
// SVD Line: 11272

//  <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_SWCOL
//    <name> KEY_SWCOL </name>
//    <rw> 
//    <i> [Bits 20..17] RW (@ 0x40110004) KEY_SWCOL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_KEYPAD_CR >> 17) & 0xF), ((MDR_KEYPAD_CR = (MDR_KEYPAD_CR & ~(0xFUL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_KEYPAD_CR_KEY_IVEN  -------------------------------
// SVD Line: 11278

//  <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_IVEN
//    <name> KEY_IVEN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40110004) KEY_IVEN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_KEYPAD_CR ) </loc>
//      <o.21..21> KEY_IVEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_KEYPAD_CR_KEY_IVCONF  ------------------------------
// SVD Line: 11284

//  <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_IVCONF
//    <name> KEY_IVCONF </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40110004) KEY_IVCONF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_KEYPAD_CR ) </loc>
//      <o.22..22> KEY_IVCONF
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_KEYPAD_CR  ---------------------------------
// SVD Line: 11215

//  <rtree> SFDITEM_REG__MDR_KEYPAD_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40110004) KEYPAD contril register </i>
//    <loc> ( (unsigned int)((MDR_KEYPAD_CR >> 0) & 0xFFFFFFFF), ((MDR_KEYPAD_CR = (MDR_KEYPAD_CR & ~(0x7FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_EN </item>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_ROW </item>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_COL </item>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_IE </item>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_ENPCHAT </item>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_PRE </item>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_LTIM </item>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_SWMEN </item>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_SWCOL </item>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_IVEN </item>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_CR_KEY_IVCONF </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_KEYPAD_DR  ------------------------------
// SVD Line: 11292

unsigned int MDR_KEYPAD_DR __AT (0x40110008);



// --------------------------  Field Item: MDR_KEYPAD_DR_KEY_PRESS1  ------------------------------
// SVD Line: 11301

//  <item> SFDITEM_FIELD__MDR_KEYPAD_DR_KEY_PRESS1
//    <name> KEY_PRESS1 </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40110008) KEY_PRESS1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_KEYPAD_DR >> 0) & 0x7F), ((MDR_KEYPAD_DR = (MDR_KEYPAD_DR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_KEYPAD_DR_KEY_PRESS2  ------------------------------
// SVD Line: 11307

//  <item> SFDITEM_FIELD__MDR_KEYPAD_DR_KEY_PRESS2
//    <name> KEY_PRESS2 </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x40110008) KEY_PRESS2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_KEYPAD_DR >> 7) & 0x7F), ((MDR_KEYPAD_DR = (MDR_KEYPAD_DR & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_KEYPAD_DR  ---------------------------------
// SVD Line: 11292

//  <rtree> SFDITEM_REG__MDR_KEYPAD_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40110008) KEYPAD data register </i>
//    <loc> ( (unsigned int)((MDR_KEYPAD_DR >> 0) & 0xFFFFFFFF), ((MDR_KEYPAD_DR = (MDR_KEYPAD_DR & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_DR_KEY_PRESS1 </item>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_DR_KEY_PRESS2 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_KEYPAD_SWR1  -----------------------------
// SVD Line: 11315

unsigned int MDR_KEYPAD_SWR1 __AT (0x4011000C);



// --------------------------  Field Item: MDR_KEYPAD_SWR1_KEY_SWR1  ------------------------------
// SVD Line: 11324

//  <item> SFDITEM_FIELD__MDR_KEYPAD_SWR1_KEY_SWR1
//    <name> KEY_SWR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4011000C) KEY_SWR1 </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_KEYPAD_SWR1 >> 0) & 0xFFFFFFFF), ((MDR_KEYPAD_SWR1 = (MDR_KEYPAD_SWR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_KEYPAD_SWR1  --------------------------------
// SVD Line: 11315

//  <rtree> SFDITEM_REG__MDR_KEYPAD_SWR1
//    <name> SWR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4011000C) KEYPAD SWR1 status register </i>
//    <loc> ( (unsigned int)((MDR_KEYPAD_SWR1 >> 0) & 0xFFFFFFFF), ((MDR_KEYPAD_SWR1 = (MDR_KEYPAD_SWR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_SWR1_KEY_SWR1 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_KEYPAD_SWR2  -----------------------------
// SVD Line: 11332

unsigned int MDR_KEYPAD_SWR2 __AT (0x40110010);



// --------------------------  Field Item: MDR_KEYPAD_SWR2_KEY_SWR2  ------------------------------
// SVD Line: 11341

//  <item> SFDITEM_FIELD__MDR_KEYPAD_SWR2_KEY_SWR2
//    <name> KEY_SWR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40110010) KEY_SWR2 </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_KEYPAD_SWR2 >> 0) & 0xFFFFFFFF), ((MDR_KEYPAD_SWR2 = (MDR_KEYPAD_SWR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_KEYPAD_SWR2  --------------------------------
// SVD Line: 11332

//  <rtree> SFDITEM_REG__MDR_KEYPAD_SWR2
//    <name> SWR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40110010) KEYPAD SWR2 status register </i>
//    <loc> ( (unsigned int)((MDR_KEYPAD_SWR2 >> 0) & 0xFFFFFFFF), ((MDR_KEYPAD_SWR2 = (MDR_KEYPAD_SWR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_SWR2_KEY_SWR2 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_KEYPAD_SWR3  -----------------------------
// SVD Line: 11349

unsigned int MDR_KEYPAD_SWR3 __AT (0x40110014);



// --------------------------  Field Item: MDR_KEYPAD_SWR3_KEY_SWR3  ------------------------------
// SVD Line: 11358

//  <item> SFDITEM_FIELD__MDR_KEYPAD_SWR3_KEY_SWR3
//    <name> KEY_SWR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40110014) KEY_SWR3 </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_KEYPAD_SWR3 >> 0) & 0xFFFFFFFF), ((MDR_KEYPAD_SWR3 = (MDR_KEYPAD_SWR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_KEYPAD_SWR3  --------------------------------
// SVD Line: 11349

//  <rtree> SFDITEM_REG__MDR_KEYPAD_SWR3
//    <name> SWR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40110014) KEYPAD SWR3 status register </i>
//    <loc> ( (unsigned int)((MDR_KEYPAD_SWR3 >> 0) & 0xFFFFFFFF), ((MDR_KEYPAD_SWR3 = (MDR_KEYPAD_SWR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_SWR3_KEY_SWR3 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_KEYPAD_SWR4  -----------------------------
// SVD Line: 11366

unsigned int MDR_KEYPAD_SWR4 __AT (0x40110018);



// --------------------------  Field Item: MDR_KEYPAD_SWR4_KEY_SWR4  ------------------------------
// SVD Line: 11375

//  <item> SFDITEM_FIELD__MDR_KEYPAD_SWR4_KEY_SWR4
//    <name> KEY_SWR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40110018) KEY_SWR4 </i>
//    <edit> 
//      <loc> ( (unsigned int)((MDR_KEYPAD_SWR4 >> 0) & 0xFFFFFFFF), ((MDR_KEYPAD_SWR4 = (MDR_KEYPAD_SWR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_KEYPAD_SWR4  --------------------------------
// SVD Line: 11366

//  <rtree> SFDITEM_REG__MDR_KEYPAD_SWR4
//    <name> SWR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40110018) KEYPAD SWR4 status register </i>
//    <loc> ( (unsigned int)((MDR_KEYPAD_SWR4 >> 0) & 0xFFFFFFFF), ((MDR_KEYPAD_SWR4 = (MDR_KEYPAD_SWR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_KEYPAD_SWR4_KEY_SWR4 </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: MDR_KEYPAD  ----------------------------------
// SVD Line: 11149

//  <view> MDR_KEYPAD
//    <name> MDR_KEYPAD </name>
//    <item> SFDITEM_REG__MDR_KEYPAD_SR </item>
//    <item> SFDITEM_REG__MDR_KEYPAD_CR </item>
//    <item> SFDITEM_REG__MDR_KEYPAD_DR </item>
//    <item> SFDITEM_REG__MDR_KEYPAD_SWR1 </item>
//    <item> SFDITEM_REG__MDR_KEYPAD_SWR2 </item>
//    <item> SFDITEM_REG__MDR_KEYPAD_SWR3 </item>
//    <item> SFDITEM_REG__MDR_KEYPAD_SWR4 </item>
//  </view>
//  


// ------------------------  Register Item Address: MDR_ETH1_Dilimeter  ---------------------------
// SVD Line: 11404

unsigned int MDR_ETH1_Dilimeter __AT (0x30000000);



// ------------------------  Field Item: MDR_ETH1_Dilimeter_Dilimeter  ----------------------------
// SVD Line: 11412

//  <item> SFDITEM_FIELD__MDR_ETH1_Dilimeter_Dilimeter
//    <name> Dilimeter </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x30000000) Dilimeter </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH1_Dilimeter >> 0) & 0xFFFF), ((MDR_ETH1_Dilimeter = (MDR_ETH1_Dilimeter & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_ETH1_Dilimeter_MAC_T  ------------------------------
// SVD Line: 11418

//  <item> SFDITEM_FIELD__MDR_ETH1_Dilimeter_MAC_T
//    <name> MAC_T </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x30000000) MAC_T </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH1_Dilimeter >> 16) & 0xFFFF), ((MDR_ETH1_Dilimeter = (MDR_ETH1_Dilimeter & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ETH1_Dilimeter  -------------------------------
// SVD Line: 11404

//  <rtree> SFDITEM_REG__MDR_ETH1_Dilimeter
//    <name> Dilimeter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000000) Dilimeter </i>
//    <loc> ( (unsigned int)((MDR_ETH1_Dilimeter >> 0) & 0xFFFFFFFF), ((MDR_ETH1_Dilimeter = (MDR_ETH1_Dilimeter & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH1_Dilimeter_Dilimeter </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_Dilimeter_MAC_T </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_ETH1_MAC  ------------------------------
// SVD Line: 11426

unsigned int MDR_ETH1_MAC __AT (0x30000004);



// -----------------------------  Field Item: MDR_ETH1_MAC_MAC_M  ---------------------------------
// SVD Line: 11434

//  <item> SFDITEM_FIELD__MDR_ETH1_MAC_MAC_M
//    <name> MAC_M </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x30000004) MAC_M </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH1_MAC >> 0) & 0xFFFF), ((MDR_ETH1_MAC = (MDR_ETH1_MAC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_ETH1_MAC_MAC_H  ---------------------------------
// SVD Line: 11440

//  <item> SFDITEM_FIELD__MDR_ETH1_MAC_MAC_H
//    <name> MAC_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x30000004) MAC_H </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH1_MAC >> 16) & 0xFFFF), ((MDR_ETH1_MAC = (MDR_ETH1_MAC & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_ETH1_MAC  ----------------------------------
// SVD Line: 11426

//  <rtree> SFDITEM_REG__MDR_ETH1_MAC
//    <name> MAC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000004) MAC </i>
//    <loc> ( (unsigned int)((MDR_ETH1_MAC >> 0) & 0xFFFFFFFF), ((MDR_ETH1_MAC = (MDR_ETH1_MAC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH1_MAC_MAC_M </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_MAC_MAC_H </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_ETH1_HASH01  -----------------------------
// SVD Line: 11448

unsigned int MDR_ETH1_HASH01 __AT (0x30000008);



// ----------------------------  Field Item: MDR_ETH1_HASH01_HASH0  -------------------------------
// SVD Line: 11456

//  <item> SFDITEM_FIELD__MDR_ETH1_HASH01_HASH0
//    <name> HASH0 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x30000008) HASH0 </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH1_HASH01 >> 0) & 0xFFFF), ((MDR_ETH1_HASH01 = (MDR_ETH1_HASH01 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH1_HASH01_HASH1  -------------------------------
// SVD Line: 11462

//  <item> SFDITEM_FIELD__MDR_ETH1_HASH01_HASH1
//    <name> HASH1 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x30000008) HASH1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH1_HASH01 >> 16) & 0xFFFF), ((MDR_ETH1_HASH01 = (MDR_ETH1_HASH01 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_ETH1_HASH01  --------------------------------
// SVD Line: 11448

//  <rtree> SFDITEM_REG__MDR_ETH1_HASH01
//    <name> HASH01 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000008) HASH01 </i>
//    <loc> ( (unsigned int)((MDR_ETH1_HASH01 >> 0) & 0xFFFFFFFF), ((MDR_ETH1_HASH01 = (MDR_ETH1_HASH01 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH1_HASH01_HASH0 </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_HASH01_HASH1 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_ETH1_HASH23  -----------------------------
// SVD Line: 11470

unsigned int MDR_ETH1_HASH23 __AT (0x3000000C);



// ----------------------------  Field Item: MDR_ETH1_HASH23_HASH2  -------------------------------
// SVD Line: 11478

//  <item> SFDITEM_FIELD__MDR_ETH1_HASH23_HASH2
//    <name> HASH2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x3000000C) HASH2 </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH1_HASH23 >> 0) & 0xFFFF), ((MDR_ETH1_HASH23 = (MDR_ETH1_HASH23 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH1_HASH23_HASH3  -------------------------------
// SVD Line: 11484

//  <item> SFDITEM_FIELD__MDR_ETH1_HASH23_HASH3
//    <name> HASH3 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x3000000C) HASH3 </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH1_HASH23 >> 16) & 0xFFFF), ((MDR_ETH1_HASH23 = (MDR_ETH1_HASH23 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_ETH1_HASH23  --------------------------------
// SVD Line: 11470

//  <rtree> SFDITEM_REG__MDR_ETH1_HASH23
//    <name> HASH23 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000000C) HASH23 </i>
//    <loc> ( (unsigned int)((MDR_ETH1_HASH23 >> 0) & 0xFFFFFFFF), ((MDR_ETH1_HASH23 = (MDR_ETH1_HASH23 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH1_HASH23_HASH2 </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_HASH23_HASH3 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_ETH1_IPG_PSC  ----------------------------
// SVD Line: 11492

unsigned int MDR_ETH1_IPG_PSC __AT (0x30000010);



// ----------------------------  Field Item: MDR_ETH1_IPG_PSC_IPG  --------------------------------
// SVD Line: 11500

//  <item> SFDITEM_FIELD__MDR_ETH1_IPG_PSC_IPG
//    <name> IPG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x30000010) IPG </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH1_IPG_PSC >> 0) & 0xFFFF), ((MDR_ETH1_IPG_PSC = (MDR_ETH1_IPG_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH1_IPG_PSC_PSC  --------------------------------
// SVD Line: 11506

//  <item> SFDITEM_FIELD__MDR_ETH1_IPG_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x30000010) PSC </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH1_IPG_PSC >> 16) & 0xFFFF), ((MDR_ETH1_IPG_PSC = (MDR_ETH1_IPG_PSC & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ETH1_IPG_PSC  --------------------------------
// SVD Line: 11492

//  <rtree> SFDITEM_REG__MDR_ETH1_IPG_PSC
//    <name> IPG_PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000010) IPG_PSC </i>
//    <loc> ( (unsigned int)((MDR_ETH1_IPG_PSC >> 0) & 0xFFFFFFFF), ((MDR_ETH1_IPG_PSC = (MDR_ETH1_IPG_PSC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH1_IPG_PSC_IPG </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IPG_PSC_PSC </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_ETH1_BAG_JitterWnd  -------------------------
// SVD Line: 11514

unsigned int MDR_ETH1_BAG_JitterWnd __AT (0x30000014);



// -------------------------  Field Item: MDR_ETH1_BAG_JitterWnd_BAG  -----------------------------
// SVD Line: 11522

//  <item> SFDITEM_FIELD__MDR_ETH1_BAG_JitterWnd_BAG
//    <name> BAG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x30000014) BAG </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH1_BAG_JitterWnd >> 0) & 0xFFFF), ((MDR_ETH1_BAG_JitterWnd = (MDR_ETH1_BAG_JitterWnd & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_ETH1_BAG_JitterWnd_JitterWnd  --------------------------
// SVD Line: 11528

//  <item> SFDITEM_FIELD__MDR_ETH1_BAG_JitterWnd_JitterWnd
//    <name> JitterWnd </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x30000014) JitterWnd </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH1_BAG_JitterWnd >> 16) & 0xFFFF), ((MDR_ETH1_BAG_JitterWnd = (MDR_ETH1_BAG_JitterWnd & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_ETH1_BAG_JitterWnd  -----------------------------
// SVD Line: 11514

//  <rtree> SFDITEM_REG__MDR_ETH1_BAG_JitterWnd
//    <name> BAG_JitterWnd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000014) BAG_JitterWnd </i>
//    <loc> ( (unsigned int)((MDR_ETH1_BAG_JitterWnd >> 0) & 0xFFFFFFFF), ((MDR_ETH1_BAG_JitterWnd = (MDR_ETH1_BAG_JitterWnd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH1_BAG_JitterWnd_BAG </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_BAG_JitterWnd_JitterWnd </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ETH1_RCFG_XCFG  ---------------------------
// SVD Line: 11536

unsigned int MDR_ETH1_RCFG_XCFG __AT (0x30000018);



// -------------------------  Field Item: MDR_ETH1_RCFG_XCFG_R_MCA_EN  ----------------------------
// SVD Line: 11544

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_MCA_EN
//    <name> R_MCA_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000018) R_MCA_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_RCFG_XCFG ) </loc>
//      <o.0..0> R_MCA_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_RCFG_XCFG_R_BCA_EN  ----------------------------
// SVD Line: 11550

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_BCA_EN
//    <name> R_BCA_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000018) R_BCA_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_RCFG_XCFG ) </loc>
//      <o.1..1> R_BCA_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_RCFG_XCFG_R_UCA_EN  ----------------------------
// SVD Line: 11556

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_UCA_EN
//    <name> R_UCA_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000018) R_UCA_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_RCFG_XCFG ) </loc>
//      <o.2..2> R_UCA_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_RCFG_XCFG_R_AC_EN  -----------------------------
// SVD Line: 11562

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_AC_EN
//    <name> R_AC_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000018) R_AC_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_RCFG_XCFG ) </loc>
//      <o.3..3> R_AC_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_RCFG_XCFG_R_EF_EN  -----------------------------
// SVD Line: 11568

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_EF_EN
//    <name> R_EF_EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000018) R_EF_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_RCFG_XCFG ) </loc>
//      <o.4..4> R_EF_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_RCFG_XCFG_R_CF_EN  -----------------------------
// SVD Line: 11574

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_CF_EN
//    <name> R_CF_EN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000018) R_CF_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_RCFG_XCFG ) </loc>
//      <o.5..5> R_CF_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_RCFG_XCFG_R_LF_EN  -----------------------------
// SVD Line: 11580

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_LF_EN
//    <name> R_LF_EN </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000018) R_LF_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_RCFG_XCFG ) </loc>
//      <o.6..6> R_LF_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_RCFG_XCFG_R_SF_EN  -----------------------------
// SVD Line: 11586

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_SF_EN
//    <name> R_SF_EN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000018) R_SF_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_RCFG_XCFG ) </loc>
//      <o.7..7> R_SF_EN
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_ETH1_RCFG_XCFG_R_EVENT_MODE  --------------------------
// SVD Line: 11592

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_EVENT_MODE
//    <name> R_EVENT_MODE </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x30000018) R_EVENT_MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH1_RCFG_XCFG >> 8) & 0x7), ((MDR_ETH1_RCFG_XCFG = (MDR_ETH1_RCFG_XCFG & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_RCFG_XCFG_R_MSB1st  ----------------------------
// SVD Line: 11598

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_MSB1st
//    <name> R_MSB1st </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000018) R_MSB1st </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_RCFG_XCFG ) </loc>
//      <o.12..12> R_MSB1st
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_RCFG_XCFG_R_BE  ------------------------------
// SVD Line: 11604

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_BE
//    <name> R_BE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000018) R_BE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_RCFG_XCFG ) </loc>
//      <o.13..13> R_BE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_RCFG_XCFG_R_EN  ------------------------------
// SVD Line: 11610

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_EN
//    <name> R_EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000018) R_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_RCFG_XCFG ) </loc>
//      <o.15..15> R_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH1_RCFG_XCFG_X_RtryCnt  ----------------------------
// SVD Line: 11616

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_X_RtryCnt
//    <name> X_RtryCnt </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000018) X_RtryCnt </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH1_RCFG_XCFG >> 16) & 0xF), ((MDR_ETH1_RCFG_XCFG = (MDR_ETH1_RCFG_XCFG & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_RCFG_XCFG_X_IPG_EN  ----------------------------
// SVD Line: 11622

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_X_IPG_EN
//    <name> X_IPG_EN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x30000018) X_IPG_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_RCFG_XCFG ) </loc>
//      <o.20..20> X_IPG_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_RCFG_XCFG_X_CRC_EN  ----------------------------
// SVD Line: 11628

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_X_CRC_EN
//    <name> X_CRC_EN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x30000018) X_CRC_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_RCFG_XCFG ) </loc>
//      <o.21..21> X_CRC_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_RCFG_XCFG_X_PRE_EN  ----------------------------
// SVD Line: 11634

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_X_PRE_EN
//    <name> X_PRE_EN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x30000018) X_PRE_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_RCFG_XCFG ) </loc>
//      <o.22..22> X_PRE_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_RCFG_XCFG_X_PAD_EN  ----------------------------
// SVD Line: 11640

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_X_PAD_EN
//    <name> X_PAD_EN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x30000018) X_PAD_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_RCFG_XCFG ) </loc>
//      <o.23..23> X_PAD_EN
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_ETH1_RCFG_XCFG_X_EVENT_MODE  --------------------------
// SVD Line: 11646

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_X_EVENT_MODE
//    <name> X_EVENT_MODE </name>
//    <rw> 
//    <i> [Bits 26..24] RW (@ 0x30000018) X_EVENT_MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH1_RCFG_XCFG >> 24) & 0x7), ((MDR_ETH1_RCFG_XCFG = (MDR_ETH1_RCFG_XCFG & ~(0x7UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_RCFG_XCFG_X_MSB1st  ----------------------------
// SVD Line: 11652

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_X_MSB1st
//    <name> X_MSB1st </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x30000018) X_MSB1st </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_RCFG_XCFG ) </loc>
//      <o.28..28> X_MSB1st
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_RCFG_XCFG_X_BE  ------------------------------
// SVD Line: 11658

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_X_BE
//    <name> X_BE </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x30000018) X_BE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_RCFG_XCFG ) </loc>
//      <o.29..29> X_BE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_RCFG_XCFG_X_EN  ------------------------------
// SVD Line: 11664

//  <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_X_EN
//    <name> X_EN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x30000018) X_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_RCFG_XCFG ) </loc>
//      <o.31..31> X_EN
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ETH1_RCFG_XCFG  -------------------------------
// SVD Line: 11536

//  <rtree> SFDITEM_REG__MDR_ETH1_RCFG_XCFG
//    <name> RCFG_XCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000018) RCFG_XCFG </i>
//    <loc> ( (unsigned int)((MDR_ETH1_RCFG_XCFG >> 0) & 0xFFFFFFFF), ((MDR_ETH1_RCFG_XCFG = (MDR_ETH1_RCFG_XCFG & ~(0xB7FFB7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xB7FFB7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_MCA_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_BCA_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_UCA_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_AC_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_EF_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_CF_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_LF_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_SF_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_EVENT_MODE </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_MSB1st </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_BE </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_R_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_X_RtryCnt </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_X_IPG_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_X_CRC_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_X_PRE_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_X_PAD_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_X_EVENT_MODE </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_X_MSB1st </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_X_BE </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RCFG_XCFG_X_EN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_ETH1_GCFG  ------------------------------
// SVD Line: 11672

unsigned int MDR_ETH1_GCFG __AT (0x3000001C);



// ----------------------------  Field Item: MDR_ETH1_GCFG_ColWnd  --------------------------------
// SVD Line: 11680

//  <item> SFDITEM_FIELD__MDR_ETH1_GCFG_ColWnd
//    <name> ColWnd </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x3000001C) ColWnd </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH1_GCFG >> 0) & 0x7F), ((MDR_ETH1_GCFG = (MDR_ETH1_GCFG & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_GCFG_PAUSE_EN  -------------------------------
// SVD Line: 11686

//  <item> SFDITEM_FIELD__MDR_ETH1_GCFG_PAUSE_EN
//    <name> PAUSE_EN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x3000001C) PAUSE_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_GCFG ) </loc>
//      <o.7..7> PAUSE_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH1_GCFG_DTRM_EN  -------------------------------
// SVD Line: 11692

//  <item> SFDITEM_FIELD__MDR_ETH1_GCFG_DTRM_EN
//    <name> DTRM_EN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x3000001C) DTRM_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_GCFG ) </loc>
//      <o.8..8> DTRM_EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_ETH1_GCFG_HD_EN  --------------------------------
// SVD Line: 11698

//  <item> SFDITEM_FIELD__MDR_ETH1_GCFG_HD_EN
//    <name> HD_EN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x3000001C) HD_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_GCFG ) </loc>
//      <o.9..9> HD_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH1_GCFG_EXT_EN  --------------------------------
// SVD Line: 11704

//  <item> SFDITEM_FIELD__MDR_ETH1_GCFG_EXT_EN
//    <name> EXT_EN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x3000001C) EXT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_GCFG ) </loc>
//      <o.10..10> EXT_EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_GCFG_BUFF_MODE  ------------------------------
// SVD Line: 11710

//  <item> SFDITEM_FIELD__MDR_ETH1_GCFG_BUFF_MODE
//    <name> BUFF_MODE </name>
//    <rw> 
//    <i> [Bits 13..11] RW (@ 0x3000001C) BUFF_MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH1_GCFG >> 11) & 0x7), ((MDR_ETH1_GCFG = (MDR_ETH1_GCFG & ~(0x7UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH1_GCFG_RCLR_EN  -------------------------------
// SVD Line: 11716

//  <item> SFDITEM_FIELD__MDR_ETH1_GCFG_RCLR_EN
//    <name> RCLR_EN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x3000001C) RCLR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_GCFG ) </loc>
//      <o.14..14> RCLR_EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_ETH1_GCFG_XRST  ---------------------------------
// SVD Line: 11722

//  <item> SFDITEM_FIELD__MDR_ETH1_GCFG_XRST
//    <name> XRST </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x3000001C) XRST </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_GCFG ) </loc>
//      <o.16..16> XRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_ETH1_GCFG_RRST  ---------------------------------
// SVD Line: 11728

//  <item> SFDITEM_FIELD__MDR_ETH1_GCFG_RRST
//    <name> RRST </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x3000001C) RRST </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_GCFG ) </loc>
//      <o.17..17> RRST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH1_GCFG_DLB  ---------------------------------
// SVD Line: 11734

//  <item> SFDITEM_FIELD__MDR_ETH1_GCFG_DLB
//    <name> DLB </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x3000001C) DLB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_GCFG ) </loc>
//      <o.18..18> DLB
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_GCFG_DBG_RF_EN  ------------------------------
// SVD Line: 11740

//  <item> SFDITEM_FIELD__MDR_ETH1_GCFG_DBG_RF_EN
//    <name> DBG_RF_EN </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x3000001C) DBG_RF_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_GCFG ) </loc>
//      <o.27..27> DBG_RF_EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_GCFG_DBG_XF_EN  ------------------------------
// SVD Line: 11746

//  <item> SFDITEM_FIELD__MDR_ETH1_GCFG_DBG_XF_EN
//    <name> DBG_XF_EN </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x3000001C) DBG_XF_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_GCFG ) </loc>
//      <o.28..28> DBG_XF_EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_GCFG_DBG_MODE  -------------------------------
// SVD Line: 11752

//  <item> SFDITEM_FIELD__MDR_ETH1_GCFG_DBG_MODE
//    <name> DBG_MODE </name>
//    <rw> 
//    <i> [Bits 31..29] RW (@ 0x3000001C) DBG_MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH1_GCFG >> 29) & 0x7), ((MDR_ETH1_GCFG = (MDR_ETH1_GCFG & ~(0x7UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_ETH1_GCFG  ---------------------------------
// SVD Line: 11672

//  <rtree> SFDITEM_REG__MDR_ETH1_GCFG
//    <name> GCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000001C) GCFG </i>
//    <loc> ( (unsigned int)((MDR_ETH1_GCFG >> 0) & 0xFFFFFFFF), ((MDR_ETH1_GCFG = (MDR_ETH1_GCFG & ~(0xF8077FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF8077FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH1_GCFG_ColWnd </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_GCFG_PAUSE_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_GCFG_DTRM_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_GCFG_HD_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_GCFG_EXT_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_GCFG_BUFF_MODE </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_GCFG_RCLR_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_GCFG_XRST </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_GCFG_RRST </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_GCFG_DLB </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_GCFG_DBG_RF_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_GCFG_DBG_XF_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_GCFG_DBG_MODE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_ETH1_IMR_IFR  ----------------------------
// SVD Line: 11760

unsigned int MDR_ETH1_IMR_IFR __AT (0x30000020);



// -------------------------  Field Item: MDR_ETH1_IMR_IFR_IMR_RF_OK  -----------------------------
// SVD Line: 11768

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_RF_OK
//    <name> IMR_RF_OK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000020) IMR_RF_OK </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.0..0> IMR_RF_OK
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH1_IMR_IFR_IMR_MISSED_F  ---------------------------
// SVD Line: 11774

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_MISSED_F
//    <name> IMR_MISSED_F </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000020) IMR_MISSED_F </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.1..1> IMR_MISSED_F
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ETH1_IMR_IFR_IMR_OVF  ------------------------------
// SVD Line: 11780

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_OVF
//    <name> IMR_OVF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000020) IMR_OVF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.2..2> IMR_OVF
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH1_IMR_IFR_IMR_SMB_ERR  ----------------------------
// SVD Line: 11786

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_SMB_ERR
//    <name> IMR_SMB_ERR </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000020) IMR_SMB_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.3..3> IMR_SMB_ERR
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH1_IMR_IFR_IMR_CRC_ERR  ----------------------------
// SVD Line: 11792

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_CRC_ERR
//    <name> IMR_CRC_ERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000020) IMR_CRC_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.4..4> IMR_CRC_ERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_IMR_IFR_IMR_CF  ------------------------------
// SVD Line: 11798

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_CF
//    <name> IMR_CF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000020) IMR_CF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.5..5> IMR_CF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_IMR_IFR_IMR_LF  ------------------------------
// SVD Line: 11804

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_LF
//    <name> IMR_LF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000020) IMR_LF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.6..6> IMR_LF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_IMR_IFR_IMR_SF  ------------------------------
// SVD Line: 11810

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_SF
//    <name> IMR_SF </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000020) IMR_SF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.7..7> IMR_SF
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_IMR_IFR_IMR_XF_OK  -----------------------------
// SVD Line: 11816

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_XF_OK
//    <name> IMR_XF_OK </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000020) IMR_XF_OK </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.8..8> IMR_XF_OK
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_IMR_IFR_IMR_XF_ERR  ----------------------------
// SVD Line: 11822

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_XF_ERR
//    <name> IMR_XF_ERR </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000020) IMR_XF_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.9..9> IMR_XF_ERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ETH1_IMR_IFR_IMR_UNDF  -----------------------------
// SVD Line: 11828

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_UNDF
//    <name> IMR_UNDF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000020) IMR_UNDF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.10..10> IMR_UNDF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_IMR_IFR_IMR_LC  ------------------------------
// SVD Line: 11834

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_LC
//    <name> IMR_LC </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000020) IMR_LC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.11..11> IMR_LC
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH1_IMR_IFR_IMR_CRS_LOST  ---------------------------
// SVD Line: 11840

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_CRS_LOST
//    <name> IMR_CRS_LOST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000020) IMR_CRS_LOST </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.12..12> IMR_CRS_LOST
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH1_IMR_IFR_IMR_MDIO_INT  ---------------------------
// SVD Line: 11846

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_MDIO_INT
//    <name> IMR_MDIO_INT </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000020) IMR_MDIO_INT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.14..14> IMR_MDIO_INT
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH1_IMR_IFR_IMR_MII_RDY  ----------------------------
// SVD Line: 11852

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_MII_RDY
//    <name> IMR_MII_RDY </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000020) IMR_MII_RDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.15..15> IMR_MII_RDY
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_IMR_IFR_IFR_RF_OK  -----------------------------
// SVD Line: 11858

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_RF_OK
//    <name> IFR_RF_OK </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x30000020) IFR_RF_OK </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.16..16> IFR_RF_OK
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH1_IMR_IFR_IFR_MISSED_F  ---------------------------
// SVD Line: 11864

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_MISSED_F
//    <name> IFR_MISSED_F </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x30000020) IFR_MISSED_F </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.17..17> IFR_MISSED_F
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ETH1_IMR_IFR_IFR_OVF  ------------------------------
// SVD Line: 11870

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_OVF
//    <name> IFR_OVF </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x30000020) IFR_OVF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.18..18> IFR_OVF
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH1_IMR_IFR_IFR_SMB_ERR  ----------------------------
// SVD Line: 11876

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_SMB_ERR
//    <name> IFR_SMB_ERR </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x30000020) IFR_SMB_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.19..19> IFR_SMB_ERR
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH1_IMR_IFR_IFR_CRC_ERR  ----------------------------
// SVD Line: 11882

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_CRC_ERR
//    <name> IFR_CRC_ERR </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x30000020) IFR_CRC_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.20..20> IFR_CRC_ERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_IMR_IFR_IFR_CF  ------------------------------
// SVD Line: 11888

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_CF
//    <name> IFR_CF </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x30000020) IFR_CF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.21..21> IFR_CF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_IMR_IFR_IFR_LF  ------------------------------
// SVD Line: 11894

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_LF
//    <name> IFR_LF </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x30000020) IFR_LF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.22..22> IFR_LF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_IMR_IFR_IFR_SF  ------------------------------
// SVD Line: 11900

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_SF
//    <name> IFR_SF </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x30000020) IFR_SF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.23..23> IFR_SF
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_IMR_IFR_IFR_XF_OK  -----------------------------
// SVD Line: 11906

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_XF_OK
//    <name> IFR_XF_OK </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x30000020) IFR_XF_OK </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.24..24> IFR_XF_OK
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_IMR_IFR_IFR_XF_ERR  ----------------------------
// SVD Line: 11912

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_XF_ERR
//    <name> IFR_XF_ERR </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x30000020) IFR_XF_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.25..25> IFR_XF_ERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ETH1_IMR_IFR_IFR_UNDF  -----------------------------
// SVD Line: 11918

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_UNDF
//    <name> IFR_UNDF </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x30000020) IFR_UNDF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.26..26> IFR_UNDF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_IMR_IFR_IFR_LC  ------------------------------
// SVD Line: 11924

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_LC
//    <name> IFR_LC </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x30000020) IFR_LC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.27..27> IFR_LC
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH1_IMR_IFR_IFR_CRS_LOST  ---------------------------
// SVD Line: 11930

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_CRS_LOST
//    <name> IFR_CRS_LOST </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x30000020) IFR_CRS_LOST </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.28..28> IFR_CRS_LOST
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH1_IMR_IFR_IFR_MDIO_INT  ---------------------------
// SVD Line: 11936

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_MDIO_INT
//    <name> IFR_MDIO_INT </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x30000020) IFR_MDIO_INT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.30..30> IFR_MDIO_INT
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH1_IMR_IFR_IFR_MII_RDY  ----------------------------
// SVD Line: 11942

//  <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_MII_RDY
//    <name> IFR_MII_RDY </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x30000020) IFR_MII_RDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_IMR_IFR ) </loc>
//      <o.31..31> IFR_MII_RDY
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ETH1_IMR_IFR  --------------------------------
// SVD Line: 11760

//  <rtree> SFDITEM_REG__MDR_ETH1_IMR_IFR
//    <name> IMR_IFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000020) IMR_IFR </i>
//    <loc> ( (unsigned int)((MDR_ETH1_IMR_IFR >> 0) & 0xFFFFFFFF), ((MDR_ETH1_IMR_IFR = (MDR_ETH1_IMR_IFR & ~(0xDFFFDFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xDFFFDFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_RF_OK </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_MISSED_F </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_OVF </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_SMB_ERR </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_CRC_ERR </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_CF </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_LF </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_SF </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_XF_OK </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_XF_ERR </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_UNDF </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_LC </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_CRS_LOST </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_MDIO_INT </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IMR_MII_RDY </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_RF_OK </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_MISSED_F </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_OVF </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_SMB_ERR </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_CRC_ERR </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_CF </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_LF </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_SF </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_XF_OK </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_XF_ERR </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_UNDF </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_LC </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_CRS_LOST </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_MDIO_INT </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_IMR_IFR_IFR_MII_RDY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_ETH1_MDIO  ------------------------------
// SVD Line: 11950

unsigned int MDR_ETH1_MDIO __AT (0x30000024);



// ------------------------  Field Item: MDR_ETH1_MDIO_MDIO_CTRL_RG_A  ----------------------------
// SVD Line: 11958

//  <item> SFDITEM_FIELD__MDR_ETH1_MDIO_MDIO_CTRL_RG_A
//    <name> MDIO_CTRL_RG_A </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x30000024) MDIO_CTRL_RG_A </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH1_MDIO >> 0) & 0x1F), ((MDR_ETH1_MDIO = (MDR_ETH1_MDIO & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_MDIO_MDIO_CTRL_DIV  ----------------------------
// SVD Line: 11964

//  <item> SFDITEM_FIELD__MDR_ETH1_MDIO_MDIO_CTRL_DIV
//    <name> MDIO_CTRL_DIV </name>
//    <rw> 
//    <i> [Bits 7..5] RW (@ 0x30000024) MDIO_CTRL_DIV </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH1_MDIO >> 5) & 0x7), ((MDR_ETH1_MDIO = (MDR_ETH1_MDIO & ~(0x7UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH1_MDIO_MDIO_CTRL_PHYA  ----------------------------
// SVD Line: 11970

//  <item> SFDITEM_FIELD__MDR_ETH1_MDIO_MDIO_CTRL_PHYA
//    <name> MDIO_CTRL_PHYA </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x30000024) MDIO_CTRL_PHYA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH1_MDIO >> 8) & 0x1F), ((MDR_ETH1_MDIO = (MDR_ETH1_MDIO & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_MDIO_MDIO_CTRL_OP  -----------------------------
// SVD Line: 11976

//  <item> SFDITEM_FIELD__MDR_ETH1_MDIO_MDIO_CTRL_OP
//    <name> MDIO_CTRL_OP </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000024) MDIO_CTRL_OP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_MDIO ) </loc>
//      <o.13..13> MDIO_CTRL_OP
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_ETH1_MDIO_MDIO_CTRL_PRE_EN  ---------------------------
// SVD Line: 11982

//  <item> SFDITEM_FIELD__MDR_ETH1_MDIO_MDIO_CTRL_PRE_EN
//    <name> MDIO_CTRL_PRE_EN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000024) MDIO_CTRL_PRE_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_MDIO ) </loc>
//      <o.14..14> MDIO_CTRL_PRE_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_MDIO_MDIO_CTRL_RDY  ----------------------------
// SVD Line: 11988

//  <item> SFDITEM_FIELD__MDR_ETH1_MDIO_MDIO_CTRL_RDY
//    <name> MDIO_CTRL_RDY </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000024) MDIO_CTRL_RDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_MDIO ) </loc>
//      <o.15..15> MDIO_CTRL_RDY
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_MDIO_MDIO_DATA  ------------------------------
// SVD Line: 11994

//  <item> SFDITEM_FIELD__MDR_ETH1_MDIO_MDIO_DATA
//    <name> MDIO_DATA </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x30000024) MDIO_DATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH1_MDIO >> 16) & 0xFFFF), ((MDR_ETH1_MDIO = (MDR_ETH1_MDIO & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_ETH1_MDIO  ---------------------------------
// SVD Line: 11950

//  <rtree> SFDITEM_REG__MDR_ETH1_MDIO
//    <name> MDIO </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000024) MDIO </i>
//    <loc> ( (unsigned int)((MDR_ETH1_MDIO >> 0) & 0xFFFFFFFF), ((MDR_ETH1_MDIO = (MDR_ETH1_MDIO & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH1_MDIO_MDIO_CTRL_RG_A </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_MDIO_MDIO_CTRL_DIV </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_MDIO_MDIO_CTRL_PHYA </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_MDIO_MDIO_CTRL_OP </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_MDIO_MDIO_CTRL_PRE_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_MDIO_MDIO_CTRL_RDY </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_MDIO_MDIO_DATA </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_ETH1_RHead_XTail  --------------------------
// SVD Line: 12002

unsigned int MDR_ETH1_RHead_XTail __AT (0x30000028);



// -------------------------  Field Item: MDR_ETH1_RHead_XTail_RHead  -----------------------------
// SVD Line: 12010

//  <item> SFDITEM_FIELD__MDR_ETH1_RHead_XTail_RHead
//    <name> RHead </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x30000028) RHead </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH1_RHead_XTail >> 0) & 0xFFFF), ((MDR_ETH1_RHead_XTail = (MDR_ETH1_RHead_XTail & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_RHead_XTail_XTail  -----------------------------
// SVD Line: 12016

//  <item> SFDITEM_FIELD__MDR_ETH1_RHead_XTail_XTail
//    <name> XTail </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x30000028) XTail </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH1_RHead_XTail >> 16) & 0xFFFF), ((MDR_ETH1_RHead_XTail = (MDR_ETH1_RHead_XTail & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_ETH1_RHead_XTail  ------------------------------
// SVD Line: 12002

//  <rtree> SFDITEM_REG__MDR_ETH1_RHead_XTail
//    <name> RHead_XTail </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000028) RHead_XTail </i>
//    <loc> ( (unsigned int)((MDR_ETH1_RHead_XTail >> 0) & 0xFFFFFFFF), ((MDR_ETH1_RHead_XTail = (MDR_ETH1_RHead_XTail & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH1_RHead_XTail_RHead </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RHead_XTail_XTail </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_ETH1_RTail_XHead  --------------------------
// SVD Line: 12024

unsigned int MDR_ETH1_RTail_XHead __AT (0x3000002C);



// -------------------------  Field Item: MDR_ETH1_RTail_XHead_RTail  -----------------------------
// SVD Line: 12032

//  <item> SFDITEM_FIELD__MDR_ETH1_RTail_XHead_RTail
//    <name> RTail </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x3000002C) RTail </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH1_RTail_XHead >> 0) & 0xFFFF), ((MDR_ETH1_RTail_XHead = (MDR_ETH1_RTail_XHead & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH1_RTail_XHead_XHead  -----------------------------
// SVD Line: 12038

//  <item> SFDITEM_FIELD__MDR_ETH1_RTail_XHead_XHead
//    <name> XHead </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x3000002C) XHead </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH1_RTail_XHead >> 16) & 0xFFFF), ((MDR_ETH1_RTail_XHead = (MDR_ETH1_RTail_XHead & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_ETH1_RTail_XHead  ------------------------------
// SVD Line: 12024

//  <rtree> SFDITEM_REG__MDR_ETH1_RTail_XHead
//    <name> RTail_XHead </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000002C) RTail_XHead </i>
//    <loc> ( (unsigned int)((MDR_ETH1_RTail_XHead >> 0) & 0xFFFFFFFF), ((MDR_ETH1_RTail_XHead = (MDR_ETH1_RTail_XHead & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH1_RTail_XHead_RTail </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_RTail_XHead_XHead </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_ETH1_STAT  ------------------------------
// SVD Line: 12046

unsigned int MDR_ETH1_STAT __AT (0x30000030);



// ----------------------------  Field Item: MDR_ETH1_STAT_R_EMPTY  -------------------------------
// SVD Line: 12054

//  <item> SFDITEM_FIELD__MDR_ETH1_STAT_R_EMPTY
//    <name> R_EMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000030) R_EMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_STAT ) </loc>
//      <o.0..0> R_EMPTY
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_STAT_R_AEMPTY  -------------------------------
// SVD Line: 12060

//  <item> SFDITEM_FIELD__MDR_ETH1_STAT_R_AEMPTY
//    <name> R_AEMPTY </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000030) R_AEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_STAT ) </loc>
//      <o.1..1> R_AEMPTY
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH1_STAT_R_HALF  --------------------------------
// SVD Line: 12066

//  <item> SFDITEM_FIELD__MDR_ETH1_STAT_R_HALF
//    <name> R_HALF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000030) R_HALF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_STAT ) </loc>
//      <o.2..2> R_HALF
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH1_STAT_R_AFULL  -------------------------------
// SVD Line: 12072

//  <item> SFDITEM_FIELD__MDR_ETH1_STAT_R_AFULL
//    <name> R_AFULL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000030) R_AFULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_STAT ) </loc>
//      <o.3..3> R_AFULL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH1_STAT_R_FULL  --------------------------------
// SVD Line: 12078

//  <item> SFDITEM_FIELD__MDR_ETH1_STAT_R_FULL
//    <name> R_FULL </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000030) R_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_STAT ) </loc>
//      <o.4..4> R_FULL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH1_STAT_R_COUNT  -------------------------------
// SVD Line: 12084

//  <item> SFDITEM_FIELD__MDR_ETH1_STAT_R_COUNT
//    <name> R_COUNT </name>
//    <rw> 
//    <i> [Bits 7..5] RW (@ 0x30000030) R_COUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH1_STAT >> 5) & 0x7), ((MDR_ETH1_STAT = (MDR_ETH1_STAT & ~(0x7UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH1_STAT_X_EMPTY  -------------------------------
// SVD Line: 12090

//  <item> SFDITEM_FIELD__MDR_ETH1_STAT_X_EMPTY
//    <name> X_EMPTY </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000030) X_EMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_STAT ) </loc>
//      <o.8..8> X_EMPTY
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH1_STAT_X_AEMPTY  -------------------------------
// SVD Line: 12096

//  <item> SFDITEM_FIELD__MDR_ETH1_STAT_X_AEMPTY
//    <name> X_AEMPTY </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000030) X_AEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_STAT ) </loc>
//      <o.9..9> X_AEMPTY
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH1_STAT_X_HALF  --------------------------------
// SVD Line: 12102

//  <item> SFDITEM_FIELD__MDR_ETH1_STAT_X_HALF
//    <name> X_HALF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000030) X_HALF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_STAT ) </loc>
//      <o.10..10> X_HALF
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH1_STAT_X_AFULL  -------------------------------
// SVD Line: 12108

//  <item> SFDITEM_FIELD__MDR_ETH1_STAT_X_AFULL
//    <name> X_AFULL </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000030) X_AFULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_STAT ) </loc>
//      <o.11..11> X_AFULL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH1_STAT_X_FULL  --------------------------------
// SVD Line: 12114

//  <item> SFDITEM_FIELD__MDR_ETH1_STAT_X_FULL
//    <name> X_FULL </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000030) X_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_STAT ) </loc>
//      <o.12..12> X_FULL
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_ETH1_STAT  ---------------------------------
// SVD Line: 12046

//  <rtree> SFDITEM_REG__MDR_ETH1_STAT
//    <name> STAT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000030) STAT </i>
//    <loc> ( (unsigned int)((MDR_ETH1_STAT >> 0) & 0xFFFFFFFF), ((MDR_ETH1_STAT = (MDR_ETH1_STAT & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH1_STAT_R_EMPTY </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_STAT_R_AEMPTY </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_STAT_R_HALF </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_STAT_R_AFULL </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_STAT_R_FULL </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_STAT_R_COUNT </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_STAT_X_EMPTY </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_STAT_X_AEMPTY </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_STAT_X_HALF </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_STAT_X_AFULL </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_STAT_X_FULL </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_ETH1_PHY  ------------------------------
// SVD Line: 12122

unsigned int MDR_ETH1_PHY __AT (0x30000034);



// ------------------------------  Field Item: MDR_ETH1_PHY_nRST  ---------------------------------
// SVD Line: 12130

//  <item> SFDITEM_FIELD__MDR_ETH1_PHY_nRST
//    <name> nRST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000034) nRST </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_PHY ) </loc>
//      <o.0..0> nRST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH1_PHY_MODE  ---------------------------------
// SVD Line: 12136

//  <item> SFDITEM_FIELD__MDR_ETH1_PHY_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bits 3..1] RW (@ 0x30000034) MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH1_PHY >> 1) & 0x7), ((MDR_ETH1_PHY = (MDR_ETH1_PHY & ~(0x7UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_ETH1_PHY_FX_EN  ---------------------------------
// SVD Line: 12142

//  <item> SFDITEM_FIELD__MDR_ETH1_PHY_FX_EN
//    <name> FX_EN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000034) FX_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_PHY ) </loc>
//      <o.7..7> FX_EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH1_PHY_MDI  ----------------------------------
// SVD Line: 12148

//  <item> SFDITEM_FIELD__MDR_ETH1_PHY_MDI
//    <name> MDI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000034) MDI </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_PHY ) </loc>
//      <o.8..8> MDI
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH1_PHY_MDIO_SEL  -------------------------------
// SVD Line: 12154

//  <item> SFDITEM_FIELD__MDR_ETH1_PHY_MDIO_SEL
//    <name> MDIO_SEL </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000034) MDIO_SEL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_PHY ) </loc>
//      <o.9..9> MDIO_SEL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH1_PHY_MDC  ----------------------------------
// SVD Line: 12160

//  <item> SFDITEM_FIELD__MDR_ETH1_PHY_MDC
//    <name> MDC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000034) MDC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_PHY ) </loc>
//      <o.10..10> MDC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH1_PHY_PHYADDR  --------------------------------
// SVD Line: 12166

//  <item> SFDITEM_FIELD__MDR_ETH1_PHY_PHYADDR
//    <name> PHYADDR </name>
//    <rw> 
//    <i> [Bits 15..11] RW (@ 0x30000034) PHYADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH1_PHY >> 11) & 0x1F), ((MDR_ETH1_PHY = (MDR_ETH1_PHY & ~(0x1FUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH1_PHY_LED0  ---------------------------------
// SVD Line: 12172

//  <item> SFDITEM_FIELD__MDR_ETH1_PHY_LED0
//    <name> LED0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x30000034) LED0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_PHY ) </loc>
//      <o.16..16> LED0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH1_PHY_LED1  ---------------------------------
// SVD Line: 12178

//  <item> SFDITEM_FIELD__MDR_ETH1_PHY_LED1
//    <name> LED1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x30000034) LED1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_PHY ) </loc>
//      <o.17..17> LED1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH1_PHY_LED2  ---------------------------------
// SVD Line: 12184

//  <item> SFDITEM_FIELD__MDR_ETH1_PHY_LED2
//    <name> LED2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x30000034) LED2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_PHY ) </loc>
//      <o.18..18> LED2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH1_PHY_LED3  ---------------------------------
// SVD Line: 12190

//  <item> SFDITEM_FIELD__MDR_ETH1_PHY_LED3
//    <name> LED3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x30000034) LED3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_PHY ) </loc>
//      <o.19..19> LED3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_ETH1_PHY_READY  ---------------------------------
// SVD Line: 12196

//  <item> SFDITEM_FIELD__MDR_ETH1_PHY_READY
//    <name> READY </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x30000034) READY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_PHY ) </loc>
//      <o.20..20> READY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH1_PHY_CRS  ----------------------------------
// SVD Line: 12202

//  <item> SFDITEM_FIELD__MDR_ETH1_PHY_CRS
//    <name> CRS </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x30000034) CRS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_PHY ) </loc>
//      <o.21..21> CRS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH1_PHY_COL  ----------------------------------
// SVD Line: 12208

//  <item> SFDITEM_FIELD__MDR_ETH1_PHY_COL
//    <name> COL </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000034) COL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH1_PHY >> 22) & 0x3), ((MDR_ETH1_PHY = (MDR_ETH1_PHY & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH1_PHY_FX_VALID  -------------------------------
// SVD Line: 12214

//  <item> SFDITEM_FIELD__MDR_ETH1_PHY_FX_VALID
//    <name> FX_VALID </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x30000034) FX_VALID </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_PHY ) </loc>
//      <o.24..24> FX_VALID
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH1_PHY_MD0  ----------------------------------
// SVD Line: 12220

//  <item> SFDITEM_FIELD__MDR_ETH1_PHY_MD0
//    <name> MD0 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x30000034) MD0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_PHY ) </loc>
//      <o.25..25> MD0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_ETH1_PHY_MDINT  ---------------------------------
// SVD Line: 12226

//  <item> SFDITEM_FIELD__MDR_ETH1_PHY_MDINT
//    <name> MDINT </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x30000034) MDINT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH1_PHY ) </loc>
//      <o.26..26> MDINT
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_ETH1_PHY  ----------------------------------
// SVD Line: 12122

//  <rtree> SFDITEM_REG__MDR_ETH1_PHY
//    <name> PHY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000034) PHY </i>
//    <loc> ( (unsigned int)((MDR_ETH1_PHY >> 0) & 0xFFFFFFFF), ((MDR_ETH1_PHY = (MDR_ETH1_PHY & ~(0x7FFFF8FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF8F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH1_PHY_nRST </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_PHY_MODE </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_PHY_FX_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_PHY_MDI </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_PHY_MDIO_SEL </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_PHY_MDC </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_PHY_PHYADDR </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_PHY_LED0 </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_PHY_LED1 </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_PHY_LED2 </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_PHY_LED3 </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_PHY_READY </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_PHY_CRS </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_PHY_COL </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_PHY_FX_VALID </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_PHY_MD0 </item>
//    <item> SFDITEM_FIELD__MDR_ETH1_PHY_MDINT </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_ETH1  -----------------------------------
// SVD Line: 11385

//  <view> MDR_ETH1
//    <name> MDR_ETH1 </name>
//    <item> SFDITEM_REG__MDR_ETH1_Dilimeter </item>
//    <item> SFDITEM_REG__MDR_ETH1_MAC </item>
//    <item> SFDITEM_REG__MDR_ETH1_HASH01 </item>
//    <item> SFDITEM_REG__MDR_ETH1_HASH23 </item>
//    <item> SFDITEM_REG__MDR_ETH1_IPG_PSC </item>
//    <item> SFDITEM_REG__MDR_ETH1_BAG_JitterWnd </item>
//    <item> SFDITEM_REG__MDR_ETH1_RCFG_XCFG </item>
//    <item> SFDITEM_REG__MDR_ETH1_GCFG </item>
//    <item> SFDITEM_REG__MDR_ETH1_IMR_IFR </item>
//    <item> SFDITEM_REG__MDR_ETH1_MDIO </item>
//    <item> SFDITEM_REG__MDR_ETH1_RHead_XTail </item>
//    <item> SFDITEM_REG__MDR_ETH1_RTail_XHead </item>
//    <item> SFDITEM_REG__MDR_ETH1_STAT </item>
//    <item> SFDITEM_REG__MDR_ETH1_PHY </item>
//  </view>
//  


// ------------------------  Register Item Address: MDR_ETH2_Dilimeter  ---------------------------
// SVD Line: 11404

unsigned int MDR_ETH2_Dilimeter __AT (0x34000000);



// ------------------------  Field Item: MDR_ETH2_Dilimeter_Dilimeter  ----------------------------
// SVD Line: 11412

//  <item> SFDITEM_FIELD__MDR_ETH2_Dilimeter_Dilimeter
//    <name> Dilimeter </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x34000000) Dilimeter </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH2_Dilimeter >> 0) & 0xFFFF), ((MDR_ETH2_Dilimeter = (MDR_ETH2_Dilimeter & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: MDR_ETH2_Dilimeter_MAC_T  ------------------------------
// SVD Line: 11418

//  <item> SFDITEM_FIELD__MDR_ETH2_Dilimeter_MAC_T
//    <name> MAC_T </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x34000000) MAC_T </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH2_Dilimeter >> 16) & 0xFFFF), ((MDR_ETH2_Dilimeter = (MDR_ETH2_Dilimeter & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ETH2_Dilimeter  -------------------------------
// SVD Line: 11404

//  <rtree> SFDITEM_REG__MDR_ETH2_Dilimeter
//    <name> Dilimeter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x34000000) Dilimeter </i>
//    <loc> ( (unsigned int)((MDR_ETH2_Dilimeter >> 0) & 0xFFFFFFFF), ((MDR_ETH2_Dilimeter = (MDR_ETH2_Dilimeter & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH2_Dilimeter_Dilimeter </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_Dilimeter_MAC_T </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_ETH2_MAC  ------------------------------
// SVD Line: 11426

unsigned int MDR_ETH2_MAC __AT (0x34000004);



// -----------------------------  Field Item: MDR_ETH2_MAC_MAC_M  ---------------------------------
// SVD Line: 11434

//  <item> SFDITEM_FIELD__MDR_ETH2_MAC_MAC_M
//    <name> MAC_M </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x34000004) MAC_M </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH2_MAC >> 0) & 0xFFFF), ((MDR_ETH2_MAC = (MDR_ETH2_MAC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_ETH2_MAC_MAC_H  ---------------------------------
// SVD Line: 11440

//  <item> SFDITEM_FIELD__MDR_ETH2_MAC_MAC_H
//    <name> MAC_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x34000004) MAC_H </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH2_MAC >> 16) & 0xFFFF), ((MDR_ETH2_MAC = (MDR_ETH2_MAC & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_ETH2_MAC  ----------------------------------
// SVD Line: 11426

//  <rtree> SFDITEM_REG__MDR_ETH2_MAC
//    <name> MAC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x34000004) MAC </i>
//    <loc> ( (unsigned int)((MDR_ETH2_MAC >> 0) & 0xFFFFFFFF), ((MDR_ETH2_MAC = (MDR_ETH2_MAC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH2_MAC_MAC_M </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_MAC_MAC_H </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_ETH2_HASH01  -----------------------------
// SVD Line: 11448

unsigned int MDR_ETH2_HASH01 __AT (0x34000008);



// ----------------------------  Field Item: MDR_ETH2_HASH01_HASH0  -------------------------------
// SVD Line: 11456

//  <item> SFDITEM_FIELD__MDR_ETH2_HASH01_HASH0
//    <name> HASH0 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x34000008) HASH0 </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH2_HASH01 >> 0) & 0xFFFF), ((MDR_ETH2_HASH01 = (MDR_ETH2_HASH01 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH2_HASH01_HASH1  -------------------------------
// SVD Line: 11462

//  <item> SFDITEM_FIELD__MDR_ETH2_HASH01_HASH1
//    <name> HASH1 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x34000008) HASH1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH2_HASH01 >> 16) & 0xFFFF), ((MDR_ETH2_HASH01 = (MDR_ETH2_HASH01 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_ETH2_HASH01  --------------------------------
// SVD Line: 11448

//  <rtree> SFDITEM_REG__MDR_ETH2_HASH01
//    <name> HASH01 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x34000008) HASH01 </i>
//    <loc> ( (unsigned int)((MDR_ETH2_HASH01 >> 0) & 0xFFFFFFFF), ((MDR_ETH2_HASH01 = (MDR_ETH2_HASH01 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH2_HASH01_HASH0 </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_HASH01_HASH1 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_ETH2_HASH23  -----------------------------
// SVD Line: 11470

unsigned int MDR_ETH2_HASH23 __AT (0x3400000C);



// ----------------------------  Field Item: MDR_ETH2_HASH23_HASH2  -------------------------------
// SVD Line: 11478

//  <item> SFDITEM_FIELD__MDR_ETH2_HASH23_HASH2
//    <name> HASH2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x3400000C) HASH2 </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH2_HASH23 >> 0) & 0xFFFF), ((MDR_ETH2_HASH23 = (MDR_ETH2_HASH23 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH2_HASH23_HASH3  -------------------------------
// SVD Line: 11484

//  <item> SFDITEM_FIELD__MDR_ETH2_HASH23_HASH3
//    <name> HASH3 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x3400000C) HASH3 </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH2_HASH23 >> 16) & 0xFFFF), ((MDR_ETH2_HASH23 = (MDR_ETH2_HASH23 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: MDR_ETH2_HASH23  --------------------------------
// SVD Line: 11470

//  <rtree> SFDITEM_REG__MDR_ETH2_HASH23
//    <name> HASH23 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3400000C) HASH23 </i>
//    <loc> ( (unsigned int)((MDR_ETH2_HASH23 >> 0) & 0xFFFFFFFF), ((MDR_ETH2_HASH23 = (MDR_ETH2_HASH23 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH2_HASH23_HASH2 </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_HASH23_HASH3 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_ETH2_IPG_PSC  ----------------------------
// SVD Line: 11492

unsigned int MDR_ETH2_IPG_PSC __AT (0x34000010);



// ----------------------------  Field Item: MDR_ETH2_IPG_PSC_IPG  --------------------------------
// SVD Line: 11500

//  <item> SFDITEM_FIELD__MDR_ETH2_IPG_PSC_IPG
//    <name> IPG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x34000010) IPG </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH2_IPG_PSC >> 0) & 0xFFFF), ((MDR_ETH2_IPG_PSC = (MDR_ETH2_IPG_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH2_IPG_PSC_PSC  --------------------------------
// SVD Line: 11506

//  <item> SFDITEM_FIELD__MDR_ETH2_IPG_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x34000010) PSC </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH2_IPG_PSC >> 16) & 0xFFFF), ((MDR_ETH2_IPG_PSC = (MDR_ETH2_IPG_PSC & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ETH2_IPG_PSC  --------------------------------
// SVD Line: 11492

//  <rtree> SFDITEM_REG__MDR_ETH2_IPG_PSC
//    <name> IPG_PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x34000010) IPG_PSC </i>
//    <loc> ( (unsigned int)((MDR_ETH2_IPG_PSC >> 0) & 0xFFFFFFFF), ((MDR_ETH2_IPG_PSC = (MDR_ETH2_IPG_PSC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH2_IPG_PSC_IPG </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IPG_PSC_PSC </item>
//  </rtree>
//  


// ----------------------  Register Item Address: MDR_ETH2_BAG_JitterWnd  -------------------------
// SVD Line: 11514

unsigned int MDR_ETH2_BAG_JitterWnd __AT (0x34000014);



// -------------------------  Field Item: MDR_ETH2_BAG_JitterWnd_BAG  -----------------------------
// SVD Line: 11522

//  <item> SFDITEM_FIELD__MDR_ETH2_BAG_JitterWnd_BAG
//    <name> BAG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x34000014) BAG </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH2_BAG_JitterWnd >> 0) & 0xFFFF), ((MDR_ETH2_BAG_JitterWnd = (MDR_ETH2_BAG_JitterWnd & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: MDR_ETH2_BAG_JitterWnd_JitterWnd  --------------------------
// SVD Line: 11528

//  <item> SFDITEM_FIELD__MDR_ETH2_BAG_JitterWnd_JitterWnd
//    <name> JitterWnd </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x34000014) JitterWnd </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH2_BAG_JitterWnd >> 16) & 0xFFFF), ((MDR_ETH2_BAG_JitterWnd = (MDR_ETH2_BAG_JitterWnd & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: MDR_ETH2_BAG_JitterWnd  -----------------------------
// SVD Line: 11514

//  <rtree> SFDITEM_REG__MDR_ETH2_BAG_JitterWnd
//    <name> BAG_JitterWnd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x34000014) BAG_JitterWnd </i>
//    <loc> ( (unsigned int)((MDR_ETH2_BAG_JitterWnd >> 0) & 0xFFFFFFFF), ((MDR_ETH2_BAG_JitterWnd = (MDR_ETH2_BAG_JitterWnd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH2_BAG_JitterWnd_BAG </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_BAG_JitterWnd_JitterWnd </item>
//  </rtree>
//  


// ------------------------  Register Item Address: MDR_ETH2_RCFG_XCFG  ---------------------------
// SVD Line: 11536

unsigned int MDR_ETH2_RCFG_XCFG __AT (0x34000018);



// -------------------------  Field Item: MDR_ETH2_RCFG_XCFG_R_MCA_EN  ----------------------------
// SVD Line: 11544

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_MCA_EN
//    <name> R_MCA_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x34000018) R_MCA_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_RCFG_XCFG ) </loc>
//      <o.0..0> R_MCA_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_RCFG_XCFG_R_BCA_EN  ----------------------------
// SVD Line: 11550

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_BCA_EN
//    <name> R_BCA_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x34000018) R_BCA_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_RCFG_XCFG ) </loc>
//      <o.1..1> R_BCA_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_RCFG_XCFG_R_UCA_EN  ----------------------------
// SVD Line: 11556

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_UCA_EN
//    <name> R_UCA_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x34000018) R_UCA_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_RCFG_XCFG ) </loc>
//      <o.2..2> R_UCA_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_RCFG_XCFG_R_AC_EN  -----------------------------
// SVD Line: 11562

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_AC_EN
//    <name> R_AC_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x34000018) R_AC_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_RCFG_XCFG ) </loc>
//      <o.3..3> R_AC_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_RCFG_XCFG_R_EF_EN  -----------------------------
// SVD Line: 11568

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_EF_EN
//    <name> R_EF_EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x34000018) R_EF_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_RCFG_XCFG ) </loc>
//      <o.4..4> R_EF_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_RCFG_XCFG_R_CF_EN  -----------------------------
// SVD Line: 11574

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_CF_EN
//    <name> R_CF_EN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x34000018) R_CF_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_RCFG_XCFG ) </loc>
//      <o.5..5> R_CF_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_RCFG_XCFG_R_LF_EN  -----------------------------
// SVD Line: 11580

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_LF_EN
//    <name> R_LF_EN </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x34000018) R_LF_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_RCFG_XCFG ) </loc>
//      <o.6..6> R_LF_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_RCFG_XCFG_R_SF_EN  -----------------------------
// SVD Line: 11586

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_SF_EN
//    <name> R_SF_EN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x34000018) R_SF_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_RCFG_XCFG ) </loc>
//      <o.7..7> R_SF_EN
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_ETH2_RCFG_XCFG_R_EVENT_MODE  --------------------------
// SVD Line: 11592

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_EVENT_MODE
//    <name> R_EVENT_MODE </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x34000018) R_EVENT_MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH2_RCFG_XCFG >> 8) & 0x7), ((MDR_ETH2_RCFG_XCFG = (MDR_ETH2_RCFG_XCFG & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_RCFG_XCFG_R_MSB1st  ----------------------------
// SVD Line: 11598

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_MSB1st
//    <name> R_MSB1st </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x34000018) R_MSB1st </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_RCFG_XCFG ) </loc>
//      <o.12..12> R_MSB1st
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_RCFG_XCFG_R_BE  ------------------------------
// SVD Line: 11604

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_BE
//    <name> R_BE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x34000018) R_BE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_RCFG_XCFG ) </loc>
//      <o.13..13> R_BE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_RCFG_XCFG_R_EN  ------------------------------
// SVD Line: 11610

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_EN
//    <name> R_EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x34000018) R_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_RCFG_XCFG ) </loc>
//      <o.15..15> R_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH2_RCFG_XCFG_X_RtryCnt  ----------------------------
// SVD Line: 11616

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_X_RtryCnt
//    <name> X_RtryCnt </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x34000018) X_RtryCnt </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH2_RCFG_XCFG >> 16) & 0xF), ((MDR_ETH2_RCFG_XCFG = (MDR_ETH2_RCFG_XCFG & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_RCFG_XCFG_X_IPG_EN  ----------------------------
// SVD Line: 11622

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_X_IPG_EN
//    <name> X_IPG_EN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x34000018) X_IPG_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_RCFG_XCFG ) </loc>
//      <o.20..20> X_IPG_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_RCFG_XCFG_X_CRC_EN  ----------------------------
// SVD Line: 11628

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_X_CRC_EN
//    <name> X_CRC_EN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x34000018) X_CRC_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_RCFG_XCFG ) </loc>
//      <o.21..21> X_CRC_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_RCFG_XCFG_X_PRE_EN  ----------------------------
// SVD Line: 11634

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_X_PRE_EN
//    <name> X_PRE_EN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x34000018) X_PRE_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_RCFG_XCFG ) </loc>
//      <o.22..22> X_PRE_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_RCFG_XCFG_X_PAD_EN  ----------------------------
// SVD Line: 11640

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_X_PAD_EN
//    <name> X_PAD_EN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x34000018) X_PAD_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_RCFG_XCFG ) </loc>
//      <o.23..23> X_PAD_EN
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_ETH2_RCFG_XCFG_X_EVENT_MODE  --------------------------
// SVD Line: 11646

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_X_EVENT_MODE
//    <name> X_EVENT_MODE </name>
//    <rw> 
//    <i> [Bits 26..24] RW (@ 0x34000018) X_EVENT_MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH2_RCFG_XCFG >> 24) & 0x7), ((MDR_ETH2_RCFG_XCFG = (MDR_ETH2_RCFG_XCFG & ~(0x7UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_RCFG_XCFG_X_MSB1st  ----------------------------
// SVD Line: 11652

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_X_MSB1st
//    <name> X_MSB1st </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x34000018) X_MSB1st </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_RCFG_XCFG ) </loc>
//      <o.28..28> X_MSB1st
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_RCFG_XCFG_X_BE  ------------------------------
// SVD Line: 11658

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_X_BE
//    <name> X_BE </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x34000018) X_BE </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_RCFG_XCFG ) </loc>
//      <o.29..29> X_BE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_RCFG_XCFG_X_EN  ------------------------------
// SVD Line: 11664

//  <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_X_EN
//    <name> X_EN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x34000018) X_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_RCFG_XCFG ) </loc>
//      <o.31..31> X_EN
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: MDR_ETH2_RCFG_XCFG  -------------------------------
// SVD Line: 11536

//  <rtree> SFDITEM_REG__MDR_ETH2_RCFG_XCFG
//    <name> RCFG_XCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x34000018) RCFG_XCFG </i>
//    <loc> ( (unsigned int)((MDR_ETH2_RCFG_XCFG >> 0) & 0xFFFFFFFF), ((MDR_ETH2_RCFG_XCFG = (MDR_ETH2_RCFG_XCFG & ~(0xB7FFB7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xB7FFB7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_MCA_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_BCA_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_UCA_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_AC_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_EF_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_CF_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_LF_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_SF_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_EVENT_MODE </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_MSB1st </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_BE </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_R_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_X_RtryCnt </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_X_IPG_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_X_CRC_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_X_PRE_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_X_PAD_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_X_EVENT_MODE </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_X_MSB1st </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_X_BE </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RCFG_XCFG_X_EN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_ETH2_GCFG  ------------------------------
// SVD Line: 11672

unsigned int MDR_ETH2_GCFG __AT (0x3400001C);



// ----------------------------  Field Item: MDR_ETH2_GCFG_ColWnd  --------------------------------
// SVD Line: 11680

//  <item> SFDITEM_FIELD__MDR_ETH2_GCFG_ColWnd
//    <name> ColWnd </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x3400001C) ColWnd </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH2_GCFG >> 0) & 0x7F), ((MDR_ETH2_GCFG = (MDR_ETH2_GCFG & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_GCFG_PAUSE_EN  -------------------------------
// SVD Line: 11686

//  <item> SFDITEM_FIELD__MDR_ETH2_GCFG_PAUSE_EN
//    <name> PAUSE_EN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x3400001C) PAUSE_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_GCFG ) </loc>
//      <o.7..7> PAUSE_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH2_GCFG_DTRM_EN  -------------------------------
// SVD Line: 11692

//  <item> SFDITEM_FIELD__MDR_ETH2_GCFG_DTRM_EN
//    <name> DTRM_EN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x3400001C) DTRM_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_GCFG ) </loc>
//      <o.8..8> DTRM_EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_ETH2_GCFG_HD_EN  --------------------------------
// SVD Line: 11698

//  <item> SFDITEM_FIELD__MDR_ETH2_GCFG_HD_EN
//    <name> HD_EN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x3400001C) HD_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_GCFG ) </loc>
//      <o.9..9> HD_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH2_GCFG_EXT_EN  --------------------------------
// SVD Line: 11704

//  <item> SFDITEM_FIELD__MDR_ETH2_GCFG_EXT_EN
//    <name> EXT_EN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x3400001C) EXT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_GCFG ) </loc>
//      <o.10..10> EXT_EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_GCFG_BUFF_MODE  ------------------------------
// SVD Line: 11710

//  <item> SFDITEM_FIELD__MDR_ETH2_GCFG_BUFF_MODE
//    <name> BUFF_MODE </name>
//    <rw> 
//    <i> [Bits 13..11] RW (@ 0x3400001C) BUFF_MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH2_GCFG >> 11) & 0x7), ((MDR_ETH2_GCFG = (MDR_ETH2_GCFG & ~(0x7UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH2_GCFG_RCLR_EN  -------------------------------
// SVD Line: 11716

//  <item> SFDITEM_FIELD__MDR_ETH2_GCFG_RCLR_EN
//    <name> RCLR_EN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x3400001C) RCLR_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_GCFG ) </loc>
//      <o.14..14> RCLR_EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_ETH2_GCFG_XRST  ---------------------------------
// SVD Line: 11722

//  <item> SFDITEM_FIELD__MDR_ETH2_GCFG_XRST
//    <name> XRST </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x3400001C) XRST </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_GCFG ) </loc>
//      <o.16..16> XRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_ETH2_GCFG_RRST  ---------------------------------
// SVD Line: 11728

//  <item> SFDITEM_FIELD__MDR_ETH2_GCFG_RRST
//    <name> RRST </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x3400001C) RRST </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_GCFG ) </loc>
//      <o.17..17> RRST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH2_GCFG_DLB  ---------------------------------
// SVD Line: 11734

//  <item> SFDITEM_FIELD__MDR_ETH2_GCFG_DLB
//    <name> DLB </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x3400001C) DLB </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_GCFG ) </loc>
//      <o.18..18> DLB
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_GCFG_DBG_RF_EN  ------------------------------
// SVD Line: 11740

//  <item> SFDITEM_FIELD__MDR_ETH2_GCFG_DBG_RF_EN
//    <name> DBG_RF_EN </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x3400001C) DBG_RF_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_GCFG ) </loc>
//      <o.27..27> DBG_RF_EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_GCFG_DBG_XF_EN  ------------------------------
// SVD Line: 11746

//  <item> SFDITEM_FIELD__MDR_ETH2_GCFG_DBG_XF_EN
//    <name> DBG_XF_EN </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x3400001C) DBG_XF_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_GCFG ) </loc>
//      <o.28..28> DBG_XF_EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_GCFG_DBG_MODE  -------------------------------
// SVD Line: 11752

//  <item> SFDITEM_FIELD__MDR_ETH2_GCFG_DBG_MODE
//    <name> DBG_MODE </name>
//    <rw> 
//    <i> [Bits 31..29] RW (@ 0x3400001C) DBG_MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH2_GCFG >> 29) & 0x7), ((MDR_ETH2_GCFG = (MDR_ETH2_GCFG & ~(0x7UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_ETH2_GCFG  ---------------------------------
// SVD Line: 11672

//  <rtree> SFDITEM_REG__MDR_ETH2_GCFG
//    <name> GCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3400001C) GCFG </i>
//    <loc> ( (unsigned int)((MDR_ETH2_GCFG >> 0) & 0xFFFFFFFF), ((MDR_ETH2_GCFG = (MDR_ETH2_GCFG & ~(0xF8077FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF8077FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH2_GCFG_ColWnd </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_GCFG_PAUSE_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_GCFG_DTRM_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_GCFG_HD_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_GCFG_EXT_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_GCFG_BUFF_MODE </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_GCFG_RCLR_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_GCFG_XRST </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_GCFG_RRST </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_GCFG_DLB </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_GCFG_DBG_RF_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_GCFG_DBG_XF_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_GCFG_DBG_MODE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: MDR_ETH2_IMR_IFR  ----------------------------
// SVD Line: 11760

unsigned int MDR_ETH2_IMR_IFR __AT (0x34000020);



// -------------------------  Field Item: MDR_ETH2_IMR_IFR_IMR_RF_OK  -----------------------------
// SVD Line: 11768

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_RF_OK
//    <name> IMR_RF_OK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x34000020) IMR_RF_OK </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.0..0> IMR_RF_OK
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH2_IMR_IFR_IMR_MISSED_F  ---------------------------
// SVD Line: 11774

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_MISSED_F
//    <name> IMR_MISSED_F </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x34000020) IMR_MISSED_F </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.1..1> IMR_MISSED_F
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ETH2_IMR_IFR_IMR_OVF  ------------------------------
// SVD Line: 11780

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_OVF
//    <name> IMR_OVF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x34000020) IMR_OVF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.2..2> IMR_OVF
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH2_IMR_IFR_IMR_SMB_ERR  ----------------------------
// SVD Line: 11786

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_SMB_ERR
//    <name> IMR_SMB_ERR </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x34000020) IMR_SMB_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.3..3> IMR_SMB_ERR
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH2_IMR_IFR_IMR_CRC_ERR  ----------------------------
// SVD Line: 11792

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_CRC_ERR
//    <name> IMR_CRC_ERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x34000020) IMR_CRC_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.4..4> IMR_CRC_ERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_IMR_IFR_IMR_CF  ------------------------------
// SVD Line: 11798

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_CF
//    <name> IMR_CF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x34000020) IMR_CF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.5..5> IMR_CF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_IMR_IFR_IMR_LF  ------------------------------
// SVD Line: 11804

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_LF
//    <name> IMR_LF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x34000020) IMR_LF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.6..6> IMR_LF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_IMR_IFR_IMR_SF  ------------------------------
// SVD Line: 11810

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_SF
//    <name> IMR_SF </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x34000020) IMR_SF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.7..7> IMR_SF
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_IMR_IFR_IMR_XF_OK  -----------------------------
// SVD Line: 11816

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_XF_OK
//    <name> IMR_XF_OK </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x34000020) IMR_XF_OK </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.8..8> IMR_XF_OK
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_IMR_IFR_IMR_XF_ERR  ----------------------------
// SVD Line: 11822

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_XF_ERR
//    <name> IMR_XF_ERR </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x34000020) IMR_XF_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.9..9> IMR_XF_ERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ETH2_IMR_IFR_IMR_UNDF  -----------------------------
// SVD Line: 11828

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_UNDF
//    <name> IMR_UNDF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x34000020) IMR_UNDF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.10..10> IMR_UNDF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_IMR_IFR_IMR_LC  ------------------------------
// SVD Line: 11834

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_LC
//    <name> IMR_LC </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x34000020) IMR_LC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.11..11> IMR_LC
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH2_IMR_IFR_IMR_CRS_LOST  ---------------------------
// SVD Line: 11840

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_CRS_LOST
//    <name> IMR_CRS_LOST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x34000020) IMR_CRS_LOST </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.12..12> IMR_CRS_LOST
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH2_IMR_IFR_IMR_MDIO_INT  ---------------------------
// SVD Line: 11846

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_MDIO_INT
//    <name> IMR_MDIO_INT </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x34000020) IMR_MDIO_INT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.14..14> IMR_MDIO_INT
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH2_IMR_IFR_IMR_MII_RDY  ----------------------------
// SVD Line: 11852

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_MII_RDY
//    <name> IMR_MII_RDY </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x34000020) IMR_MII_RDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.15..15> IMR_MII_RDY
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_IMR_IFR_IFR_RF_OK  -----------------------------
// SVD Line: 11858

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_RF_OK
//    <name> IFR_RF_OK </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x34000020) IFR_RF_OK </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.16..16> IFR_RF_OK
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH2_IMR_IFR_IFR_MISSED_F  ---------------------------
// SVD Line: 11864

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_MISSED_F
//    <name> IFR_MISSED_F </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x34000020) IFR_MISSED_F </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.17..17> IFR_MISSED_F
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ETH2_IMR_IFR_IFR_OVF  ------------------------------
// SVD Line: 11870

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_OVF
//    <name> IFR_OVF </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x34000020) IFR_OVF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.18..18> IFR_OVF
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH2_IMR_IFR_IFR_SMB_ERR  ----------------------------
// SVD Line: 11876

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_SMB_ERR
//    <name> IFR_SMB_ERR </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x34000020) IFR_SMB_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.19..19> IFR_SMB_ERR
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH2_IMR_IFR_IFR_CRC_ERR  ----------------------------
// SVD Line: 11882

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_CRC_ERR
//    <name> IFR_CRC_ERR </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x34000020) IFR_CRC_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.20..20> IFR_CRC_ERR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_IMR_IFR_IFR_CF  ------------------------------
// SVD Line: 11888

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_CF
//    <name> IFR_CF </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x34000020) IFR_CF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.21..21> IFR_CF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_IMR_IFR_IFR_LF  ------------------------------
// SVD Line: 11894

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_LF
//    <name> IFR_LF </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x34000020) IFR_LF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.22..22> IFR_LF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_IMR_IFR_IFR_SF  ------------------------------
// SVD Line: 11900

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_SF
//    <name> IFR_SF </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x34000020) IFR_SF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.23..23> IFR_SF
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_IMR_IFR_IFR_XF_OK  -----------------------------
// SVD Line: 11906

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_XF_OK
//    <name> IFR_XF_OK </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x34000020) IFR_XF_OK </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.24..24> IFR_XF_OK
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_IMR_IFR_IFR_XF_ERR  ----------------------------
// SVD Line: 11912

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_XF_ERR
//    <name> IFR_XF_ERR </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x34000020) IFR_XF_ERR </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.25..25> IFR_XF_ERR
//    </check>
//  </item>
//  


// --------------------------  Field Item: MDR_ETH2_IMR_IFR_IFR_UNDF  -----------------------------
// SVD Line: 11918

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_UNDF
//    <name> IFR_UNDF </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x34000020) IFR_UNDF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.26..26> IFR_UNDF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_IMR_IFR_IFR_LC  ------------------------------
// SVD Line: 11924

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_LC
//    <name> IFR_LC </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x34000020) IFR_LC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.27..27> IFR_LC
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH2_IMR_IFR_IFR_CRS_LOST  ---------------------------
// SVD Line: 11930

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_CRS_LOST
//    <name> IFR_CRS_LOST </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x34000020) IFR_CRS_LOST </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.28..28> IFR_CRS_LOST
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH2_IMR_IFR_IFR_MDIO_INT  ---------------------------
// SVD Line: 11936

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_MDIO_INT
//    <name> IFR_MDIO_INT </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x34000020) IFR_MDIO_INT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.30..30> IFR_MDIO_INT
//    </check>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH2_IMR_IFR_IFR_MII_RDY  ----------------------------
// SVD Line: 11942

//  <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_MII_RDY
//    <name> IFR_MII_RDY </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x34000020) IFR_MII_RDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_IMR_IFR ) </loc>
//      <o.31..31> IFR_MII_RDY
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: MDR_ETH2_IMR_IFR  --------------------------------
// SVD Line: 11760

//  <rtree> SFDITEM_REG__MDR_ETH2_IMR_IFR
//    <name> IMR_IFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x34000020) IMR_IFR </i>
//    <loc> ( (unsigned int)((MDR_ETH2_IMR_IFR >> 0) & 0xFFFFFFFF), ((MDR_ETH2_IMR_IFR = (MDR_ETH2_IMR_IFR & ~(0xDFFFDFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xDFFFDFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_RF_OK </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_MISSED_F </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_OVF </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_SMB_ERR </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_CRC_ERR </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_CF </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_LF </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_SF </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_XF_OK </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_XF_ERR </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_UNDF </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_LC </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_CRS_LOST </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_MDIO_INT </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IMR_MII_RDY </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_RF_OK </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_MISSED_F </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_OVF </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_SMB_ERR </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_CRC_ERR </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_CF </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_LF </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_SF </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_XF_OK </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_XF_ERR </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_UNDF </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_LC </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_CRS_LOST </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_MDIO_INT </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_IMR_IFR_IFR_MII_RDY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_ETH2_MDIO  ------------------------------
// SVD Line: 11950

unsigned int MDR_ETH2_MDIO __AT (0x34000024);



// ------------------------  Field Item: MDR_ETH2_MDIO_MDIO_CTRL_RG_A  ----------------------------
// SVD Line: 11958

//  <item> SFDITEM_FIELD__MDR_ETH2_MDIO_MDIO_CTRL_RG_A
//    <name> MDIO_CTRL_RG_A </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x34000024) MDIO_CTRL_RG_A </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH2_MDIO >> 0) & 0x1F), ((MDR_ETH2_MDIO = (MDR_ETH2_MDIO & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_MDIO_MDIO_CTRL_DIV  ----------------------------
// SVD Line: 11964

//  <item> SFDITEM_FIELD__MDR_ETH2_MDIO_MDIO_CTRL_DIV
//    <name> MDIO_CTRL_DIV </name>
//    <rw> 
//    <i> [Bits 7..5] RW (@ 0x34000024) MDIO_CTRL_DIV </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH2_MDIO >> 5) & 0x7), ((MDR_ETH2_MDIO = (MDR_ETH2_MDIO & ~(0x7UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: MDR_ETH2_MDIO_MDIO_CTRL_PHYA  ----------------------------
// SVD Line: 11970

//  <item> SFDITEM_FIELD__MDR_ETH2_MDIO_MDIO_CTRL_PHYA
//    <name> MDIO_CTRL_PHYA </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x34000024) MDIO_CTRL_PHYA </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH2_MDIO >> 8) & 0x1F), ((MDR_ETH2_MDIO = (MDR_ETH2_MDIO & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_MDIO_MDIO_CTRL_OP  -----------------------------
// SVD Line: 11976

//  <item> SFDITEM_FIELD__MDR_ETH2_MDIO_MDIO_CTRL_OP
//    <name> MDIO_CTRL_OP </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x34000024) MDIO_CTRL_OP </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_MDIO ) </loc>
//      <o.13..13> MDIO_CTRL_OP
//    </check>
//  </item>
//  


// -----------------------  Field Item: MDR_ETH2_MDIO_MDIO_CTRL_PRE_EN  ---------------------------
// SVD Line: 11982

//  <item> SFDITEM_FIELD__MDR_ETH2_MDIO_MDIO_CTRL_PRE_EN
//    <name> MDIO_CTRL_PRE_EN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x34000024) MDIO_CTRL_PRE_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_MDIO ) </loc>
//      <o.14..14> MDIO_CTRL_PRE_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_MDIO_MDIO_CTRL_RDY  ----------------------------
// SVD Line: 11988

//  <item> SFDITEM_FIELD__MDR_ETH2_MDIO_MDIO_CTRL_RDY
//    <name> MDIO_CTRL_RDY </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x34000024) MDIO_CTRL_RDY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_MDIO ) </loc>
//      <o.15..15> MDIO_CTRL_RDY
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_MDIO_MDIO_DATA  ------------------------------
// SVD Line: 11994

//  <item> SFDITEM_FIELD__MDR_ETH2_MDIO_MDIO_DATA
//    <name> MDIO_DATA </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x34000024) MDIO_DATA </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH2_MDIO >> 16) & 0xFFFF), ((MDR_ETH2_MDIO = (MDR_ETH2_MDIO & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: MDR_ETH2_MDIO  ---------------------------------
// SVD Line: 11950

//  <rtree> SFDITEM_REG__MDR_ETH2_MDIO
//    <name> MDIO </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x34000024) MDIO </i>
//    <loc> ( (unsigned int)((MDR_ETH2_MDIO >> 0) & 0xFFFFFFFF), ((MDR_ETH2_MDIO = (MDR_ETH2_MDIO & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH2_MDIO_MDIO_CTRL_RG_A </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_MDIO_MDIO_CTRL_DIV </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_MDIO_MDIO_CTRL_PHYA </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_MDIO_MDIO_CTRL_OP </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_MDIO_MDIO_CTRL_PRE_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_MDIO_MDIO_CTRL_RDY </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_MDIO_MDIO_DATA </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_ETH2_RHead_XTail  --------------------------
// SVD Line: 12002

unsigned int MDR_ETH2_RHead_XTail __AT (0x34000028);



// -------------------------  Field Item: MDR_ETH2_RHead_XTail_RHead  -----------------------------
// SVD Line: 12010

//  <item> SFDITEM_FIELD__MDR_ETH2_RHead_XTail_RHead
//    <name> RHead </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x34000028) RHead </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH2_RHead_XTail >> 0) & 0xFFFF), ((MDR_ETH2_RHead_XTail = (MDR_ETH2_RHead_XTail & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_RHead_XTail_XTail  -----------------------------
// SVD Line: 12016

//  <item> SFDITEM_FIELD__MDR_ETH2_RHead_XTail_XTail
//    <name> XTail </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x34000028) XTail </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH2_RHead_XTail >> 16) & 0xFFFF), ((MDR_ETH2_RHead_XTail = (MDR_ETH2_RHead_XTail & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_ETH2_RHead_XTail  ------------------------------
// SVD Line: 12002

//  <rtree> SFDITEM_REG__MDR_ETH2_RHead_XTail
//    <name> RHead_XTail </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x34000028) RHead_XTail </i>
//    <loc> ( (unsigned int)((MDR_ETH2_RHead_XTail >> 0) & 0xFFFFFFFF), ((MDR_ETH2_RHead_XTail = (MDR_ETH2_RHead_XTail & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH2_RHead_XTail_RHead </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RHead_XTail_XTail </item>
//  </rtree>
//  


// -----------------------  Register Item Address: MDR_ETH2_RTail_XHead  --------------------------
// SVD Line: 12024

unsigned int MDR_ETH2_RTail_XHead __AT (0x3400002C);



// -------------------------  Field Item: MDR_ETH2_RTail_XHead_RTail  -----------------------------
// SVD Line: 12032

//  <item> SFDITEM_FIELD__MDR_ETH2_RTail_XHead_RTail
//    <name> RTail </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x3400002C) RTail </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH2_RTail_XHead >> 0) & 0xFFFF), ((MDR_ETH2_RTail_XHead = (MDR_ETH2_RTail_XHead & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: MDR_ETH2_RTail_XHead_XHead  -----------------------------
// SVD Line: 12038

//  <item> SFDITEM_FIELD__MDR_ETH2_RTail_XHead_XHead
//    <name> XHead </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x3400002C) XHead </i>
//    <edit> 
//      <loc> ( (unsigned short)((MDR_ETH2_RTail_XHead >> 16) & 0xFFFF), ((MDR_ETH2_RTail_XHead = (MDR_ETH2_RTail_XHead & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: MDR_ETH2_RTail_XHead  ------------------------------
// SVD Line: 12024

//  <rtree> SFDITEM_REG__MDR_ETH2_RTail_XHead
//    <name> RTail_XHead </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3400002C) RTail_XHead </i>
//    <loc> ( (unsigned int)((MDR_ETH2_RTail_XHead >> 0) & 0xFFFFFFFF), ((MDR_ETH2_RTail_XHead = (MDR_ETH2_RTail_XHead & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH2_RTail_XHead_RTail </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_RTail_XHead_XHead </item>
//  </rtree>
//  


// --------------------------  Register Item Address: MDR_ETH2_STAT  ------------------------------
// SVD Line: 12046

unsigned int MDR_ETH2_STAT __AT (0x34000030);



// ----------------------------  Field Item: MDR_ETH2_STAT_R_EMPTY  -------------------------------
// SVD Line: 12054

//  <item> SFDITEM_FIELD__MDR_ETH2_STAT_R_EMPTY
//    <name> R_EMPTY </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x34000030) R_EMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_STAT ) </loc>
//      <o.0..0> R_EMPTY
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_STAT_R_AEMPTY  -------------------------------
// SVD Line: 12060

//  <item> SFDITEM_FIELD__MDR_ETH2_STAT_R_AEMPTY
//    <name> R_AEMPTY </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x34000030) R_AEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_STAT ) </loc>
//      <o.1..1> R_AEMPTY
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH2_STAT_R_HALF  --------------------------------
// SVD Line: 12066

//  <item> SFDITEM_FIELD__MDR_ETH2_STAT_R_HALF
//    <name> R_HALF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x34000030) R_HALF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_STAT ) </loc>
//      <o.2..2> R_HALF
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH2_STAT_R_AFULL  -------------------------------
// SVD Line: 12072

//  <item> SFDITEM_FIELD__MDR_ETH2_STAT_R_AFULL
//    <name> R_AFULL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x34000030) R_AFULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_STAT ) </loc>
//      <o.3..3> R_AFULL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH2_STAT_R_FULL  --------------------------------
// SVD Line: 12078

//  <item> SFDITEM_FIELD__MDR_ETH2_STAT_R_FULL
//    <name> R_FULL </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x34000030) R_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_STAT ) </loc>
//      <o.4..4> R_FULL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH2_STAT_R_COUNT  -------------------------------
// SVD Line: 12084

//  <item> SFDITEM_FIELD__MDR_ETH2_STAT_R_COUNT
//    <name> R_COUNT </name>
//    <rw> 
//    <i> [Bits 7..5] RW (@ 0x34000030) R_COUNT </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH2_STAT >> 5) & 0x7), ((MDR_ETH2_STAT = (MDR_ETH2_STAT & ~(0x7UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH2_STAT_X_EMPTY  -------------------------------
// SVD Line: 12090

//  <item> SFDITEM_FIELD__MDR_ETH2_STAT_X_EMPTY
//    <name> X_EMPTY </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x34000030) X_EMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_STAT ) </loc>
//      <o.8..8> X_EMPTY
//    </check>
//  </item>
//  


// ---------------------------  Field Item: MDR_ETH2_STAT_X_AEMPTY  -------------------------------
// SVD Line: 12096

//  <item> SFDITEM_FIELD__MDR_ETH2_STAT_X_AEMPTY
//    <name> X_AEMPTY </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x34000030) X_AEMPTY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_STAT ) </loc>
//      <o.9..9> X_AEMPTY
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH2_STAT_X_HALF  --------------------------------
// SVD Line: 12102

//  <item> SFDITEM_FIELD__MDR_ETH2_STAT_X_HALF
//    <name> X_HALF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x34000030) X_HALF </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_STAT ) </loc>
//      <o.10..10> X_HALF
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH2_STAT_X_AFULL  -------------------------------
// SVD Line: 12108

//  <item> SFDITEM_FIELD__MDR_ETH2_STAT_X_AFULL
//    <name> X_AFULL </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x34000030) X_AFULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_STAT ) </loc>
//      <o.11..11> X_AFULL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH2_STAT_X_FULL  --------------------------------
// SVD Line: 12114

//  <item> SFDITEM_FIELD__MDR_ETH2_STAT_X_FULL
//    <name> X_FULL </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x34000030) X_FULL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_STAT ) </loc>
//      <o.12..12> X_FULL
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_ETH2_STAT  ---------------------------------
// SVD Line: 12046

//  <rtree> SFDITEM_REG__MDR_ETH2_STAT
//    <name> STAT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x34000030) STAT </i>
//    <loc> ( (unsigned int)((MDR_ETH2_STAT >> 0) & 0xFFFFFFFF), ((MDR_ETH2_STAT = (MDR_ETH2_STAT & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH2_STAT_R_EMPTY </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_STAT_R_AEMPTY </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_STAT_R_HALF </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_STAT_R_AFULL </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_STAT_R_FULL </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_STAT_R_COUNT </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_STAT_X_EMPTY </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_STAT_X_AEMPTY </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_STAT_X_HALF </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_STAT_X_AFULL </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_STAT_X_FULL </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: MDR_ETH2_PHY  ------------------------------
// SVD Line: 12122

unsigned int MDR_ETH2_PHY __AT (0x34000034);



// ------------------------------  Field Item: MDR_ETH2_PHY_nRST  ---------------------------------
// SVD Line: 12130

//  <item> SFDITEM_FIELD__MDR_ETH2_PHY_nRST
//    <name> nRST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x34000034) nRST </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_PHY ) </loc>
//      <o.0..0> nRST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH2_PHY_MODE  ---------------------------------
// SVD Line: 12136

//  <item> SFDITEM_FIELD__MDR_ETH2_PHY_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bits 3..1] RW (@ 0x34000034) MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH2_PHY >> 1) & 0x7), ((MDR_ETH2_PHY = (MDR_ETH2_PHY & ~(0x7UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: MDR_ETH2_PHY_FX_EN  ---------------------------------
// SVD Line: 12142

//  <item> SFDITEM_FIELD__MDR_ETH2_PHY_FX_EN
//    <name> FX_EN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x34000034) FX_EN </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_PHY ) </loc>
//      <o.7..7> FX_EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH2_PHY_MDI  ----------------------------------
// SVD Line: 12148

//  <item> SFDITEM_FIELD__MDR_ETH2_PHY_MDI
//    <name> MDI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x34000034) MDI </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_PHY ) </loc>
//      <o.8..8> MDI
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH2_PHY_MDIO_SEL  -------------------------------
// SVD Line: 12154

//  <item> SFDITEM_FIELD__MDR_ETH2_PHY_MDIO_SEL
//    <name> MDIO_SEL </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x34000034) MDIO_SEL </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_PHY ) </loc>
//      <o.9..9> MDIO_SEL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH2_PHY_MDC  ----------------------------------
// SVD Line: 12160

//  <item> SFDITEM_FIELD__MDR_ETH2_PHY_MDC
//    <name> MDC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x34000034) MDC </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_PHY ) </loc>
//      <o.10..10> MDC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH2_PHY_PHYADDR  --------------------------------
// SVD Line: 12166

//  <item> SFDITEM_FIELD__MDR_ETH2_PHY_PHYADDR
//    <name> PHYADDR </name>
//    <rw> 
//    <i> [Bits 15..11] RW (@ 0x34000034) PHYADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH2_PHY >> 11) & 0x1F), ((MDR_ETH2_PHY = (MDR_ETH2_PHY & ~(0x1FUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH2_PHY_LED0  ---------------------------------
// SVD Line: 12172

//  <item> SFDITEM_FIELD__MDR_ETH2_PHY_LED0
//    <name> LED0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x34000034) LED0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_PHY ) </loc>
//      <o.16..16> LED0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH2_PHY_LED1  ---------------------------------
// SVD Line: 12178

//  <item> SFDITEM_FIELD__MDR_ETH2_PHY_LED1
//    <name> LED1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x34000034) LED1 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_PHY ) </loc>
//      <o.17..17> LED1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH2_PHY_LED2  ---------------------------------
// SVD Line: 12184

//  <item> SFDITEM_FIELD__MDR_ETH2_PHY_LED2
//    <name> LED2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x34000034) LED2 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_PHY ) </loc>
//      <o.18..18> LED2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH2_PHY_LED3  ---------------------------------
// SVD Line: 12190

//  <item> SFDITEM_FIELD__MDR_ETH2_PHY_LED3
//    <name> LED3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x34000034) LED3 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_PHY ) </loc>
//      <o.19..19> LED3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_ETH2_PHY_READY  ---------------------------------
// SVD Line: 12196

//  <item> SFDITEM_FIELD__MDR_ETH2_PHY_READY
//    <name> READY </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x34000034) READY </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_PHY ) </loc>
//      <o.20..20> READY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH2_PHY_CRS  ----------------------------------
// SVD Line: 12202

//  <item> SFDITEM_FIELD__MDR_ETH2_PHY_CRS
//    <name> CRS </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x34000034) CRS </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_PHY ) </loc>
//      <o.21..21> CRS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH2_PHY_COL  ----------------------------------
// SVD Line: 12208

//  <item> SFDITEM_FIELD__MDR_ETH2_PHY_COL
//    <name> COL </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x34000034) COL </i>
//    <edit> 
//      <loc> ( (unsigned char)((MDR_ETH2_PHY >> 22) & 0x3), ((MDR_ETH2_PHY = (MDR_ETH2_PHY & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: MDR_ETH2_PHY_FX_VALID  -------------------------------
// SVD Line: 12214

//  <item> SFDITEM_FIELD__MDR_ETH2_PHY_FX_VALID
//    <name> FX_VALID </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x34000034) FX_VALID </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_PHY ) </loc>
//      <o.24..24> FX_VALID
//    </check>
//  </item>
//  


// ------------------------------  Field Item: MDR_ETH2_PHY_MD0  ----------------------------------
// SVD Line: 12220

//  <item> SFDITEM_FIELD__MDR_ETH2_PHY_MD0
//    <name> MD0 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x34000034) MD0 </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_PHY ) </loc>
//      <o.25..25> MD0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: MDR_ETH2_PHY_MDINT  ---------------------------------
// SVD Line: 12226

//  <item> SFDITEM_FIELD__MDR_ETH2_PHY_MDINT
//    <name> MDINT </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x34000034) MDINT </i>
//    <check> 
//      <loc> ( (unsigned int) MDR_ETH2_PHY ) </loc>
//      <o.26..26> MDINT
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: MDR_ETH2_PHY  ----------------------------------
// SVD Line: 12122

//  <rtree> SFDITEM_REG__MDR_ETH2_PHY
//    <name> PHY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x34000034) PHY </i>
//    <loc> ( (unsigned int)((MDR_ETH2_PHY >> 0) & 0xFFFFFFFF), ((MDR_ETH2_PHY = (MDR_ETH2_PHY & ~(0x7FFFF8FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF8F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__MDR_ETH2_PHY_nRST </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_PHY_MODE </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_PHY_FX_EN </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_PHY_MDI </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_PHY_MDIO_SEL </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_PHY_MDC </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_PHY_PHYADDR </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_PHY_LED0 </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_PHY_LED1 </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_PHY_LED2 </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_PHY_LED3 </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_PHY_READY </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_PHY_CRS </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_PHY_COL </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_PHY_FX_VALID </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_PHY_MD0 </item>
//    <item> SFDITEM_FIELD__MDR_ETH2_PHY_MDINT </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: MDR_ETH2  -----------------------------------
// SVD Line: 12236

//  <view> MDR_ETH2
//    <name> MDR_ETH2 </name>
//    <item> SFDITEM_REG__MDR_ETH2_Dilimeter </item>
//    <item> SFDITEM_REG__MDR_ETH2_MAC </item>
//    <item> SFDITEM_REG__MDR_ETH2_HASH01 </item>
//    <item> SFDITEM_REG__MDR_ETH2_HASH23 </item>
//    <item> SFDITEM_REG__MDR_ETH2_IPG_PSC </item>
//    <item> SFDITEM_REG__MDR_ETH2_BAG_JitterWnd </item>
//    <item> SFDITEM_REG__MDR_ETH2_RCFG_XCFG </item>
//    <item> SFDITEM_REG__MDR_ETH2_GCFG </item>
//    <item> SFDITEM_REG__MDR_ETH2_IMR_IFR </item>
//    <item> SFDITEM_REG__MDR_ETH2_MDIO </item>
//    <item> SFDITEM_REG__MDR_ETH2_RHead_XTail </item>
//    <item> SFDITEM_REG__MDR_ETH2_RTail_XHead </item>
//    <item> SFDITEM_REG__MDR_ETH2_STAT </item>
//    <item> SFDITEM_REG__MDR_ETH2_PHY </item>
//  </view>
//  


// ----------------------------   IRQ Num definition: MDR1986BE3T  --------------------------------
// SVD Line: 3



// ------------------------------------------------------------------------------------------------
// -----                              Interrupt Number Definition                             -----
// ------------------------------------------------------------------------------------------------



// ------------------------  ARM Cortex-M1 Specific Interrupt Numbers  ----------------------------

//  <qitem> Reset_IRQ
//    <name> Reset </name>
//    <i> Reset Vector, invoked on Power up and warm reset </i>
//    <loc> 1 </loc>
//  </qitem>
//  
//  <qitem> NonMaskableInt_IRQ
//    <name> NonMaskableInt </name>
//    <i> Non maskable Interrupt, cannot be stopped or preempted </i>
//    <loc> 2 </loc>
//  </qitem>
//  
//  <qitem> HardFault_IRQ
//    <name> HardFault </name>
//    <i> Hard Fault, all classes of Fault </i>
//    <loc> 3 </loc>
//  </qitem>
//  
//  <qitem> SVCall_IRQ
//    <name> SVCall </name>
//    <i> System Service Call via SVC instruction </i>
//    <loc> 11 </loc>
//  </qitem>
//  
//  <qitem> PendSV_IRQ
//    <name> PendSV </name>
//    <i> Pendable request for system service </i>
//    <loc> 14 </loc>
//  </qitem>
//  
//  <qitem> SysTick_IRQ
//    <name> SysTick </name>
//    <i> System Tick Timer </i>
//    <loc> 15 </loc>
//  </qitem>
//  


// -------------------------  MDR1986BE3T Specific Interrupt Numbers  -----------------------------

//  <qitem> MILSTD2_IRQ_IRQ
//    <name> MILSTD2_IRQ </name>
//    <i> MILSTD2_IRQ </i>
//    <loc> 16 </loc>
//  </qitem>
//  
//  <qitem> MILSTD1_IRQ_IRQ
//    <name> MILSTD1_IRQ </name>
//    <i> MILSTD1_IRQ </i>
//    <loc> 17 </loc>
//  </qitem>
//  
//  <qitem> USB_IRQ_IRQ
//    <name> USB_IRQ </name>
//    <i> USB_IRQ </i>
//    <loc> 18 </loc>
//  </qitem>
//  
//  <qitem> CAN1_IRQ_IRQ
//    <name> CAN1_IRQ </name>
//    <i> CAN1_IRQ </i>
//    <loc> 19 </loc>
//  </qitem>
//  
//  <qitem> CAN2_IRQ_IRQ
//    <name> CAN2_IRQ </name>
//    <i> CAN2_IRQ </i>
//    <loc> 20 </loc>
//  </qitem>
//  
//  <qitem> DMA_IRQ_IRQ
//    <name> DMA_IRQ </name>
//    <i> DMA_IRQ </i>
//    <loc> 21 </loc>
//  </qitem>
//  
//  <qitem> UART1_IRQ_IRQ
//    <name> UART1_IRQ </name>
//    <i> UART1_IRQ </i>
//    <loc> 22 </loc>
//  </qitem>
//  
//  <qitem> UART2_IRQ_IRQ
//    <name> UART2_IRQ </name>
//    <i> UART2_IRQ </i>
//    <loc> 23 </loc>
//  </qitem>
//  
//  <qitem> SSP1_IRQ_IRQ
//    <name> SSP1_IRQ </name>
//    <i> SSP1_IRQ </i>
//    <loc> 24 </loc>
//  </qitem>
//  
//  <qitem> ARINCR_IRQ_IRQ
//    <name> ARINCR_IRQ </name>
//    <i> ARINCR_IRQ </i>
//    <loc> 26 </loc>
//  </qitem>
//  
//  <qitem> POWER_IRQ_IRQ
//    <name> POWER_IRQ </name>
//    <i> POWER_IRQ </i>
//    <loc> 27 </loc>
//  </qitem>
//  
//  <qitem> WWDG_IRQ_IRQ
//    <name> WWDG_IRQ </name>
//    <i> WWDG_IRQ </i>
//    <loc> 28 </loc>
//  </qitem>
//  
//  <qitem> Timer4_IRQ_IRQ
//    <name> Timer4_IRQ </name>
//    <i> Timer4_IRQ </i>
//    <loc> 29 </loc>
//  </qitem>
//  
//  <qitem> Timer1_IRQ_IRQ
//    <name> Timer1_IRQ </name>
//    <i> Timer1_IRQ </i>
//    <loc> 30 </loc>
//  </qitem>
//  
//  <qitem> Timer2_IRQ_IRQ
//    <name> Timer2_IRQ </name>
//    <i> Timer2_IRQ </i>
//    <loc> 31 </loc>
//  </qitem>
//  
//  <qitem> Timer3_IRQ_IRQ
//    <name> Timer3_IRQ </name>
//    <i> Timer3_IRQ </i>
//    <loc> 32 </loc>
//  </qitem>
//  
//  <qitem> ADC_IRQ_IRQ
//    <name> ADC_IRQ </name>
//    <i> ADC_IRQ </i>
//    <loc> 33 </loc>
//  </qitem>
//  
//  <qitem> ETH1_IRQ_IRQ
//    <name> ETH1_IRQ </name>
//    <i> ETH1_IRQ </i>
//    <loc> 34 </loc>
//  </qitem>
//  
//  <qitem> SSP3_IRQ_IRQ
//    <name> SSP3_IRQ </name>
//    <i> SSP3_IRQ </i>
//    <loc> 35 </loc>
//  </qitem>
//  
//  <qitem> SSP2_IRQ_IRQ
//    <name> SSP2_IRQ </name>
//    <i> SSP2_IRQ </i>
//    <loc> 36 </loc>
//  </qitem>
//  
//  <qitem> ARINCT_IRQ_IRQ
//    <name> ARINCT_IRQ </name>
//    <i> ARINCT_IRQ </i>
//    <loc> 37 </loc>
//  </qitem>
//  
//  <qitem> KEYPAD_IRQ_IRQ
//    <name> KEYPAD_IRQ </name>
//    <i> KEYPAD_IRQ </i>
//    <loc> 38 </loc>
//  </qitem>
//  
//  <qitem> LED_IRQ_IRQ
//    <name> LED_IRQ </name>
//    <i> LED_IRQ </i>
//    <loc> 39 </loc>
//  </qitem>
//  
//  <qitem> UART3_IRQ_IRQ
//    <name> UART3_IRQ </name>
//    <i> UART3_IRQ </i>
//    <loc> 40 </loc>
//  </qitem>
//  
//  <qitem> AUDIO_IP_IRQ_IRQ
//    <name> AUDIO_IP_IRQ </name>
//    <i> AUDIO_IP_IRQ </i>
//    <loc> 41 </loc>
//  </qitem>
//  
//  <qitem> ETH2_IRQ_IRQ
//    <name> ETH2_IRQ </name>
//    <i> ETH2_IRQ </i>
//    <loc> 42 </loc>
//  </qitem>
//  
//  <qitem> BACKUP_IRQ_IRQ
//    <name> BACKUP_IRQ </name>
//    <i> BACKUP_IRQ </i>
//    <loc> 43 </loc>
//  </qitem>
//  
//  <irqtable> MDR1986BE3T_IRQTable
//    <name> MDR1986BE3T Interrupt Table </name>
//    <nvicPrioBits> 3 </nvicPrioBits>
//    <qitem> Reset_IRQ </qitem>
//    <qitem> NonMaskableInt_IRQ </qitem>
//    <qitem> HardFault_IRQ </qitem>
//    <qitem> SVCall_IRQ </qitem>
//    <qitem> PendSV_IRQ </qitem>
//    <qitem> SysTick_IRQ </qitem>
//    <qitem> MILSTD2_IRQ_IRQ </qitem>
//    <qitem> MILSTD1_IRQ_IRQ </qitem>
//    <qitem> USB_IRQ_IRQ </qitem>
//    <qitem> CAN1_IRQ_IRQ </qitem>
//    <qitem> CAN2_IRQ_IRQ </qitem>
//    <qitem> DMA_IRQ_IRQ </qitem>
//    <qitem> UART1_IRQ_IRQ </qitem>
//    <qitem> UART2_IRQ_IRQ </qitem>
//    <qitem> SSP1_IRQ_IRQ </qitem>
//    <qitem> ARINCR_IRQ_IRQ </qitem>
//    <qitem> POWER_IRQ_IRQ </qitem>
//    <qitem> WWDG_IRQ_IRQ </qitem>
//    <qitem> Timer4_IRQ_IRQ </qitem>
//    <qitem> Timer1_IRQ_IRQ </qitem>
//    <qitem> Timer2_IRQ_IRQ </qitem>
//    <qitem> Timer3_IRQ_IRQ </qitem>
//    <qitem> ADC_IRQ_IRQ </qitem>
//    <qitem> ETH1_IRQ_IRQ </qitem>
//    <qitem> SSP3_IRQ_IRQ </qitem>
//    <qitem> SSP2_IRQ_IRQ </qitem>
//    <qitem> ARINCT_IRQ_IRQ </qitem>
//    <qitem> KEYPAD_IRQ_IRQ </qitem>
//    <qitem> LED_IRQ_IRQ </qitem>
//    <qitem> UART3_IRQ_IRQ </qitem>
//    <qitem> AUDIO_IP_IRQ_IRQ </qitem>
//    <qitem> ETH2_IRQ_IRQ </qitem>
//    <qitem> BACKUP_IRQ_IRQ </qitem>
//  </irqtable>


// -----------------------------------   Menu: MDR1986BE3T  ---------------------------------------
// SVD Line: 3



// -----------------------------  Peripheral Menu: 'MDR1986BE3T'  ---------------------------------



// ------------------------------------------------------------------------------------------------
// -----                                       Main Menu                                      -----
// ------------------------------------------------------------------------------------------------

//  <b> ADC
//    <m> MDR_ADC </m>
//  </b>
//  
//  <b> ARINCR
//    <m> MDR_ARINCR </m>
//  </b>
//  
//  <b> ARINCT
//    <m> MDR_ARINCT </m>
//  </b>
//  
//  <b> AUDIO_IP
//    <m> MDR_AUDIO_IP </m>
//  </b>
//  
//  <b> BKP
//    <m> MDR_BKP </m>
//  </b>
//  
//  <b> CAN
//    <m> MDR_CAN1 </m>
//    <m> MDR_CAN2 </m>
//  </b>
//  
//  <b> DAC
//    <m> MDR_DAC </m>
//  </b>
//  
//  <b> DMA
//    <m> MDR_DMA </m>
//  </b>
//  
//  <b> EBC
//    <m> MDR_EBC </m>
//  </b>
//  
//  <b> EEPROM
//    <m> MDR_EEPROM </m>
//  </b>
//  
//  <b> ETH
//    <m> MDR_ETH1 </m>
//    <m> MDR_ETH2 </m>
//  </b>
//  
//  <b> IWDG
//    <m> MDR_IWDG </m>
//  </b>
//  
//  <b> KEYPAD
//    <m> MDR_KEYPAD </m>
//  </b>
//  
//  <b> LED
//    <m> MDR_LED </m>
//  </b>
//  
//  <b> MILSTD
//    <m> MDR_MILSTD1 </m>
//    <m> MDR_MILSTD2 </m>
//  </b>
//  
//  <b> PORT
//    <m> MDR_PORTA </m>
//    <m> MDR_PORTB </m>
//    <m> MDR_PORTC </m>
//    <m> MDR_PORTD </m>
//    <m> MDR_PORTE </m>
//    <m> MDR_PORTF </m>
//    <m> MDR_PORTG </m>
//    <m> MDR_PORTH </m>
//    <m> MDR_PORTI </m>
//  </b>
//  
//  <b> POWER
//    <m> MDR_POWER </m>
//  </b>
//  
//  <b> RST_CLK
//    <m> MDR_RST_CLK </m>
//  </b>
//  
//  <b> SSP
//    <m> MDR_SSP1 </m>
//    <m> MDR_SSP2 </m>
//    <m> MDR_SSP3 </m>
//    <m> MDR_SSP4 </m>
//  </b>
//  
//  <b> TIMER
//    <m> MDR_TIMER1 </m>
//    <m> MDR_TIMER2 </m>
//    <m> MDR_TIMER3 </m>
//    <m> MDR_TIMER4 </m>
//  </b>
//  
//  <b> UART
//    <m> MDR_UART1 </m>
//    <m> MDR_UART2 </m>
//    <m> MDR_UART3 </m>
//    <m> MDR_UART4 </m>
//  </b>
//  
//  <b> USB
//    <m> MDR_USB </m>
//  </b>
//  
//  <b> WWDG
//    <m> MDR_WWDG </m>
//  </b>
//  
