{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2dee1016",
   "metadata": {},
   "outputs": [],
   "source": [
    "from pynq import Overlay\n",
    "from pynq import DefaultIP"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f9c78a55",
   "metadata": {},
   "outputs": [],
   "source": [
    "class MagicSeqdDriver (DefaultIP):\n",
    "\n",
    "    def __init__(self, description):\n",
    "        super().__init__(description=description)\n",
    "\n",
    "        ### Bit Layout start bit\n",
    "        self.BL_COL_ST  =  2 \n",
    "        self.BL_ROW_ST  =  6 \n",
    "        self.BL_BNK_ST = 16 \n",
    "        ### Bit Layout size\n",
    "        self.BIT_COL_SZ = 4\n",
    "        self.BIT_ROW_SZ = 8\n",
    "        self.BIT_BNK_SZ = 2\n",
    "\n",
    "        self.REG_CTRL     = (0,0,0)\n",
    "        self.REG_ST       = (0,1,0)\n",
    "        self.REG_MAINCNT  = (0,2,0)\n",
    "        self.REG_ENDCNT   = (0,3,0)\n",
    "        self.REG_DMA_ADDR = (0,4,0)\n",
    "        self.REG_DFX_ADDR = (0,5,0)\n",
    "\n",
    "        #### the row must be change to match the slot\n",
    "        self.SLOT_SRC_ADDR = (1,0,0)\n",
    "        self.SLOT_SRC_SIZE = (1,0,1)\n",
    "        self.SLOT_DES_ADDR = (1,0,2)\n",
    "        self.SLOT_DES_SIZE = (1,0,3)\n",
    "        self.SLOT_STATUS   = (1,0,4)\n",
    "        self.SLOT_PROF     = (1,0,5)\n",
    "        \n",
    "\n",
    "    bindto = ['user.org:user:MagicSeqTop:1.0']\n",
    "\n",
    "    def genAddr(self, bankId, rowIdx, colIdx):\n",
    "        return (bankId << self.BL_BNK_ST) | (rowIdx << self.BL_ROW_ST) | (colIdx << self.BL_COL_ST)\n",
    "    \n",
    "    def genAddrForSlot(self, slotT, slotIdx):\n",
    "        return self.genAddr(slotT[0], slotIdx, slotT[2])\n",
    "\n",
    "    ###############################################\n",
    "    ####### getter ################################\n",
    "    ###############################################\n",
    "\n",
    "    def getStatus(self):\n",
    "        return self.read(self.genAddr(*self.REG_ST))\n",
    "    def getMainCnt(self):\n",
    "        return self.read(self.genAddr(*self.REG_MAINCNT))\n",
    "    def getEndCnt(self):\n",
    "        return self.read(self.genAddr(*self.REG_ENDCNT))\n",
    "    def getDmaAddr(self):\n",
    "        return self.read(self.genAddr(*self.REG_DMA_ADDR))\n",
    "    def getDfxAddr(self):\n",
    "        return self.read(self.genAddr(*self.REG_DFX_ADDR))\n",
    "    \n",
    "    def getSlot(self, slotIdx):\n",
    "\n",
    "        addr_srcAddr  = self.genAddrForSlot(self.SLOT_SRC_ADDR, slotIdx)             \n",
    "        addr_srcSz    = self.genAddrForSlot(self.SLOT_SRC_SIZE, slotIdx)           \n",
    "        addr_desAddr  = self.genAddrForSlot(self.SLOT_DES_ADDR, slotIdx)             \n",
    "        addr_desSz    = self.genAddrForSlot(self.SLOT_DES_SIZE, slotIdx)           \n",
    "        addr_status   = self.genAddrForSlot(self.SLOT_STATUS  , slotIdx)            \n",
    "        addr_prof     = self.genAddrForSlot(self.SLOT_PROF    , slotIdx)\n",
    "\n",
    "        data_srcAddr          = self.read(addr_srcAddr)\n",
    "        data_srcSz          = self.read(addr_srcSz)\n",
    "        data_desAddr          = self.read(addr_desAddr)\n",
    "        data_desSz          = self.read(addr_desSz)\n",
    "        data_status          = self.read(addr_status)\n",
    "        data_prof          = self.read(addr_prof)\n",
    "\n",
    "        return data_srcAddr, data_srcSz, data_desAddr, data_desSz, data_status, data_prof\n",
    "        \n",
    "\n",
    "    ###############################################\n",
    "    ####### setter ################################\n",
    "    ###############################################\n",
    "\n",
    "    def getStatus(self):\n",
    "        return self.read(self.genAddr(*self.REG_ST))\n",
    "    def getMainCnt(self):\n",
    "        return self.read(self.genAddr(*self.REG_MAINCNT))\n",
    "    def getEndCnt(self):\n",
    "        return self.read(self.genAddr(*self.REG_ENDCNT))\n",
    "    def getDmaAddr(self):\n",
    "        return self.read(self.genAddr(*self.REG_DMA_ADDR))\n",
    "    def getDfxAddr(self):\n",
    "        return self.read(self.genAddr(*self.REG_DFX_ADDR))\n",
    "    \n",
    "    "
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.10.18"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
