git clone --depth 1 --no-tags https://github.com/willytai/DCLab-Project.git f:/verilog_sva_gh_scraper/data/full_repos/134970434
git clone --depth 1 --no-tags https://github.com/purnii/c-code.git f:/verilog_sva_gh_scraper/data/full_repos/135031110
git clone --depth 1 --no-tags https://github.com/RahulMarathe94/Rojobot-Nexys4-DDR-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/135218212
git clone --depth 1 --no-tags https://github.com/Jconn/mojo.git f:/verilog_sva_gh_scraper/data/full_repos/135066558
git clone --depth 1 --no-tags https://github.com/DDilshani/D-Flip-Flop.git f:/verilog_sva_gh_scraper/data/full_repos/135190975
git clone --depth 1 --no-tags https://github.com/pedropalhari/verilogMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/138042738
git clone --depth 1 --no-tags https://github.com/asder73/brama.git f:/verilog_sva_gh_scraper/data/full_repos/139727823
git clone --depth 1 --no-tags https://github.com/RhythmSyed/SD-Card-Sobel.git f:/verilog_sva_gh_scraper/data/full_repos/139887865
git clone --depth 1 --no-tags https://github.com/MandanS/MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/139917124
git clone --depth 1 --no-tags https://github.com/chapmanm3/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/139370140
git clone --depth 1 --no-tags https://github.com/limcheeze/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/138960265
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_SP601.git f:/verilog_sva_gh_scraper/data/full_repos/138119520
git clone --depth 1 --no-tags https://github.com/KhalidObaidy/DesignOfCpu.git f:/verilog_sva_gh_scraper/data/full_repos/138292547
git clone --depth 1 --no-tags https://github.com/FatemehFathi/pipeline-processor.git f:/verilog_sva_gh_scraper/data/full_repos/137573394
git clone --depth 1 --no-tags https://github.com/CowDavid/Huffman.git f:/verilog_sva_gh_scraper/data/full_repos/138375634
git clone --depth 1 --no-tags https://github.com/bookj/ShiftAdd_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/142594362
git clone --depth 1 --no-tags https://github.com/Esteves4/VerilogCourse.git f:/verilog_sva_gh_scraper/data/full_repos/143232569
git clone --depth 1 --no-tags https://github.com/ashmanskas/uzed_dma.git f:/verilog_sva_gh_scraper/data/full_repos/142926960
git clone --depth 1 --no-tags https://github.com/solderzzc/dnnweaver.git f:/verilog_sva_gh_scraper/data/full_repos/140656145
git clone --depth 1 --no-tags https://github.com/LordBiscuit19/EE-316-Spring-2018.git f:/verilog_sva_gh_scraper/data/full_repos/135648384
git clone --depth 1 --no-tags https://github.com/tran-d/FPGA-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/135641965
git clone --depth 1 --no-tags https://github.com/motagiyash/verilog_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/135907652
git clone --depth 1 --no-tags https://github.com/archieLa/4bitALU.git f:/verilog_sva_gh_scraper/data/full_repos/135933620
git clone --depth 1 --no-tags https://github.com/ChaokunChang/PiplineMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/135910771
git clone --depth 1 --no-tags https://github.com/ArghadipDas/uart.git f:/verilog_sva_gh_scraper/data/full_repos/135974020
git clone --depth 1 --no-tags https://github.com/bixiaopeng0/E-competition.git f:/verilog_sva_gh_scraper/data/full_repos/142581090
git clone --depth 1 --no-tags https://github.com/tejasatreya/FM-Transmit-Receive.git f:/verilog_sva_gh_scraper/data/full_repos/142119178
git clone --depth 1 --no-tags https://github.com/yellowlattice/SJTU-CSE-COA-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/143149133
git clone --depth 1 --no-tags https://github.com/mfidaali/FIR-filter.git f:/verilog_sva_gh_scraper/data/full_repos/142724569
git clone --depth 1 --no-tags https://github.com/xlz447/ee371final.git f:/verilog_sva_gh_scraper/data/full_repos/142655371
git clone --depth 1 --no-tags https://github.com/rdaly525/Trenz.git f:/verilog_sva_gh_scraper/data/full_repos/138334127
git clone --depth 1 --no-tags https://github.com/mattgermano/Verilog-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/139202265
git clone --depth 1 --no-tags https://github.com/hadisfr/MIPS-Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/139263126
git clone --depth 1 --no-tags https://github.com/jessica-aaao/projeto2sd.git f:/verilog_sva_gh_scraper/data/full_repos/135213757
git clone --depth 1 --no-tags https://github.com/mahmut-aksakalli/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/139808871
git clone --depth 1 --no-tags https://github.com/ling11235/practice.git f:/verilog_sva_gh_scraper/data/full_repos/139652493
git clone --depth 1 --no-tags https://github.com/smallboki2/SOFM.git f:/verilog_sva_gh_scraper/data/full_repos/139681738
git clone --depth 1 --no-tags https://github.com/Tonyvitamin/HW-SW_Codesign_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/139859622
git clone --depth 1 --no-tags https://github.com/Leiyulin/local_files.git f:/verilog_sva_gh_scraper/data/full_repos/140584135
git clone --depth 1 --no-tags https://github.com/jvcalassio/lcl.git f:/verilog_sva_gh_scraper/data/full_repos/140348024
git clone --depth 1 --no-tags https://github.com/zekearneodo/openephysi2c.git f:/verilog_sva_gh_scraper/data/full_repos/140734436
git clone --depth 1 --no-tags https://github.com/hazelohn/DSPSystem.git f:/verilog_sva_gh_scraper/data/full_repos/141068327
git clone --depth 1 --no-tags https://github.com/mdhardenburgh/signalGenerator.git f:/verilog_sva_gh_scraper/data/full_repos/141525667
git clone --depth 1 --no-tags https://github.com/wintermao/ep3c120_sram.git f:/verilog_sva_gh_scraper/data/full_repos/141769818
git clone --depth 1 --no-tags https://github.com/libertyeagle/pipeline_mips_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/137381484
git clone --depth 1 --no-tags https://github.com/MoamenKhalaf/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/137618071
git clone --depth 1 --no-tags https://github.com/chi-wei-fu-vi/gty_64_156_28G_ex.git f:/verilog_sva_gh_scraper/data/full_repos/138225490
git clone --depth 1 --no-tags https://github.com/GandalFran/USAL-GII-compi-ContadorCuentaArbitraria.git f:/verilog_sva_gh_scraper/data/full_repos/136702298
git clone --depth 1 --no-tags https://github.com/KyleLavorato/Simple-RISC-Computer.git f:/verilog_sva_gh_scraper/data/full_repos/136422019
git clone --depth 1 --no-tags https://github.com/Digilent/Cora-Z7-07S-Pi-Estimator-VGA.git f:/verilog_sva_gh_scraper/data/full_repos/140495330
git clone --depth 1 --no-tags https://github.com/samlee916/CPE-64-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/142374408
git clone --depth 1 --no-tags https://github.com/Wangld5/MultiCPU.git f:/verilog_sva_gh_scraper/data/full_repos/138269070
git clone --depth 1 --no-tags https://github.com/Chiiip/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/137690675
git clone --depth 1 --no-tags https://github.com/Aden-Q/Music-Player.git f:/verilog_sva_gh_scraper/data/full_repos/137759797
git clone --depth 1 --no-tags https://github.com/RRShanbhag/12-bit-Microcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/140114672
git clone --depth 1 --no-tags https://github.com/LF-RoGu/Exam2.git f:/verilog_sva_gh_scraper/data/full_repos/139641539
git clone --depth 1 --no-tags https://github.com/th-sato/verilog-processor.git f:/verilog_sva_gh_scraper/data/full_repos/139371449
git clone --depth 1 --no-tags https://github.com/TharunKumarReddy5/Blow-fish.git f:/verilog_sva_gh_scraper/data/full_repos/139692460
git clone --depth 1 --no-tags https://github.com/rmartind/cse241_adder.git f:/verilog_sva_gh_scraper/data/full_repos/139785933
git clone --depth 1 --no-tags https://github.com/nganinho/VGA-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/140386351
git clone --depth 1 --no-tags https://github.com/veryjimmy/verilog_lab6.git f:/verilog_sva_gh_scraper/data/full_repos/140264518
git clone --depth 1 --no-tags https://github.com/shbfeng/srio_test.git f:/verilog_sva_gh_scraper/data/full_repos/139578495
git clone --depth 1 --no-tags https://github.com/RahulMarathe94/Digital-Scoreboard.git f:/verilog_sva_gh_scraper/data/full_repos/135097196
git clone --depth 1 --no-tags https://github.com/kentang-mit/MIPS32_SingleCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/135401551
git clone --depth 1 --no-tags https://github.com/RahulMarathe94/Simplebot-using-Nexys4-DDR-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/135218024
git clone --depth 1 --no-tags https://github.com/140591x/bus.git f:/verilog_sva_gh_scraper/data/full_repos/136476161
git clone --depth 1 --no-tags https://github.com/matthewSkipworth/Processor-Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/135770566
git clone --depth 1 --no-tags https://github.com/kennyluuluu/Verilog-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/137875913
git clone --depth 1 --no-tags https://github.com/is682431/Single_Cycle_MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/137906843
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Virtex5.git f:/verilog_sva_gh_scraper/data/full_repos/138118929
git clone --depth 1 --no-tags https://github.com/tocanemis/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/138556551
git clone --depth 1 --no-tags https://github.com/jaypeegear/XilinxFirmware.git f:/verilog_sva_gh_scraper/data/full_repos/138941399
git clone --depth 1 --no-tags https://github.com/julieeen/swipe.git f:/verilog_sva_gh_scraper/data/full_repos/141136680
git clone --depth 1 --no-tags https://github.com/Oanish/SecurityAlarmSys.git f:/verilog_sva_gh_scraper/data/full_repos/141308743
git clone --depth 1 --no-tags https://github.com/oyfml/My_Verilog_Proj.git f:/verilog_sva_gh_scraper/data/full_repos/142814854
git clone --depth 1 --no-tags https://github.com/samuelyen36/computer-organization-hw3.git f:/verilog_sva_gh_scraper/data/full_repos/142905176
git clone --depth 1 --no-tags https://github.com/ChungKuoYen/verilog_CPU_103062316.git f:/verilog_sva_gh_scraper/data/full_repos/136608405
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2-PonteElevadica.git f:/verilog_sva_gh_scraper/data/full_repos/136865133
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2-VendaDeIngressos.git f:/verilog_sva_gh_scraper/data/full_repos/136968666
git clone --depth 1 --no-tags https://github.com/nightseas/spi_slave_mm.git f:/verilog_sva_gh_scraper/data/full_repos/137301388
git clone --depth 1 --no-tags https://github.com/kollaganesh683/project.git f:/verilog_sva_gh_scraper/data/full_repos/142466462
git clone --depth 1 --no-tags https://github.com/techtocore/Verilog-Snippets.git f:/verilog_sva_gh_scraper/data/full_repos/141363592
git clone --depth 1 --no-tags https://github.com/aks681/EE2016-Project-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/141924456
git clone --depth 1 --no-tags https://github.com/francescovaiana/Proj.git f:/verilog_sva_gh_scraper/data/full_repos/142690660
git clone --depth 1 --no-tags https://github.com/hadisfr/127-bit-ones-counter.git f:/verilog_sva_gh_scraper/data/full_repos/142690673
git clone --depth 1 --no-tags https://github.com/luk3Sky/CO221-Verilog_Codes.git f:/verilog_sva_gh_scraper/data/full_repos/143172397
git clone --depth 1 --no-tags https://github.com/ireshjayawardana/test.git f:/verilog_sva_gh_scraper/data/full_repos/140815477
git clone --depth 1 --no-tags https://github.com/kskague/mips-single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/140212746
git clone --depth 1 --no-tags https://github.com/sk3110/cpu_4colors.git f:/verilog_sva_gh_scraper/data/full_repos/140060759
git clone --depth 1 --no-tags https://github.com/tomarus/v-midi.git f:/verilog_sva_gh_scraper/data/full_repos/138425871
git clone --depth 1 --no-tags https://github.com/reynoldsp709/Lc3b.git f:/verilog_sva_gh_scraper/data/full_repos/138415370
git clone --depth 1 --no-tags https://github.com/AleLoschi/WORK_SYNTHESIS.git f:/verilog_sva_gh_scraper/data/full_repos/138022015
git clone --depth 1 --no-tags https://github.com/victai/CA.git f:/verilog_sva_gh_scraper/data/full_repos/137995389
git clone --depth 1 --no-tags https://github.com/ceheckel/DigitalLogic.git f:/verilog_sva_gh_scraper/data/full_repos/138801389
git clone --depth 1 --no-tags https://github.com/tran-d/FPGA-Whack-A-Mole.git f:/verilog_sva_gh_scraper/data/full_repos/135641367
git clone --depth 1 --no-tags https://github.com/soltanloo/PipelinedCPU.git f:/verilog_sva_gh_scraper/data/full_repos/135701568
git clone --depth 1 --no-tags https://github.com/puidenz/CO_Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/137027813
git clone --depth 1 --no-tags https://github.com/kmahsi/CA_P5.git f:/verilog_sva_gh_scraper/data/full_repos/136469347
git clone --depth 1 --no-tags https://github.com/alexlalves/crforth-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/137930923
git clone --depth 1 --no-tags https://github.com/enginsubasi/esverlib.git f:/verilog_sva_gh_scraper/data/full_repos/139767240
