# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ema_aes128.srcs/sources_1/new/aes128key.vhd" \
"../../../../ema_aes128.srcs/sources_1/new/top.vhd" \
"../../../../ema_aes128.srcs/sources_1/new/uart.vhd" \
"../../../../ema_aes128.srcs/sources_1/new/uart_tb.vhd" \

# Do not sort compile order
nosort
