Total Cycles:                               95426 (954.26 msec)
Execution Cycles:                           64810 ( 67.92%)
Stall Cycles:                               30616 ( 32.08%)
Nops:                                        6514 (  6.83%)
Executed operations:                       162243

Executed branches:                          18006 ( 11.10% ops)(27.78% insts)
Not taken branches:                          7711 (  4.75% ops)(11.90% insts)(42.82% br)
Taken branches:                             10295 (  6.35% ops)(15.88% insts)(57.18% br)
  Taken uncond branches:                     5270 (  3.25% ops)( 8.13% insts)(29.27% br)
  Taken cond branches:                       5025 (  3.10% ops)( 7.75% insts)(27.91% br)
Size of Loaded Code:                        29184 Bytes

Instruction Memory Operations:
  Accesses:                                 68352
    Hits (Hit Rate):                        68114 ( 99.65%)
    Misses (Miss Rate):                       238 (  0.35%)
Instruction Memory Stall Cycles
  Total (in cycles):                         3915 (100.00%)
    Due to Misses:                           3570 ( 91.19%)
    Due to Bus Conflicts:                     345 (  8.81%)

Data Memory Operations:                     Cache          
  Accesses:                                 50939 (100.00%)
    Hits (Hit Rate):                        50041 ( 98.24%)
    Misses (Miss Rate):                       898 (  1.76%)
  Write Backs (% of Misses):                  624 ( 69.49%)
Data Memory Stall Cycles
  Total (in cycles):                        16406 (100.00%)
    Due to Misses:                          12572 ( 76.63%)
    Due to Bus Conflicts:                    3834 ( 23.37%)

Percentage Bus Bandwidth Consumed:          24.11%


Avg. IPC (no stalls):   2.50
Avg. IPC (with stalls): 1.70

  cycle counter =        64810
  total ops     =       162243
   width[ 0] =          477
   width[ 1] =        21917
   width[ 2] =        12763
   width[ 3] =        10804
   width[ 4] =         5556
   width[ 5] =         1612
   width[ 6] =          993
   width[ 7] =          928
   width[ 8] =          931
   width[10] =            1
   width[11] =           26
   width[12] =           59
   width[13] =            8
   width[14] =         2221

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
       24857    26.05        19994    30.85         2464     3.18          390     0.57 compressf
       21764    22.81        15732    24.27          462     0.60          405     0.59 decompress
       15503    16.25        14034    21.65           -0    -0.00          345     0.50 compressgetcode
       15490    16.23        13088    20.19          266     0.34          240     0.35 output
       13745    14.40          713     1.10         8764    11.33          435     0.64 cl_hash
         524     0.55          164     0.25           70     0.09          225     0.33 __sfvwrite
         388     0.41           58     0.09           70     0.09          210     0.31 Compress
         350     0.37          230     0.35            0     0.00           90     0.13 fflush
         315     0.33           92     0.14           56     0.07          150     0.22 _bcopy
         239     0.25           56     0.09           28     0.04          120     0.18 __smakebuf
         210     0.22           45     0.07           98     0.13           30     0.04 std
         203     0.21           64     0.10           28     0.04          105     0.15 _malloc_r
         199     0.21           17     0.03           14     0.02          150     0.22 rindex
         189     0.20           49     0.08           42     0.05           75     0.11 __swsetup
         141     0.15           42     0.06           14     0.02           75     0.11 _morecore_r
         134     0.14           21     0.03           14     0.02           60     0.09 __sinit
         129     0.14           18     0.03           42     0.05           45     0.07 _fstat_r
         125     0.13           72     0.11           -0    -0.00           45     0.07 __wrap_memchr
         121     0.13           27     0.04           14     0.02           60     0.09 exit
         114     0.12           10     0.02           70     0.09           30     0.04 __vex_main
         109     0.11           54     0.08           -0    -0.00           45     0.07 _fwalk
          97     0.10           44     0.07            0     0.00           45     0.07 __swrite
          92     0.10           40     0.06           14     0.02           30     0.04 _write_r
          88     0.09           51     0.08            0     0.00           30     0.04 __wrap_strlen
          84     0.09           32     0.05           14     0.02           30     0.04 _sbrk_r
          79     0.08           25     0.04           14     0.02           30     0.04 _puts_r
          58     0.06           22     0.03            0     0.00           30     0.04 __wrap_memmove
          55     0.06            9     0.01           14     0.02           30     0.04 puts
          24     0.03            7     0.01            0     0.00           15     0.02 _cleanup_r
          -0             0            -0  (others not profiled)

Simulation time  =     0.0071 s
Simulation speed =    23.0099 MOPS


ta_init using <run_dir>/vex.cfg

	CoreCkFreq           0.1
	BusCkFreq            0.1
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          14
	WBPenalty            11
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       14
	StrWBPenalty         11
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        15
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


