vendor_name = ModelSim
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/tl_cntr_w_left_struct/Structural Implementation/gates.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/tl_cntr_w_left_struct/Structural Implementation/tb_tl_cntr_w_left_struct.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/tl_cntr_w_left_struct/Structural Implementation/o_logic.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/tl_cntr_w_left_struct/Structural Implementation/ns_logic.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/tl_cntr_w_left_struct/Structural Implementation/_dff_r_async.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/tl_cntr_w_left_struct/Structural Implementation/tl_cntr_w_left_struct.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/tl_cntr_w_left_struct/Structural Implementation/_register3_r.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/tl_cntr_w_left_struct/Structural Implementation/tb_ns_logic.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/tl_cntr_w_left_struct/Structural Implementation/tb_register3_r.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/tl_cntr_w_left_struct/Structural Implementation/tb_o_logic.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/tl_cntr_w_left_struct/Structural Implementation/db/tl_cntr_w_left_struct.cbx.xml
design_name = o_logic
instance = comp, \La[0]~output , La[0]~output, o_logic, 1
instance = comp, \La[1]~output , La[1]~output, o_logic, 1
instance = comp, \Lb[0]~output , Lb[0]~output, o_logic, 1
instance = comp, \Lb[1]~output , Lb[1]~output, o_logic, 1
instance = comp, \Q[1]~input , Q[1]~input, o_logic, 1
instance = comp, \Q[2]~input , Q[2]~input, o_logic, 1
instance = comp, \Q[0]~input , Q[0]~input, o_logic, 1
instance = comp, \U7_or2|y~0 , U7_or2|y~0, o_logic, 1
instance = comp, \U4_or2|y , U4_or2|y, o_logic, 1
instance = comp, \U12_or2|y~0 , U12_or2|y~0, o_logic, 1
instance = comp, \U9_or2|y , U9_or2|y, o_logic, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, o_logic, 1
