0.6
2019.1
May 24 2019
15:06:07
D:/UCT 2023/EEE4120F High Performance Embedded Systems/Practicals/Prac 3/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1681729267,verilog,,,,glbl,,,,,,,,
D:/UCT 2023/EEE4120F High Performance Embedded Systems/Practicals/Prac 3/project_1/project_1.srcs/sim_1/new/testBench.v,1682926107,verilog,,,,testBench,,,,,,,,
D:/UCT 2023/EEE4120F High Performance Embedded Systems/Practicals/Prac 3/project_1/project_1.srcs/sources_1/ip/bram_Sine_LUT/sim/bram_Sine_LUT.v,1681733951,verilog,,D:/UCT 2023/EEE4120F High Performance Embedded Systems/Practicals/Prac 3/project_1/project_1.srcs/sources_1/new/shifter.v,,bram_Sine_LUT,,,,,,,,
D:/UCT 2023/EEE4120F High Performance Embedded Systems/Practicals/Prac 3/project_1/project_1.srcs/sources_1/new/shifter.v,1682926228,verilog,,D:/UCT 2023/EEE4120F High Performance Embedded Systems/Practicals/Prac 3/project_1/project_1.srcs/sources_1/new/sine_gen.v,,shifter,,,,,,,,
D:/UCT 2023/EEE4120F High Performance Embedded Systems/Practicals/Prac 3/project_1/project_1.srcs/sources_1/new/sine_gen.v,1682926881,verilog,,D:/UCT 2023/EEE4120F High Performance Embedded Systems/Practicals/Prac 3/project_1/project_1.srcs/sim_1/new/testBench.v,,sine_gen,,,,,,,,
