Cadence Genus(TM) Synthesis Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[14:39:53.196553] Configured Lic search path (23.02-s003): 5280@pgmicro01.ufrgs.br

Version: 23.12-s086_1, built Wed Jul 24 15:05:35 PDT 2024
Options: -files run_logical_synthesis.tcl 
Date:    Thu Dec 19 14:39:53 2024
Host:    cadmicro-inf-el8-623207 (x86_64 w/Linux 4.18.0-553.22.1.el8_10.x86_64) (6cores*12cpus*1physical cpu*12th Gen Intel(R) Core(TM) i5-12400 18432KB) (32673632KB)
PID:     1073109
OS:      Rocky Linux release 8.10 (Green Obsidian)

Checking out license: Genus_Synthesis
[14:39:53.244721] Periodic Lic check successful
[14:39:53.769016] Feature usage summary:
[14:39:53.769017] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (0 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (8 seconds elapsed).

#@ Processing -files option
@genus:root: 1> source run_logical_synthesis.tcl
#@ Begin verbose source ./run_logical_synthesis.tcl
@file(run_logical_synthesis.tcl) 4: set DESIGN exponentiation
@file(run_logical_synthesis.tcl) 5: set REPORT_PATH ./report/500
@file(run_logical_synthesis.tcl) 13: set TECH_PATH  /tools/pdk/cadence/gpdk045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4
@file(run_logical_synthesis.tcl) 16: read_libs "${TECH_PATH}/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib"

  Message Summary for Library fast_vdd1v0_basicCells_lvt.lib:
  ***********************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  ***********************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast_vdd1v0_basicCells_lvt.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNALVT' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast_vdd1v0/ANTENNALVT'.
        : Specify a valid area value for the libcell.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNALVT' must have an output pin.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast_vdd1v0/DFFNSRX4LVT'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast_vdd1v0/DFFSX2LVT'.
@file(run_logical_synthesis.tcl) 18: read_physical -lef "{${TECH_PATH}/gsclib045_tech/lef/gsclib045_tech.lef ${TECH_PATH}/gsclib045_lvt/lef/gsclib045_lvt_macro.lef}"
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1LVT cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8LVT cannot be found in library.
@file(run_logical_synthesis.tcl) 20: read_qrc "${TECH_PATH}/gsclib045_tech/qrc/qx/gpdk045.tch"

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

Done reading qrc_tech_file
@file(run_logical_synthesis.tcl) 23: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 24: puts "Configuration of the Genus"
Configuration of the Genus
@file(run_logical_synthesis.tcl) 25: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 27:     set_db syn_global_effort high
  Setting attribute of root '/': 'syn_global_effort' = high
@file(run_logical_synthesis.tcl) 30:     set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(run_logical_synthesis.tcl) 33:     set_db interconnect_mode ple
  Setting attribute of root '/': 'interconnect_mode' = ple
@file(run_logical_synthesis.tcl) 36:     set_db information_level 7
  Setting attribute of root '/': 'information_level' = 7
@file(run_logical_synthesis.tcl) 39:     set_db hdl_error_on_latch true
  Setting attribute of root '/': 'hdl_error_on_latch' = true
@file(run_logical_synthesis.tcl) 41:     set_db lp_insert_clock_gating true
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(run_logical_synthesis.tcl) 43: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 44: puts "  Load Design   and Elaboration"
  Load Design   and Elaboration
@file(run_logical_synthesis.tcl) 45: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 47:    read_hdl -sv ../rtl/exponentiation.sv
            Reading Verilog file '../rtl/exponentiation.sv'
@file(run_logical_synthesis.tcl) 48:    read_hdl -sv ../rtl/mult_serial.sv
            Reading Verilog file '../rtl/mult_serial.sv'
@file(run_logical_synthesis.tcl) 49:    elaborate $DESIGN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1LVT'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1LVT'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1LVT'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2LVT'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2LVT'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXLLVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXLLVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXLLVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4LVT'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-162'.
  Libraries have 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'exponentiation' from file '../rtl/exponentiation.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'INIT' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/exponentiation.sv' on line 20.
        : Review and make sure the mismatch is intentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'START' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/exponentiation.sv' on line 20.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'MULT' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/exponentiation.sv' on line 20.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'LACO' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/exponentiation.sv' on line 20.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'FIM' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/exponentiation.sv' on line 21.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'INIT' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/exponentiation.sv' on line 20.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'START' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/exponentiation.sv' on line 20.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'MULT' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/exponentiation.sv' on line 20.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'LACO' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/exponentiation.sv' on line 20.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'FIM' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/exponentiation.sv' on line 21.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'resultado' [128] doesn't match the width of right hand side [8] in assignment in file '../rtl/exponentiation.sv' on line 120.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'exponentiation.MULT1' in module 'exponentiation' of library 'default' to module 'mult_serial' of library 'default' (line 1 in file '../rtl/mult_serial.sv') in file '../rtl/exponentiation.sv' on line 133.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mult_serial_NA8_NB120_N128' from file '../rtl/mult_serial.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'INIT' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 18.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'SUM' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 18.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'SHIFT' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 18.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'FIM' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 19.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'INIT' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 18.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'SUM' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 18.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'SHIFT' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 18.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'FIM' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 19.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'mult_serial_NA8_NB120_N128' in file '../rtl/mult_serial.sv' on line 30.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'end_mul' [1] doesn't match the width of right hand side [32] in assignment in file '../rtl/mult_serial.sv' on line 53.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-372'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'mult_serial_NA8_NB120_N128' in file '../rtl/mult_serial.sv' on line 57.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../rtl/mult_serial.sv' on line 65.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../rtl/mult_serial.sv' on line 64.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'mult_serial_NA8_NB120_N128' in file '../rtl/mult_serial.sv' on line 57.
Warning : Connected signal is wider than module port. [CDFG-464]
        : Signal width (128) does not match width of input port 'B' (120) of instance 'MULT1' of module 'mult_serial_NA8_NB120_N128' in file '../rtl/exponentiation.sv' on line 133.
        : This may cause simulation mismatches between the original and synthesized designs.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'exponentiation'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       0 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: exponentiation, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: exponentiation, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: exponentiation, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: exponentiation, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       0 |       0 |        0.00 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(run_logical_synthesis.tcl) 51:    read_sdc ./constraints.sdc
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:exponentiation/clock'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
            Reading file '/home/gme/guilherme.manske/simuladores/exponentiation/synth/constraints.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(run_logical_synthesis.tcl) 54:    puts $::dc::sdc_failed_commands

@file(run_logical_synthesis.tcl) 56:    init_design 
Started checking and loading power intent for design exponentiation...
======================================================================
No power intent for design 'exponentiation'.
Completed checking and loading power intent for design exponentiation (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
===========================================================================================================================
#
# Reading SDC ./constraints.sdc for view: (constraint_mode:default_emulate_constraint_mode)
#
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'clock'
        : A new clock has been defined with the same name as an existing clock.
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/clock'.
        : Existing exception had a name conflict with the newly created exception. The exception created at a later time is maintained.
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:exponentiation/clock'.
            Reading file '/home/gme/guilherme.manske/simuladores/exponentiation/synth/constraints.sdc'
            Reading file '/home/gme/guilherme.manske/simuladores/exponentiation/synth/constraints.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
      Compressed 3 timing exceptions down to 2.
read_sdc completed in 00:00:00 (hh:mm:ss)
  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(run_logical_synthesis.tcl) 59: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 60: puts "Synthesis - mapping and optimization"
Synthesis - mapping and optimization
@file(run_logical_synthesis.tcl) 61: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 63:     syn_generic
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:02 (Dec19) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
      Running additional step before syn_gen...


Stage: pre_early_cg
-----------------------------------------------
| Transform | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
-----------------------------------------------
Mapping ChipWare ICG instances in exponentiation
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
EarlyCg insertion, version 4
[Clock Gating] Propagating constants ...
Multi-threaded constant propagation [4|0] ...
  total runtime for constant propagation: 00:00 walltime (min:sec)
[Clock Gating] Propagating constants done. (0 s.)
[Clock Gating] Reordering datapath muxes ...
[Clock Gating] Reordering datapath muxes done. (0 s.)
[Clock Gating] Decloning datapath insts ...
[Clock Gating] Decloning datapath insts done. (0 s.)
[Clock Gating] Removing redundant muxes pre insertion ...
  total runtime for constant propagation: 00:01 walltime (min:sec)
[Clock Gating] Removing redundant muxes pre insertion done. (1 s.)
  Setting attribute of root '/': 'basic_opto_skip_datapath' = true
[Clock Gating] Clock gating design ...
  Inserting clock-gating logic in netlist from 'design:exponentiation'
Inserting clock-gating logic .....
Required integrated clock-gating cells: 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Type of CG               | Library domain | Async CG | Available                                                                                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| latch_posedge_precontrol | _default_      | No       | TLATNTSCAX12LVT TLATNTSCAX16LVT TLATNTSCAX2LVT TLATNTSCAX20LVT TLATNTSCAX3LVT TLATNTSCAX4LVT TLATNTSCAX6LVT TLATNTSCAX8LVT  | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : A potential clock gating enable was not considered due to the presence of timing exceptions. [POPT-92]
        : Clock gating timing exception awareness can be disabled with the 'lp_clock_gating_exceptions_aware' attribute.
      Timing exceptions are present on potential clock gate enable function: !MULT1/ctl_state_57_15/out_0[2] & !MULT1/ctl_state_57_15/out_0[0] & !mult_serial_NA8_NB120_N128/reset, exception(s) are : exponentiation/reset:/designs/exponentiation/timing/exceptions/path_disables/zipped_path_disable_0
      Timing exceptions are present on potential clock gate enable function: !MULT1/ctl_state_57_15/out_0[0] & !mult_serial_NA8_NB120_N128/reset, exception(s) are : exponentiation/reset:/designs/exponentiation/timing/exceptions/path_disables/zipped_path_disable_0
      Timing exceptions are present on potential clock gate enable function: !MULT1/ctl_state_57_15/out_0[2] & !mult_serial_NA8_NB120_N128/reset | MULT1/regP_reg[0]/q & !mult_serial_NA8_NB120_N128/reset, exception(s) are : exponentiation/reset:/designs/exponentiation/timing/exceptions/path_disables/zipped_path_disable_0
      Timing exceptions are present on potential clock gate enable function: !MULT1/ctl_state_57_15/out_0[2] & !MULT1/ctl_state_57_15/out_0[0] & !mult_serial_NA8_NB120_N128/reset | !MULT1/ctl_state_57_15/out_0[0] & MULT1/regP_reg[0]/q & !mult_serial_NA8_NB120_N128/reset, exception(s) are : exponentiation/reset:/designs/exponentiation/timing/exceptions/path_disables/zipped_path_disable_0
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        1 to 3                    1       3
        4 to 15                   2       16
        64 to 255                 4       508
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
        : Looking for Integrated clock-gating cell in library.
Required integrated clock-gating cells: 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Type of CG               | Library domain | Async CG | Available                                                                                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| latch_posedge_precontrol | _default_      | No       | TLATNTSCAX12LVT TLATNTSCAX16LVT TLATNTSCAX2LVT TLATNTSCAX20LVT TLATNTSCAX3LVT TLATNTSCAX4LVT TLATNTSCAX6LVT TLATNTSCAX8LVT  | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        527		 99%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             6		  1%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         1		  0%
Total flip-flops                        534		100%
Total CG Modules                        7
Info    : Multimode clock gating check is disabled. [TIM-1000]
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
        : This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.
    Automatically cost grouped 14 clock gate paths.
[Clock Gating] Clock gating design done. (0 s.)
  Resetting attribute of root '/': 'basic_opto_skip_datapath' = false
[Clock Gating] Dissolving small equality operators ...
[Clock Gating] Dissolving small equality operators done. (0 s.)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   power_ecg_insertion
PBS_Generic-earlyCG - Elapsed_Time 1, CPU_Time 0.9999970000000005
stamp 'PBS_Generic-earlyCG' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:02 (Dec19) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) | 100.0(100.0) |   14:40:03 (Dec19) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
##Generic Timing Info: typical gate delay   24.4 ps   std_slew:    3.7 ps   std_load:  0.8 fF  for library domain _default_
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: exponentiation, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running DP early constant propagation (netlist exponentiation)...
Running DP early redundancy removal
Completed DP early redundancy removal on exponentiation (runtime = 0.0s)
...done running DP early constant propagation (0 seconds CPU time, netlist exponentiation).
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'MULT1/mux_end_mul_57_15', 'mux_59_28', 'mux_60_26'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
qor: dump_pre_qor for exponentiation (ptr: 0x7fe6773b8f20,pid: 1073109)
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'exponentiation' to generic gates using 'high' effort.
Running Synthesis Turbo Flow Version 3.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: exponentiation, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: exponentiation, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Running Unified Mux Engine Tricks...
          Accepted sweep muxes in module exponentiation for instance(s): mux_cont_91_11
          Accepted sweep muxes in module exponentiation for instance(s): mux_op1_91_11
          Accepted sweep muxes in module exponentiation for instance(s): mux_op2_91_11
          Accepted sweep muxes in module exponentiation for instance(s): mux_resultado_91_11
          Accepted sweep muxes in module exponentiation for instance(s): mux_cont_91_11
          Accepted sweep muxes in module exponentiation for instance(s): mux_op2_91_11
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
-----------------------------------------------
| Trick     | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
| ume_ssm   |       0 |       0 |        0.00 | 
| ume_sweep |       6 |       0 |        0.01 | 
| ume_share |       0 |       0 |        0.00 | 
| ume_ssm   |       0 |       0 |        0.00 | 
| ume_sweep |       0 |       0 |        0.00 | 
| ume_share |       0 |       0 |        0.00 | 
-----------------------------------------------
Begin SDR optimization CTX_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside exponentiation = 0
#Special hiers formed inside mult_serial_NA8_NB120_N128 = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization CTX_region 
Begin SDR optimization UME_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside exponentiation = 0
#Special hiers formed inside mult_serial_NA8_NB120_N128 = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization UME_region 
Starting timing based select reordering [v1.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.061s)
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.006s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 11, runtime: 0.002s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.003s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.060s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: exponentiation, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
-----------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------------------
| hlo_timing_reorder          |       0 |       0 |        0.06 | 
| hlo_recase_casebox          |       0 |       0 |        0.01 | 
| hlo_infer_macro             |       0 |      11 |        0.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |        0.00 | 
| hlo_mux_decode              |       0 |       0 |        0.00 | 
| hlo_chop_mux                |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |        0.00 | 
| hlo_inequality_transform    |       0 |       0 |        0.00 | 
| hlo_reconv_opt              |       0 |       0 |        0.00 | 
| hlo_restructure             |       0 |       0 |        0.00 | 
| hlo_identity_transform      |       0 |       0 |        0.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_optimize_datapath       |       0 |       0 |        0.00 | 
| hlo_datapath_recast         |       0 |       0 |        0.00 | 
| hlo_redundancy_removal_word |       0 |       0 |        0.06 | 
| hlo_clip_mux_input          |       0 |       0 |        0.00 | 
| hlo_clip                    |       0 |       0 |        0.00 | 
| hlo_cleanup                 |       0 |       0 |        0.00 | 
-----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
----------------------------------------------------------
| Trick                | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------
| ume_sweep_aggressive |       0 |       0 |        0.00 | 
| ume_runtime          |       0 |       0 |        0.00 | 
----------------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 1
mux_next_state_32_11 
SOP DEBUG : Module= exponentiation, Cluster= ctl_state_32_11, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_state_32_11.
Number of non-ctl's : 12
RC_CG_OR g14 g528 g529 g530 g532 g547 g548 g549 g550 g551 g553 
SOP DEBUG : Module= mult_serial_NA8_NB120_N128, Cluster= ctl_state_57_15, ctl= 1, Non-ctl= 12
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_state_57_15.
              Info: total 12 bmuxes found, 12 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'exponentiation':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'exponentiation'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 242 
    MaxCSA: weighted_instance_count is 6 
      Timing decrement_unsigned...
        Done timing decrement_unsigned.
      Timing addsub_unsigned_25...
        Done timing addsub_unsigned_25.
Number of non-ctl's : 2
mux_cont_57_15 mux_regP_57_15 
SOP DEBUG : Module= CDN_DP_region_1_0_c7, Cluster= ctl_state_57_15_create, ctl= 1, Non-ctl= 2
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_state_57_15_create.
      Timing decrement_unsigned_26_33...
        Done timing decrement_unsigned_26_33.
Number of non-ctl's : 2
mux_cont_57_15 mux_regP_57_15 
SOP DEBUG : Module= CDN_DP_region_1_0_c1, Cluster= ctl_state_57_15_create, ctl= 1, Non-ctl= 2
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_state_57_15_create.
      Timing decrement_unsigned_26_48...
        Done timing decrement_unsigned_26_48.
Number of non-ctl's : 2
mux_cont_57_15 mux_regP_57_15 
SOP DEBUG : Module= CDN_DP_region_1_0_c2, Cluster= ctl_state_57_15_create, ctl= 1, Non-ctl= 2
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_state_57_15_create.
      Timing decrement_unsigned_26_63...
        Done timing decrement_unsigned_26_63.
Number of non-ctl's : 2
mux_cont_57_15 mux_regP_57_15 
SOP DEBUG : Module= CDN_DP_region_1_0_c3, Cluster= ctl_state_57_15_create, ctl= 1, Non-ctl= 2
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_state_57_15_create.
      Timing decrement_unsigned_26_78...
        Done timing decrement_unsigned_26_78.
Number of non-ctl's : 2
mux_cont_57_15 mux_regP_57_15 
SOP DEBUG : Module= CDN_DP_region_1_0_c4, Cluster= ctl_state_57_15_create, ctl= 1, Non-ctl= 2
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_state_57_15_create.
      Timing decrement_unsigned_26_93...
        Done timing decrement_unsigned_26_93.
Number of non-ctl's : 2
mux_cont_57_15 mux_regP_57_15 
SOP DEBUG : Module= CDN_DP_region_1_0_c5, Cluster= ctl_state_57_15_create, ctl= 1, Non-ctl= 2
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_state_57_15_create.
      Timing decrement_unsigned_26_108...
        Done timing decrement_unsigned_26_108.
Number of non-ctl's : 2
mux_cont_57_15 mux_regP_57_15 
SOP DEBUG : Module= CDN_DP_region_1_0_c6, Cluster= ctl_state_57_15_create, ctl= 1, Non-ctl= 2
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_state_57_15_create.
      Timing decrement_unsigned_26_133...
        Done timing decrement_unsigned_26_133.
CDN_DP_region_1_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_0_c0 in mult_serial_NA8_NB120_N128: area: 28240272585 ,dp = 2 mux = 3  ctl_case = 1  decode = 0  other = 1  sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_0_c1 in mult_serial_NA8_NB120_N128: area: 28213565310 ,dp = 2 mux = 1  ctl_case = 0  decode = 0  other = 534  sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c2 in mult_serial_NA8_NB120_N128: area: 28213565310 ,dp = 2 mux = 1  ctl_case = 0  decode = 0  other = 534  sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c3 in mult_serial_NA8_NB120_N128: area: 28213565310 ,dp = 2 mux = 1  ctl_case = 0  decode = 0  other = 534  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c4 in mult_serial_NA8_NB120_N128: area: 28213565310 ,dp = 2 mux = 1  ctl_case = 0  decode = 0  other = 534  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c5 in mult_serial_NA8_NB120_N128: area: 28213565310 ,dp = 2 mux = 1  ctl_case = 0  decode = 0  other = 534  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c6 in mult_serial_NA8_NB120_N128: area: 28213565310 ,dp = 2 mux = 1  ctl_case = 0  decode = 0  other = 534  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c7 in mult_serial_NA8_NB120_N128: area: 28213565310 ,dp = 2 mux = 1  ctl_case = 0  decode = 0  other = 534  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_1_0_c7 in mult_serial_NA8_NB120_N128: area: 28213565310 ,dp = 2 mux = 1  ctl_case = 0  decode = 0  other = 534  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 28213565310.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      28240272585        28213565310        28213565310        28213565310        28213565310        28213565310        28213565310        28213565310  
##>            WNS         +1417.00           +1415.60           +1415.60           +1415.60           +1415.60           +1415.60           +1415.60           +1415.60  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  1  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START            28240272585 (       )     1417.00 (        )          0 (        )                    0 (       )              
##> rewrite                        START            51326041095 ( +81.75)     1409.80 (   -7.20)          0 (       0)                    0 (  +0.00)              (a,ar) Expr0_from --> Expr0_to
##>                                  END            48281411745 (  -5.93)     1409.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> rewrite                        START            48281411745 (  +0.00)     1409.80 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,ar) Expr1_from --> Expr1_to
##>                                  END            48377557935 (  +0.20)     1409.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            28240272585 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START            28240272585 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START            28240272585 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            28240272585 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START            28240272585 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            28261638405 (  +0.08)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            28261638405 (  +0.08)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            28261638405 (  +0.00)     1417.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START            28213565310 (  -0.17)     1415.60 (   -1.40)          0 (       0)                    0 (  +0.00)              
##>                                  END            28213565310 (  +0.00)     1415.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START            28213565310 (  +0.00)     1415.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            28213565310 (  +0.00)     1415.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START            28213565310 (  +0.00)     1415.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            28213565310 (  +0.00)     1415.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START            28213565310 (  +0.00)     1415.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START            28213565310 (  +0.00)     1415.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            28213565310 (  +0.00)     1415.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            28213565310 (  +0.00)     1415.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START            28213565310 (  +0.00)     1415.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            28213565310 (  +0.00)     1415.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in exponentiation: area: 2750849325 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 2  sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in exponentiation: area: 2750849325 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 2  sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in exponentiation: area: 2750849325 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 2  sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in exponentiation: area: 2750849325 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 2  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in exponentiation: area: 2750849325 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 2  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in exponentiation: area: 2750849325 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 2  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in exponentiation: area: 2750849325 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 2  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in exponentiation: area: 2750849325 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 2  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in exponentiation: area: 2750849325 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 2  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 2750849325.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2750849325         2750849325         2750849325         2750849325         2750849325         2750849325         2750849325         2750849325  
##>            WNS         +1419.00           +1419.00           +1419.00           +1419.00           +1419.00           +1419.00           +1419.00           +1419.00  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             2750849325 (       )     1419.00 (        )          0 (        )                    0 (       )              
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2750849325 (  +0.00)     1419.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 8 
      Timing decrement_unsigned_147...
        Done timing decrement_unsigned_147.
      Timing decrement_unsigned_149_154...
        Done timing decrement_unsigned_149_154.
      Timing decrement_unsigned_149_162...
        Done timing decrement_unsigned_149_162.
      Timing decrement_unsigned_149_170...
        Done timing decrement_unsigned_149_170.
      Timing decrement_unsigned_149_178...
        Done timing decrement_unsigned_149_178.
      Timing decrement_unsigned_149_186...
        Done timing decrement_unsigned_149_186.
      Timing decrement_unsigned_149_194...
        Done timing decrement_unsigned_149_194.
      Timing decrement_unsigned_149_202...
        Done timing decrement_unsigned_149_202.
CDN_DP_region_0_1 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_1_c0 in exponentiation: area: 2900410065 ,dp = 1 mux = 2  ctl_case = 0  decode = 0  other = 1  sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_1_c1 in exponentiation: area: 2884385700 ,dp = 1 mux = 2  ctl_case = 0  decode = 0  other = 1  sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c2 in exponentiation: area: 2884385700 ,dp = 1 mux = 2  ctl_case = 0  decode = 0  other = 1  sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c3 in exponentiation: area: 2884385700 ,dp = 1 mux = 2  ctl_case = 0  decode = 0  other = 1  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c4 in exponentiation: area: 2884385700 ,dp = 1 mux = 2  ctl_case = 0  decode = 0  other = 1  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c5 in exponentiation: area: 2884385700 ,dp = 1 mux = 2  ctl_case = 0  decode = 0  other = 1  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c6 in exponentiation: area: 2884385700 ,dp = 1 mux = 2  ctl_case = 0  decode = 0  other = 1  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c7 in exponentiation: area: 2884385700 ,dp = 1 mux = 2  ctl_case = 0  decode = 0  other = 1  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_1_c7 in exponentiation: area: 2884385700 ,dp = 1 mux = 2  ctl_case = 0  decode = 0  other = 1  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 2884385700.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2900410065         2884385700         2884385700         2884385700         2884385700         2884385700         2884385700         2884385700  
##>            WNS         +1701.30           +1701.30           +1701.30           +1701.30           +1701.30           +1701.30           +1701.30           +1701.30  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             2900410065 (       )     1701.30 (        )          0 (        )                    0 (       )              
##> rewrite                        START             3007239165 (  +3.68)     1697.10 (   -4.20)          0 (       0)                    0 (  +0.00)              (a,ar) Expr2_from --> Expr2_to
##>                                  END             3140775540 (  +4.44)     1697.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             2900410065 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             2900410065 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             2900410065 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2900410065 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             2900410065 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2921775885 (  +0.74)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             2921775885 (  +0.74)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             2921775885 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START             2895068610 (  -0.91)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2884385700 (  -0.37)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START             2884385700 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2884385700 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START             2884385700 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2884385700 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START             2884385700 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2884385700 (  +0.00)     1701.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_1_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Preparing netlist for verification ...
              Done preparing netlist for verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'exponentiation'.
      Removing temporary intermediate hierarchies under exponentiation
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: exponentiation, recur: true)
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.065s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: exponentiation, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: exponentiation, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting timing based select reordering [v1.0] (stage: post_rtlopt, startdef: exponentiation, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.059s)

Stage: post_rtlopt
----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |        0.06 | 
| hlo_logic_reduction        |       0 |       0 |        0.00 | 
| hlo_mux_reorder            |       0 |       0 |        0.00 | 
| hlo_timing_reorder         |       0 |       0 |        0.06 | 
----------------------------------------------------------------
              Optimizing muxes in design 'exponentiation'.
              Optimizing muxes in design 'mult_serial_NA8_NB120_N128'.
              Post blast muxes in design 'exponentiation'.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: exponentiation, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.061s)
Starting timing based select reordering [v1.0] (stage: post_muxopt, startdef: exponentiation, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.059s)

Stage: post_muxopt
--------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------
| hlo_speculation    |       0 |       0 |        0.06 | 
| hlo_timing_reorder |       0 |       0 |        0.06 | 
--------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |  Sev  |Count|                                                                                    Message Text                                                                                     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|CDFG-372|Info   |   26|Bitwidth mismatch in assignment.                                                                                                                                                     |
|        |       |     |Review and make sure the mismatch is intentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments     |
|        |       |     | inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any       |
|        |       |     | bitwidth mismatch that appears in this implicit assignment.                                                                                                                         |
|CDFG-464|Warning|    1|Connected signal is wider than module port.                                                                                                                                          |
|        |       |     |This may cause simulation mismatches between the original and synthesized designs.                                                                                                   |
|CDFG-472|Warning|    2|Unreachable statements for case item.                                                                                                                                                |
|CDFG-567|Info   |    1|Instantiating Subdesign.                                                                                                                                                             |
|CDFG-738|Info   |    1|Common subexpression eliminated.                                                                                                                                                     |
|CDFG-739|Info   |    1|Common subexpression kept.                                                                                                                                                           |
|CDFG-769|Info   |    1|Identified sum-of-products logic to be optimized during syn_generic.                                                                                                                 |
|CWD-19  |Info   |   34|An implementation was inferred.                                                                                                                                                      |
|DPOPT-1 |Info   |    1|Optimizing datapath logic.                                                                                                                                                           |
|DPOPT-2 |Info   |    1|Done optimizing datapath logic.                                                                                                                                                      |
|DPOPT-3 |Info   |    3|Implementing datapath configurations.                                                                                                                                                |
|DPOPT-4 |Info   |    3|Done implementing datapath configurations.                                                                                                                                           |
|DPOPT-6 |Info   |    1|Pre-processed datapath logic.                                                                                                                                                        |
|ELAB-1  |Info   |    1|Elaborating Design.                                                                                                                                                                  |
|ELAB-2  |Info   |    1|Elaborating Subdesign.                                                                                                                                                               |
|ELAB-3  |Info   |    1|Done Elaborating Design.                                                                                                                                                             |
|GLO-34  |Info   |    1|Deleting instances not driving any primary outputs.                                                                                                                                  |
|        |       |     |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list |
|        |       |     | of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the        |
|        |       |     | complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                        |
|LBR-9   |Warning|    2|Library cell has no output pins defined.                                                                                                                                             |
|        |       |     |Add the missing output pin(s)                                                                                                                                                        |
|        |       |     | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no  |
|        |       |     | output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will  |
|        |       |     | not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message   |
|        |       |     | LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)                              |
|        |       |     | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                                                  |
|LBR-41  |Info   |    1|An output library pin lacks a function attribute.                                                                                                                                    |
|        |       |     |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.          |
|LBR-43  |Warning|    3|Libcell has no area attribute.  Defaulting to 0 area.                                                                                                                                |
|        |       |     |Specify a valid area value for the libcell.                                                                                                                                          |
|LBR-155 |Info   |  264|Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                             |
|        |       |     |The 'timing_sense' attribute will be respected.                                                                                                                                      |
|LBR-161 |Info   |    1|Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                           |
|LBR-162 |Info   |  124|Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                              |
|        |       |     |Setting the 'timing_sense' to non_unate.                                                                                                                                             |
|LBR-412 |Info   |    1|Created nominal operating condition.                                                                                                                                                 |
|        |       |     |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)      |
|        |       |     | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                       |
|LBR-518 |Info   |    1|Missing a function attribute in the output pin definition.                                                                                                                           |
|PHYS-129|Info   |  119|Via with no resistance will have a value of '0.0' assigned for resistance value.                                                                                                     |
|        |       |     |If this is the expected behavior, this message can be ignored.                                                                                                                       |
|PHYS-279|Warning|    7|Physical cell not defined in library.                                                                                                                                                |
|        |       |     |Ensure that the proper library files are available and have been imported.                                                                                                           |
|PHYS-752|Info   |    1|Partition Based Synthesis execution skipped.                                                                                                                                         |
|POPT-12 |Info   |    1|Could not find any user created clock-gating module.                                                                                                                                 |
|        |       |     |Looking for Integrated clock-gating cell in library.                                                                                                                                 |
|POPT-92 |Info   |    1|A potential clock gating enable was not considered due to the presence of timing exceptions.                                                                                         |
|        |       |     |Clock gating timing exception awareness can be disabled with the 'lp_clock_gating_exceptions_aware' attribute.                                                                       |
|POPT-96 |Info   |    1|One or more cost groups were automatically created for clock gate enable paths.                                                                                                      |
|        |       |     |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                                                      |
|SDC-201 |Warning|    2|Unsupported SDC command option.                                                                                                                                                      |
|        |       |     |The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.                                                      |
|SYNTH-1 |Info   |    1|Synthesizing.                                                                                                                                                                        |
|TIM-101 |Warning|    1|Replacing existing clock definition.                                                                                                                                                 |
|        |       |     |A new clock has been defined with the same name as an existing clock.                                                                                                                |
|TIM-304 |Info   |    1|Replacing an existing timing exception with another.                                                                                                                                 |
|        |       |     |Existing exception had a name conflict with the newly created exception. The exception created at a later time is maintained.                                                        |
|TIM-1000|Info   |    1|Multimode clock gating check is disabled.                                                                                                                                            |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'exponentiation'...
        Preparing the circuit
          Pruning unused logic
Inserting clock-gating logic .....
Required integrated clock-gating cells: 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Type of CG               | Library domain | Async CG | Available                                                                                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| latch_posedge_precontrol | _default_      | No       | TLATNTSCAX12LVT TLATNTSCAX16LVT TLATNTSCAX2LVT TLATNTSCAX20LVT TLATNTSCAX3LVT TLATNTSCAX4LVT TLATNTSCAX6LVT TLATNTSCAX8LVT  | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        527		 98%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             3		  1%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         4		  1%
Total flip-flops                        534		100%
Total CG Modules                        7
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 14 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) exponentiation...
          Done structuring (delay-based) exponentiation
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
          Structuring (delay-based) cb_oseq_75...
            Starting partial collapsing (xors only) cb_oseq_75
            Finished partial collapsing.
            Starting partial collapsing  cb_oseq_75
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_75
        Mapping component cb_oseq_75...
          Structuring (delay-based) add_unsigned...
            Starting partial collapsing (xors only) add_unsigned
            Finished partial collapsing.
            Starting partial collapsing  add_unsigned
            Finished partial collapsing.
          Done structuring (delay-based) add_unsigned
        Mapping component add_unsigned...
          Structuring (delay-based) cb_oseq_77...
            Starting partial collapsing (xors only) cb_oseq_77
            Finished partial collapsing.
            Starting partial collapsing  cb_oseq_77
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_77
        Mapping component cb_oseq_77...
          Structuring (delay-based) logic partition in exponentiation...
          Done structuring (delay-based) logic partition in exponentiation
        Mapping logic partition in exponentiation...
          Structuring (delay-based) cb_seq_76...
          Done structuring (delay-based) cb_seq_76
        Mapping component cb_seq_76...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------
|  Id   |Sev |Count|                                         Message Text                                          |
--------------------------------------------------------------------------------------------------------------------
|GB-6   |Info|    2|A datapath component has been ungrouped.                                                       |
|POPT-96|Info|    1|One or more cost groups were automatically created for clock gate enable paths.                |
|       |    |     |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.|
--------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'cg_enable_group_clock' target slack:    56 ps
Target path end-point (Pin: MULT1/RC_CG_HIER_INST3/RC_CGIC_INST/E (TLATNTSCAX2LVT/E))

        Pin                        Type          Fanout Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock clock)          <<<    launch                               0 R 
MULT1
  cb_seqi
    state_reg[1]/clk                                                   
    state_reg[1]/q     (u)    unmapped_d_flop         5  4.0           
  cb_seqi/g4_in_1 
  cb_oseqi/cb_seqi_g4_in_1 
    g5542/in_1                                                         
    g5542/z            (u)    unmapped_complex2     123  9.6           
    g5807/in_1                                                         
    g5807/z            (u)    unmapped_or2            2  1.6           
    g7500/in_1                                                         
    g7500/z            (u)    unmapped_and2           1  1.9           
  cb_oseqi/RC_CG_HIER_INST3_enable 
  RC_CG_HIER_INST3/enable 
    RC_CGIC_INST/E   <<< (P)  TLATNTSCAX2LVT                           
    RC_CGIC_INST/CK           setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)                 capture                           2000 R 
                              uncertainty                              
-----------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clock' (path_group 'cg_enable_group_clock')
Start-point  : MULT1/cb_seqi/state_reg[1]/clk
End-point    : MULT1/RC_CG_HIER_INST3/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1518ps.
 
Cost Group 'clock' target slack:    56 ps
Target path end-point (Pin: MULT1/regP_reg[127]/d)

        Pin                     Type          Fanout Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock clock)         <<<  launch                               0 R 
cb_oseqi
  op2_reg[0]/clk                                                    
  op2_reg[0]/q        (u)  unmapped_d_flop         4  3.2           
cb_oseqi/MULT1_B[0] 
MULT1/B[0] 
  add_64_57/B[0] 
    g2/in_1                                                         
    g2/z              (u)  unmapped_nand2          3  2.4           
    g8496/in_0                                                      
    g8496/z           (u)  unmapped_complex2       1  0.8           
    g8339/in_0                                                      
    g8339/z           (u)  unmapped_nand2          3  2.4           
    g8286/in_1                                                      
    g8286/z           (u)  unmapped_nand2          1  0.8           
    g8274/in_1                                                      
    g8274/z           (u)  unmapped_nand2          3  2.4           
    g8243/in_1                                                      
    g8243/z           (u)  unmapped_nand2          1  0.8           
    g8214/in_0                                                      
    g8214/z           (u)  unmapped_nand2          4  3.2           
    g8185/in_0                                                      
    g8185/z           (u)  unmapped_complex2       1  0.8           
    g8179/in_1                                                      
    g8179/z           (u)  unmapped_complex2       3  2.4           
    g8173/in_1                                                      
    g8173/z           (u)  unmapped_nand2          1  0.8           
    g8166/in_1                                                      
    g8166/z           (u)  unmapped_nand2          3  2.4           
    g8156/in_0                                                      
    g8156/z           (u)  unmapped_nand2          1  0.8           
    g8152/in_0                                                      
    g8152/z           (u)  unmapped_nand2          4  3.2           
    g8148/in_1                                                      
    g8148/z           (u)  unmapped_complex2       2  1.6           
    g8144/in_0                                                      
    g8144/z           (u)  unmapped_or2            1  0.8           
    g8139/in_1                                                      
    g8139/z           (u)  unmapped_complex2       4  3.2           
    g8130/in_0                                                      
    g8130/z           (u)  unmapped_complex2       1  0.8           
    g8125/in_1                                                      
    g8125/z           (u)  unmapped_complex2       3  2.4           
    g8124/in_1                                                      
    g8124/z           (u)  unmapped_nand2          1  0.8           
    g8117/in_1                                                      
    g8117/z           (u)  unmapped_nand2          3  2.4           
    g8113/in_1                                                      
    g8113/z           (u)  unmapped_nand2          1  0.8           
    g8112/in_1                                                      
    g8112/z           (u)  unmapped_nand2          4  3.2           
    g8111/in_1                                                      
    g8111/z           (u)  unmapped_complex2       2  1.6           
    g8104/in_0                                                      
    g8104/z           (u)  unmapped_or2            2  1.6           
    g8095/in_1                                                      
    g8095/z           (u)  unmapped_or2            1  0.8           
    g8094/in_1                                                      
    g8094/z           (u)  unmapped_complex2       6  4.8           
    g8081/in_1                                                      
    g8081/z           (u)  unmapped_complex2       1  0.8           
    g8074/in_1                                                      
    g8074/z           (u)  unmapped_complex2       1  0.8           
    g8054/in_0                                                      
    g8054/z           (u)  unmapped_complex2       1  0.8           
    g8044/in_1                                                      
    g8044/z           (u)  unmapped_complex2       1  0.8           
    g8033/in_1                                                      
    g8033/z           (u)  unmapped_nand2          1  0.8           
    g8031/in_1                                                      
    g8031/z           (u)  unmapped_nand2          1  0.8           
    g8029/in_1                                                      
    g8029/z           (u)  unmapped_nand2          1  0.8           
    g8025/in_1                                                      
    g8025/z           (u)  unmapped_nand2          6  4.8           
    g8018/in_1                                                      
    g8018/z           (u)  unmapped_complex2       2  1.6           
    g8016/in_0                                                      
    g8016/z           (u)  unmapped_or2            1  0.8           
    g8004/in_1                                                      
    g8004/z           (u)  unmapped_complex2       6  4.8           
    g7981/in_1                                                      
    g7981/z           (u)  unmapped_complex2       1  0.8           
    g7960/in_1                                                      
    g7960/z           (u)  unmapped_complex2       4  3.2           
    g7934/in_0                                                      
    g7934/z           (u)  unmapped_complex2       2  1.6           
    g7924/in_0                                                      
    g7924/z           (u)  unmapped_or2            1  0.8           
    g7899/in_1                                                      
    g7899/z           (u)  unmapped_complex2       3  2.4           
    g7891/in_1                                                      
    g7891/z           (u)  unmapped_nand2          3  2.4           
    g7886/in_1                                                      
    g7886/z           (u)  unmapped_or2            1  0.8           
    g7877/in_1                                                      
    g7877/z           (u)  unmapped_complex2       5  4.0           
    g7866/in_1                                                      
    g7866/z           (u)  unmapped_complex2       2  1.6           
    g7857/in_0                                                      
    g7857/z           (u)  unmapped_or2            1  0.8           
    g7855/in_1                                                      
    g7855/z           (u)  unmapped_complex2       5  4.0           
    g7830/in_0                                                      
    g7830/z           (u)  unmapped_complex2       1  0.8           
    g7817/in_1                                                      
    g7817/z           (u)  unmapped_complex2       3  2.4           
    g7788/in_1                                                      
    g7788/z           (u)  unmapped_nand2          3  2.4           
    g7779/in_1                                                      
    g7779/z           (u)  unmapped_or2            1  0.8           
    g7751/in_1                                                      
    g7751/z           (u)  unmapped_complex2       4  3.2           
    g7738/in_1                                                      
    g7738/z           (u)  unmapped_complex2       2  1.6           
    g7728/in_1                                                      
    g7728/z           (u)  unmapped_or2            1  0.8           
    g7721/in_1                                                      
    g7721/z           (u)  unmapped_complex2       5  4.0           
    g7703/in_1                                                      
    g7703/z           (u)  unmapped_complex2       2  1.6           
    g7695/in_1                                                      
    g7695/z           (u)  unmapped_or2            1  0.8           
    g7693/in_1                                                      
    g7693/z           (u)  unmapped_complex2       5  4.0           
    g7679/in_1                                                      
    g7679/z           (u)  unmapped_complex2       1  0.8           
    g7661/in_0                                                      
    g7661/z           (u)  unmapped_complex2       3  2.4           
    g7638/in_1                                                      
    g7638/z           (u)  unmapped_nand2          1  0.8           
    g7622/in_1                                                      
    g7622/z           (u)  unmapped_nand2          4  3.2           
    g7603/in_1                                                      
    g7603/z           (u)  unmapped_complex2       1  0.8           
    g7598/in_1                                                      
    g7598/z           (u)  unmapped_complex2       3  2.4           
    g7591/in_1                                                      
    g7591/z           (u)  unmapped_nand2          1  0.8           
    g7590/in_1                                                      
    g7590/z           (u)  unmapped_nand2          3  2.4           
    g7588/in_0                                                      
    g7588/z           (u)  unmapped_or2            1  0.8           
    g7589/in_1                                                      
    g7589/z           (u)  unmapped_nand2          1  0.8           
  add_64_57/Z[119] 
  cb_oseqi/add_64_57_Z[119] 
    g7423/in_1                                                      
    g7423/z           (u)  unmapped_complex2       1  0.8           
    g7133/in_1                                                      
    g7133/z           (u)  unmapped_nand2          1  0.8           
  cb_oseqi/cb_seqi_g5939_z 
  cb_seqi/g5939_z 
    g5950/data1                                                     
    g5950/z           (u)  unmapped_bmux2          1  0.8           
    regP_reg[127]/d   <<<  unmapped_d_flop                          
    regP_reg[127]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)              capture                           2000 R 
                           uncertainty                              
--------------------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Start-point  : cb_oseqi/op2_reg[0]/clk
End-point    : MULT1/cb_seqi/regP_reg[127]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 720ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   534        100.0
Excluded from State Retention     534        100.0
    - Will not convert            534        100.0
      - Preserved                   0          0.0
      - Power intent excluded     534        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

        Computing net loads.
Warning : Automatic CG test connection in generic has been forced on. [POPT-701]
        : Running automatic CG test connection in generic.
        : This feature has been deprecated. It will fully uniquify the design which may impact runtime. This feature will be removed in the next release.
        Connect DFT for clock-gating logic
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design exponentiation, as 'lp_clock_gating_test_signal' is not set.
        : Indicate which test signal to use by setting the attribute 'lp_clock_gating_test_signal'.
PBS_Generic_Opt-Post - Elapsed_Time 11, CPU_Time 11.364821
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:02 (Dec19) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |   8.1(  8.3) |   14:40:03 (Dec19) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:11(00:00:11) |  91.9( 91.7) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:02 (Dec19) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |   8.1(  8.3) |   14:40:03 (Dec19) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:11(00:00:11) |  91.9( 91.7) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Starting post syn_generic ultra-effort Boolean optimization
Redundancy removal succeeded.
Done post syn_generic ultra-effort Boolean optimization (0.00 cpu seconds) (0.00 elapsed cpu seconds)
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'exponentiation' to generic gates.
        Computing net loads.
EarlyCg clean up, version 4
[Clock Gating] Simplifying datapath in light of clock gating ...
[Clock Gating] Simplifying datapath in light of clock gating done. (0 s.)
[Clock Gating] Declone clock gates (post_gen) ...
  Decloning clock-gating logic from design:exponentiation
Clock-Gating declone Status
===========================
Total number of Synthesis inserted clock-gating instances before: 7
Total number of Synthesis inserted clock-gating instances after : 7
Total number of clock-gating instances before: 7
Total number of clock-gating instances after : 7
[Clock Gating] Declone clock gates (post_gen) done. (0 s.)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   power_ecg_cleanup
PBS_Generic-earlyCG_cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-earlyCG_cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:02 (Dec19) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |   8.1(  8.3) |   14:40:03 (Dec19) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:11(00:00:11) |  91.9( 91.7) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(run_logical_synthesis.tcl) 64:     syn_map
#------------------------------------------------------------------------------------
# Root attributes for category: opt
#------------------------------------------------------------------------------------
# Feature                           | Attribute                | Value            
#------------------------------------------------------------------------------------
# Power optimization effort         | design_power_effort      | none (default)   
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false (default)  
#------------------------------------------------------------------------------------

##Generic Timing Info: typical gate delay   24.4 ps   std_slew:    3.7 ps   std_load:  0.8 fF  for library domain _default_
Mapping ChipWare ICG instances in exponentiation
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'exponentiation' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:02 (Dec19) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |   8.1(  8.3) |   14:40:03 (Dec19) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:11(00:00:11) |  91.9( 91.7) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:02 (Dec19) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |   8.1(  8.3) |   14:40:03 (Dec19) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:11(00:00:11) |  91.9( 91.7) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

              Enable datapath components refolding ...
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'exponentiation'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) exponentiation...
          Done structuring (delay-based) exponentiation
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
          Structuring (delay-based) add_unsigned...
          Done structuring (delay-based) add_unsigned
        Mapping component add_unsigned...
          Structuring (delay-based) cb_oseq...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
          Structuring (delay-based) logic partition in exponentiation...
          Done structuring (delay-based) logic partition in exponentiation
        Mapping logic partition in exponentiation...
          Structuring (delay-based) logic partition in exponentiation...
          Done structuring (delay-based) logic partition in exponentiation
        Mapping logic partition in exponentiation...
          Structuring (delay-based) cb_seq_81...
          Done structuring (delay-based) cb_seq_81
        Mapping component cb_seq_81...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
 
Global mapping target info
==========================
Cost Group 'cg_enable_group_clock' target slack:    56 ps
Target path end-point (Pin: MULT1/RC_CG_HIER_INST3/RC_CGIC_INST/E (TLATNTSCAX2LVT/E))

        Pin                        Type          Fanout Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock clock)          <<<    launch                               0 R 
MULT1
  cb_seqi
    state_reg[1]/clk                                                   
    state_reg[1]/q     (u)    unmapped_d_flop         5  4.0           
  cb_seqi/g5542_in_1 
  cb_oseqi/cb_seqi_g5542_in_1 
    g5542/in_1                                                         
    g5542/z            (u)    unmapped_complex2     123  9.6           
    g5807/in_1                                                         
    g5807/z            (u)    unmapped_or2            2  1.6           
    g7508/in_1                                                         
    g7508/z            (u)    unmapped_and2           1  1.9           
  cb_oseqi/RC_CG_HIER_INST3_enable 
  RC_CG_HIER_INST3/enable 
    RC_CGIC_INST/E   <<< (P)  TLATNTSCAX2LVT                           
    RC_CGIC_INST/CK           setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)                 capture                           2000 R 
                              uncertainty                              
-----------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clock' (path_group 'cg_enable_group_clock')
Start-point  : MULT1/cb_seqi/state_reg[1]/clk
End-point    : MULT1/RC_CG_HIER_INST3/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1544ps.
 
Cost Group 'clock' target slack:    56 ps
Target path end-point (Pin: MULT1/regP_reg[127]/d)

        Pin                     Type          Fanout Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock clock)         <<<  launch                               0 R 
cb_seqi3450
  op2_reg[0]/clk                                                    
  op2_reg[0]/q        (u)  unmapped_d_flop         4  3.2           
cb_seqi3450/MULT1_B[0] 
MULT1/B[0] 
  add_64_57/B[0] 
    g2/in_1                                                         
    g2/z              (u)  unmapped_nand2          3  2.4           
    g8496/in_0                                                      
    g8496/z           (u)  unmapped_complex2       1  0.8           
    g8339/in_0                                                      
    g8339/z           (u)  unmapped_nand2          3  2.4           
    g8286/in_1                                                      
    g8286/z           (u)  unmapped_nand2          1  0.8           
    g8274/in_1                                                      
    g8274/z           (u)  unmapped_nand2          3  2.4           
    g8243/in_1                                                      
    g8243/z           (u)  unmapped_nand2          1  0.8           
    g8214/in_0                                                      
    g8214/z           (u)  unmapped_nand2          4  3.2           
    g8185/in_0                                                      
    g8185/z           (u)  unmapped_complex2       1  0.8           
    g8179/in_0                                                      
    g8179/z           (u)  unmapped_complex2       3  2.4           
    g8173/in_1                                                      
    g8173/z           (u)  unmapped_nand2          1  0.8           
    g8166/in_1                                                      
    g8166/z           (u)  unmapped_nand2          3  2.4           
    g8156/in_0                                                      
    g8156/z           (u)  unmapped_nand2          1  0.8           
    g8152/in_0                                                      
    g8152/z           (u)  unmapped_nand2          4  3.2           
    g8148/in_0                                                      
    g8148/z           (u)  unmapped_complex2       2  1.6           
    g8144/in_0                                                      
    g8144/z           (u)  unmapped_or2            1  0.8           
    g8139/in_0                                                      
    g8139/z           (u)  unmapped_complex2       4  3.2           
    g8130/in_0                                                      
    g8130/z           (u)  unmapped_complex2       1  0.8           
    g8125/in_0                                                      
    g8125/z           (u)  unmapped_complex2       3  2.4           
    g8124/in_1                                                      
    g8124/z           (u)  unmapped_nand2          1  0.8           
    g8117/in_1                                                      
    g8117/z           (u)  unmapped_nand2          3  2.4           
    g8113/in_1                                                      
    g8113/z           (u)  unmapped_nand2          1  0.8           
    g8112/in_1                                                      
    g8112/z           (u)  unmapped_nand2          4  3.2           
    g8111/in_0                                                      
    g8111/z           (u)  unmapped_complex2       2  1.6           
    g8104/in_0                                                      
    g8104/z           (u)  unmapped_or2            2  1.6           
    g8095/in_1                                                      
    g8095/z           (u)  unmapped_or2            1  0.8           
    g8094/in_0                                                      
    g8094/z           (u)  unmapped_complex2       5  4.0           
    g8081/in_0                                                      
    g8081/z           (u)  unmapped_complex2       1  0.8           
    g8074/in_0                                                      
    g8074/z           (u)  unmapped_complex2       4  3.2           
    g8054/in_0                                                      
    g8054/z           (u)  unmapped_complex2       1  0.8           
    g8044/in_0                                                      
    g8044/z           (u)  unmapped_complex2       3  2.4           
    g8033/in_1                                                      
    g8033/z           (u)  unmapped_nand2          1  0.8           
    g8031/in_1                                                      
    g8031/z           (u)  unmapped_nand2          3  2.4           
    g8029/in_1                                                      
    g8029/z           (u)  unmapped_nand2          1  0.8           
    g8025/in_1                                                      
    g8025/z           (u)  unmapped_nand2          6  4.8           
    g8018/in_0                                                      
    g8018/z           (u)  unmapped_complex2       2  1.6           
    g8016/in_0                                                      
    g8016/z           (u)  unmapped_or2            1  0.8           
    g8004/in_0                                                      
    g8004/z           (u)  unmapped_complex2       6  4.8           
    g7981/in_0                                                      
    g7981/z           (u)  unmapped_complex2       1  0.8           
    g7960/in_0                                                      
    g7960/z           (u)  unmapped_complex2       4  3.2           
    g7934/in_0                                                      
    g7934/z           (u)  unmapped_complex2       2  1.6           
    g7924/in_0                                                      
    g7924/z           (u)  unmapped_or2            1  0.8           
    g7899/in_0                                                      
    g7899/z           (u)  unmapped_complex2       3  2.4           
    g7891/in_1                                                      
    g7891/z           (u)  unmapped_nand2          3  2.4           
    g7886/in_1                                                      
    g7886/z           (u)  unmapped_or2            1  0.8           
    g7877/in_0                                                      
    g7877/z           (u)  unmapped_complex2       5  4.0           
    g7866/in_0                                                      
    g7866/z           (u)  unmapped_complex2       2  1.6           
    g7857/in_0                                                      
    g7857/z           (u)  unmapped_or2            1  0.8           
    g7855/in_0                                                      
    g7855/z           (u)  unmapped_complex2       5  4.0           
    g7830/in_0                                                      
    g7830/z           (u)  unmapped_complex2       1  0.8           
    g7817/in_0                                                      
    g7817/z           (u)  unmapped_complex2       3  2.4           
    g7788/in_1                                                      
    g7788/z           (u)  unmapped_nand2          3  2.4           
    g7779/in_1                                                      
    g7779/z           (u)  unmapped_or2            1  0.8           
    g7751/in_0                                                      
    g7751/z           (u)  unmapped_complex2       4  3.2           
    g7738/in_0                                                      
    g7738/z           (u)  unmapped_complex2       2  1.6           
    g7728/in_1                                                      
    g7728/z           (u)  unmapped_or2            1  0.8           
    g7721/in_0                                                      
    g7721/z           (u)  unmapped_complex2       5  4.0           
    g7703/in_0                                                      
    g7703/z           (u)  unmapped_complex2       2  1.6           
    g7695/in_1                                                      
    g7695/z           (u)  unmapped_or2            1  0.8           
    g7693/in_0                                                      
    g7693/z           (u)  unmapped_complex2       5  4.0           
    g7679/in_0                                                      
    g7679/z           (u)  unmapped_complex2       1  0.8           
    g7661/in_0                                                      
    g7661/z           (u)  unmapped_complex2       3  2.4           
    g7638/in_1                                                      
    g7638/z           (u)  unmapped_nand2          1  0.8           
    g7622/in_1                                                      
    g7622/z           (u)  unmapped_nand2          4  3.2           
    g7603/in_0                                                      
    g7603/z           (u)  unmapped_complex2       1  0.8           
    g7598/in_0                                                      
    g7598/z           (u)  unmapped_complex2       3  2.4           
    g7591/in_1                                                      
    g7591/z           (u)  unmapped_nand2          1  0.8           
    g7590/in_1                                                      
    g7590/z           (u)  unmapped_nand2          3  2.4           
    g7588/in_0                                                      
    g7588/z           (u)  unmapped_or2            1  0.8           
    g7589/in_1                                                      
    g7589/z           (u)  unmapped_nand2          1  0.8           
  add_64_57/Z[119] 
  cb_seqi/add_64_57_Z[119] 
    g7423/in_0                                                      
    g7423/z           (u)  unmapped_complex2       1  0.8           
    g7133/in_1                                                      
    g7133/z           (u)  unmapped_nand2          1  0.8           
    g7509/data1                                                     
    g7509/z           (u)  unmapped_bmux2          1  0.8           
    regP_reg[127]/d   <<<  unmapped_d_flop                          
    regP_reg[127]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)              capture                           2000 R 
                           uncertainty                              
--------------------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Start-point  : cb_seqi3450/op2_reg[0]/clk
End-point    : MULT1/cb_seqi/regP_reg[127]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 714ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 12 CPUs usable)
          Restructuring (delay-based) logic partition in exponentiation...
          Done restructuring (delay-based) logic partition in exponentiation
        Optimizing logic partition in exponentiation...
          Restructuring (delay-based) cb_seq_81...
          Done restructuring (delay-based) cb_seq_81
        Optimizing component cb_seq_81...
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) logic partition in exponentiation...
          Done restructuring (delay-based) logic partition in exponentiation
        Optimizing logic partition in exponentiation...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Early Area Reclamation for add_unsigned 'very_fast' (slack=22, area=1246)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) cb_oseq...
          Done restructuring (delay-based) cb_oseq
        Optimizing component cb_oseq...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
      Pin                      Type        Fanout  Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clock)              launch                                        0 R 
cb_seqi
  state_reg[0]/CK                                          0    +0       0 R 
  state_reg[0]/Q           DFFRHQX8LVT        139 155.5  123  +121     121 R 
cb_seqi/g2338_in_1 
cb_oseqi/cb_seqi_g2338_in_1 
  g3545/B                                                       +0     121   
  g3545/Y                  NAND2BX1LVT          3   4.7   66   +59     180 F 
  g3533/B                                                       +0     180   
  g3533/Y                  NAND2X1LVT           1   1.9   26   +24     204 R 
cb_oseqi/RC_CG_HIER_INST0_enable 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2LVT                       +0     204   
  RC_CGIC_INST/CK          setup                           0   +14     218 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)              capture                                    2000 R 
                           uncertainty                        -100    1900 R 
-----------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clock' (path_group 'cg_enable_group_clock')
Timing slack :    1682ps 
Start-point  : cb_seqi/state_reg[0]/CK
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

        Pin                  Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock clock)             launch                                     0 R 
MULT1
  cb_seqi
    regP_reg[8]/CK                                     0    +0       0 R 
    regP_reg[8]/Q         SDFFQX1LVT         4  6.2   37   +50      50 R 
  cb_seqi/add_64_57_A[0] 
  add_64_57/A[0] 
    g5332/B                                                 +0      50   
    g5332/Y               NAND2X2LVT         3  5.1   34   +26      77 F 
    g4870/A1                                                +0      77   
    g4870/Y               OAI21X2LVT         2  4.1   35   +27     104 R 
    g4829/A1                                                +0     104   
    g4829/Y               AOI21X2LVT         2  3.8   32   +26     130 F 
    g4818/B                                                 +0     130   
    g4818/Y               NOR2X2LVT          1  2.7   23   +19     150 R 
    g4815/B                                                 +0     150   
    g4815/Y               NOR2X2LVT          2  5.1   21   +15     165 F 
    g4805/B                                                 +0     165   
    g4805/Y               NOR2X4LVT          1  2.7   16   +13     178 R 
    g4803/B                                                 +0     178   
    g4803/Y               NOR2X2LVT          2  3.8   21   +12     190 F 
    g4800/B                                                 +0     190   
    g4800/Y               NOR2X2LVT          1  2.7   22   +17     208 R 
    g4798/B                                                 +0     208   
    g4798/Y               NOR2X2LVT          2  3.8   17   +13     221 F 
    g4795/B                                                 +0     221   
    g4795/Y               NOR2X2LVT          1  2.7   21   +17     238 R 
    g4793/B                                                 +0     238   
    g4793/Y               NOR2X2LVT          2  4.2   18   +14     251 F 
    g4791/B                                                 +0     251   
    g4791/Y               NOR2X2LVT          1  2.7   21   +17     268 R 
    g4788/C0                                                +0     268   
    g4788/Y               AOI211X2LVT        2  4.8   39   +15     283 F 
    g4785/B                                                 +0     283   
    g4785/Y               NOR2X4LVT          2  3.9   20   +17     300 R 
    g4782/B                                                 +0     300   
    g4782/Y               NAND2X2LVT         2  3.8   25   +20     320 F 
    g4778/B                                                 +0     320   
    g4778/Y               NOR2X2LVT          1  2.7   22   +18     338 R 
    g4774/C                                                 +0     338   
    g4774/Y               NOR3X2LVT          2  5.1   24   +16     354 F 
    g4770/B                                                 +0     354   
    g4770/Y               NOR2X4LVT          1  2.7   18   +13     367 R 
    g4765/C0                                                +0     367   
    g4765/Y               AOI211X2LVT        2  4.8   47   +14     382 F 
    g4760/B                                                 +0     382   
    g4760/Y               NOR2X4LVT          3  5.2   25   +20     402 R 
    g4756/B                                                 +0     402   
    g4756/Y               NAND2X2LVT         1  2.5   23   +17     419 F 
    g4752/C                                                 +0     419   
    g4752/Y               NAND3BX2LVT        2  4.1   24   +15     434 R 
    g4746/B                                                 +0     434   
    g4746/Y               NAND2X2LVT         3  4.9   31   +23     457 F 
    g4741/B                                                 +0     457   
    g4741/Y               NOR2X2LVT          1  2.7   26   +19     477 R 
    g4737/C0                                                +0     477   
    g4737/Y               AOI211X2LVT        5  7.4   51   +20     496 F 
    g4731/B                                                 +0     496   
    g4731/Y               NOR2X1LVT          1  2.1   34   +30     526 R 
    g4724/B                                                 +0     526   
    g4724/Y               NOR2X1LVT          2  3.5   30   +21     547 F 
    g4721/B                                                 +0     547   
    g4721/Y               NOR2X1LVT          2  3.2   42   +31     577 R 
    g4712/A                                                 +0     577   
    g4712/Y               AND2X1LVT          2  3.2   21   +32     609 R 
    g4707/A                                                 +0     609   
    g4707/Y               AND2X1LVT          3  4.5   28   +33     642 R 
    g4696/D                                                 +0     642   
    g4696/Y               NAND4X1LVT         1  2.1   58   +38     680 F 
    g4687/B                                                 +0     680   
    g4687/Y               NAND2BX1LVT        4  5.8   45   +34     714 R 
    g4680/C                                                 +0     714   
    g4680/Y               AND3XLLVT          2  3.2   34   +43     757 R 
    g4659/A2                                                +0     757   
    g4659/Y               AOI31X1LVT         3  4.8   86   +56     814 F 
    g4647/B                                                 +0     814   
    g4647/Y               NOR2BX1LVT         3  4.3   62   +51     864 R 
    g4637/D                                                 +0     864   
    g4637/Y               NAND4XLLVT         1  2.1   79   +60     924 F 
    g4621/B                                                 +0     924   
    g4621/Y               NAND2BX1LVT        4  6.0   50   +39     963 R 
    g4597/A2                                                +0     963   
    g4597/Y               AOI31X1LVT         2  3.5   67   +51    1014 F 
    g4588/B                                                 +0    1014   
    g4588/Y               NOR2X1LVT          3  4.3   59   +46    1060 R 
    g4572/D                                                 +0    1060   
    g4572/Y               NAND4BBXLLVT       1  2.1   79   +59    1120 F 
    g4568/C0                                                +0    1120   
    g4568/Y               OAI211X1LVT        2  3.6   53   +33    1152 R 
    g4558/B                                                 +0    1152   
    g4558/Y               NAND2BX1LVT        3  4.3   51   +40    1192 F 
    g4547/D                                                 +0    1192   
    g4547/Y               OR4X1LVT           1  2.1   19   +51    1243 F 
    g4546/C0                                                +0    1243   
    g4546/Y               OAI211X1LVT        2  3.6   53   +20    1263 R 
    g4540/B                                                 +0    1263   
    g4540/Y               NAND2BX1LVT        2  3.4   43   +35    1298 F 
    g4535/A1                                                +0    1298   
    g4535/Y               OAI221X1LVT        3  4.5   74   +50    1348 R 
    g4530/A1N                                               +0    1348   
    g4530/Y               OAI2BB1X1LVT       1  1.9   24   +32    1380 R 
    g4528/A1N                                               +0    1380   
    g4528/Y               OAI2BB1X1LVT       2  3.6   31   +31    1412 R 
    g4527/B                                                 +0    1412   
    g4527/Y               NAND2BX1LVT        2  3.4   39   +30    1441 F 
    g4524/B                                                 +0    1441   
    g4524/Y               NOR2X1LVT          2  3.4   45   +34    1475 R 
    g4523/B                                                 +0    1475   
    g4523/Y               NOR2X1LVT          2  3.5   30   +23    1498 F 
    g4519/A1                                                +0    1498   
    g4519/Y               OAI21X1LVT         1  2.3   37   +29    1527 R 
    g4517/B                                                 +0    1527   
    g4517/Y               XNOR2X1LVT         1  1.9   13   +30    1557 F 
  add_64_57/Z[119] 
  cb_seqi/add_64_57_Z[119] 
    g8925/B1                                                +0    1557   
    g8925/Y               AO22X1LVT          1  1.9   14   +31    1588 F 
    regP_reg[127]/D  <<<  SDFFQX1LVT                        +0    1588   
    regP_reg[127]/CK      setup                        0   +26    1613 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)             capture                                 2000 R 
                          uncertainty                     -100    1900 R 
-------------------------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Timing slack :     287ps 
Start-point  : MULT1/cb_seqi/regP_reg[8]/CK
End-point    : MULT1/cb_seqi/regP_reg[127]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 7774        0 

               Cost Group            Target    Slack    Diff.  Constr.
----------------------------------------------------------------------
    cg_enable_group_clock                56     1682              2000 
                    clock                56      287              2000 

 
Global incremental target info
==============================
Cost Group 'cg_enable_group_clock' target slack:    38 ps
Target path end-point (Pin: RC_CG_HIER_INST0/RC_CGIC_INST/E (TLATNTSCAX2LVT/E))

      Pin                      Type        Fanout  Load Arrival   
                                                   (fF)   (ps)    
------------------------------------------------------------------
(clock clock)       <<<    launch                             0 R 
cb_seqi
  state_reg[0]/CK                                                 
  state_reg[0]/Q           DFFRHQX8LVT        139 155.5           
cb_seqi/g2338_in_1 
cb_oseqi/cb_seqi_g2338_in_1 
  g3545/B                                                         
  g3545/Y                  NAND2BX1LVT          3   4.7           
  g3533/B                                                         
  g3533/Y                  NAND2X1LVT           1   1.9           
cb_oseqi/RC_CG_HIER_INST0_enable 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2LVT                         
  RC_CGIC_INST/CK          setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)              capture                         2000 R 
                           uncertainty                            
------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clock' (path_group 'cg_enable_group_clock')
Start-point  : cb_seqi/state_reg[0]/CK
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

The global mapper estimates a slack for this path of 1438ps.
 
Cost Group 'clock' target slack:    38 ps
Target path end-point (Pin: MULT1/regP_reg[127]/D (SDFFQX1LVT/D))

        Pin                  Type       Fanout Load Arrival   
                                               (fF)   (ps)    
--------------------------------------------------------------
(clock clock)        <<<  launch                          0 R 
MULT1
  cb_seqi
    regP_reg[8]/CK                                            
    regP_reg[8]/Q         SDFFQX1LVT         4  6.2           
  cb_seqi/add_64_57_A[0] 
  add_64_57/A[0] 
    g5332/B                                                   
    g5332/Y               NAND2X2LVT         3  5.1           
    g4870/A1                                                  
    g4870/Y               OAI21X2LVT         2  4.1           
    g4829/A1                                                  
    g4829/Y               AOI21X2LVT         2  3.8           
    g4818/B                                                   
    g4818/Y               NOR2X2LVT          1  2.7           
    g4815/B                                                   
    g4815/Y               NOR2X2LVT          2  5.1           
    g4805/B                                                   
    g4805/Y               NOR2X4LVT          1  2.7           
    g4803/B                                                   
    g4803/Y               NOR2X2LVT          2  3.8           
    g4800/B                                                   
    g4800/Y               NOR2X2LVT          1  2.7           
    g4798/B                                                   
    g4798/Y               NOR2X2LVT          2  3.8           
    g4795/B                                                   
    g4795/Y               NOR2X2LVT          1  2.7           
    g4793/B                                                   
    g4793/Y               NOR2X2LVT          2  4.2           
    g4791/B                                                   
    g4791/Y               NOR2X2LVT          1  2.7           
    g4788/C0                                                  
    g4788/Y               AOI211X2LVT        2  4.8           
    g4785/B                                                   
    g4785/Y               NOR2X4LVT          2  3.9           
    g4782/B                                                   
    g4782/Y               NAND2X2LVT         2  3.8           
    g4778/B                                                   
    g4778/Y               NOR2X2LVT          1  2.7           
    g4774/C                                                   
    g4774/Y               NOR3X2LVT          2  5.1           
    g4770/B                                                   
    g4770/Y               NOR2X4LVT          1  2.7           
    g4765/C0                                                  
    g4765/Y               AOI211X2LVT        2  4.8           
    g4760/B                                                   
    g4760/Y               NOR2X4LVT          3  5.2           
    g4756/B                                                   
    g4756/Y               NAND2X2LVT         1  2.5           
    g4752/C                                                   
    g4752/Y               NAND3BX2LVT        2  4.1           
    g4746/B                                                   
    g4746/Y               NAND2X2LVT         3  4.9           
    g4741/B                                                   
    g4741/Y               NOR2X2LVT          1  2.7           
    g4737/C0                                                  
    g4737/Y               AOI211X2LVT        5  7.4           
    g4731/B                                                   
    g4731/Y               NOR2X1LVT          1  2.1           
    g4724/B                                                   
    g4724/Y               NOR2X1LVT          2  3.5           
    g4721/B                                                   
    g4721/Y               NOR2X1LVT          2  3.2           
    g4712/A                                                   
    g4712/Y               AND2X1LVT          2  3.2           
    g4707/A                                                   
    g4707/Y               AND2X1LVT          3  4.5           
    g4696/D                                                   
    g4696/Y               NAND4X1LVT         1  2.1           
    g4687/B                                                   
    g4687/Y               NAND2BX1LVT        4  5.8           
    g4680/C                                                   
    g4680/Y               AND3XLLVT          2  3.2           
    g4659/A2                                                  
    g4659/Y               AOI31X1LVT         3  4.8           
    g4647/B                                                   
    g4647/Y               NOR2BX1LVT         3  4.3           
    g4637/D                                                   
    g4637/Y               NAND4XLLVT         1  2.1           
    g4621/B                                                   
    g4621/Y               NAND2BX1LVT        4  6.0           
    g4597/A2                                                  
    g4597/Y               AOI31X1LVT         2  3.5           
    g4588/B                                                   
    g4588/Y               NOR2X1LVT          3  4.3           
    g4572/D                                                   
    g4572/Y               NAND4BBXLLVT       1  2.1           
    g4568/C0                                                  
    g4568/Y               OAI211X1LVT        2  3.6           
    g4558/B                                                   
    g4558/Y               NAND2BX1LVT        3  4.3           
    g4547/D                                                   
    g4547/Y               OR4X1LVT           1  2.1           
    g4546/C0                                                  
    g4546/Y               OAI211X1LVT        2  3.6           
    g4540/B                                                   
    g4540/Y               NAND2BX1LVT        2  3.4           
    g4535/A1                                                  
    g4535/Y               OAI221X1LVT        3  4.5           
    g4530/A1N                                                 
    g4530/Y               OAI2BB1X1LVT       1  1.9           
    g4528/A1N                                                 
    g4528/Y               OAI2BB1X1LVT       2  3.6           
    g4527/B                                                   
    g4527/Y               NAND2BX1LVT        2  3.4           
    g4524/B                                                   
    g4524/Y               NOR2X1LVT          2  3.4           
    g4523/B                                                   
    g4523/Y               NOR2X1LVT          2  3.5           
    g4519/A1                                                  
    g4519/Y               OAI21X1LVT         1  2.3           
    g4517/B                                                   
    g4517/Y               XNOR2X1LVT         1  1.9           
  add_64_57/Z[119] 
  cb_seqi/add_64_57_Z[119] 
    g8925/B1                                                  
    g8925/Y               AO22X1LVT          1  1.9           
    regP_reg[127]/D  <<<  SDFFQX1LVT                          
    regP_reg[127]/CK      setup                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)             capture                      2000 R 
                          uncertainty                         
--------------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Start-point  : MULT1/cb_seqi/regP_reg[8]/CK
End-point    : MULT1/cb_seqi/regP_reg[127]/D

The global mapper estimates a slack for this path of 201ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
      Pin                      Type        Fanout  Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clock)              launch                                        0 R 
cb_seqi
  state_reg[0]/CK                                          0    +0       0 R 
  state_reg[0]/Q           DFFRHQX4LVT        139 154.9  234  +176     176 R 
cb_seqi/g2338_in_1 
cb_oseqi/cb_seqi_g2338_in_1 
  g3545/B                                                       +0     176   
  g3545/Y                  NAND2BX1LVT          3   4.7   86   +86     262 F 
  g3533/B                                                       +0     262   
  g3533/Y                  NAND2X1LVT           1   1.9   29   +28     290 R 
cb_oseqi/RC_CG_HIER_INST0_enable 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2LVT                       +0     290   
  RC_CGIC_INST/CK          setup                           0   +14     305 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)              capture                                    2000 R 
                           uncertainty                        -100    1900 R 
-----------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clock' (path_group 'cg_enable_group_clock')
Timing slack :    1595ps 
Start-point  : cb_seqi/state_reg[0]/CK
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

        Pin                  Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock clock)             launch                                     0 R 
MULT1
  cb_seqi
    regP_reg[8]/CK                                     0    +0       0 R 
    regP_reg[8]/Q         SDFFQX1LVT         4  5.4   32   +48      48 R 
  cb_seqi/add_64_57_A[0] 
  add_64_57/A[0] 
    g5332/B                                                 +0      48   
    g5332/Y               NAND2X1LVT         2  3.4   39   +30      78 F 
    g4870/A1                                                +0      78   
    g4870/Y               OAI21X1LVT         2  3.6   52   +38     117 R 
    g4829/A1                                                +0     117   
    g4829/Y               AOI21X1LVT         2  3.5   47   +39     155 F 
    g4818/B                                                 +0     155   
    g4818/Y               NOR2X1LVT          1  2.1   33   +29     184 R 
    g4815/B                                                 +0     184   
    g4815/Y               NOR2X1LVT          2  3.8   26   +21     205 F 
    g4805/B                                                 +0     205   
    g4805/Y               NOR2X2LVT          1  2.1   19   +17     222 R 
    g4803/B                                                 +0     222   
    g4803/Y               NOR2X1LVT          2  3.5   27   +17     239 F 
    g4800/B                                                 +0     239   
    g4800/Y               NOR2X1LVT          1  2.1   30   +24     263 R 
    g4798/B                                                 +0     263   
    g4798/Y               NOR2X1LVT          2  3.9   26   +21     284 F 
    g4795/B                                                 +0     284   
    g4795/Y               NOR2X2LVT          1  2.7   22   +18     302 R 
    g4793/B                                                 +0     302   
    g4793/Y               NOR2X2LVT          2  3.8   17   +13     315 F 
    g4791/B                                                 +0     315   
    g4791/Y               NOR2X2LVT          1  2.7   21   +17     332 R 
    g4788/C0                                                +0     332   
    g4788/Y               AOI211X2LVT        2  3.9   35   +14     346 F 
    g4785/B                                                 +0     346   
    g4785/Y               NOR2X2LVT          2  3.4   28   +22     368 R 
    g5342/B                                                 +0     368   
    g5342/Y               NAND2BX1LVT        2  3.2   37   +28     396 F 
    g4778/B                                                 +0     396   
    g4778/Y               NOR2X1LVT          1  2.1   31   +26     422 R 
    g4774/C                                                 +0     422   
    g4774/Y               NOR3X1LVT          2  3.8   29   +21     443 F 
    g4770/B                                                 +0     443   
    g4770/Y               NOR2X2LVT          1  2.1   20   +17     460 R 
    g4765/C0                                                +0     460   
    g4765/Y               AOI211X1LVT        2  3.9   57   +19     480 F 
    g4760/B                                                 +0     480   
    g4760/Y               NOR2X2LVT          3  4.7   38   +30     510 R 
    g4756/B                                                 +0     510   
    g4756/Y               NAND2X1LVT         1  2.1   29   +25     535 F 
    g4752/C                                                 +0     535   
    g4752/Y               NAND3BX1LVT        2  4.1   35   +23     558 R 
    g4746/B                                                 +0     558   
    g4746/Y               NAND2X2LVT         3  4.9   33   +26     584 F 
    g4741/B                                                 +0     584   
    g4741/Y               NOR2X2LVT          1  2.1   23   +18     602 R 
    g4737/C0                                                +0     602   
    g4737/Y               AOI211X1LVT        5  7.4   81   +30     631 F 
    g4731/B                                                 +0     631   
    g4731/Y               NOR2X1LVT          1  2.1   39   +37     668 R 
    g4724/B                                                 +0     668   
    g4724/Y               NOR2X1LVT          2  3.5   30   +22     690 F 
    g4721/B                                                 +0     690   
    g4721/Y               NOR2X1LVT          2  3.2   42   +31     720 R 
    g5341/AN                                                +0     720   
    g5341/Y               NOR2BX1LVT         2  3.2   42   +36     756 R 
    g4707/A                                                 +0     756   
    g4707/Y               AND2X1LVT          3  4.3   27   +35     791 R 
    g4696/D                                                 +0     791   
    g4696/Y               NAND4XLLVT         1  2.1   78   +51     842 F 
    g4687/B                                                 +0     842   
    g4687/Y               NAND2BX1LVT        4  5.8   49   +38     880 R 
    g4680/C                                                 +0     880   
    g4680/Y               AND3XLLVT          2  3.2   34   +43     924 R 
    g4659/A2                                                +0     924   
    g4659/Y               AOI31X1LVT         3  4.8   86   +56     980 F 
    g4647/B                                                 +0     980   
    g4647/Y               NOR2BX1LVT         3  4.3   62   +51    1030 R 
    g4637/D                                                 +0    1030   
    g4637/Y               NAND4XLLVT         1  2.1   79   +60    1090 F 
    g4621/B                                                 +0    1090   
    g4621/Y               NAND2BX1LVT        4  6.0   50   +39    1130 R 
    g4597/A2                                                +0    1130   
    g4597/Y               AOI31X1LVT         2  3.5   67   +51    1181 F 
    g4588/B                                                 +0    1181   
    g4588/Y               NOR2X1LVT          3  4.3   59   +46    1227 R 
    g4572/D                                                 +0    1227   
    g4572/Y               NAND4BBXLLVT       1  2.1   79   +59    1286 F 
    g4568/C0                                                +0    1286   
    g4568/Y               OAI211X1LVT        2  3.6   53   +33    1319 R 
    g4558/B                                                 +0    1319   
    g4558/Y               NAND2BX1LVT        3  4.3   51   +40    1358 F 
    g4547/D                                                 +0    1358   
    g4547/Y               OR4X1LVT           1  2.1   19   +51    1409 F 
    g4546/C0                                                +0    1409   
    g4546/Y               OAI211X1LVT        2  3.6   53   +20    1429 R 
    g4540/B                                                 +0    1429   
    g4540/Y               NAND2BX1LVT        2  3.4   43   +35    1464 F 
    g4535/A1                                                +0    1464   
    g4535/Y               OAI221X1LVT        2  3.4   63   +44    1508 R 
    g5334/A1N                                               +0    1508   
    g5334/Y               OAI2BB1X1LVT       2  3.4   30   +36    1544 R 
    g4528/A1N                                               +0    1544   
    g4528/Y               OAI2BB1X1LVT       2  3.6   31   +32    1576 R 
    g4527/B                                                 +0    1576   
    g4527/Y               NAND2BX1LVT        2  3.4   39   +30    1605 F 
    g4524/B                                                 +0    1605   
    g4524/Y               NOR2X1LVT          1  2.1   32   +27    1632 R 
    g5335/B                                                 +0    1632   
    g5335/Y               NOR2X1LVT          3  4.6   33   +23    1655 F 
    g4519/A1                                                +0    1655   
    g4519/Y               OAI21X1LVT         1  2.3   37   +30    1685 R 
    g4517/B                                                 +0    1685   
    g4517/Y               XNOR2X1LVT         1  1.9   13   +30    1714 F 
  add_64_57/Z[119] 
  cb_seqi/add_64_57_Z[119] 
    g8925/B1                                                +0    1714   
    g8925/Y               AO22X1LVT          1  1.9   15   +31    1745 F 
    regP_reg[127]/D  <<<  SDFFQX1LVT                        +0    1745   
    regP_reg[127]/CK      setup                        0   +26    1771 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)             capture                                 2000 R 
                          uncertainty                     -100    1900 R 
-------------------------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Timing slack :     129ps 
Start-point  : MULT1/cb_seqi/regP_reg[8]/CK
End-point    : MULT1/cb_seqi/regP_reg[127]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |  Sev  |Count|                                                                 Message Text                                                                  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|PA-7    |Info   |   12|Resetting power analysis results.                                                                                                              |
|        |       |     |All computed switching activities are removed.                                                                                                 |
|PHYS-752|Info   |    1|Partition Based Synthesis execution skipped.                                                                                                   |
|POPT-701|Warning|    1|Automatic CG test connection in generic has been forced on.                                                                                    |
|        |       |     |This feature has been deprecated. It will fully uniquify the design which may impact runtime. This feature will be removed in the next release.|
|POPT-703|Info   |    1|Attribute 'lp_clock_gating_test_signal' is not set.                                                                                            |
|        |       |     |Indicate which test signal to use by setting the attribute 'lp_clock_gating_test_signal'.                                                      |
|SYNTH-2 |Info   |    1|Done synthesizing.                                                                                                                             |
|SYNTH-4 |Info   |    1|Mapping.                                                                                                                                       |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                7386        0 

               Cost Group            Target    Slack    Diff.  Constr.
----------------------------------------------------------------------
    cg_enable_group_clock                38     1595              2000 
                    clock                38      129              2000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   534        100.0
Excluded from State Retention     534        100.0
    - Will not convert            534        100.0
      - Preserved                   0          0.0
      - Power intent excluded     534        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 7, CPU_Time 6.983993000000005
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:02 (Dec19) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |   5.2(  5.3) |   14:40:03 (Dec19) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:11(00:00:11) |  58.7( 57.9) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:27) |  00:00:06(00:00:07) |  36.1( 36.8) |   14:40:21 (Dec19) |   1.04 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/exponentiation/fv_map.fv.json' for netlist 'fv/exponentiation/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/exponentiation/rtl_to_fv_map.do'.
        : RTL names flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 0.985993999999998
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:02 (Dec19) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |   4.9(  5.0) |   14:40:03 (Dec19) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:11(00:00:11) |  55.9( 55.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:27) |  00:00:06(00:00:07) |  34.4( 35.0) |   14:40:21 (Dec19) |   1.04 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:28) |  00:00:00(00:00:01) |   4.9(  5.0) |   14:40:22 (Dec19) |   1.04 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Automatic CG test connection in generic has been forced on. [POPT-701]
        : Running automatic CG test connection in map.
        Connect DFT for clock-gating logic
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design exponentiation, as 'lp_clock_gating_test_signal' is not set.
        Computing net loads.
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.9843560000000018
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:02 (Dec19) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |   4.7(  5.0) |   14:40:03 (Dec19) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:11(00:00:11) |  53.3( 55.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:27) |  00:00:06(00:00:07) |  32.8( 35.0) |   14:40:21 (Dec19) |   1.04 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:28) |  00:00:00(00:00:01) |   4.6(  5.0) |   14:40:22 (Dec19) |   1.04 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:28) |  00:00:00(00:00:00) |   4.6(  0.0) |   14:40:22 (Dec19) |   1.04 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:exponentiation ... 

Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 14 clock gate paths.
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design exponentiation, as 'lp_clock_gating_test_signal' is not set.
  Decloning clock-gating logic from design:exponentiation
Clock-Gating declone Status
===========================
Total number of Synthesis inserted clock-gating instances before: 7
Total number of Synthesis inserted clock-gating instances after : 7
Total number of clock-gating instances before: 7
Total number of clock-gating instances after : 7
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:02 (Dec19) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |   4.7(  5.0) |   14:40:03 (Dec19) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:11(00:00:11) |  53.3( 55.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:27) |  00:00:06(00:00:07) |  32.8( 35.0) |   14:40:21 (Dec19) |   1.04 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:28) |  00:00:00(00:00:01) |   4.6(  5.0) |   14:40:22 (Dec19) |   1.04 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:28) |  00:00:00(00:00:00) |   4.6(  0.0) |   14:40:22 (Dec19) |   1.04 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:22 (Dec19) |   1.04 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  7386        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 7386        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                   7386        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.008259000000002459
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:02 (Dec19) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |   4.7(  5.0) |   14:40:03 (Dec19) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:11(00:00:11) |  53.3( 55.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:27) |  00:00:06(00:00:07) |  32.8( 35.0) |   14:40:21 (Dec19) |   1.04 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:28) |  00:00:00(00:00:01) |   4.6(  5.0) |   14:40:22 (Dec19) |   1.04 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:28) |  00:00:00(00:00:00) |   4.6(  0.0) |   14:40:22 (Dec19) |   1.04 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:22 (Dec19) |   1.04 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:28) |  00:00:00(00:00:00) |  -0.0(  0.0) |   14:40:22 (Dec19) |   1.04 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:02 (Dec19) |  611.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:01) |   4.7(  5.0) |   14:40:03 (Dec19) |  611.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:11(00:00:11) |  53.3( 55.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:14 (Dec19) |   1.04 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:27) |  00:00:06(00:00:07) |  32.8( 35.0) |   14:40:21 (Dec19) |   1.04 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:28) |  00:00:00(00:00:01) |   4.6(  5.0) |   14:40:22 (Dec19) |   1.04 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:28) |  00:00:00(00:00:00) |   4.6(  0.0) |   14:40:22 (Dec19) |   1.04 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:22 (Dec19) |   1.04 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:28) |  00:00:00(00:00:00) |  -0.0(  0.0) |   14:40:22 (Dec19) |   1.04 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:40:22 (Dec19) |   1.04 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      2496     10253      1041
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Pre Cleanup                        0         -         -      2496     10253      1041
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -      1790      5303      1040
##>M:Const Prop                         0       129         0      1790      5303      1040
##>M:Cleanup                            0       129         0      1790      5303      1040
##>M:MBCI                               0         -         -      1790      5303      1040
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Misc                               7
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        8
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'exponentiation'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(run_logical_synthesis.tcl) 65:     syn_opt
Warning : The selected flow setting will be removed in a future release. [SYNTH-33]
        : The use of 'syn_opt' for logical only optimization will be obsolete in a future release.
	Transition to 'syn_opt -logical' or 'syn_opt -spatial'.

        : Contact Cadence support to understand current flows.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'exponentiation' using 'high' effort.
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 14 clock gate paths.
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design exponentiation, as 'lp_clock_gating_test_signal' is not set.
  Decloning clock-gating logic from design:exponentiation
Forcing hierarchical CG on for clock_gating declone -hier
Clock-Gating declone Status
===========================
Total number of Synthesis inserted clock-gating instances before: 7
Total number of Synthesis inserted clock-gating instances after : 7
Total number of clock-gating instances before: 7
Total number of clock-gating instances after : 7
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                  7386        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                 7386        0         0         0        0
 simp_cc_inputs             7385        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                  7385        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 7385        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   7385        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   7385        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  7385        0         0         0        0
 rem_buf                    7383        0         0         0        0
 merge_bi                   7378        0         0         0        0
 rem_inv_qb                 7377        0         0         0        0
 io_phase                   7377        0         0         0        0
 gate_comp                  7368        0         0         0        0
 gcomp_mog                  7342        0         0         0        0
 glob_area                  7338        0         0         0        0
 area_down                  7338        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         1  (        1 /        1 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         3  (        3 /        3 )  0.01
      rem_inv_qb         2  (        2 /        2 )  0.01
    seq_res_area        14  (        0 /        0 )  2.88
        io_phase         4  (        1 /        1 )  0.01
       gate_comp         9  (        8 /        8 )  0.09
       gcomp_mog         4  (        4 /        4 )  0.06
       glob_area        58  (       14 /       58 )  0.02
       area_down         8  (        1 /        1 )  0.02
      size_n_buf         0  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 7338        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   7338        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   7338        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  7338        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         3  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.06
       gcomp_mog         0  (        0 /        0 )  0.05
       glob_area        50  (        0 /       50 )  0.01
       area_down         8  (        0 /        0 )  0.02
      size_n_buf         0  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 7338        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   7338        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |  Sev  |Count|                                                                 Message Text                                                                  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|CFM-1   |Info   |    1|Wrote dofile.                                                                                                                                  |
|CFM-5   |Info   |    1|Wrote formal verification information.                                                                                                         |
|PA-7    |Info   |    4|Resetting power analysis results.                                                                                                              |
|        |       |     |All computed switching activities are removed.                                                                                                 |
|POPT-96 |Info   |    2|One or more cost groups were automatically created for clock gate enable paths.                                                                |
|        |       |     |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                |
|POPT-701|Warning|    1|Automatic CG test connection in generic has been forced on.                                                                                    |
|        |       |     |This feature has been deprecated. It will fully uniquify the design which may impact runtime. This feature will be removed in the next release.|
|POPT-703|Info   |    3|Attribute 'lp_clock_gating_test_signal' is not set.                                                                                            |
|        |       |     |Indicate which test signal to use by setting the attribute 'lp_clock_gating_test_signal'.                                                      |
|SYNTH-5 |Info   |    1|Done mapping.                                                                                                                                  |
|SYNTH-7 |Info   |    1|Incrementally optimizing.                                                                                                                      |
|SYNTH-33|Warning|    1|The selected flow setting will be removed in a future release.                                                                                 |
|        |       |     |Contact Cadence support to understand current flows.                                                                                           |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'exponentiation'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(run_logical_synthesis.tcl) 67: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 68: puts "Write Reports"
Write Reports
@file(run_logical_synthesis.tcl) 69: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 71:     report_gates > ${REPORT_PATH}/${DESIGN}_gate_report.rpt
@file(run_logical_synthesis.tcl) 72:     report_area >> ${REPORT_PATH}/${DESIGN}_area_report.rpt
        Computing net loads.
@file(run_logical_synthesis.tcl) 73:     report_power -unit mW >> ${REPORT_PATH}/${DESIGN}_power_report.rpt
Warning: Library 'fast_vdd1v0' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'fast_vdd1v0' in domain '-1'
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : exponentiation
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: ./report/500/exponentiation_power_report.rpt
@file(run_logical_synthesis.tcl) 74:     report_timing >> ${REPORT_PATH}/${DESIGN}_timing_report.rpt
@file(run_logical_synthesis.tcl) 77: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 78: puts "Write netlist"
Write netlist
@file(run_logical_synthesis.tcl) 79: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 81:     write_hdl > ./${DESIGN}_logic_mapped.v
@file(run_logical_synthesis.tcl) 82:     write_sdf > ./${DESIGN}_logic_mapped.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ./run_logical_synthesis.tcl

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 432s, ST: 44s, FG: 44s, CPU: 1.4%}, MEM {curr: 1.9G, peak: 2.0G, phys curr: 1.0G, phys peak: 1.0G}, SYS {load: 0.2, cpu: 12, total: 31.2G, free: 14.6G}
Abnormal exit.
