import{_ as i}from"./plugin-vue_export-helper-c27b6911.js";import{r as a,o as n,c as s,d as e,e as t,a as r}from"./app-1ed3f6c2.js";const l={},c=e("h2",{id:"software-links",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#software-links","aria-hidden":"true"},"#"),t(),e("strong",null,"Software Links")],-1),p=e("h3",{id:"related-to-ieda",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#related-to-ieda","aria-hidden":"true"},"#"),t(),e("strong",null,"Related to iEDA")],-1),d={href:"https://gitee.com/oscc-project/iEDA",target:"_blank",rel:"noopener noreferrer"},h={href:"https://gitee.com/oscc-project/iFlow",target:"_blank",rel:"noopener noreferrer"},f={href:"https://gitee.com/oscc-project/iMAP-FPGA",target:"_blank",rel:"noopener noreferrer"},u={href:"https://gitee.com/oscc-project/parser",target:"_blank",rel:"noopener noreferrer"},g=e("h3",{id:"related-to-aieda",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#related-to-aieda","aria-hidden":"true"},"#"),t(),e("strong",null,"Related to AiEDA")],-1),m={href:"https://gitee.com/ieda-iai/ai-platform",target:"_blank",rel:"noopener noreferrer"},_={href:"https://gitee.com/oscc-project/i-bm",target:"_blank",rel:"noopener noreferrer"},A={href:"https://gitee.com/oscc-project/delay-prediction",target:"_blank",rel:"noopener noreferrer"},b={href:"https://gitee.com/oscc-project/delay-calibration",target:"_blank",rel:"noopener noreferrer"},k={href:"https://gitee.com/oscc-project/pct-cap",target:"_blank",rel:"noopener noreferrer"},D=e("h2",{id:"software-copyrights",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#software-copyrights","aria-hidden":"true"},"#"),t(),e("strong",null,"Software Copyrights")],-1);function E(j,w){const o=a("ExternalLinkIcon");return n(),s("div",null,[c,p,e("ul",null,[e("li",null,[e("p",null,[t("iEDA ("),e("a",d,[t("https://gitee.com/oscc-project/iEDA"),r(o)]),t("): A 28nm process RTL-GDS II digital chip design platform, creating a high-quality open-source EDA infrastructure and tool platform, supporting EDA academic research, talent cultivation, and key technology incubation. Includes: iLS, iMAP, iNO, iFP, iPDN, iPL, iCTS, iTO, iRT, iDR, iSTA, iPA, iDRC and other tools, as well as basic bases such as analysis, database, evaluation, interface, operation, solver, utility.")])]),e("li",null,[e("p",null,[t("iFlow ("),e("a",h,[t("https://gitee.com/oscc-project/iFlow"),r(o)]),t("): Automated chip back-end design process, supporting 130/110/55/28nm processes, from RTL-GDS II automated back-end design full process.")])]),e("li",null,[e("p",null,[t("iMAP ("),e("a",f,[t("https://gitee.com/oscc-project/iMAP"),r(o)]),t("): FPGA process mapping tool, supporting the generation from AIG to Netlist.")])]),e("li",null,[e("p",null,[t("iParsers ("),e("a",u,[t("https://gitee.com/oscc-project/parser"),r(o)]),t("): Parsers required for EDA standard formats, including verilog, liberty, sdc, spef, sdf, vcd.")])])]),g,e("ul",null,[e("li",null,[e("p",null,[t("AiEDA ("),e("a",m,[t("https://gitee.com/ieda-iai/ai-platform"),r(o)]),t("): Intelligent EDA framework and toolkit, supporting framework models for multiple AI+EDA tasks, supporting flexible invocation of iEDA tools or mainstream commercial EDA tools for researching and training AI+EDA models.")])]),e("li",null,[e("p",null,[t("iBM ("),e("a",_,[t("https://gitee.com/oscc-project/i-bm"),r(o)]),t("): Construction of EDA label datasets.")])]),e("li",null,[e("p",null,[t("AiDelay ("),e("a",A,[t("https://gitee.com/oscc-project/delay-prediction"),r(o)]),t("): Delay model based on wire length fitting.")])]),e("li",null,[e("p",null,[t("AiSTA ("),e("a",b,[t("https://gitee.com/oscc-project/delay-calibration"),r(o)]),t("): Res-Unet timing learning model.")])]),e("li",null,[e("p",null,[t("AiCap ("),e("a",k,[t("https://gitee.com/oscc-project/pct-cap"),r(o)]),t("): 3D capacitance extraction network model represented by point cloud.")])])]),D])}const P=i(l,[["render",E],["__file","softwares.html.vue"]]);export{P as default};
