// Seed: 848443036
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  always @(posedge id_1 or negedge 1) begin
    $display(1, 1, 1'h0, 1, id_2, 1);
    id_1 = 1 - 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_5;
  assign id_3[1 : 1] = id_1;
  assign {id_5[1] == 1, id_1 == 1 - id_1} = 1'b0;
  module_0(
      id_2, id_2
  );
endmodule
