

================================================================
== Vitis HLS Report for 'set3DFloatArray_5'
================================================================
* Date:           Fri Dec 22 00:44:03 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.529 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15492|    15492|  0.155 ms|  0.155 ms|  15492|  15492|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3  |    15490|    15490|         4|          1|          1|  15488|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    187|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     97|    -|
|Register         |        -|    -|     200|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     200|    348|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------+-------------------------+-----------+
    |          Instance          |          Module         | Expression|
    +----------------------------+-------------------------+-----------+
    |mul_mul_5ns_11ns_14_4_1_U1  |mul_mul_5ns_11ns_14_4_1  |    i0 * i1|
    +----------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_171_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln10_fu_217_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln12_fu_244_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln14_fu_290_p2       |         +|   0|  0|  21|          14|          14|
    |add_ln8_1_fu_153_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln8_fu_135_p2        |         +|   0|  0|  21|          14|           1|
    |and_ln10_fu_211_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_147_p2      |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln12_fu_205_p2      |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln8_fu_141_p2       |      icmp|   0|  0|  12|          14|          11|
    |or_ln10_fu_223_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln10_1_fu_159_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln10_2_fu_250_p3  |    select|   0|  0|   9|           1|           1|
    |select_ln10_3_fu_228_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln10_4_fu_263_p3  |    select|   0|  0|   9|           1|          10|
    |select_ln10_5_fu_236_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln10_6_fu_177_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln10_fu_193_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln10_fu_200_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 187|          97|          77|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |  14|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_95_p4  |   9|          2|    5|         10|
    |i_reg_91                   |   9|          2|    5|         10|
    |ii_reg_113                 |   9|          2|    5|         10|
    |iii_reg_124                |   9|          2|    6|         12|
    |indvar_flatten17_reg_80    |   9|          2|   14|         28|
    |indvar_flatten_reg_102     |   9|          2|   11|         22|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  97|         21|   49|        101|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln10_reg_350         |   5|   0|    5|          0|
    |and_ln10_reg_345         |   1|   0|    1|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_reg_91                 |   5|   0|    5|          0|
    |icmp_ln10_reg_317        |   1|   0|    1|          0|
    |icmp_ln8_reg_313         |   1|   0|    1|          0|
    |ii_reg_113               |   5|   0|    5|          0|
    |iii_reg_124              |   6|   0|    6|          0|
    |indvar_flatten17_reg_80  |  14|   0|   14|          0|
    |indvar_flatten_reg_102   |  11|   0|   11|          0|
    |select_ln10_1_reg_325    |   5|   0|    5|          0|
    |select_ln10_3_reg_355    |   6|   0|    6|          0|
    |tmp_2_reg_340            |   5|   0|   10|          5|
    |icmp_ln10_reg_317        |  64|  32|    1|          0|
    |icmp_ln8_reg_313         |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 200|  64|   79|          5|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|array_r_address0  |  out|   14|   ap_memory|            array_r|         array|
|array_r_ce0       |  out|    1|   ap_memory|            array_r|         array|
|array_r_we0       |  out|    1|   ap_memory|            array_r|         array|
|array_r_d0        |  out|   32|   ap_memory|            array_r|         array|
+------------------+-----+-----+------------+-------------------+--------------+

