001000 00000 00001 00000000 00001010 add r1, r0, 10
001000 00000 00001 00000000 00001010 add r1, r1, 10
111111 00000 00000 00000000 00000000 halt


// detect bug in testcase6 when the target of readreg and the target of writereg is the same