ARM GAS  /var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"system_stm32l0xx.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SystemInit,"ax",%progbits
  16              		.align	1
  17              		.global	SystemInit
  18              		.syntax unified
  19              		.code	16
  20              		.thumb_func
  21              		.fpu softvfp
  23              	SystemInit:
  24              	.LFB39:
  25              		.file 1 "Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c"
   1:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /**
   2:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   ******************************************************************************
   3:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @file    system_stm32l0xx.c
   4:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @author  MCD Application Team
   5:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @version V1.7.1
   6:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @date    25-November-2016
   7:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer System Source File.
   8:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *
   9:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *   This file provides two functions and one global variable to be called from 
  10:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *   user application:
  11:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  12:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *                      before branch to main program. This call is made inside
  13:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *                      the "startup_stm32l0xx.s" file.
  14:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *
  15:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  16:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *                                  by the user application to setup the SysTick 
  17:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *                                  timer or configure other parameters.
  18:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *                                     
  19:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  20:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *                                 be called whenever the core clock is changed
  21:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *                                 during program execution.
  22:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *
  23:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *
  24:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   ******************************************************************************
  25:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @attention
  26:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *
  27:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  28:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *
  29:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * Redistribution and use in source and binary forms, with or without modification,
  30:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * are permitted provided that the following conditions are met:
  31:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  32:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *      this list of conditions and the following disclaimer.
  33:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
ARM GAS  /var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s 			page 2


  34:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *      this list of conditions and the following disclaimer in the documentation
  35:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *      and/or other materials provided with the distribution.
  36:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  37:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *      may be used to endorse or promote products derived from this software
  38:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *      without specific prior written permission.
  39:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *
  40:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  41:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  42:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  43:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  44:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  45:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  46:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  47:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  48:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  49:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  50:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *
  51:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   ******************************************************************************
  52:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   */
  53:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
  54:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /** @addtogroup CMSIS
  55:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @{
  56:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   */
  57:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
  58:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /** @addtogroup stm32l0xx_system
  59:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @{
  60:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   */  
  61:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   
  62:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Includes
  63:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @{
  64:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   */
  65:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
  66:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** #include "stm32l0xx.h"
  67:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
  68:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** #if !defined  (HSE_VALUE) 
  69:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   #define HSE_VALUE    ((uint32_t)8000000U) /*!< Value of the External oscillator in Hz */
  70:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** #endif /* HSE_VALUE */
  71:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
  72:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** #if !defined  (MSI_VALUE)
  73:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   #define MSI_VALUE    ((uint32_t)2000000U) /*!< Value of the Internal oscillator in Hz*/
  74:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** #endif /* MSI_VALUE */
  75:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****    
  76:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** #if !defined  (HSI_VALUE)
  77:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   #define HSI_VALUE    ((uint32_t)16000000U) /*!< Value of the Internal oscillator in Hz*/
  78:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** #endif /* HSI_VALUE */
  79:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
  80:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
  81:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /**
  82:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @}
  83:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   */
  84:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
  85:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_TypesDefinitions
  86:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @{
  87:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   */
  88:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
  89:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /**
  90:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @}
ARM GAS  /var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s 			page 3


  91:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   */
  92:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
  93:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Defines
  94:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @{
  95:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   */
  96:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /************************* Miscellaneous Configuration ************************/
  97:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
  98:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
  99:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****      Internal SRAM. */
 100:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /* #define VECT_TAB_SRAM */
 101:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** #define VECT_TAB_OFFSET  0x00U /*!< Vector Table base offset field. 
 102:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****                                    This value must be a multiple of 0x200. */
 103:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /******************************************************************************/
 104:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /**
 105:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @}
 106:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   */
 107:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
 108:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Macros
 109:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @{
 110:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   */
 111:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
 112:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /**
 113:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @}
 114:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   */
 115:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
 116:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Variables
 117:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @{
 118:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   */
 119:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   /* This variable is updated in three ways:
 120:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 121:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 122:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 123:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****          Note: If you use this function to configure the system clock; then there
 124:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 125:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****                variable is updated automatically.
 126:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   */
 127:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   uint32_t SystemCoreClock = 2000000U;
 128:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   const uint8_t AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U
 129:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   const uint8_t APBPrescTable[8] = {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
 130:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   const uint8_t PLLMulTable[9] = {3U, 4U, 6U, 8U, 12U, 16U, 24U, 32U, 48U};
 131:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
 132:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /**
 133:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @}
 134:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   */
 135:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
 136:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_FunctionPrototypes
 137:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @{
 138:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   */
 139:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
 140:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /**
 141:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @}
 142:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   */
 143:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
 144:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Functions
 145:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @{
 146:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   */
 147:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
ARM GAS  /var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s 			page 4


 148:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /**
 149:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @brief  Setup the microcontroller system.
 150:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @param  None
 151:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @retval None
 152:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   */
 153:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** void SystemInit (void)
 154:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** {    
  26              		.loc 1 154 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
 155:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /*!< Set MSION bit */
 156:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   RCC->CR |= (uint32_t)0x00000100U;
  31              		.loc 1 156 0
  32 0000 104B     		ldr	r3, .L2
  33 0002 1968     		ldr	r1, [r3]
  34 0004 8022     		movs	r2, #128
  35 0006 5200     		lsls	r2, r2, #1
  36 0008 0A43     		orrs	r2, r1
  37 000a 1A60     		str	r2, [r3]
 157:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
 158:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
 159:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   RCC->CFGR &= (uint32_t) 0x88FF400CU;
  38              		.loc 1 159 0
  39 000c DA68     		ldr	r2, [r3, #12]
  40 000e 0E49     		ldr	r1, .L2+4
  41 0010 0A40     		ands	r2, r1
  42 0012 DA60     		str	r2, [r3, #12]
 160:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****  
 161:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
 162:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFF6U;
  43              		.loc 1 162 0
  44 0014 1A68     		ldr	r2, [r3]
  45 0016 0D49     		ldr	r1, .L2+8
  46 0018 0A40     		ands	r2, r1
  47 001a 1A60     		str	r2, [r3]
 163:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   
 164:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   /*!< Reset HSI48ON  bit */
 165:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
  48              		.loc 1 165 0
  49 001c 9A68     		ldr	r2, [r3, #8]
  50 001e 0121     		movs	r1, #1
  51 0020 8A43     		bics	r2, r1
  52 0022 9A60     		str	r2, [r3, #8]
 166:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   
 167:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   /*!< Reset HSEBYP bit */
 168:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFFU;
  53              		.loc 1 168 0
  54 0024 1A68     		ldr	r2, [r3]
  55 0026 0A49     		ldr	r1, .L2+12
  56 0028 0A40     		ands	r2, r1
  57 002a 1A60     		str	r2, [r3]
 169:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
 170:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
 171:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   RCC->CFGR &= (uint32_t)0xFF02FFFFU;
  58              		.loc 1 171 0
ARM GAS  /var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s 			page 5


  59 002c DA68     		ldr	r2, [r3, #12]
  60 002e 0949     		ldr	r1, .L2+16
  61 0030 0A40     		ands	r2, r1
  62 0032 DA60     		str	r2, [r3, #12]
 172:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
 173:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   /*!< Disable all interrupts */
 174:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   RCC->CIER = 0x00000000U;
  63              		.loc 1 174 0
  64 0034 0022     		movs	r2, #0
  65 0036 1A61     		str	r2, [r3, #16]
 175:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   
 176:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 177:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** #ifdef VECT_TAB_SRAM
 178:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 179:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** #else
 180:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
  66              		.loc 1 180 0
  67 0038 074B     		ldr	r3, .L2+20
  68 003a 8022     		movs	r2, #128
  69 003c 1205     		lsls	r2, r2, #20
  70 003e 9A60     		str	r2, [r3, #8]
 181:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** #endif
 182:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** }
  71              		.loc 1 182 0
  72              		@ sp needed
  73 0040 7047     		bx	lr
  74              	.L3:
  75 0042 C046     		.align	2
  76              	.L2:
  77 0044 00100240 		.word	1073876992
  78 0048 0C40FF88 		.word	-1996537844
  79 004c F6FFF6FE 		.word	-17367050
  80 0050 FFFFFBFF 		.word	-262145
  81 0054 FFFF02FF 		.word	-16580609
  82 0058 00ED00E0 		.word	-536810240
  83              		.cfi_endproc
  84              	.LFE39:
  86              		.global	__aeabi_uidiv
  87              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  88              		.align	1
  89              		.global	SystemCoreClockUpdate
  90              		.syntax unified
  91              		.code	16
  92              		.thumb_func
  93              		.fpu softvfp
  95              	SystemCoreClockUpdate:
  96              	.LFB40:
 183:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
 184:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** /**
 185:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @brief  Update SystemCoreClock according to Clock Register Values
 186:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 187:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 188:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *         other parameters.
 189:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *           
 190:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 191:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 192:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *         based on this variable will be incorrect.         
ARM GAS  /var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s 			page 6


 193:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *     
 194:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @note   - The system frequency computed by this function is not the real 
 195:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 196:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *           constant and the selected clock source:
 197:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *             
 198:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *           - If SYSCLK source is MSI, SystemCoreClock will contain the MSI 
 199:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *             value as defined by the MSI range.
 200:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *                                   
 201:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 202:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *                                              
 203:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 204:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *                          
 205:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
 206:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 207:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *         
 208:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32l0xx_hal.h file (default value
 209:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 210:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *             in voltage and temperature.   
 211:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *    
 212:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32l0xx_hal.h file (default value
 213:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 214:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 215:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *              have wrong result.
 216:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *                
 217:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *         - The result of this function could be not correct when using fractional
 218:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   *           value for HSE crystal.
 219:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @param  None
 220:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   * @retval None
 221:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   */
 222:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** void SystemCoreClockUpdate (void)
 223:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** {
  97              		.loc 1 223 0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101 0000 10B5     		push	{r4, lr}
 102              	.LCFI0:
 103              		.cfi_def_cfa_offset 8
 104              		.cfi_offset 4, -8
 105              		.cfi_offset 14, -4
 106              	.LVL0:
 224:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   uint32_t tmp = 0U, pllmul = 0U, plldiv = 0U, pllsource = 0U, msirange = 0U;
 225:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
 226:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 227:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 107              		.loc 1 227 0
 108 0002 314B     		ldr	r3, .L14
 109 0004 DA68     		ldr	r2, [r3, #12]
 110 0006 0C23     		movs	r3, #12
 111 0008 1340     		ands	r3, r2
 112              	.LVL1:
 228:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   
 229:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   switch (tmp)
 113              		.loc 1 229 0
 114 000a 042B     		cmp	r3, #4
 115 000c 3AD0     		beq	.L6
 116 000e 1ED9     		bls	.L13
ARM GAS  /var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s 			page 7


 117 0010 082B     		cmp	r3, #8
 118 0012 3BD0     		beq	.L9
 119 0014 0C2B     		cmp	r3, #12
 120 0016 49D1     		bne	.L5
 230:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   {
 231:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****     case 0x00U:  /* MSI used as system clock */
 232:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13U;
 233:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 234:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       break;
 235:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****     case 0x04U:  /* HSI used as system clock */
 236:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       SystemCoreClock = HSI_VALUE;
 237:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       break;
 238:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****     case 0x08U:  /* HSE used as system clock */
 239:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       SystemCoreClock = HSE_VALUE;
 240:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       break;
 241:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****     case 0x0CU:  /* PLL used as system clock */
 242:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 243:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 121              		.loc 1 243 0
 122 0018 2B4A     		ldr	r2, .L14
 123 001a D068     		ldr	r0, [r2, #12]
 124              	.LVL2:
 244:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 125              		.loc 1 244 0
 126 001c D168     		ldr	r1, [r2, #12]
 127              	.LVL3:
 245:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       pllmul = PLLMulTable[(pllmul >> 18U)];
 128              		.loc 1 245 0
 129 001e 800C     		lsrs	r0, r0, #18
 130              	.LVL4:
 131 0020 0F23     		movs	r3, #15
 132              	.LVL5:
 133 0022 0340     		ands	r3, r0
 134 0024 2948     		ldr	r0, .L14+4
 135 0026 C05C     		ldrb	r0, [r0, r3]
 136              	.LVL6:
 246:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       plldiv = (plldiv >> 22U) + 1U;
 137              		.loc 1 246 0
 138 0028 8B0D     		lsrs	r3, r1, #22
 139 002a 0321     		movs	r1, #3
 140              	.LVL7:
 141 002c 1940     		ands	r1, r3
 142 002e 0131     		adds	r1, r1, #1
 143              	.LVL8:
 247:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       
 248:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 144              		.loc 1 248 0
 145 0030 D368     		ldr	r3, [r2, #12]
 146              	.LVL9:
 249:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** 
 250:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       if (pllsource == 0x00U)
 147              		.loc 1 250 0
 148 0032 DB03     		lsls	r3, r3, #15
 149 0034 2ED4     		bmi	.L12
 150              	.LVL10:
 251:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       {
 252:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****         /* HSI oscillator clock selected as PLL clock entry */
ARM GAS  /var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s 			page 8


 253:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****         SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
 151              		.loc 1 253 0
 152 0036 4301     		lsls	r3, r0, #5
 153 0038 1B1A     		subs	r3, r3, r0
 154 003a 9A01     		lsls	r2, r3, #6
 155 003c D31A     		subs	r3, r2, r3
 156 003e DB00     		lsls	r3, r3, #3
 157 0040 1B18     		adds	r3, r3, r0
 158 0042 9802     		lsls	r0, r3, #10
 159              	.LVL11:
 160 0044 FFF7FEFF 		bl	__aeabi_uidiv
 161              	.LVL12:
 162 0048 214B     		ldr	r3, .L14+8
 163 004a 1860     		str	r0, [r3]
 164 004c 0DE0     		b	.L11
 165              	.LVL13:
 166              	.L13:
 229:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   {
 167              		.loc 1 229 0
 168 004e 002B     		cmp	r3, #0
 169 0050 2CD1     		bne	.L5
 232:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 170              		.loc 1 232 0
 171 0052 1D4B     		ldr	r3, .L14
 172              	.LVL14:
 173 0054 5A68     		ldr	r2, [r3, #4]
 174              	.LVL15:
 175 0056 520B     		lsrs	r2, r2, #13
 176 0058 0723     		movs	r3, #7
 177 005a 1340     		ands	r3, r2
 178              	.LVL16:
 233:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       break;
 179              		.loc 1 233 0
 180 005c 0133     		adds	r3, r3, #1
 181              	.LVL17:
 182 005e 8022     		movs	r2, #128
 183 0060 1202     		lsls	r2, r2, #8
 184 0062 9A40     		lsls	r2, r2, r3
 185 0064 1300     		movs	r3, r2
 186              	.LVL18:
 187 0066 1A4A     		ldr	r2, .L14+8
 188 0068 1360     		str	r3, [r2]
 189              	.LVL19:
 190              	.L11:
 254:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       }
 255:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       else
 256:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       {
 257:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****         /* HSE selected as PLL clock entry */
 258:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****         SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
 259:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       }
 260:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       break;
 261:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****     default: /* MSI used as system clock */
 262:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13U;
 263:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 264:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       break;
 265:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   }
 266:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   /* Compute HCLK clock frequency --------------------------------------------*/
ARM GAS  /var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s 			page 9


 267:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   /* Get HCLK prescaler */
 268:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 191              		.loc 1 268 0
 192 006a 174B     		ldr	r3, .L14
 193 006c DA68     		ldr	r2, [r3, #12]
 194 006e 1209     		lsrs	r2, r2, #4
 195 0070 0F23     		movs	r3, #15
 196 0072 1A40     		ands	r2, r3
 197 0074 154B     		ldr	r3, .L14+4
 198 0076 9B18     		adds	r3, r3, r2
 199 0078 1B7B     		ldrb	r3, [r3, #12]
 200              	.LVL20:
 269:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   /* HCLK clock frequency */
 270:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   SystemCoreClock >>= tmp;
 201              		.loc 1 270 0
 202 007a 154A     		ldr	r2, .L14+8
 203 007c 1168     		ldr	r1, [r2]
 204 007e D940     		lsrs	r1, r1, r3
 205 0080 1160     		str	r1, [r2]
 271:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c **** }
 206              		.loc 1 271 0
 207              		@ sp needed
 208 0082 10BD     		pop	{r4, pc}
 209              	.LVL21:
 210              	.L6:
 236:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       break;
 211              		.loc 1 236 0
 212 0084 124B     		ldr	r3, .L14+8
 213              	.LVL22:
 214 0086 134A     		ldr	r2, .L14+12
 215              	.LVL23:
 216 0088 1A60     		str	r2, [r3]
 237:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****     case 0x08U:  /* HSE used as system clock */
 217              		.loc 1 237 0
 218 008a EEE7     		b	.L11
 219              	.LVL24:
 220              	.L9:
 239:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       break;
 221              		.loc 1 239 0
 222 008c 104B     		ldr	r3, .L14+8
 223              	.LVL25:
 224 008e 124A     		ldr	r2, .L14+16
 225              	.LVL26:
 226 0090 1A60     		str	r2, [r3]
 240:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****     case 0x0CU:  /* PLL used as system clock */
 227              		.loc 1 240 0
 228 0092 EAE7     		b	.L11
 229              	.LVL27:
 230              	.L12:
 258:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       }
 231              		.loc 1 258 0
 232 0094 4201     		lsls	r2, r0, #5
 233 0096 121A     		subs	r2, r2, r0
 234 0098 9301     		lsls	r3, r2, #6
 235 009a 9B1A     		subs	r3, r3, r2
 236 009c DB00     		lsls	r3, r3, #3
 237 009e 1B18     		adds	r3, r3, r0
ARM GAS  /var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s 			page 10


 238 00a0 5802     		lsls	r0, r3, #9
 239              	.LVL28:
 240 00a2 FFF7FEFF 		bl	__aeabi_uidiv
 241              	.LVL29:
 242 00a6 0A4B     		ldr	r3, .L14+8
 243 00a8 1860     		str	r0, [r3]
 244 00aa DEE7     		b	.L11
 245              	.LVL30:
 246              	.L5:
 262:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 247              		.loc 1 262 0
 248 00ac 064B     		ldr	r3, .L14
 249              	.LVL31:
 250 00ae 5A68     		ldr	r2, [r3, #4]
 251              	.LVL32:
 252 00b0 520B     		lsrs	r2, r2, #13
 253 00b2 0723     		movs	r3, #7
 254 00b4 1340     		ands	r3, r2
 255              	.LVL33:
 263:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****       break;
 256              		.loc 1 263 0
 257 00b6 0133     		adds	r3, r3, #1
 258              	.LVL34:
 259 00b8 8022     		movs	r2, #128
 260 00ba 1202     		lsls	r2, r2, #8
 261 00bc 9A40     		lsls	r2, r2, r3
 262 00be 1300     		movs	r3, r2
 263              	.LVL35:
 264 00c0 034A     		ldr	r2, .L14+8
 265 00c2 1360     		str	r3, [r2]
 264:Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c ****   }
 266              		.loc 1 264 0
 267 00c4 D1E7     		b	.L11
 268              	.L15:
 269 00c6 C046     		.align	2
 270              	.L14:
 271 00c8 00100240 		.word	1073876992
 272 00cc 00000000 		.word	.LANCHOR1
 273 00d0 00000000 		.word	.LANCHOR0
 274 00d4 0024F400 		.word	16000000
 275 00d8 00127A00 		.word	8000000
 276              		.cfi_endproc
 277              	.LFE40:
 279              		.global	PLLMulTable
 280              		.global	APBPrescTable
 281              		.global	AHBPrescTable
 282              		.global	SystemCoreClock
 283              		.section	.rodata
 284              		.align	2
 285              		.set	.LANCHOR1,. + 0
 288              	PLLMulTable:
 289 0000 03       		.byte	3
 290 0001 04       		.byte	4
 291 0002 06       		.byte	6
 292 0003 08       		.byte	8
 293 0004 0C       		.byte	12
 294 0005 10       		.byte	16
ARM GAS  /var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s 			page 11


 295 0006 18       		.byte	24
 296 0007 20       		.byte	32
 297 0008 30       		.byte	48
 298 0009 000000   		.space	3
 301              	AHBPrescTable:
 302 000c 00       		.byte	0
 303 000d 00       		.byte	0
 304 000e 00       		.byte	0
 305 000f 00       		.byte	0
 306 0010 00       		.byte	0
 307 0011 00       		.byte	0
 308 0012 00       		.byte	0
 309 0013 00       		.byte	0
 310 0014 01       		.byte	1
 311 0015 02       		.byte	2
 312 0016 03       		.byte	3
 313 0017 04       		.byte	4
 314 0018 06       		.byte	6
 315 0019 07       		.byte	7
 316 001a 08       		.byte	8
 317 001b 09       		.byte	9
 320              	APBPrescTable:
 321 001c 00       		.byte	0
 322 001d 00       		.byte	0
 323 001e 00       		.byte	0
 324 001f 00       		.byte	0
 325 0020 01       		.byte	1
 326 0021 02       		.byte	2
 327 0022 03       		.byte	3
 328 0023 04       		.byte	4
 329              		.data
 330              		.align	2
 331              		.set	.LANCHOR0,. + 0
 334              	SystemCoreClock:
 335 0000 80841E00 		.word	2000000
 336              		.text
 337              	.Letext0:
 338              		.file 2 "/opt/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/machine/_default_types.h"
 339              		.file 3 "/opt/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/_stdint.h"
 340              		.file 4 "Drivers/CMSIS/Include/core_cm0plus.h"
 341              		.file 5 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/system_stm32l0xx.h"
 342              		.file 6 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l072xx.h"
 343              		.file 7 "/opt/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/lock.h"
 344              		.file 8 "/opt/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/_types.h"
 345              		.file 9 "/opt/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/include/stddef.h"
 346              		.file 10 "/opt/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/reent.h"
ARM GAS  /var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32l0xx.c
/var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s:16     .text.SystemInit:0000000000000000 $t
/var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s:23     .text.SystemInit:0000000000000000 SystemInit
/var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s:77     .text.SystemInit:0000000000000044 $d
/var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s:88     .text.SystemCoreClockUpdate:0000000000000000 $t
/var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s:95     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
/var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s:271    .text.SystemCoreClockUpdate:00000000000000c8 $d
/var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s:288    .rodata:0000000000000000 PLLMulTable
/var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s:320    .rodata:000000000000001c APBPrescTable
/var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s:301    .rodata:000000000000000c AHBPrescTable
/var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s:334    .data:0000000000000000 SystemCoreClock
/var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s:284    .rodata:0000000000000000 $d
/var/folders/2m/zqg86yyd4hbf56w83tkxjpvr0000gn/T//ccqpLjuY.s:330    .data:0000000000000000 $d

UNDEFINED SYMBOLS
__aeabi_uidiv
