0.7
2020.2
Nov  8 2024
22:36:55
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/AESL_automem_in_data.v,1741341931,systemVerilog,,,,AESL_automem_in_data,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/AESL_automem_kernel.v,1741341931,systemVerilog,,,,AESL_automem_kernel,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/AESL_automem_out_data.v,1741341931,systemVerilog,,,,AESL_automem_out_data,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid.autotb.v,1741341931,systemVerilog,,,/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/fifo_para.vh,apatb_convn_valid_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid.v,1741341916,systemVerilog,,,,convn_valid,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid_ama_addmuladd_10ns_10ns_10s_10ns_10_4_1.v,1741341916,systemVerilog,,,,convn_valid_ama_addmuladd_10ns_10ns_10s_10ns_10_4_1;convn_valid_ama_addmuladd_10ns_10ns_10s_10ns_10_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid_convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4.v,1741341916,systemVerilog,,,,convn_valid_convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid_dadd_64ns_64ns_64_8_full_dsp_1.v,1741341916,systemVerilog,,,,convn_valid_dadd_64ns_64ns_64_8_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid_dmul_64ns_64ns_64_8_max_dsp_1.v,1741341916,systemVerilog,,,,convn_valid_dmul_64ns_64ns_64_8_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid_flow_control_loop_pipe_sequential_init.v,1741341917,systemVerilog,,,,convn_valid_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid_mac_muladd_5s_5s_5ns_5_4_1.v,1741341916,systemVerilog,,,,convn_valid_mac_muladd_5s_5s_5ns_5_4_1;convn_valid_mac_muladd_5s_5s_5ns_5_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid_mul_10s_10s_10_1_1.v,1741341916,systemVerilog,,,,convn_valid_mul_10s_10s_10_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid_mul_31ns_31ns_62_2_1.v,1741341916,systemVerilog,,,,convn_valid_mul_31ns_31ns_62_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/csv_file_dump.svh,1741341931,verilog,,,,,,,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/dataflow_monitor.sv,1741341931,systemVerilog,/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/nodf_module_interface.svh;/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/seq_loop_interface.svh;/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/upc_loop_interface.svh,,/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/dump_file_agent.svh;/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/csv_file_dump.svh;/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/sample_agent.svh;/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/loop_sample_agent.svh;/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/sample_manager.svh;/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/nodf_module_interface.svh;/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/nodf_module_monitor.svh;/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/seq_loop_interface.svh;/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/seq_loop_monitor.svh;/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/upc_loop_interface.svh;/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/dump_file_agent.svh,1741341931,verilog,,,,,,,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/fifo_para.vh,1741341931,verilog,,,,,,,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/ip/xil_defaultlib/convn_valid_dadd_64ns_64ns_64_8_full_dsp_1_ip.v,1741341953,systemVerilog,,,,convn_valid_dadd_64ns_64ns_64_8_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/ip/xil_defaultlib/convn_valid_dmul_64ns_64ns_64_8_max_dsp_1_ip.v,1741341953,systemVerilog,,,,convn_valid_dmul_64ns_64ns_64_8_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/loop_sample_agent.svh,1741341931,verilog,,,,,,,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/nodf_module_interface.svh,1741341931,verilog,,,,nodf_module_intf,,,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/nodf_module_monitor.svh,1741341931,verilog,,,,,,,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/sample_agent.svh,1741341931,verilog,,,,,,,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/sample_manager.svh,1741341931,verilog,,,,,,,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/seq_loop_interface.svh,1741341931,verilog,,,,seq_loop_intf,,,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/seq_loop_monitor.svh,1741341931,verilog,,,,,,,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/upc_loop_interface.svh,1741341931,verilog,,,,upc_loop_intf,,,,,,,,
/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/upc_loop_monitor.svh,1741341931,verilog,,,,,,,,,,,,
