 -verbose -parse -sverilog -d coveruhdm -Isrc/lowrisc_prim_assert_0.1/rtl -Isrc/lowrisc_prim_util_memload_0/rtl src/lowrisc_ip_aes_0.6/rtl/aes_reg_pkg.sv  src/lowrisc_ip_aes_0.6/rtl/aes_sbox_canright_pkg.sv src/lowrisc_ip_edn_pkg_0.1/rtl/edn_pkg.sv src/lowrisc_systems_alert_handler_reg_0.1/rtl/autogen/alert_handler_reg_pkg.sv  src/lowrisc_systems_flash_ctrl_pkg_0.1/rtl/autogen/flash_ctrl_reg_pkg.sv  src/lowrisc_ip_gpio_0.1/rtl/gpio_reg_pkg.sv  src/lowrisc_ip_hmac_0.1/rtl/hmac_reg_pkg.sv  src/lowrisc_ip_otbn_pkg_0.1/rtl/otbn_pkg.sv  src/lowrisc_top_earlgrey_padctrl_reg_0.1/rtl/autogen/padctrl_reg_pkg.sv  src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux_pkg.sv  src/lowrisc_top_earlgrey_pinmux_reg_0.1/rtl/autogen/pinmux_reg_pkg.sv  src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic_reg_pkg.sv  src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer_reg_pkg.sv  src/lowrisc_top_earlgrey_xbar_main_0.1/rtl/autogen/tl_main_pkg.sv  src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey_rnd_cnst_pkg.sv  src/lowrisc_systems_top_earlgrey_pkg_0.1/rtl/autogen/top_earlgrey_pkg.sv  src/lowrisc_ip_usbdev_0.1/rtl/usbdev_reg_pkg.sv  src/lowrisc_top_earlgrey_xbar_main_0.1/rtl/autogen/tl_main_pkg.sv  src/lowrisc_top_earlgrey_xbar_peri_0.1/rtl/autogen/tl_peri_pkg.sv  src/lowrisc_ip_rv_core_ibex_pkg_0.1/rtl/rv_core_ibex_pkg.sv  src/lowrisc_prim_generic_flop_0/rtl/prim_generic_flop.sv  src/lowrisc_prim_generic_flop_2sync_0/rtl/prim_generic_flop_2sync.sv  src/lowrisc_prim_xilinx_clock_mux2_0/rtl/prim_xilinx_clock_mux2.sv  src/lowrisc_prim_xilinx_pad_wrapper_0/rtl/prim_xilinx_pad_wrapper.sv  src/lowrisc_prim_diff_decode_0/rtl/prim_diff_decode.sv  src/lowrisc_prim_generic_clock_mux2_0/rtl/prim_generic_clock_mux2.sv  src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv  src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv  src/lowrisc_prim_generic_ram_2p_0/rtl/prim_generic_ram_2p.sv  src/lowrisc_prim_abstract_clock_inv_0/prim_clock_inv.sv  src/lowrisc_prim_abstract_clock_mux2_0/prim_clock_mux2.sv  src/lowrisc_prim_abstract_flop_0/prim_flop.sv  src/lowrisc_prim_abstract_flop_2sync_0/prim_flop_2sync.sv  src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv  src/lowrisc_prim_lfsr_0.1/rtl/prim_lfsr.sv  src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv  src/lowrisc_systems_alert_handler_reg_0.1/rtl/autogen/alert_handler_reg_top.sv  src/lowrisc_top_earlgrey_padctrl_reg_0.1/rtl/autogen/padctrl_reg_top.sv  src/lowrisc_top_earlgrey_pinmux_reg_0.1/rtl/autogen/pinmux_reg_top.sv  src/lowrisc_systems_pwrmgr_reg_0.1/rtl/autogen/pwrmgr_reg_top.sv  src/lowrisc_ibex_ibex_icache_0.1/rtl/ibex_icache.sv  src/lowrisc_prim_all_0.1/rtl/prim_arbiter_ppc.sv  src/lowrisc_prim_prim_dom_and_2share_0.1/rtl/prim_dom_and_2share.sv  src/lowrisc_prim_all_0.1/rtl/prim_arbiter_fixed.sv  src/lowrisc_prim_all_0.1/rtl/prim_sram_arbiter.sv  src/lowrisc_prim_all_0.1/rtl/prim_fifo_async.sv  src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack.sv  src/lowrisc_prim_all_0.1/rtl/prim_keccak.sv  src/lowrisc_prim_all_0.1/rtl/prim_present.sv  src/lowrisc_prim_all_0.1/rtl/prim_subst_perm.sv  src/lowrisc_prim_all_0.1/rtl/prim_gate_gen.sv  src/lowrisc_prim_all_0.1/rtl/prim_subreg_arb.sv  src/lowrisc_prim_all_0.1/rtl/prim_subreg.sv  src/lowrisc_prim_all_0.1/rtl/prim_subreg_ext.sv  src/lowrisc_prim_generic_clock_inv_0/rtl/prim_generic_clock_inv.sv  src/lowrisc_prim_ram_1p_adv_0.1/rtl/prim_ram_1p_adv.sv  src/lowrisc_prim_all_0.1/rtl/prim_filter.sv  src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_dummy_instr.sv  src/lowrisc_tlul_common_0.1/rtl/tlul_fifo_sync.sv  src/lowrisc_tlul_common_0.1/rtl/tlul_fifo_async.sv  src/lowrisc_tlul_common_0.1/rtl/tlul_assert.sv  src/lowrisc_tlul_common_0.1/rtl/tlul_err.sv  src/lowrisc_tlul_common_0.1/rtl/tlul_assert_multiple.sv  src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv  src/lowrisc_tlul_adapter_sram_0.1/rtl/tlul_adapter_sram.sv  src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_socket_1n.sv  src/lowrisc_tlul_socket_m1_0.1/rtl/tlul_socket_m1.sv  src/lowrisc_tlul_sram2tlul_0.1/rtl/sram2tlul.sv  src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/debug_rom/debug_rom_one_scratch.sv  src/lowrisc_ip_aes_0.6/rtl/aes_reg_top.sv  src/lowrisc_ip_aes_0.6/rtl/aes_core.sv  src/lowrisc_ip_aes_0.6/rtl/aes_sbox.sv  src/lowrisc_ip_aes_0.6/rtl/aes_sbox_lut.sv  src/lowrisc_ip_aes_0.6/rtl/aes_sbox_canright.sv  src/lowrisc_ip_aes_0.6/rtl/aes_sbox_canright_masked_noreuse.sv  src/lowrisc_ip_aes_0.6/rtl/aes_sbox_canright_masked.sv  src/lowrisc_ip_aes_0.6/rtl/aes.sv  src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_reg_wrap.sv  src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler.sv  src/lowrisc_systems_flash_ctrl_0.1/rtl/autogen/flash_ctrl_reg_top.sv  src/lowrisc_systems_flash_ctrl_0.1/rtl/autogen/flash_ctrl.sv  src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_mp.sv  src/lowrisc_ip_gpio_0.1/rtl/gpio.sv  src/lowrisc_ip_gpio_0.1/rtl/gpio_reg_top.sv  src/lowrisc_ip_hmac_0.1/rtl/sha2.sv  src/lowrisc_ip_hmac_0.1/rtl/hmac_reg_top.sv  src/lowrisc_ip_hmac_0.1/rtl/hmac.sv  src/lowrisc_ip_otbn_0.1/rtl/otbn.sv  src/lowrisc_ip_padctrl_component_0.1/rtl/jtag_mux.sv  src/lowrisc_ip_padctrl_component_0.1/rtl/padring.sv  src/lowrisc_ip_padctrl_component_0.1/rtl/padctrl.sv  src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux_wkup.sv  src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux.sv  src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer_reg_top.sv  src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer.sv  src/lowrisc_ip_spi_device_0.1/rtl/spi_device.sv  src/lowrisc_ip_uart_0.1/rtl/uart_reg_top.sv  src/lowrisc_ip_uart_0.1/rtl/uart.sv  src/lowrisc_ip_usbdev_0.1/rtl/usbdev_reg_top.sv  src/lowrisc_ip_usbdev_0.1/rtl/usbdev_iomux.sv  src/lowrisc_ip_usbdev_0.1/rtl/usbdev.sv  src/lowrisc_top_earlgrey_xbar_main_0.1/rtl/autogen/xbar_main.sv  src/lowrisc_top_earlgrey_xbar_peri_0.1/rtl/autogen/xbar_peri.sv  src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr.sv  src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_cdc.sv  src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic_reg_top.sv  src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic.sv  src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_dec.sv  src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_enc.sv  src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey.sv  src/lowrisc_systems_top_earlgrey_nexysvideo_0.1/rtl/clkgen_xil7series.sv  src/lowrisc_systems_top_earlgrey_nexysvideo_0.1/rtl/top_earlgrey_nexysvideo.sv  src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv  src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv  src/lowrisc_constants_top_pkg_0/rtl/top_pkg.sv  src/lowrisc_tlul_headers_0.1/rtl/tlul_pkg.sv  src/lowrisc_prim_util_0.1/rtl/prim_util_pkg.sv  src/lowrisc_systems_rstmgr_reg_0.1/rtl/autogen/rstmgr_reg_pkg.sv  src/lowrisc_systems_pwrmgr_reg_0.1/rtl/autogen/pwrmgr_reg_pkg.sv  src/lowrisc_ip_pwrmgr_pkg_0.1/rtl/pwrmgr_pkg.sv  src/lowrisc_systems_rstmgr_pkg_0.1/rtl/autogen/rstmgr_pkg.sv  src/lowrisc_prim_all_0.1/rtl/prim_alert_pkg.sv  src/lowrisc_ip_aes_0.6/rtl/aes_pkg.sv  src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr_reg_pkg.sv  src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_pkg.sv  src/lowrisc_prim_all_0.1/rtl/prim_esc_pkg.sv  src/lowrisc_prim_all_0.1/rtl/prim_cipher_pkg.sv  src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr_pkg.sv  src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_pkg.sv  src/lowrisc_systems_flash_ctrl_pkg_0.1/rtl/autogen/flash_ctrl_pkg.sv  src/lowrisc_ip_flash_ctrl_pkg_0.1/rtl/flash_phy_pkg.sv  src/lowrisc_ip_hmac_0.1/rtl/hmac_pkg.sv  src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen_reg_pkg.sv  src/lowrisc_ip_otbn_0.1/rtl/otbn_reg_pkg.sv  src/lowrisc_ip_spi_device_0.1/rtl/spi_device_pkg.sv  src/lowrisc_ip_spi_device_0.1/rtl/spi_device_reg_pkg.sv  src/lowrisc_ip_uart_0.1/rtl/uart_reg_pkg.sv  src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_consts_pkg.sv  src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv  src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv  src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv  src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv  src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv  src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv  src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_slow.sv  src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_pmp.sv  src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv  src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv  src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv  src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_ff.sv  src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv  src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv  src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv  src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv
