#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Jun  8 13:03:12 2023
# Process ID: 5056
# Current directory: C:/Users/Praveen/Downloads/FinalLab/FinalLab
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13964 C:\Users\Praveen\Downloads\FinalLab\FinalLab\FinalLab.xpr
# Log file: C:/Users/Praveen/Downloads/FinalLab/FinalLab/vivado.log
# Journal file: C:/Users/Praveen/Downloads/FinalLab/FinalLab\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.xpr
update_compile_order -fileset sources_1
launch_simulation
source TB_NanoProcessor.tcl
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/TB_NanoProcessor/UUT/Program_Counter_3_0/MemorySelect}} 
relaunch_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_Adder_3 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
relaunch_sim
launch_simulation
source TB_Adder_3.tcl
synth_design -rtl -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_Multiplexer_2_3 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source TB_Multiplexer_2_3.tcl
relaunch_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_NanoProcessor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
relaunch_sim
current_sim simulation_1
close_sim
launch_simulation
source TB_NanoProcessor.tcl
current_wave_config {Untitled 4}
add_wave {{/TB_NanoProcessor/UUT/Program_Counter_3_0/MemorySelect}} 
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.runs/impl_1/NanoProcessor.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.runs/impl_1/NanoProcessor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
save_wave_config {C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav.wcfg
set_property xsim.view C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav.wcfg [get_filesets sim_1]
close_sim
current_sim simulation_3
launch_simulation
open_wave_config C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav.wcfg
source TB_NanoProcessor.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_Instruction_Decoder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
open_wave_config C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav.wcfg
source TB_Instruction_Decoder.tcl
update_compile_order -fileset sim_1
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav.wcfg
source TB_Instruction_Decoder.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav.wcfg
source TB_Instruction_Decoder.tcl
current_sim simulation_5
close_sim
current_sim simulation_8
close_sim
current_sim simulation_3
close_sim
close_sim
launch_simulation
open_wave_config C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav.wcfg
source TB_Instruction_Decoder.tcl
close_sim
