

================================================================
== Vitis HLS Report for 'load_weights_first_layer'
================================================================
* Date:           Wed Nov  3 22:44:30 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1327|     1327|  5.308 us|  5.308 us|  1327|  1327|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%gat_net_scoring_fn_target_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_scoring_fn_target_fixed" [GAT_compute.cc:274]   --->   Operation 37 'read' 'gat_net_scoring_fn_target_fixed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gat_net_scoring_fn_target_fixed_read, i32 2, i32 63" [GAT_compute.cc:274]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln274 = sext i62 %trunc_ln" [GAT_compute.cc:274]   --->   Operation 39 'sext' 'sext_ln274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln274" [GAT_compute.cc:274]   --->   Operation 40 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [7/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64" [GAT_compute.cc:274]   --->   Operation 41 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 42 [6/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64" [GAT_compute.cc:274]   --->   Operation 42 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 43 [5/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64" [GAT_compute.cc:274]   --->   Operation 43 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 44 [4/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64" [GAT_compute.cc:274]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 45 [3/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64" [GAT_compute.cc:274]   --->   Operation 45 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 46 [2/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64" [GAT_compute.cc:274]   --->   Operation 46 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 47 [1/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64" [GAT_compute.cc:274]   --->   Operation 47 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln274 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2, i32 %mem, i62 %trunc_ln, i28 %scoring_fn_target_V_0, i28 %scoring_fn_target_V_1, i28 %scoring_fn_target_V_2, i28 %scoring_fn_target_V_3, i28 %scoring_fn_target_V_4, i28 %scoring_fn_target_V_5, i28 %scoring_fn_target_V_6, i28 %scoring_fn_target_V_7, i28 %scoring_fn_target_V_8, i28 %scoring_fn_target_V_9, i28 %scoring_fn_target_V_10, i28 %scoring_fn_target_V_11, i28 %scoring_fn_target_V_12, i28 %scoring_fn_target_V_13, i28 %scoring_fn_target_V_14, i28 %scoring_fn_target_V_15" [GAT_compute.cc:274]   --->   Operation 48 'call' 'call_ln274' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln274 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2, i32 %mem, i62 %trunc_ln, i28 %scoring_fn_target_V_0, i28 %scoring_fn_target_V_1, i28 %scoring_fn_target_V_2, i28 %scoring_fn_target_V_3, i28 %scoring_fn_target_V_4, i28 %scoring_fn_target_V_5, i28 %scoring_fn_target_V_6, i28 %scoring_fn_target_V_7, i28 %scoring_fn_target_V_8, i28 %scoring_fn_target_V_9, i28 %scoring_fn_target_V_10, i28 %scoring_fn_target_V_11, i28 %scoring_fn_target_V_12, i28 %scoring_fn_target_V_13, i28 %scoring_fn_target_V_14, i28 %scoring_fn_target_V_15" [GAT_compute.cc:274]   --->   Operation 49 'call' 'call_ln274' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%gat_net_scoring_fn_source_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_scoring_fn_source_fixed" [GAT_compute.cc:274]   --->   Operation 50 'read' 'gat_net_scoring_fn_source_fixed_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gat_net_scoring_fn_source_fixed_read, i32 2, i32 63" [GAT_compute.cc:280]   --->   Operation 51 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln280 = sext i62 %trunc_ln9" [GAT_compute.cc:280]   --->   Operation 52 'sext' 'sext_ln280' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%mem_addr_4 = getelementptr i32 %mem, i64 %sext_ln280" [GAT_compute.cc:280]   --->   Operation 53 'getelementptr' 'mem_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [7/7] (2.92ns)   --->   "%empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 64" [GAT_compute.cc:280]   --->   Operation 54 'readreq' 'empty_86' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 55 [6/7] (2.92ns)   --->   "%empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 64" [GAT_compute.cc:280]   --->   Operation 55 'readreq' 'empty_86' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 56 [5/7] (2.92ns)   --->   "%empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 64" [GAT_compute.cc:280]   --->   Operation 56 'readreq' 'empty_86' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 57 [4/7] (2.92ns)   --->   "%empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 64" [GAT_compute.cc:280]   --->   Operation 57 'readreq' 'empty_86' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 58 [3/7] (2.92ns)   --->   "%empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 64" [GAT_compute.cc:280]   --->   Operation 58 'readreq' 'empty_86' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 59 [2/7] (2.92ns)   --->   "%empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 64" [GAT_compute.cc:280]   --->   Operation 59 'readreq' 'empty_86' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 60 [1/7] (2.92ns)   --->   "%empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 64" [GAT_compute.cc:280]   --->   Operation 60 'readreq' 'empty_86' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln280 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4, i32 %mem, i62 %trunc_ln9, i28 %scoring_fn_source_V_0, i28 %scoring_fn_source_V_1, i28 %scoring_fn_source_V_2, i28 %scoring_fn_source_V_3, i28 %scoring_fn_source_V_4, i28 %scoring_fn_source_V_5, i28 %scoring_fn_source_V_6, i28 %scoring_fn_source_V_7, i28 %scoring_fn_source_V_8, i28 %scoring_fn_source_V_9, i28 %scoring_fn_source_V_10, i28 %scoring_fn_source_V_11, i28 %scoring_fn_source_V_12, i28 %scoring_fn_source_V_13, i28 %scoring_fn_source_V_14, i28 %scoring_fn_source_V_15" [GAT_compute.cc:280]   --->   Operation 61 'call' 'call_ln280' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln280 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4, i32 %mem, i62 %trunc_ln9, i28 %scoring_fn_source_V_0, i28 %scoring_fn_source_V_1, i28 %scoring_fn_source_V_2, i28 %scoring_fn_source_V_3, i28 %scoring_fn_source_V_4, i28 %scoring_fn_source_V_5, i28 %scoring_fn_source_V_6, i28 %scoring_fn_source_V_7, i28 %scoring_fn_source_V_8, i28 %scoring_fn_source_V_9, i28 %scoring_fn_source_V_10, i28 %scoring_fn_source_V_11, i28 %scoring_fn_source_V_12, i28 %scoring_fn_source_V_13, i28 %scoring_fn_source_V_14, i28 %scoring_fn_source_V_15" [GAT_compute.cc:280]   --->   Operation 62 'call' 'call_ln280' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 2.92>
ST_19 : Operation 63 [1/1] (0.00ns)   --->   "%gat_net_linear_proj_weight_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_linear_proj_weight_fixed" [GAT_compute.cc:274]   --->   Operation 63 'read' 'gat_net_linear_proj_weight_fixed_read' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gat_net_linear_proj_weight_fixed_read, i32 2, i32 63" [GAT_compute.cc:286]   --->   Operation 64 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln286 = sext i62 %trunc_ln1" [GAT_compute.cc:286]   --->   Operation 65 'sext' 'sext_ln286' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 66 [1/1] (0.00ns)   --->   "%mem_addr_5 = getelementptr i32 %mem, i64 %sext_ln286" [GAT_compute.cc:286]   --->   Operation 66 'getelementptr' 'mem_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 67 [7/7] (2.92ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 576" [GAT_compute.cc:286]   --->   Operation 67 'readreq' 'empty_87' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.92>
ST_20 : Operation 68 [6/7] (2.92ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 576" [GAT_compute.cc:286]   --->   Operation 68 'readreq' 'empty_87' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.92>
ST_21 : Operation 69 [5/7] (2.92ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 576" [GAT_compute.cc:286]   --->   Operation 69 'readreq' 'empty_87' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.92>
ST_22 : Operation 70 [4/7] (2.92ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 576" [GAT_compute.cc:286]   --->   Operation 70 'readreq' 'empty_87' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.92>
ST_23 : Operation 71 [3/7] (2.92ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 576" [GAT_compute.cc:286]   --->   Operation 71 'readreq' 'empty_87' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.92>
ST_24 : Operation 72 [2/7] (2.92ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 576" [GAT_compute.cc:286]   --->   Operation 72 'readreq' 'empty_87' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.92>
ST_25 : Operation 73 [1/7] (2.92ns)   --->   "%empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 576" [GAT_compute.cc:286]   --->   Operation 73 'readreq' 'empty_87' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 74 [2/2] (0.00ns)   --->   "%call_ln286 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6, i32 %mem, i62 %trunc_ln1, i28 %linear_proj_weight_V_0, i28 %linear_proj_weight_V_1, i28 %linear_proj_weight_V_2, i28 %linear_proj_weight_V_3, i28 %linear_proj_weight_V_4, i28 %linear_proj_weight_V_5, i28 %linear_proj_weight_V_6, i28 %linear_proj_weight_V_7, i28 %linear_proj_weight_V_8" [GAT_compute.cc:286]   --->   Operation 74 'call' 'call_ln286' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln286 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6, i32 %mem, i62 %trunc_ln1, i28 %linear_proj_weight_V_0, i28 %linear_proj_weight_V_1, i28 %linear_proj_weight_V_2, i28 %linear_proj_weight_V_3, i28 %linear_proj_weight_V_4, i28 %linear_proj_weight_V_5, i28 %linear_proj_weight_V_6, i28 %linear_proj_weight_V_7, i28 %linear_proj_weight_V_8" [GAT_compute.cc:286]   --->   Operation 75 'call' 'call_ln286' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 2.92>
ST_28 : Operation 76 [1/1] (0.00ns)   --->   "%gat_net_skip_proj_weight_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_skip_proj_weight_fixed" [GAT_compute.cc:274]   --->   Operation 76 'read' 'gat_net_skip_proj_weight_fixed_read' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gat_net_skip_proj_weight_fixed_read, i32 2, i32 63" [GAT_compute.cc:292]   --->   Operation 77 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln292 = sext i62 %trunc_ln2" [GAT_compute.cc:292]   --->   Operation 78 'sext' 'sext_ln292' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 79 [1/1] (0.00ns)   --->   "%mem_addr_6 = getelementptr i32 %mem, i64 %sext_ln292" [GAT_compute.cc:292]   --->   Operation 79 'getelementptr' 'mem_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 80 [7/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 576" [GAT_compute.cc:292]   --->   Operation 80 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.92>
ST_29 : Operation 81 [6/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 576" [GAT_compute.cc:292]   --->   Operation 81 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.92>
ST_30 : Operation 82 [5/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 576" [GAT_compute.cc:292]   --->   Operation 82 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.92>
ST_31 : Operation 83 [4/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 576" [GAT_compute.cc:292]   --->   Operation 83 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.92>
ST_32 : Operation 84 [3/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 576" [GAT_compute.cc:292]   --->   Operation 84 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.92>
ST_33 : Operation 85 [2/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 576" [GAT_compute.cc:292]   --->   Operation 85 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.92>
ST_34 : Operation 86 [1/7] (2.92ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 576" [GAT_compute.cc:292]   --->   Operation 86 'readreq' 'empty_88' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln292 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8, i32 %mem, i62 %trunc_ln2, i28 %skip_proj_weight_V_0, i28 %skip_proj_weight_V_1, i28 %skip_proj_weight_V_2, i28 %skip_proj_weight_V_3, i28 %skip_proj_weight_V_4, i28 %skip_proj_weight_V_5, i28 %skip_proj_weight_V_6, i28 %skip_proj_weight_V_7, i28 %skip_proj_weight_V_8" [GAT_compute.cc:292]   --->   Operation 87 'call' 'call_ln292' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_51, i32 0, i32 0, void @empty_50, i32 0, i32 100000, void @empty_24, void @empty_49, void @empty_50, i32 16, i32 16, i32 16, i32 16, void @empty_50, void @empty_50"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln292 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8, i32 %mem, i62 %trunc_ln2, i28 %skip_proj_weight_V_0, i28 %skip_proj_weight_V_1, i28 %skip_proj_weight_V_2, i28 %skip_proj_weight_V_3, i28 %skip_proj_weight_V_4, i28 %skip_proj_weight_V_5, i28 %skip_proj_weight_V_6, i28 %skip_proj_weight_V_7, i28 %skip_proj_weight_V_8" [GAT_compute.cc:292]   --->   Operation 89 'call' 'call_ln292' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln298 = ret" [GAT_compute.cc:298]   --->   Operation 90 'ret' 'ret_ln298' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.92ns
The critical path consists of the following:
	wire read operation ('gat_net_scoring_fn_target_fixed_read', GAT_compute.cc:274) on port 'gat_net_scoring_fn_target_fixed' (GAT_compute.cc:274) [60]  (0 ns)
	'getelementptr' operation ('mem_addr', GAT_compute.cc:274) [63]  (0 ns)
	bus request operation ('empty', GAT_compute.cc:274) on port 'mem' (GAT_compute.cc:274) [64]  (2.92 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', GAT_compute.cc:274) on port 'mem' (GAT_compute.cc:274) [64]  (2.92 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', GAT_compute.cc:274) on port 'mem' (GAT_compute.cc:274) [64]  (2.92 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', GAT_compute.cc:274) on port 'mem' (GAT_compute.cc:274) [64]  (2.92 ns)

 <State 5>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', GAT_compute.cc:274) on port 'mem' (GAT_compute.cc:274) [64]  (2.92 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', GAT_compute.cc:274) on port 'mem' (GAT_compute.cc:274) [64]  (2.92 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', GAT_compute.cc:274) on port 'mem' (GAT_compute.cc:274) [64]  (2.92 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 2.92ns
The critical path consists of the following:
	wire read operation ('gat_net_scoring_fn_source_fixed_read', GAT_compute.cc:274) on port 'gat_net_scoring_fn_source_fixed' (GAT_compute.cc:274) [59]  (0 ns)
	'getelementptr' operation ('mem_addr_4', GAT_compute.cc:280) [68]  (0 ns)
	bus request operation ('empty_86', GAT_compute.cc:280) on port 'mem' (GAT_compute.cc:280) [69]  (2.92 ns)

 <State 11>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_86', GAT_compute.cc:280) on port 'mem' (GAT_compute.cc:280) [69]  (2.92 ns)

 <State 12>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_86', GAT_compute.cc:280) on port 'mem' (GAT_compute.cc:280) [69]  (2.92 ns)

 <State 13>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_86', GAT_compute.cc:280) on port 'mem' (GAT_compute.cc:280) [69]  (2.92 ns)

 <State 14>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_86', GAT_compute.cc:280) on port 'mem' (GAT_compute.cc:280) [69]  (2.92 ns)

 <State 15>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_86', GAT_compute.cc:280) on port 'mem' (GAT_compute.cc:280) [69]  (2.92 ns)

 <State 16>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_86', GAT_compute.cc:280) on port 'mem' (GAT_compute.cc:280) [69]  (2.92 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 2.92ns
The critical path consists of the following:
	wire read operation ('gat_net_linear_proj_weight_fixed_read', GAT_compute.cc:274) on port 'gat_net_linear_proj_weight_fixed' (GAT_compute.cc:274) [58]  (0 ns)
	'getelementptr' operation ('mem_addr_5', GAT_compute.cc:286) [73]  (0 ns)
	bus request operation ('empty_87', GAT_compute.cc:286) on port 'mem' (GAT_compute.cc:286) [74]  (2.92 ns)

 <State 20>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_87', GAT_compute.cc:286) on port 'mem' (GAT_compute.cc:286) [74]  (2.92 ns)

 <State 21>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_87', GAT_compute.cc:286) on port 'mem' (GAT_compute.cc:286) [74]  (2.92 ns)

 <State 22>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_87', GAT_compute.cc:286) on port 'mem' (GAT_compute.cc:286) [74]  (2.92 ns)

 <State 23>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_87', GAT_compute.cc:286) on port 'mem' (GAT_compute.cc:286) [74]  (2.92 ns)

 <State 24>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_87', GAT_compute.cc:286) on port 'mem' (GAT_compute.cc:286) [74]  (2.92 ns)

 <State 25>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_87', GAT_compute.cc:286) on port 'mem' (GAT_compute.cc:286) [74]  (2.92 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 2.92ns
The critical path consists of the following:
	wire read operation ('gat_net_skip_proj_weight_fixed_read', GAT_compute.cc:274) on port 'gat_net_skip_proj_weight_fixed' (GAT_compute.cc:274) [57]  (0 ns)
	'getelementptr' operation ('mem_addr_6', GAT_compute.cc:292) [78]  (0 ns)
	bus request operation ('empty_88', GAT_compute.cc:292) on port 'mem' (GAT_compute.cc:292) [79]  (2.92 ns)

 <State 29>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_88', GAT_compute.cc:292) on port 'mem' (GAT_compute.cc:292) [79]  (2.92 ns)

 <State 30>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_88', GAT_compute.cc:292) on port 'mem' (GAT_compute.cc:292) [79]  (2.92 ns)

 <State 31>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_88', GAT_compute.cc:292) on port 'mem' (GAT_compute.cc:292) [79]  (2.92 ns)

 <State 32>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_88', GAT_compute.cc:292) on port 'mem' (GAT_compute.cc:292) [79]  (2.92 ns)

 <State 33>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_88', GAT_compute.cc:292) on port 'mem' (GAT_compute.cc:292) [79]  (2.92 ns)

 <State 34>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_88', GAT_compute.cc:292) on port 'mem' (GAT_compute.cc:292) [79]  (2.92 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
