diff --git a/arch/arm64/boot/dts/mediatek/mt6768.dts b/arch/arm64/boot/dts/mediatek/mt6768.dts
index 394b0cf69b43..8a2dcc1a37a5 100644
--- a/arch/arm64/boot/dts/mediatek/mt6768.dts
+++ b/arch/arm64/boot/dts/mediatek/mt6768.dts
@@ -1,5107 +1,5827 @@
-/*
- * Mediatek's MT6768 SoC device tree source
- *
- * Copyright (C) 2018 MediaTek Inc.
- * Copyright (C) 2021 XiaoMi, Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
- * See http://www.gnu.org/licenses/gpl-2.0.html for more details.
- */
-
 /dts-v1/;
-#include <dt-bindings/interrupt-controller/arm-gic.h>
-#include <dt-bindings/interrupt-controller/irq.h>
-#include <dt-bindings/mmc/mt6768-msdc.h>
-#include <dt-bindings/memory/mt6768-larb-port.h>
-#include <dt-bindings/pinctrl/mt6768-pinfunc.h>
-#include <dt-bindings/gce/mt6768-gce.h>
-#include <dt-bindings/clock/mt6768-clk.h>
-#include <dt-bindings/iio/mt635x-auxadc.h>
-#include <dt-bindings/mfd/mt6358-irq.h>
-#include <dt-bindings/gce/mt6768-gce.h>
-#include <generated/autoconf.h>
 
 / {
-	model = "MT6768";
+	#address-cells = <0x2>;
+	model = "MT6769T";
+	#size-cells = <0x2>;
+	interrupt-parent = <0x1>;
 	compatible = "mediatek,MT6768";
-	interrupt-parent = <&sysirq>;
-	#address-cells = <2>;
-	#size-cells = <2>;
 
-	/* chosen */
-	chosen: chosen {
-		bootargs = "root=/dev/ram \
-vmalloc=400M slub_debug=OFZPU swiotlb=noforce \
-cgroup.memory=nosocket,nokmem \
-firmware_class.path=/vendor/firmware \
-page_owner=on loop.max_part=16";
-		kaslr-seed = <0 0>;
+	kp@10010000 {
+		mediatek,kpd-hw-dl-key1 = <0x0>;
+		mediatek,kpd-use-extend-type = <0x0>;
+		interrupts = <0x0 0x49 0x2>;
+		mediatek,kpd-key-debounce = <0x400>;
+		mediatek,kpd-pwkey-gpio-din = <0x0>;
+		mediatek,kpd-sw-rstkey = <0x73>;
+		mediatek,kpd-sw-pwrkey = <0x74>;
+		compatible = "mediatek,kp";
+		mediatek,kpd-hw-dl-key2 = <0x8>;
+		mediatek,kpd-hw-factory-key = <0x0>;
+		status = "okay";
+		mediatek,kpd-hw-map-num = <0x48>;
+		mediatek,kpd-hw-dl-key0 = <0x11>;
+		reg = <0x0 0x10010000 0x0 0x1000>;
+		phandle = <0x9f>;
+		mediatek,kpd-hw-init-map = <0x72 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+		mediatek,kpd-hw-rstkey = <0x11>;
+		mediatek,kpd-hw-pwrkey = <0x8>;
+		mediatek,kpd-pwrkey-eint-gpio = <0x0>;
+		mediatek,kpd-hw-recovery-key = <0x11>;
+	};
+
+	mdp_rdma0@14004000 {
+		clock-names = "MDP_RDMA0";
+		interrupts = <0x0 0xe0 0x8>;
+		clocks = <0x24 0x0>;
+		compatible = "mediatek,mdp_rdma0";
+		reg = <0x0 0x14004000 0x0 0x1000>;
+		phandle = <0x25>;
 	};
 
-	cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
+	vdec_mbist_ctrl@16001000 {
+		compatible = "mediatek,vdec_mbist_ctrl";
+		reg = <0x0 0x16001000 0x0 0x1000>;
+	};
 
-		cpu0: cpu@000 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a55";
-			reg = <0x0000>;
-			enable-method = "psci";
-			clock-frequency = <1701000000>;
-			cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
-				<&idledram &idlesyspll &idlebus26m &SUSPEND>;
+	i2c2@11009000 {
+		clock-div = <0x5>;
+		rsel_cfg = <0xf0>;
+		eh_cfg = <0x40>;
+		#address-cells = <0x1>;
+		scl-gpio-id = <0x67>;
+		sda-gpio-id = <0x68>;
+		clock-names = "main", "dma";
+		ch_offset_ccu = <0x200>;
+		ch_offset_default = <0x100>;
+		id = <0x2>;
+		interrupts = <0x0 0x6b 0x8>;
+		clocks = <0x21 0xb 0x21 0x26>;
+		#size-cells = <0x0>;
+		clock-frequency = <0x61a80>;
+		compatible = "mediatek,i2c";
+		reg = <0x0 0x11009000 0x0 0x1000 0x0 0x11000180 0x0 0x180>;
+		mem_len = <0x200>;
+		aed = <0x1a>;
+		mediatek,use-open-drain;
+		phandle = <0xb3>;
+		gpio_start = <0x10002800>;
+		pu_cfg = <0xa0>;
+
+		camera_sub_eeprom@52 {
+			compatible = "mediatek,camera_sub_eeprom";
+			status = "okay";
+			reg = <0x52>;
+			phandle = <0x140>;
 		};
 
-		cpu1: cpu@001 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a55";
-			reg = <0x0100>;
-			enable-method = "psci";
-			clock-frequency = <1701000000>;
-			cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
-				<&idledram &idlesyspll &idlebus26m &SUSPEND>;
+		camera_main_two_eeprom@51 {
+			compatible = "mediatek,camera_main_two_eeprom";
+			status = "okay";
+			reg = <0x51>;
+			phandle = <0x141>;
 		};
 
-		cpu2: cpu@002 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a55";
-			reg = <0x0200>;
-			enable-method = "psci";
-			clock-frequency = <1701000000>;
-			cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
-				<&idledram &idlesyspll &idlebus26m &SUSPEND>;
+		camera_sub@6c {
+			compatible = "mediatek,camera_sub";
+			status = "okay";
+			reg = <0x6c>;
+			phandle = <0x13f>;
 		};
 
-		cpu3: cpu@003 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a55";
-			reg = <0x0300>;
-			enable-method = "psci";
-			clock-frequency = <1701000000>;
-			cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
-				<&idledram &idlesyspll &idlebus26m &SUSPEND>;
+		mtk-usb@60 {
+			compatible = "mediatek,mtk-usb";
+			status = "okay";
+			reg = <0x60>;
 		};
 
-		cpu4: cpu@100 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a55";
-			reg = <0x0400>;
-			enable-method = "psci";
-			clock-frequency = <1701000000>;
-			cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
-				<&idledram &idlesyspll &idlebus26m &SUSPEND>;
+		camera_main_two@5a {
+			compatible = "mediatek,camera_main_two";
+			status = "okay";
+			reg = <0x5a>;
+			phandle = <0x13e>;
 		};
+	};
 
-		cpu5: cpu@101 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a55";
-			reg = <0x0500>;
-			enable-method = "psci";
-			clock-frequency = <1701000000>;
-			cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
-				<&idledram &idlesyspll &idlebus26m &SUSPEND>;
+	apirq@1000b000 {
+		interrupts = <0x0 0xba 0x4>;
+		compatible = "mediatek,apirq";
+		reg = <0x0 0x1000b000 0x0 0x1000>;
+		phandle = <0x1d>;
+	};
+
+	mfg_cfg@13000000 {
+		#clock-cells = <0x1>;
+		compatible = "mediatek,mfgcfg", "syscon";
+		reg = <0x0 0x13000000 0x0 0x1000>;
+		phandle = <0x55>;
+	};
+
+	scpsys@10001000 {
+		#clock-cells = <0x1>;
+		compatible = "mediatek,scpsys", "syscon";
+		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x14002000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x18004000 0x0 0x1000 0x0 0x18002000 0x0 0x1000 0x0 0x10000000 0x0 0x1000 0x0 0x16000000 0x0 0x1000 0x0 0x16025000 0x0 0x1000>;
+		phandle = <0x22>;
+	};
+
+	dfd@10200b00 {
+		mediatek,enabled = <0x1>;
+		mediatek,rg_dfd_timeout = <0xa0>;
+		mediatek,chain_length = <0xa7f8>;
+		compatible = "mediatek,dfd";
+		reg = <0x0 0x10200b00 0x0 0x10000>;
+	};
+
+	disp_wdma0@1400e000 {
+		interrupts = <0x0 0xe8 0x8>;
+		compatible = "mediatek,disp_wdma0";
+		reg = <0x0 0x1400e000 0x0 0x1000>;
+	};
+
+	m4u@10205000 {
+		cell-index = <0x0>;
+		interrupts = <0x0 0xae 0x8>;
+		compatible = "mediatek,m4u";
+		reg = <0x0 0x10205000 0x0 0x1000>;
+	};
+
+	spi2@11012000 {
+		#address-cells = <0x1>;
+		clock-names = "parent-clk", "sel-clk", "spi-clk";
+		interrupts = <0x0 0x91 0x8>;
+		clocks = <0x12 0xb 0x12 0x5b 0x21 0x37>;
+		#size-cells = <0x0>;
+		compatible = "mediatek,mt6765-spi";
+		status = "ok";
+		reg = <0x0 0x11012000 0x0 0x1000>;
+		phandle = <0xc1>;
+		mediatek,pad-select = <0x0>;
+
+		fpc_tee@0 {
+			spi-max-frequency = <0x989680>;
+			fpc,enable-wakeup;
+			compatible = "goodix,goodix-fp";
+			status = "okay";
+			reg = <0x0>;
+			netlink-event = <0x1e>;
 		};
+	};
 
-		cpu6: cpu@102 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a75";
-			reg = <0x0600>;
-			enable-method = "psci";
-			clock-frequency = <2171000000>;
-			cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
-				<&idledram &idlesyspll &idlebus26m &SUSPEND>;
+	tcpc_pd_eint {
+		interrupts = <0x29 0x2 0x29 0x0>;
+		interrupt-parent = <0x1e>;
+		status = "okay";
+		phandle = <0xda>;
+	};
+
+	reserve@16030000 {
+		compatible = "mediatek,reserve";
+		reg = <0x0 0x16030000 0x0 0x10000>;
+	};
+
+	io_cfg_tl@10002e00 {
+		compatible = "mediatek,io_cfg_tl";
+		reg = <0x0 0x10002e00 0x0 0x200>;
+		phandle = <0x1c>;
+	};
+
+	battery {
+		g_FG_PSEUDO100_T0 = <0x5f>;
+		SHUTDOWN_1_TIME = <0x5>;
+		battery1_profile_t3_col = <0x3>;
+		battery0_profile_t0 = <0x0 0xacd0 0x384 0x200 0xac3f 0x384 0x400 0xabbc 0x384 0x600 0xab42 0x384 0x800 0xaace 0x37a 0xa01 0xaa5f 0x36b 0xc01 0xa9f0 0x36b 0xe01 0xa981 0x36b 0x1001 0xa91b 0x380 0x1201 0xa8a7 0x373 0x1401 0xa834 0x378 0x1601 0xa7c2 0x384 0x1801 0xa74a 0x384 0x1a02 0xa6d3 0x386 0x1c02 0xa65b 0x39c 0x1e02 0xa5dc 0x389 0x2002 0xa562 0x384 0x2202 0xa4e5 0x377 0x2402 0xa468 0x36b 0x2602 0xa3f2 0x371 0x2802 0xa381 0x384 0x2a03 0xa301 0x384 0x2c03 0xa291 0x398 0x2e03 0xa21b 0x38d 0x3003 0xa1a9 0x391 0x3203 0xa136 0x39d 0x3403 0xa0c1 0x39d 0x3603 0xa052 0x39d 0x3803 0x9fe3 0x39d 0x3a04 0x9f74 0x39d 0x3c04 0x9f0b 0x39d 0x3e04 0x9ea5 0x39d 0x4004 0x9e3e 0x3a5 0x4204 0x9dd8 0x3b1 0x4404 0x9d72 0x39e 0x4604 0x9d14 0x3b3 0x4804 0x9cb6 0x3c9 0x4a04 0x9c58 0x3cf 0x4c05 0x9bfa 0x3cf 0x4e05 0x9ba0 0x3d7 0x5005 0x9b49 0x3ec 0x5205 0x9aeb 0x402 0x5405 0x9a8d 0x42c 0x5605 0x9a12 0x40f 0x5805 0x997b 0x3d6 0x5a05 0x98ee 0x3a1 0x5c06 0x987f 0x37d 0x5e06 0x9825 0x36e 0x6006 0x97e1 0x384 0x6206 0x979d 0x384 0x6406 0x9759 0x373 0x6606 0x971a 0x379 0x6806 0x96de 0x384 0x6a06 0x96a4 0x384 0x6c07 0x9671 0x384 0x6e07 0x963d 0x384 0x7007 0x960a 0x384 0x7207 0x95d7 0x384 0x7407 0x95a4 0x377 0x7607 0x9574 0x375 0x7807 0x954a 0x37e 0x7a07 0x9520 0x36d 0x7c08 0x94fe 0x383 0x7e08 0x94d4 0x384 0x8008 0x94b0 0x394 0x8208 0x948d 0x39d 0x8408 0x946b 0x3a6 0x8608 0x9449 0x3b6 0x8808 0x9426 0x3b6 0x8a08 0x93fc 0x3b6 0x8c08 0x93c1 0x3a2 0x8e09 0x936c 0x37d 0x9009 0x9322 0x377 0x9209 0x92ea 0x38d 0x9409 0x92b6 0x398 0x9609 0x9283 0x384 0x9809 0x9250 0x384 0x9a09 0x9224 0x397 0x9c09 0x91fa 0x39d 0x9e0a 0x91cf 0x39d 0xa00a 0x91a4 0x3a5 0xa20a 0x9176 0x3b6 0xa40a 0x913a 0x3b5 0xa60a 0x90ed 0x38a 0xa80a 0x90af 0x396 0xaa0a 0x906d 0x3ac 0xac0a 0x9020 0x395 0xae0b 0x8fdf 0x36b 0xb00b 0x8fc9 0x36f 0xb20b 0x8fc0 0x385 0xb40b 0x8fb7 0x3c5 0xb60b 0x8fa8 0x417 0xb80b 0x8f7f 0x45e 0xba0b 0x8ee5 0x433 0xbc0b 0x8d9f 0x3d6 0xbe0c 0x8bad 0x3f2 0xc00c 0x8924 0x432 0xc20c 0x856c 0x4b1 0xc40c 0x7eb2 0x864 0xc60c 0x7134 0x9ab>;
+		TEMPERATURE_T4 = <0xfffffff6>;
+		CAR_TUNE_VALUE = <0x63>;
+		battery0_profile_t1_num = <0x64>;
+		TEMPERATURE_T2 = <0xa>;
+		battery1_profile_t2_num = <0x64>;
+		battery0_profile_t3_col = <0x3>;
+		TEMPERATURE_T0 = <0x32>;
+		DIFFERENCE_FULLOCV_ITH = <0xfa>;
+		battery1_profile_t0_col = <0x3>;
+		battery1_profile_t4 = <0x0 0xacb2 0x299a 0x205 0xabec 0x299a 0x40a 0xab42 0x2a19 0x610 0xaa9f 0x2a66 0x815 0xa9fb 0x2a59 0xa1a 0xa95a 0x2a09 0xc1f 0xa8bf 0x29af 0xe24 0xa824 0x2995 0x1029 0xa792 0x2914 0x122f 0xa6ff 0x28a5 0x1434 0xa673 0x283a 0x1639 0xa5e4 0x27c2 0x183e 0xa558 0x2740 0x1a43 0xa4d7 0x26d4 0x1c48 0xa457 0x26a5 0x1e4e 0xa3de 0x264f 0x2053 0xa365 0x260d 0x2258 0xa2e6 0x25bc 0x245d 0xa26e 0x257f 0x2662 0xa1f9 0x2549 0x2867 0xa180 0x2502 0x2a6d 0xa10a 0x24b5 0x2c72 0xa0a2 0x24a0 0x2e77 0xa03b 0x248a 0x307c 0x9fd4 0x2474 0x3281 0x9f61 0x2451 0x3486 0x9ee8 0x241b 0x368c 0x9e6d 0x23e2 0x3891 0x9deb 0x23ab 0x3a96 0x9d6a 0x2340 0x3c9b 0x9cf1 0x2315 0x3ea0 0x9c80 0x22ea 0x40a5 0x9c16 0x22bf 0x42ab 0x9bb3 0x22ab 0x44b0 0x9b54 0x22a3 0x46b5 0x9af4 0x228d 0x48ba 0x9a8c 0x2278 0x4abf 0x9a1c 0x2262 0x4cc5 0x99ac 0x2213 0x4eca 0x9942 0x220c 0x50cf 0x98e0 0x2209 0x52d4 0x987d 0x21fc 0x54d9 0x981a 0x21f7 0x56de 0x97c4 0x21e5 0x58e4 0x976e 0x21fb 0x5ae9 0x9720 0x2224 0x5cee 0x96d9 0x223f 0x5ef3 0x9694 0x2261 0x60f8 0x9653 0x2296 0x62fd 0x9616 0x22d1 0x6503 0x95db 0x22fc 0x6708 0x95a7 0x2327 0x690d 0x9574 0x237c 0x6b12 0x9546 0x23c1 0x6d17 0x9521 0x2402 0x6f1c 0x94fa 0x244e 0x7122 0x94d5 0x24b3 0x7327 0x94bb 0x2531 0x752c 0x94a1 0x259a 0x7731 0x947e 0x25c5 0x7936 0x946b 0x264e 0x7b3b 0x945a 0x26b7 0x7d41 0x9444 0x2731 0x7f46 0x942d 0x27d0 0x814b 0x941a 0x2878 0x8350 0x9401 0x2916 0x8555 0x93f0 0x2a19 0x875b 0x93d6 0x2acd 0x8960 0x93c3 0x2bda 0x8b65 0x93ad 0x2cfb 0x8d6a 0x938f 0x2dee 0x8f6f 0x936f 0x2ecd 0x9174 0x9354 0x2ff9 0x937a 0x9332 0x3111 0x957f 0x930f 0x3229 0x9784 0x92e6 0x3330 0x9989 0x92c0 0x3433 0x9b8e 0x9296 0x352b 0x9d93 0x9262 0x3604 0x9f99 0x922d 0x36b4 0xa19e 0x91f1 0x3776 0xa3a3 0x91b4 0x3838 0xa5a8 0x9171 0x38d6 0xa7ad 0x912c 0x396d 0xa9b2 0x90e3 0x3a24 0xabb8 0x9095 0x3b0b 0xadbd 0x904e 0x3c1e 0xafc2 0x9023 0x3d7b 0xb1c7 0x9009 0x3f73 0xb3cc 0x8fef 0x425b 0xb5d1 0x8fcf 0x468c 0xb7d7 0x8fa3 0x4d46 0xb9dc 0x8f5a 0x53c0 0xbbe1 0x8e86 0x52e6 0xbde6 0x8c9d 0x4e1f 0xbfeb 0x8b88 0x4be1 0xc1f0 0x8b88 0x4be1 0xc3f6 0x8b88 0x4be1 0xc5fb 0x8b88 0x4be1 0xc800 0x8b88 0x4be1>;
+		battery1_profile_t4_col = <0x3>;
+		io-channels = <0x23 0x2>;
+		battery0_profile_t2_num = <0x64>;
+		PMIC_SHUTDOWN_CURRENT = <0x14>;
+		battery1_profile_t2 = <0x0 0xac76 0x9c4 0x205 0xabec 0x9c4 0x40a 0xab78 0x9e8 0x610 0xab08 0x9d9 0x815 0xaa9c 0x9da 0xa1a 0xaa32 0x9df 0xc1f 0xa9c3 0x9af 0xe24 0xa95b 0x9c2 0x1029 0xa8e3 0x997 0x122f 0xa86a 0x992 0x1434 0xa7f1 0x983 0x1639 0xa779 0x96d 0x183e 0xa6fc 0x957 0x1a43 0xa67d 0x94c 0x1c48 0xa604 0x95e 0x1e4e 0xa583 0x949 0x2053 0xa501 0x933 0x2258 0xa487 0x92e 0x245d 0xa40d 0x92e 0x2662 0xa393 0x92e 0x2867 0xa31a 0x92e 0x2a6d 0xa2a2 0x92e 0x2c72 0xa229 0x92e 0x2e77 0xa1b0 0x92e 0x307c 0xa138 0x92e 0x3281 0xa0c4 0x92e 0x3486 0xa054 0x939 0x368c 0x9fe4 0x94e 0x3891 0x9f74 0x960 0x3a96 0x9f05 0x961 0x3c9b 0x9ea6 0x9a2 0x3ea0 0x9e38 0x9bd 0x40a5 0x9dc2 0x9c4 0x42ab 0x9d4e 0x9c4 0x44b0 0x9ce1 0x9c4 0x46b5 0x9c7c 0x9c9 0x48ba 0x9c1c 0x9dd 0x4abf 0x9bb5 0x9dd 0x4cc5 0x9b4d 0x9dd 0x4eca 0x9ae6 0x9dd 0x50cf 0x9a75 0x9c4 0x52d4 0x99f5 0x987 0x54d9 0x996d 0x937 0x56de 0x98ed 0x8f6 0x58e4 0x9874 0x8b5 0x5ae9 0x9814 0x89d 0x5cee 0x97bb 0x887 0x5ef3 0x976a 0x872 0x60f8 0x9721 0x870 0x62fd 0x96de 0x87f 0x6503 0x96a2 0x87f 0x6708 0x9666 0x87f 0x690d 0x9629 0x894 0x6b12 0x95f3 0x8aa 0x6d17 0x95bf 0x8b1 0x6f1c 0x958c 0x8bc 0x7122 0x955b 0x8d2 0x7327 0x9530 0x8e7 0x752c 0x9505 0x8fc 0x7731 0x94da 0x8fc 0x7936 0x94b6 0x934 0x7b3b 0x948d 0x956 0x7d41 0x9467 0x96c 0x7f46 0x9445 0x971 0x814b 0x9424 0x965 0x8350 0x940a 0x97c 0x8555 0x93f0 0x9a7 0x875b 0x93d6 0x9bf 0x8960 0x93bd 0x9c4 0x8b65 0x93a3 0x9d1 0x8d6a 0x938d 0x9f0 0x8f6f 0x9379 0xa0f 0x9174 0x935e 0xa16 0x937a 0x933c 0xa57 0x957f 0x9311 0xa5a 0x9784 0x92e6 0xa6b 0x9989 0x92bb 0xa9c 0x9b8e 0x9290 0xadc 0x9d93 0x9262 0xb1d 0x9f99 0x922d 0xb64 0xa19e 0x91f1 0xbd0 0xa3a3 0x91ac 0xc51 0xa5a8 0x9167 0xcae 0xa7ad 0x911c 0xd13 0xa9b2 0x90ca 0xd95 0xabb8 0x907a 0xe2b 0xadbd 0x903c 0xed6 0xafc2 0x9019 0xfda 0xb1c7 0x8ff6 0x110d 0xb3cc 0x8fdb 0x129b 0xb5d1 0x8fae 0x1492 0xb7d7 0x8f5d 0x1727 0xb9dc 0x8eb7 0x1a56 0xbbe1 0x8d7b 0x1e7e 0xbde6 0x8b7c 0x2542 0xbfeb 0x88a8 0x3391 0xc1f0 0x849f 0x3a45 0xc3f6 0x7d24 0x27ae 0xc5fb 0x7a80 0x20d0 0xc800 0x7a80 0x20d0>;
+		g_FG_PSEUDO100_T3 = <0x5f>;
+		Q_MAX_SYS_VOLTAGE_BAT2 = <0xdde>;
+		battery0_profile_t3 = <0x0 0xaca8 0xb54 0x200 0xac0e 0xb54 0x400 0xab8a 0xb42 0x600 0xab15 0xb57 0x800 0xaaaa 0xb6d 0xa01 0xaa41 0xb66 0xc01 0xa9d2 0xb54 0xe01 0xa963 0xb54 0x1001 0xa8f4 0xb54 0x1201 0xa87f 0xb43 0x1401 0xa80c 0xb3b 0x1601 0xa79a 0xb3b 0x1801 0xa722 0xb35 0x1a02 0xa6aa 0xb20 0x1c02 0xa62a 0xb0a 0x1e02 0xa5b2 0xb09 0x2002 0xa53a 0xb19 0x2202 0xa4bd 0xb15 0x2402 0xa440 0xb00 0x2602 0xa3c7 0xaf0 0x2802 0xa350 0xaf0 0x2a03 0xa2d8 0xaf0 0x2c03 0xa269 0xb04 0x2e03 0xa1f3 0xaf9 0x3003 0xa17c 0xb09 0x3203 0xa108 0xb22 0x3403 0xa099 0xb22 0x3603 0xa02a 0xb24 0x3803 0x9fbb 0xb39 0x3a04 0x9f54 0xb61 0x3c04 0x9ee7 0xb7d 0x3e04 0x9e7d 0xb9e 0x4004 0x9e10 0xbb8 0x4204 0x9d9a 0xbb8 0x4404 0x9d2c 0xbb8 0x4604 0x9cc5 0xbb8 0x4804 0x9c57 0xba5 0x4a04 0x9bee 0xb90 0x4c05 0x9b91 0xb91 0x4e05 0x9b32 0xb97 0x5005 0x9ac0 0xb7a 0x5205 0x9a40 0xb3a 0x5405 0x99c0 0xae4 0x5605 0x9940 0xa8f 0x5805 0x98cc 0xa56 0x5a05 0x9865 0xa36 0x5c06 0x980a 0xa28 0x5e06 0x97b5 0xa21 0x6006 0x975f 0x9f7 0x6206 0x971b 0xa0b 0x6406 0x96dd 0xa20 0x6606 0x96a2 0xa28 0x6806 0x9666 0xa28 0x6a06 0x962a 0xa2e 0x6c07 0x95ef 0xa41 0x6e07 0x95bb 0xa41 0x7007 0x9590 0xa56 0x7207 0x955f 0xa6b 0x7407 0x9531 0xa80 0x7607 0x9506 0xa8c 0x7807 0x94de 0xa98 0x7a07 0x94bb 0xabe 0x7c08 0x9490 0xabe 0x7e08 0x946e 0xad2 0x8008 0x9452 0xaf8 0x8208 0x9433 0xb09 0x8408 0x9415 0xb12 0x8608 0x93fb 0xb22 0x8808 0x93e3 0xb28 0x8a08 0x93d1 0xb68 0x8c08 0x93c0 0xb94 0x8e09 0x93af 0xbbf 0x9009 0x939e 0xbf6 0x9209 0x938a 0xc36 0x9409 0x936e 0xc6c 0x9609 0x934c 0xc82 0x9809 0x9321 0xcad 0x9a09 0x92ef 0xcfe 0x9c09 0x92bb 0xd44 0x9e0a 0x9288 0xda6 0xa00a 0x9252 0xe1f 0xa20a 0x9213 0xe92 0xa40a 0x91c6 0xf27 0xa60a 0x9182 0xfbc 0xa80a 0x913e 0x1076 0xaa0a 0x90e8 0x1136 0xac0a 0x908a 0x1201 0xae0b 0x903d 0x12e5 0xb00b 0x9014 0x13f1 0xb20b 0x8ff1 0x1538 0xb40b 0x8fcf 0x16b8 0xb60b 0x8fa6 0x18c8 0xb80b 0x8f6a 0x1b83 0xba0b 0x8ed4 0x1f24 0xbc0b 0x8d93 0x2469 0xbe0c 0x8b7b 0x2e15 0xc00c 0x88b7 0x4416 0xc20c 0x84d1 0x3acc 0xc40c 0x826e 0x34bc 0xc60c 0x826e 0x34bc>;
+		FG_METER_RESISTANCE = <0x4b>;
+		battery1_profile_t3_num = <0x64>;
+		battery0_profile_t0_col = <0x3>;
+		battery1_profile_t0 = <0x0 0xace4 0x3a2 0x205 0xac5a 0x39e 0x40a 0xabdf 0x38b 0x610 0xab6c 0x384 0x815 0xab00 0x384 0xa1a 0xaa99 0x384 0xc1f 0xaa30 0x384 0xe24 0xa9c0 0x384 0x1029 0xa959 0x384 0x122f 0xa8ea 0x384 0x1434 0xa873 0x384 0x1639 0xa7ff 0x390 0x183e 0xa788 0x394 0x1a43 0xa709 0x389 0x1c48 0xa691 0x39d 0x1e4e 0xa618 0x39d 0x2053 0xa597 0x389 0x2258 0xa51d 0x394 0x245d 0xa49d 0x390 0x2662 0xa41f 0x38e 0x2867 0xa3a6 0x39d 0x2a6d 0xa32e 0x39d 0x2c72 0xa2b5 0x39d 0x2e77 0xa23c 0x39d 0x307c 0xa1c4 0x39d 0x3281 0xa14b 0x39d 0x3486 0xa0d6 0x39d 0x368c 0xa063 0x39d 0x3891 0x9fee 0x3a1 0x3a96 0x9f86 0x3b6 0x3c9b 0x9f16 0x3b6 0x3ea0 0x9ea6 0x3b6 0x40a5 0x9e3c 0x3b6 0x42ab 0x9dd5 0x3b6 0x44b0 0x9d6d 0x3b6 0x46b5 0x9d08 0x3bb 0x48ba 0x9ca9 0x3d0 0x4abf 0x9c4a 0x3e6 0x4cc5 0x9beb 0x3e8 0x4eca 0x9b8c 0x3f8 0x50cf 0x9b33 0x40d 0x52d4 0x9ad9 0x42c 0x54d9 0x9a71 0x447 0x56de 0x99eb 0x429 0x58e4 0x9936 0x3bd 0x5ae9 0x98b1 0x38e 0x5cee 0x9851 0x395 0x5ef3 0x9800 0x39d 0x60f8 0x97b3 0x393 0x62fd 0x976a 0x38a 0x6503 0x972d 0x39a 0x6708 0x96e8 0x385 0x690d 0x96ab 0x384 0x6b12 0x9675 0x384 0x6d17 0x963b 0x384 0x6f1c 0x9604 0x384 0x7122 0x95d0 0x384 0x7327 0x959e 0x384 0x752c 0x9573 0x385 0x7731 0x9548 0x39a 0x7936 0x951c 0x39d 0x7b3b 0x94f1 0x39d 0x7d41 0x94cb 0x3a9 0x7f46 0x94a5 0x3ae 0x814b 0x947c 0x3a2 0x8350 0x945a 0x3b8 0x8555 0x9440 0x3cd 0x875b 0x9417 0x3bb 0x8960 0x93f9 0x3d6 0x8b65 0x93ca 0x3cf 0x8d6a 0x9387 0x3ad 0x8f6f 0x9337 0x391 0x9174 0x92e4 0x36d 0x937a 0x92b1 0x383 0x957f 0x928d 0x398 0x9784 0x9256 0x38c 0x9989 0x9225 0x392 0x9b8e 0x91fa 0x39d 0x9d93 0x91d1 0x3a4 0x9f99 0x91ae 0x3b6 0xa19e 0x9183 0x3b6 0xa3a3 0x914f 0x3b6 0xa5a8 0x910d 0x3a4 0xa7ad 0x90ce 0x39d 0xa9b2 0x9091 0x3b3 0xabb8 0x904c 0x3c0 0xadbd 0x8ffb 0x395 0xafc2 0x8fc0 0x36c 0xb1c7 0x8fb7 0x382 0xb3cc 0x8fae 0x3aa 0xb5d1 0x8f9f 0x3d5 0xb7d7 0x8f89 0x40d 0xb9dc 0x8f5b 0x444 0xbbe1 0x8ed0 0x445 0xbde6 0x8d7a 0x3d5 0xbfeb 0x8b8f 0x415 0xc1f0 0x88e4 0x442 0xc3f6 0x8515 0x4d0 0xc5fb 0x7e2c 0xceb 0xc800 0x7288 0xd61>;
+		PMIC_MIN_VOL = <0x82dc>;
+		g_FG_PSEUDO100_T1 = <0x5f>;
+		Q_MAX_SYS_VOLTAGE_BAT0 = <0xdde>;
+		battery0_profile_t4_col = <0x3>;
+		battery0_profile_t1 = <0x0 0xac76 0x46a 0x200 0xabff 0x466 0x400 0xab95 0x477 0x600 0xab29 0x470 0x800 0xaabe 0x46f 0xa01 0xaa55 0x477 0xc01 0xa9e7 0x468 0xe01 0xa981 0x47d 0x1001 0xa912 0x47e 0x1201 0xa89d 0x47e 0x1401 0xa825 0x471 0x1601 0xa7ae 0x465 0x1801 0xa736 0x465 0x1a02 0xa6be 0x465 0x1c02 0xa63e 0x465 0x1e02 0xa5c6 0x465 0x2002 0xa54e 0x475 0x2202 0xa4d7 0x47e 0x2402 0xa45b 0x475 0x2602 0xa3db 0x465 0x2802 0xa364 0x467 0x2a03 0xa2ec 0x47d 0x2c03 0xa27d 0x47e 0x2e03 0xa207 0x47e 0x3003 0xa195 0x48b 0x3203 0xa122 0x497 0x3403 0xa0ad 0x497 0x3603 0xa03e 0x497 0x3803 0x9fcf 0x497 0x3a04 0x9f68 0x4aa 0x3c04 0x9efb 0x4b0 0x3e04 0x9e91 0x4b0 0x4004 0x9e2e 0x4c0 0x4204 0x9dce 0x4e2 0x4404 0x9d68 0x4e3 0x4604 0x9d0a 0x4f8 0x4804 0x9ca5 0x50e 0x4a04 0x9c4a 0x532 0x4c05 0x9bf0 0x551 0x4e05 0x9b93 0x567 0x5005 0x9b31 0x578 0x5205 0x9ac2 0x577 0x5405 0x9a4b 0x54d 0x5605 0x99b7 0x4ec 0x5805 0x9928 0x49e 0x5a05 0x98b1 0x473 0x5c06 0x9850 0x45e 0x5e06 0x97fd 0x44c 0x6006 0x97b9 0x44c 0x6206 0x9775 0x44c 0x6406 0x9737 0x44c 0x6606 0x96fc 0x44c 0x6806 0x96c0 0x442 0x6a06 0x9686 0x439 0x6c07 0x9653 0x449 0x6e07 0x961f 0x434 0x7007 0x95f4 0x448 0x7207 0x95c3 0x44c 0x7407 0x9595 0x44c 0x7607 0x956a 0x44c 0x7807 0x9542 0x452 0x7a07 0x9520 0x467 0x7c08 0x94fe 0x47d 0x7e08 0x94d4 0x46a 0x8008 0x94b0 0x465 0x8208 0x9493 0x472 0x8408 0x9475 0x47e 0x8608 0x9453 0x484 0x8808 0x9431 0x497 0x8a08 0x940f 0x497 0x8c08 0x93e5 0x483 0x8e09 0x93ba 0x46e 0x9009 0x938b 0x459 0x9209 0x935b 0x44c 0x9409 0x932e 0x44c 0x9609 0x92fb 0x44b 0x9809 0x92c8 0x435 0x9a09 0x929c 0x433 0x9c09 0x9278 0x433 0x9e0a 0x9251 0x433 0xa00a 0x9226 0x43b 0xa20a 0x91f6 0x44c 0xa40a 0x91b2 0x44b 0xa60a 0x916e 0x436 0xa80a 0x9138 0x458 0xaa0a 0x90ee 0x456 0xac0a 0x909d 0x436 0xae0b 0x9064 0x421 0xb00b 0x9055 0x437 0xb20b 0x904c 0x44c 0xb40b 0x903b 0x462 0xb60b 0x902a 0x49b 0xb80b 0x9001 0x4db 0xba0b 0x8f67 0x4db 0xbc0b 0x8e15 0x4b0 0xbe0c 0x8bff 0x4be 0xc00c 0x8943 0x513 0xc20c 0x84fb 0x5a8 0xc40c 0x7afc 0x13f9 0xc60c 0x73a0 0xfb9>;
+		MULTI_TEMP_GAUGE0 = <0x1>;
+		battery1_profile_t1_col = <0x3>;
+		enable_tmp_intr_suspend = <0x0>;
+		compatible = "mediatek,bat_gm30";
+		TEMPERATURE_T3 = <0x0>;
+		battery0_profile_t3_num = <0x64>;
+		COM_R_FG_VALUE = <0x0>;
+		battery1_profile_t0_num = <0x64>;
+		POWERON_SYSTEM_IBOOT = <0x1f4>;
+		battery1_profile_t4_num = <0x64>;
+		R_FG_VALUE = <0xa>;
+		TEMPERATURE_T1 = <0x19>;
+		battery0_profile_t1_col = <0x3>;
+		COM_FG_METER_RESISTANCE = <0x64>;
+		phandle = <0xac>;
+		battery1_profile_t2_col = <0x3>;
+		ACTIVE_TABLE = <0x5>;
+		battery1_profile_t3 = <0x0 0xac8a 0x9c4 0x205 0xabe6 0x1285 0x40a 0xab5f 0x1446 0x610 0xaae4 0x144c 0x815 0xaa6b 0x1437 0xa1a 0xa9f3 0x1428 0xc1f 0xa97a 0x1401 0xe24 0xa901 0x13e9 0x1029 0xa880 0x13a9 0x122f 0xa806 0x138e 0x1434 0xa78d 0x1369 0x1639 0xa710 0x1356 0x183e 0xa692 0x133c 0x1a43 0xa617 0x1301 0x1c48 0xa596 0x12d6 0x1e4e 0xa515 0x12ab 0x2053 0xa49b 0x12a7 0x2258 0xa423 0x12a7 0x245d 0xa3a9 0x1280 0x2662 0xa32f 0x125c 0x2867 0xa2b6 0x1256 0x2a6d 0xa23e 0x1240 0x2c72 0xa1c5 0x122b 0x2e77 0xa14c 0x1200 0x307c 0xa0db 0x122d 0x3281 0xa06a 0x1235 0x3486 0x9ffa 0x121f 0x368c 0x9f8d 0x121f 0x3891 0x9f24 0x124b 0x3a96 0x9eb4 0x1275 0x3c9b 0x9e44 0x1275 0x3ea0 0x9dcd 0x1275 0x40a5 0x9d4e 0x1266 0x42ab 0x9cd6 0x1245 0x44b0 0x9c66 0x1222 0x46b5 0x9bfa 0x1211 0x48ba 0x9b9a 0x1210 0x4abf 0x9b2a 0x11fa 0x4cc5 0x9aba 0x11d1 0x4eca 0x9a4a 0x11c6 0x50cf 0x99d5 0x11a1 0x52d4 0x995c 0x1169 0x54d9 0x98e6 0x113e 0x56de 0x9876 0x1115 0x58e4 0x980f 0x10ff 0x5ae9 0x97b0 0x10fe 0x5cee 0x975e 0x10fe 0x5ef3 0x9710 0x110b 0x60f8 0x96c7 0x1121 0x62fd 0x9684 0x113d 0x6503 0x9648 0x1168 0x6708 0x960c 0x1193 0x690d 0x95d8 0x11a9 0x6b12 0x95a3 0x11f4 0x6d17 0x956f 0x1211 0x6f1c 0x953c 0x1227 0x7122 0x950e 0x125a 0x7327 0x94ea 0x129a 0x752c 0x94bf 0x12d9 0x7731 0x9494 0x12d9 0x7936 0x9470 0x1324 0x7b3b 0x944e 0x135c 0x7d41 0x9430 0x1387 0x7f46 0x9416 0x13c3 0x814b 0x9400 0x1419 0x8350 0x93f7 0x146f 0x8555 0x93e6 0x14c5 0x875b 0x93d4 0x1508 0x8960 0x93bd 0x1589 0x8b65 0x93a8 0x15fa 0x8d6a 0x9393 0x1675 0x8f6f 0x9379 0x171c 0x9174 0x935e 0x17b9 0x937a 0x933c 0x1891 0x957f 0x9311 0x192b 0x9784 0x92e6 0x19f5 0x9989 0x92b5 0x1ae8 0x9b8e 0x9282 0x1bea 0x9d93 0x924b 0x1d07 0x9f99 0x920f 0x1e5d 0xa19e 0x91d3 0x1fa0 0xa3a3 0x9185 0x214e 0xa5a8 0x913f 0x22d9 0xa7ad 0x90f4 0x24d0 0xa9b2 0x90ab 0x270b 0xabb8 0x9069 0x2985 0xadbd 0x902e 0x2c86 0xafc2 0x8ffb 0x3028 0xb1c7 0x8fcf 0x3444 0xb3cc 0x8fa4 0x3851 0xb5d1 0x8f6c 0x3b9f 0xb7d7 0x8f1c 0x3e82 0xb9dc 0x8e97 0x41b2 0xbbe1 0x8da2 0x4678 0xbde6 0x8bea 0x4c5f 0xbfeb 0x8943 0x45ee 0xc1f0 0x7a80 0x214d 0xc3f6 0x7a80 0x214d 0xc5fb 0x7a80 0x214d 0xc800 0x7a80 0x214d>;
+		battery0_profile_t0_num = <0x64>;
+		g_FG_PSEUDO100_T4 = <0x5f>;
+		Q_MAX_SYS_VOLTAGE_BAT3 = <0xdde>;
+		battery0_profile_t4 = <0x0 0xacbc 0x15e0 0x200 0xabf8 0x15e0 0x400 0xab5e 0x1603 0x600 0xaad2 0x1612 0x800 0xaa4e 0x1608 0xa01 0xa9ce 0x15f2 0xc01 0xa94f 0x15e0 0xe01 0xa8d8 0x15e0 0x1001 0xa858 0x15b7 0x1201 0xa7df 0x159d 0x1401 0xa767 0x157a 0x1601 0xa6f0 0x1563 0x1801 0xa678 0x1551 0x1a02 0xa601 0x151a 0x1c02 0xa589 0x1530 0x1e02 0xa50a 0x151d 0x2002 0xa490 0x14f7 0x2202 0xa41e 0x1500 0x2402 0xa3aa 0x150f 0x2602 0xa331 0x14ff 0x2802 0xa2ba 0x14fd 0x2a03 0xa242 0x14e7 0x2c03 0xa1d3 0x14fa 0x2e03 0xa15d 0x14ef 0x3003 0xa0eb 0x14e6 0x3203 0xa07c 0x14ef 0x3403 0xa00f 0x1504 0x3603 0x9fa8 0x151a 0x3803 0x9f39 0x152f 0x3a04 0x9ec2 0x1531 0x3c04 0x9e4b 0x1541 0x3e04 0x9dcf 0x1532 0x4004 0x9d4f 0x1508 0x4204 0x9cd2 0x14e1 0x4404 0x9c63 0x14cb 0x4604 0x9beb 0x14a0 0x4804 0x9b7b 0x1476 0x4a04 0x9b18 0x1478 0x4c05 0x9ab1 0x1460 0x4e05 0x9a42 0x1437 0x5005 0x99d2 0x142b 0x5205 0x995b 0x13ec 0x5405 0x98f4 0x13ec 0x5605 0x988e 0x13c8 0x5805 0x982d 0x13ba 0x5a05 0x97cf 0x13af 0x5c06 0x9777 0x13a8 0x5e06 0x972a 0x13ba 0x6006 0x96dd 0x13ba 0x6206 0x9699 0x13cf 0x6406 0x965b 0x13e4 0x6606 0x9620 0x1407 0x6806 0x95e8 0x143c 0x6a06 0x95b2 0x1469 0x6c07 0x9578 0x146f 0x6e07 0x954d 0x149a 0x7007 0x9522 0x14d9 0x7207 0x94f8 0x1519 0x7407 0x94cd 0x154c 0x7607 0x94a6 0x1577 0x7807 0x9487 0x15a7 0x7a07 0x946d 0x15e5 0x7c08 0x9453 0x1610 0x7e08 0x943a 0x1663 0x8008 0x9427 0x16b8 0x8208 0x9416 0x170d 0x8408 0x9405 0x177e 0x8608 0x93f1 0x1803 0x8808 0x93d9 0x185e 0x8a08 0x93c7 0x18f3 0x8c08 0x93af 0x1975 0x8e09 0x9395 0x1a05 0x9009 0x937b 0x1aa7 0x9209 0x9362 0x1b5a 0x9409 0x9346 0x1c1f 0x9609 0x9324 0x1cf3 0x9809 0x92f9 0x1db3 0x9a09 0x92ce 0x1e86 0x9c09 0x929d 0x1f89 0x9e0a 0x9261 0x207c 0xa00a 0x921d 0x2169 0xa20a 0x91d8 0x2287 0xa40a 0x9194 0x23c8 0xa60a 0x9150 0x2533 0xa80a 0x90fd 0x268b 0xaa0a 0x90a8 0x282a 0xac0a 0x9057 0x2a15 0xae0b 0x9013 0x2c48 0xb00b 0x8fe1 0x2ed9 0xb20b 0x8fb5 0x322c 0xb40b 0x8f93 0x3682 0xb60b 0x8f6a 0x3c76 0xb80b 0x8f2e 0x4513 0xba0b 0x8ec2 0x4f7d 0xbc0b 0x8db8 0x50ea 0xbe0c 0x8bbe 0x4c41 0xc00c 0x8b10 0x4b32 0xc20c 0x8b10 0x4b32 0xc40c 0x8b10 0x4b32 0xc60c 0x8b10 0x4b32>;
+		battery0_profile_t4_num = <0x64>;
+		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
+		EMBEDDED_SEL = <0x1>;
+		battery1_profile_t1_num = <0x64>;
+		battery1_profile_t1 = <0x0 0xac76 0x47e 0x205 0xac06 0x47e 0x40a 0xab9d 0x47e 0x610 0xab36 0x47e 0x815 0xaace 0x47e 0xa1a 0xaa64 0x476 0xc1f 0xa9f5 0x469 0xe24 0xa98e 0x47e 0x1029 0xa91e 0x47e 0x122f 0xa8a6 0x47e 0x1434 0xa82d 0x47e 0x1639 0xa7b5 0x47e 0x183e 0xa738 0x475 0x1a43 0xa6b9 0x465 0x1c48 0xa640 0x465 0x1e4e 0xa5bf 0x465 0x2053 0xa545 0x465 0x2258 0xa4c6 0x465 0x245d 0xa449 0x465 0x2662 0xa3cf 0x46f 0x2867 0xa356 0x47e 0x2a6d 0xa2de 0x47e 0x2c72 0xa265 0x47e 0x2e77 0xa1ec 0x47e 0x307c 0xa17b 0x490 0x3281 0xa105 0x497 0x3486 0xa090 0x497 0x368c 0xa020 0x497 0x3891 0x9fb0 0x49b 0x3a96 0x9f40 0x4b0 0x3c9b 0x9ed9 0x4c6 0x3ea0 0x9e72 0x4c9 0x40a5 0x9e0a 0x4d8 0x42ab 0x9da3 0x4ee 0x44b0 0x9d3b 0x503 0x46b5 0x9cd4 0x514 0x48ba 0x9c6d 0x516 0x4abf 0x9c0e 0x541 0x4cc5 0x9baf 0x559 0x4eca 0x9b50 0x57f 0x50cf 0x9ae8 0x585 0x52d4 0x9a6d 0x554 0x54d9 0x99e1 0x4fe 0x56de 0x9950 0x4aa 0x58e4 0x98cf 0x469 0x5ae9 0x986e 0x451 0x5cee 0x9815 0x44c 0x5ef3 0x97c4 0x43f 0x60f8 0x977b 0x433 0x62fd 0x9738 0x433 0x6503 0x96fc 0x433 0x6708 0x96c0 0x433 0x690d 0x9683 0x433 0x6b12 0x964d 0x433 0x6d17 0x961f 0x441 0x6f1c 0x95f0 0x441 0x7122 0x95bc 0x433 0x7327 0x958a 0x433 0x752c 0x955f 0x433 0x7731 0x9534 0x433 0x7936 0x9510 0x446 0x7b3b 0x94ee 0x45b 0x7d41 0x94cb 0x465 0x7f46 0x94a9 0x46d 0x814b 0x9486 0x47e 0x8350 0x9464 0x480 0x8555 0x944a 0x495 0x875b 0x9429 0x497 0x8960 0x9406 0x497 0x8b65 0x93df 0x48a 0x8d6a 0x93b3 0x475 0x8f6f 0x9386 0x459 0x9174 0x9354 0x435 0x937a 0x9332 0x44b 0x957f 0x9307 0x44c 0x9784 0x92d5 0x43b 0x9989 0x92a7 0x433 0x9b8e 0x9280 0x433 0x9d93 0x925d 0x43a 0x9f99 0x9238 0x44c 0xa19e 0x9205 0x44c 0xa3a3 0x91c0 0x44c 0xa5a8 0x9182 0x45e 0xa7ad 0x9146 0x465 0xa9b2 0x9105 0x470 0xabb8 0x90ba 0x477 0xadbd 0x906f 0x465 0xafc2 0x9056 0x466 0xb1c7 0x9044 0x47c 0xb3cc 0x903a 0x4a4 0xb5d1 0x902b 0x4cf 0xb7d7 0x9010 0x513 0xb9dc 0x8fbd 0x54f 0xbbe1 0x8edc 0x554 0xbde6 0x8d17 0x534 0xbfeb 0x8abb 0x58b 0xc1f0 0x8759 0x61d 0xc3f6 0x81b0 0x81e 0xc5fb 0x76ed 0x17ee 0xc800 0x74ae 0x1243>;
+		g_FG_PSEUDO100_T2 = <0x5f>;
+		Q_MAX_SYS_VOLTAGE_BAT1 = <0xdde>;
+		KEEP_100_PERCENT = <0x1>;
+		io-channel-names = "batteryID-channel";
+		battery0_profile_t2 = <0x0 0xac94 0x6c2 0x200 0xac0b 0x6be 0x400 0xab98 0x6cf 0x600 0xab2f 0x6d6 0x800 0xaac4 0x6d6 0xa01 0xaa58 0x6d6 0xc01 0xa9f0 0x6d3 0xe01 0xa981 0x6be 0x1001 0xa912 0x6d2 0x1201 0xa89d 0x6c5 0x1401 0xa825 0x6bd 0x1601 0xa7ae 0x6bd 0x1801 0xa736 0x6bd 0x1a02 0xa6be 0x6bb 0x1c02 0xa63e 0x6a5 0x1e02 0xa5c6 0x6b8 0x2002 0xa548 0x6ad 0x2202 0xa4cd 0x6b1 0x2402 0xa454 0x6bd 0x2602 0xa3db 0x6bd 0x2802 0xa364 0x6bd 0x2a03 0xa2ec 0x6bd 0x2c03 0xa275 0x6bd 0x2e03 0xa1fd 0x6bd 0x3003 0xa18b 0x6ca 0x3203 0xa118 0x6d6 0x3403 0xa0a3 0x6d6 0x3603 0xa034 0x6d8 0x3803 0x9fc5 0x6ed 0x3a04 0x9f5e 0x702 0x3c04 0x9ef7 0x718 0x3e04 0x9e91 0x739 0x4004 0x9e27 0x75b 0x4204 0x9dba 0x76c 0x4404 0x9d54 0x76d 0x4604 0x9ced 0x782 0x4804 0x9c8e 0x798 0x4a04 0x9c30 0x79e 0x4c05 0x9bd2 0x7a9 0x4e05 0x9b75 0x7bf 0x5005 0x9b13 0x7cc 0x5205 0x9aa4 0x7b6 0x5405 0x9a24 0x78c 0x5605 0x9996 0x72b 0x5805 0x9910 0x6cf 0x5a05 0x9899 0x684 0x5c06 0x9832 0x659 0x5e06 0x97de 0x656 0x6006 0x9791 0x640 0x6206 0x974d 0x640 0x6406 0x970f 0x640 0x6606 0x96d4 0x64e 0x6806 0x9698 0x659 0x6a06 0x965e 0x659 0x6c07 0x962b 0x659 0x6e07 0x95f7 0x659 0x7007 0x95c4 0x659 0x7207 0x9591 0x659 0x7407 0x9563 0x659 0x7607 0x9538 0x663 0x7807 0x9510 0x672 0x7a07 0x94ee 0x674 0x7c08 0x94cc 0x68a 0x7e08 0x94aa 0x69f 0x8008 0x9481 0x6a4 0x8208 0x9461 0x6b1 0x8408 0x9443 0x6bd 0x8608 0x9423 0x6bd 0x8808 0x9409 0x6bd 0x8a08 0x93e7 0x6bd 0x8c08 0x93cd 0x6bd 0x8e09 0x93b3 0x6bd 0x9009 0x9394 0x6bd 0x9209 0x9372 0x6b4 0x9409 0x934e 0x6a4 0x9609 0x9324 0x6a4 0x9809 0x92f9 0x6a4 0x9a09 0x92ce 0x6b7 0x9c09 0x92aa 0x6cc 0x9e0a 0x9283 0x6e2 0xa00a 0x9252 0x6f7 0xa20a 0x9214 0x708 0xa40a 0x91d0 0x70a 0xa60a 0x9195 0x74a 0xa80a 0x9152 0x753 0xaa0a 0x9102 0x770 0xac0a 0x90b1 0x7a6 0xae0b 0x9072 0x7d7 0xb00b 0x9052 0x7f8 0xb20b 0x9038 0x84e 0xb40b 0x9027 0x8a4 0xb60b 0x9007 0x90b 0xb80b 0x8fd4 0x9af 0xba0b 0x8f42 0xa6f 0xbc0b 0x8dff 0xb4c 0xbe0c 0x8bde 0xc94 0xc00c 0x8911 0xeea 0xc20c 0x84b8 0x140c 0xc40c 0x7cb6 0x235e 0xc60c 0x71f2 0xbea>;
+		battery0_profile_t2_col = <0x3>;
+	};
+
+	mcupm_reg@10216000 {
+		compatible = "mediatek,mcupm_reg";
+		reg = <0x0 0x10216000 0x0 0x1000>;
+	};
+
+	infra_dbgsystop_cpu2@0e200000 {
+		compatible = "mediatek,infra_dbgsystop_cpu2";
+		reg = <0x0 0xe200000 0x0 0x100000>;
+	};
+
+	touch {
+		pinctrl-4 = <0xf5>;
+		pinctrl-names = "default", "state_eint_as_int", "state_eint_output0", "state_eint_output1", "state_rst_output0", "state_rst_output1";
+		tpd-key-local = <0x8b 0xac 0x9e 0x0>;
+		pinctrl-2 = <0xf3>;
+		tpd-max-touch-num = <0xa>;
+		pinctrl-0 = <0xf1>;
+		tpd-filter-custom-speed = <0x0 0x0 0x0>;
+		tpd-filter-custom-prameters = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+		interrupts = <0x1 0x2 0x1 0x0>;
+		use-tpd-button = <0x0>;
+		tpd-key-dim-local = <0x5a 0x373 0x64 0x28 0xe6 0x373 0x64 0x28 0x172 0x373 0x64 0x28 0x0 0x0 0x0 0x0>;
+		tpd-resolution = <0x438 0x870>;
+		interrupt-parent = <0x1e>;
+		pinctrl-5 = <0xf6>;
+		vtouch-supply = <0x98>;
+		pinctrl-3 = <0xf4>;
+		compatible = "mediatek,touch";
+		tpd-filter-enable = <0x0>;
+		pinctrl-1 = <0xf2>;
+		status = "okay";
+		tpd-key-num = <0x3>;
+		phandle = <0xdd>;
+		tpd-filter-pixel-density = <0xa8>;
+	};
+
+	kd_camera_hw1@1a040000 {
+		pinctrl-4 = <0x109>;
+		pinctrl-32 = <0x123>;
+		pinctrl-22 = <0x119>;
+		cam4_vcama-supply = <0x97>;
+		pinctrl-names = "default", "cam0_rst0", "cam0_rst1", "cam1_rst0", "cam1_rst1", "cam2_rst0", "cam2_rst1", "cam3_rst0", "cam3_rst1", "cam4_rst0", "cam4_rst1", "cam0_vcama_on", "cam0_vcama_off", "cam0_vcamd_on", "cam0_vcamd_off", "cam1_vcama_on", "cam1_vcama_off", "cam_mipi_switch_en_1", "cam_mipi_switch_en_0", "cam_mipi_switch_sel_1", "cam_mipi_switch_sel_0", "cam0_mclk_off", "cam0_mclk_2mA", "cam0_mclk_4mA", "cam0_mclk_6mA", "cam0_mclk_8mA", "cam1_mclk_off", "cam1_mclk_2mA", "cam1_mclk_4mA", "cam1_mclk_6mA", "cam1_mclk_8mA", "cam2_mclk_off", "cam2_mclk_2mA", "cam2_mclk_4mA", "cam2_mclk_6mA", "cam2_mclk_8mA", "cam3_mclk_off", "cam3_mclk_2mA", "cam3_mclk_4mA", "cam3_mclk_6mA", "cam3_mclk_8mA", "cam4_mclk_off", "cam4_mclk_2mA", "cam4_mclk_4mA", "cam4_mclk_6mA", "cam4_mclk_8mA", "cam4_id_low", "cam4_id_high", "cam3_vcamd_off", "cam3_vcamd_on";
+		cam4_vcamio-supply = <0x84>;
+		pinctrl-12 = <0x111>;
+		pinctrl-40 = <0x12b>;
+		pinctrl-2 = <0x107>;
+		pinctrl-30 = <0x121>;
+		pinctrl-20 = <0x117>;
+		pinctrl-49 = <0x134>;
+		pinctrl-10 = <0x10f>;
+		pinctrl-39 = <0x12a>;
+		cam2_vcamio-supply = <0x84>;
+		pinctrl-0 = <0x105>;
+		clock-names = "CLK_TOP_CAMTG_SEL", "CLK_TOP_CAMTG1_SEL", "CLK_TOP_CAMTG2_SEL", "CLK_TOP_CAMTG3_SEL", "CLK_MCLK_6M", "CLK_MCLK_12M", "CLK_MCLK_13M", "CLK_MCLK_48M", "CLK_MCLK_52M", "CLK_MCLK_24M", "CLK_MCLK_26M", "CLK_CAM_SENINF_CG", "CLK_MIPI_C0_26M_CG", "CLK_MIPI_C1_26M_CG", "CLK_MIPI_ANA_0A_CG", "CLK_MIPI_ANA_0B_CG", "CLK_MIPI_ANA_1A_CG", "CLK_MIPI_ANA_1B_CG", "CLK_MIPI_ANA_2A_CG", "CLK_MIPI_ANA_2B_CG", "CLK_TOP_CAMTM_SEL_CG", "CLK_TOP_CAMTM_208_CG", "CLK_SCP_SYS_CAM";
+		pinctrl-29 = <0x120>;
+		cam4_vcamd-supply = <0x85>;
+		pinctrl-19 = <0x116>;
+		pinctrl-47 = <0x132>;
+		vcamd-supply = <0x85>;
+		pinctrl-9 = <0x10e>;
+		cam1_vcamd-supply = <0x85>;
+		pinctrl-37 = <0x128>;
+		cam3_enable_sensor = "ov2180_ofilm_mipi_raw ov2180_qtech_mipi_raw";
+		pinctrl-27 = <0x11e>;
+		cam0_vcamio-supply = <0x84>;
+		pinctrl-17 = <0x114>;
+		vcamio_main2-supply = <0x84>;
+		cam0_vcamaf-supply = <0x98>;
+		vcamio_sub2-supply = <0x84>;
+		pinctrl-45 = <0x130>;
+		clocks = <0x12 0x56 0x12 0x57 0x12 0x58 0x12 0x59 0x12 0x14 0x12 0x13 0x12 0x1d 0x12 0x11 0x12 0x1c 0x12 0x12 0x13 0x58 0x4 0x3d 0xe 0x3d 0x12 0x5e 0x0 0x5f 0x0 0x60 0x0 0x61 0x0 0x62 0x0 0x63 0x0 0x12 0x6d 0x12 0x1a 0x22 0xa>;
+		pinctrl-7 = <0x10c>;
+		pinctrl-35 = <0x126>;
+		vcamio_main3-supply = <0x84>;
+		vcama_sub-supply = <0x97>;
+		pinctrl-25 = <0x11c>;
+		cam1_enable_sensor = "s5k4h7yx_ofilm_front_mipi_raw s5k4h7yx_qtech_front_mipi_raw ov8856_qtech_front_mipi_raw";
+		pinctrl-15 = <0x112>;
+		cam2_vcama-supply = <0x91>;
+		pinctrl-43 = <0x12e>;
+		pinctrl-5 = <0x10a>;
+		pinctrl-33 = <0x124>;
+		pinctrl-23 = <0x11a>;
+		pinctrl-13 = <0x105>;
+		pinctrl-41 = <0x12c>;
+		pinctrl-3 = <0x108>;
+		vcamio-supply = <0x84>;
+		pinctrl-31 = <0x122>;
+		vcamaf-supply = <0x98>;
+		cam2_vcamd-supply = <0x85>;
+		pinctrl-21 = <0x118>;
+		compatible = "mediatek,camera_hw";
+		vcamd_sub-supply = <0x85>;
+		pinctrl-11 = <0x110>;
+		cam3_vcamio-supply = <0x84>;
+		pinctrl-1 = <0x106>;
+		vcama_sub2-supply = <0x97>;
+		status = "okay";
+		pinctrl-48 = <0x133>;
+		cam4_enable_sensor = "gc5035_ofilm_mipi_raw gc5035_qtech_mipi_raw";
+		pinctrl-38 = <0x129>;
+		reg = <0x0 0x1a040000 0x0 0x1000>;
+		cam3_vcama-supply = <0x97>;
+		phandle = <0xcd>;
+		cam1_vcamio-supply = <0x84>;
+		pinctrl-28 = <0x11f>;
+		pinctrl-18 = <0x115>;
+		vcamd_main2-supply = <0x85>;
+		pinctrl-46 = <0x131>;
+		pinctrl-8 = <0x10d>;
+		vcamio_sub-supply = <0x84>;
+		pinctrl-36 = <0x127>;
+		vcamd_main3-supply = <0x85>;
+		cam2_enable_sensor = "s5k4h7yx_ofilm_ultra_mipi_raw s5k4h7yx_qtech_ultra_mipi_raw ov8856_qtech_ultra_mipi_raw";
+		pinctrl-26 = <0x11d>;
+		vcama_main2-supply = <0x91>;
+		pinctrl-16 = <0x113>;
+		pinctrl-44 = <0x12f>;
+		vcama_main3-supply = <0x97>;
+		pinctrl-6 = <0x10b>;
+		pinctrl-34 = <0x125>;
+		pinctrl-24 = <0x11b>;
+		cam0_vcamd-supply = <0x85>;
+		cam0_enable_sensor = "ov13b10_ofilm_mipi_raw ov13b10_qtech_mipi_raw s5k3l6_qtech_mipi_raw";
+		pinctrl-14 = <0x105>;
+		pinctrl-42 = <0x12d>;
+	};
+
+	vcu@16000000 {
+		gce-event-names = "venc_eof", "venc_cmdq_pause_done", "venc_mb_done", "venc_128B_cnt_done";
+		mediatek,vcuid = <0x0>;
+		mediatek,vcuname = "vcu";
+		gce-events = <0x2e 0x121 0x2e 0x122 0x2e 0x124 0x2e 0x125>;
+		mediatek,mailbox-gce = <0x2e>;
+		compatible = "mediatek-vcu";
+		reg = <0x0 0x16000000 0x0 0x40000 0x0 0x17020000 0x0 0x10000 0x0 0x19002000 0x0 0x1000>;
+		phandle = <0x5a>;
+		mboxes = <0x2e 0x1 0x0 0x1 0x2e 0x5 0x0 0x1>;
+	};
+
+	mtk-btcvsd-snd@18050000 {
+		interrupts = <0x0 0x11b 0x8>;
+		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
+		compatible = "mediatek,mtk-btcvsd-snd";
+		reg = <0x0 0x18050000 0x0 0x1000 0x0 0x18080000 0x0 0x10000>;
+		mediatek,infracfg = <0x21>;
+	};
+
+	amms_control {
+		interrupts = <0x0 0x131 0x1>;
+		compatible = "mediatek,amms";
+	};
+
+	cam_inner@1a013000 {
+		compatible = "mediatek,cam_inner";
+		reg = <0x0 0x1a013000 0x0 0x1000>;
+	};
+
+	dfd_cache {
+		mediatek,enabled = <0x0>;
+		mediatek,rg_dfd_timeout = <0x3e80>;
+		compatible = "mediatek,dfd_cache";
+		phandle = <0xad>;
+	};
+
+	mbist@17040000 {
+		compatible = "mediatek,mbist";
+		reg = <0x0 0x17040000 0x0 0x10000>;
+	};
+
+	apxgpt@10008000 {
+		interrupts = <0x0 0xb9 0x8>;
+		clocks = <0x1f>;
+		compatible = "mediatek,apxgpt";
+		reg = <0x0 0x10008000 0x0 0x1000>;
+	};
+
+	msdc@11240000 {
+		sd-uhs-ddr50;
+		clk_src = [02];
+		clock-names = "msdc1-clock", "msdc1-hclock";
+		cap-sd-highspeed;
+		vqmmc-supply = <0x3c>;
+		no-mmc;
+		sd-uhs-sdr25;
+		bus-width = <0x4>;
+		no-sdio;
+		interrupts = <0x0 0x65 0x8>;
+		clocks = <0x21 0x4d 0x21 0x1d>;
+		cd_level = [01];
+		vmmc-supply = <0x3b>;
+		index = [01];
+		compatible = "mediatek,msdc";
+		pinctl_sdr50 = <0x38>;
+		status = "okay";
+		pinctl = <0x36>;
+		pinctl_ddr50 = <0x39>;
+		reg = <0x0 0x11240000 0x0 0x10000>;
+		phandle = <0xc6>;
+		sd-uhs-sdr104;
+		max-frequency = <0xbebc200>;
+		cd-gpios = <0x1e 0x12 0x0>;
+		register_setting = <0x3a>;
+		host_function = [01];
+		pinctl_sdr104 = <0x37>;
+		sd-uhs-sdr50;
+		sd-uhs-sdr12;
+	};
+
+	pinctrl {
+		gpio-controller;
+		interrupts = <0x0 0xba 0x4>;
+		pins-are-numbered;
+		compatible = "mediatek,mt6768-pinctrl";
+		#interrupt-cells = <0x4>;
+		reg_base_eint = <0x1d>;
+		phandle = <0x1e>;
+		reg_bases = <0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c>;
+		#gpio-cells = <0x2>;
+		gpio-ranges = <0x1e 0x0 0x0 0xba>;
+		interrupt-controller;
+
+		camera4_id_input_low@gpio79 {
+			phandle = <0x131>;
+
+			pins_cmd_dat {
+				pinmux = <0x4f00>;
+				input-enable;
+			};
 		};
 
-		cpu7: cpu@103 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a75";
-			reg = <0x0700>;
-			enable-method = "psci";
-			clock-frequency = <2171000000>;
-			cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
-				<&idledram &idlesyspll &idlebus26m &SUSPEND>;
+		aud_clk_mosi_on {
+			phandle = <0x40>;
+
+			pins_cmd1_dat {
+				pinmux = <0x8901>;
+				input-schmitt-enable;
+			};
+
+			pins_cmd0_dat {
+				pinmux = <0x8801>;
+				input-schmitt-enable;
+			};
 		};
 
+		eintoutput1 {
+			phandle = <0xf4>;
 
-		cpu-map {
-			cluster0 {
-				core0 {
-					cpu = <&cpu0>;
-				};
-				core1 {
-					cpu = <&cpu1>;
-				};
-				core2 {
-					cpu = <&cpu2>;
-				};
-				core3 {
-					cpu = <&cpu3>;
-				};
-				core4 {
-					cpu = <&cpu4>;
-				};
-				core5 {
-					cpu = <&cpu5>;
-				};
-				doe_dvfs_cl0: doe {
-				};
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x100>;
+				slew-rate = <0x1>;
 			};
-			cluster1 {
-				core0 {
-					cpu = <&cpu6>;
-				};
-				core1 {
-					cpu = <&cpu7>;
-				};
-				doe_dvfs_cl1: doe {
-				};
+		};
+
+		camera0_mclk_gpio_mode@gpio100 {
+			phandle = <0x118>;
 
+			pins_cmd_dat {
+				drive-strength = <0x4>;
+				pinmux = <0x6400>;
 			};
+		};
+
+		camera1_mclk_6mA@gpio108 {
+			phandle = <0x120>;
 
+			pins_cmd_dat {
+				drive-strength = <0x6>;
+				pinmux = <0x6c01>;
+			};
 		};
 
-		idle-states {
-			entry-method = "arm,psci";
+		camera0_rst_output_high@gpio102 {
+			phandle = <0x107>;
 
-			STANDBY: standby {
-				compatible = "arm,idle-state";
-				arm,psci-suspend-param = <0x00000001>;
-				entry-latency-us = <600>;
-				exit-latency-us = <600>;
-				min-residency-us = <1200>;
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x6600>;
 			};
+		};
 
-			MCDI_CPU: mcdi-cpu {
-				compatible = "arm,idle-state";
-				arm,psci-suspend-param = <0x00010001>;
-				entry-latency-us = <600>;
-				exit-latency-us = <600>;
-				min-residency-us = <1200>;
+		state_reset_high {
+			phandle = <0xf8>;
+
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x1f00>;
+				slew-rate = <0x1>;
 			};
+		};
 
-			MCDI_CLUSTER: mcdi-cluster {
-				compatible = "arm,idle-state";
-				arm,psci-suspend-param = <0x01010001>;
-				entry-latency-us = <600>;
-				exit-latency-us = <600>;
-				min-residency-us = <1200>;
+		msdc0@default {
+			phandle = <0x31>;
+
+			pins_cmd {
+				drive-strength = [03];
 			};
 
-			idledram: idledram {
-				compatible = "arm,idle-state";
-				arm,psci-suspend-param = <0x01010002>;
-				entry-latency-us = <800>;
-				exit-latency-us = <1000>;
-				min-residency-us = <2000>;
-				status = "okay";
+			pins_rst {
+				drive-strength = [03];
 			};
 
-			idlesyspll: idlesyspll {
-				compatible = "arm,idle-state";
-				arm,psci-suspend-param = <0x01010003>;
-				entry-latency-us = <800>;
-				exit-latency-us = <1000>;
-				min-residency-us = <2000>;
-				status = "okay";
+			pins_clk {
+				drive-strength = [03];
 			};
 
-			idlebus26m: idlebus26m {
-				compatible = "arm,idle-state";
-				arm,psci-suspend-param = <0x01010004>;
-				entry-latency-us = <800>;
-				exit-latency-us = <1000>;
-				min-residency-us = <2000>;
-				status = "okay";
+			pins_ds {
+				drive-strength = [03];
 			};
 
-			SUSPEND: suspend {
-				compatible = "arm,idle-state";
-				arm,psci-suspend-param = <0x01010005>;
-				entry-latency-us = <800>;
-				exit-latency-us = <1000>;
-				min-residency-us = <2000>;
+			pins_dat {
+				drive-strength = [03];
 			};
 		};
-	};
 
-	cache_parity {
-		compatible = "mediatek,cache_parity";
-		version = <1>;
-		reg = <0 0x0c530000 0 0x10000>;
-		err_level = <1>;
-		irq_config = <0 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
-			<1 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
-			<2 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
-			<3 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
-			<4 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
-			<5 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
-			<6 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
-			<7 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
-			<1024 0xc8c0 0x01000000 0xc8c0 12 0xc8c8 0x00000001>;
-		interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>,
-			<GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>,
-			<GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>,
-			<GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>,
-			<GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>,
-			<GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>,
-			<GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>,
-			<GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>,
-			<GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
-	};
+		flashlightseloutput0 {
+			phandle = <0xeb>;
 
-	memory {
-		device_type = "memory";
-		reg = <0 0x40000000 0 0x3e605000>;
-	};
+			pins_cmd_dat {
+				pinmux = <0x9900>;
+				slew-rate = <0x1>;
+				output-low;
+			};
+		};
 
-	psci {
-		compatible      = "arm,psci-1.0";
-		method          = "smc";
-	};
+		camera1_mclk_gpio_mode@gpio108 {
+			phandle = <0x11d>;
 
-	/* Trustonic Mobicore SW IRQ number 329 = 32 + 297 */
-	mobicore {
-		compatible = "trustonic,mobicore";
-		interrupts = <GIC_SPI 297 IRQ_TYPE_EDGE_RISING>;
-	};
+			pins_cmd_dat {
+				drive-strength = <0x4>;
+				pinmux = <0x6c01>;
+			};
+		};
 
-	tee_sanity {
-		compatible = "mediatek,tee_sanity";
-		interrupts = <GIC_SPI 298 IRQ_TYPE_EDGE_RISING>;
-	};
+		irtx_gpio_led_set@gpio12 {
+			phandle = <0x101>;
 
-	/* Microtrust SW IRQ number 299(331) ~ 304(336) */
-	utos {
-		compatible = "microtrust,utos";
-		interrupts = <GIC_SPI 299 IRQ_TYPE_EDGE_RISING>,
-			<GIC_SPI 300 IRQ_TYPE_EDGE_RISING>;
-	};
-	utos_tester {
-		compatible = "microtrust,tester-v1";
-	};
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0xc01>;
+				slew-rate = <0x1>;
+			};
+		};
 
-	pmu {
-		compatible = "arm,armv8-pmuv3";
-		interrupt-parent = <&gic>;
-		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_LOW>;
-	};
+		reset_suspend {
+			phandle = <0xf0>;
 
-	dsu-pmu-0 {
-		compatible = "arm,dsu-pmu";
-		interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
-		cpus = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>,
-			<&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>;
-	};
+			pins_cmd_dat {
+				pinmux = <0x1700>;
+				slew-rate = <0x1>;
+				output-low;
+			};
+		};
 
-	reserved_memory: reserved-memory {
-		#address-cells = <2>;
-		#size-cells = <2>;
-		ranges;
+		camera4_mclk_gpio_mode@gpio111 {
+			phandle = <0x12c>;
 
-		zmc-default {
-			compatible = "mediatek,zone_movable_cma";
-			size = <0 0x2d000000>;
-			alignment = <0 0x1000000>;
-			alloc-ranges = <0 0xc0000000 4 0x00000000>;
+			pins_cmd_dat {
+				drive-strength = <0x4>;
+				pinmux = <0x6f00>;
+			};
 		};
 
-		reserve-memory-sspm_share {
-			compatible = "mediatek,reserve-memory-sspm_share";
-			no-map;
-			status = "okay";
-#if defined(CONFIG_MTK_GMO_RAM_OPTIMIZE) || defined(CONFIG_MTK_MET_MEM_ALLOC)
-			size = <0 0x110000>; /* 1M + 64K */
-#else
-			size = <0 0x510000>; /* 5M + 64K */
-#endif
-			alignment = <0 0x10000>;
-			alloc-ranges = <0 0x40000000 0 0x60000000>;
+		camdefault {
+			phandle = <0x105>;
 		};
 
-		reserve-memory-scp_share {
-			compatible = "mediatek,reserve-memory-scp_share";
-			no-map;
-			size = <0 0x00300000>;
-			alignment = <0 0x1000000>;
-			alloc-ranges = <0 0x40000000 0 0x50000000>;
+		camera4_mclk_8mA@gpio111 {
+			phandle = <0x130>;
+
+			pins_cmd_dat {
+				drive-strength = <0x7>;
+				pinmux = <0x6f01>;
+			};
 		};
 
-		ion-carveout-heap {
-			compatible = "mediatek,ion-carveout-heap";
-			no-map;
-			size = <0 0x9000>;
-			alignment = <0 0x1000>;
-			alloc-ranges = <0 0xc0000000 4 0x00000000>;
+		camera1_mipi_switch_output_high@gpio3 {
+			phandle = <0x114>;
+
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x300>;
+			};
 		};
 
-		consys-reserve-memory {
-			compatible = "mediatek,consys-reserve-memory";
-			no-map;
-			size = <0 0x400000>;
-			alignment = <0 0x1000000>;
-			alloc-ranges = <0 0x40000000 0 0x80000000>;
+		rstoutput1 {
+			phandle = <0xf6>;
+
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x5c00>;
+				slew-rate = <0x1>;
+			};
 		};
 
-		wifi_mem: wifi-reserve-memory {
-			compatible = "shared-dma-pool";
-			no-map;
-			size = <0 0x300000>;
-			alignment = <0 0x1000000>;
-			alloc-ranges = <0 0x40000000 0 0x80000000>;
+		camera3_rst_output_low@gpio101 {
+			phandle = <0x10c>;
+
+			pins_cmd_dat {
+				pinmux = <0x6500>;
+				output-low;
+			};
 		};
 
-#ifdef CONFIG_MICROTRUST_TEE_SUPPORT
-		soter-shared-mem {
-			compatible = "microtrust,shared_mem";
-			no-map;
-#if defined(CONFIG_MTK_SEC_VIDEO_PATH_SUPPORT) || \
-	defined(CONFIG_MTK_CAM_SECURITY_SUPPORT)
-			size = <0 0xc00000>;
-			alignment = <0 0x1000000>;
-#else
-			size = <0 0x200000>;
-			alignment = <0 0x200000>;
-#endif
-			alloc-ranges = <0 0x40000000 0 0x50000000>;
+		aud_gpio_i2s2_off {
+			phandle = <0x4b>;
 		};
-#endif
-	};
 
-	cpu_dbgapb: cpu_dbgapb@0e010000 {
-		compatible = "mediatek,hw_dbg";
-		num = <8>;
-		reg =	<0 0x0e010000 0 0x1000>,
-			<0 0x0e110000 0 0x1000>,
-			<0 0x0e210000 0 0x1000>,
-			<0 0x0e310000 0 0x1000>,
-			<0 0x0e410000 0 0x1000>,
-			<0 0x0e510000 0 0x1000>,
-			<0 0x0e610000 0 0x1000>,
-			<0 0x0e710000 0 0x1000>;
-	};
-
-	gic: interrupt-controller {
-		compatible = "arm,gic-v3";
-		#interrupt-cells = <3>;
-		#address-cells = <2>;
-		#size-cells = <2>;
-		#redistributor-regions = <1>;
-		interrupt-parent = <&gic>;
-		interrupt-controller;
-		reg = <0 0x0c000000 0 0x40000>, // distributor
-		      <0 0x0c040000 0 0x200000>, // redistributor
-		      <0 0x0c53a650 0 0x50>; //INTPOL
-		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
-	};
+		camera0_mclk_4mA@gpio100 {
+			phandle = <0x11a>;
 
-	sysirq: intpol-controller@0 {
-		compatible = "mediatek,mt6577-sysirq";
-		interrupt-controller;
-		#interrupt-cells = <3>;
-		interrupt-parent = <&gic>;
-		reg = <0 0x0c53a650 0 0x50>;
-	};
+			pins_cmd_dat {
+				drive-strength = <0x4>;
+				pinmux = <0x6401>;
+			};
+		};
 
-	chipid@08000000 {
-		compatible = "mediatek,chipid";
-		reg = <0 0x08000000 0 0x0004>,
-		      <0 0x08000004 0 0x0004>,
-		      <0 0x08000008 0 0x0004>,
-		      <0 0x0800000c 0 0x0004>;
-	};
+		eint0default {
+			phandle = <0xf1>;
+		};
 
-	timer: timer {
-		compatible = "arm,armv8-timer";
-		interrupt-parent = <&gic>;
-		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
-				<GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
-				<GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
-				<GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
-		clock-frequency = <13000000>;
+		state_default {
+			phandle = <0xf7>;
+
+			pins_cmd_dat {
+				bias-disable;
+				pinmux = <0x806>;
+				slew-rate = <0x0>;
+			};
+		};
+
+		eint1default {
+			phandle = <0xec>;
+		};
+
+		int_active {
+			phandle = <0xed>;
+
+			pins_cmd_dat {
+				pinmux = <0x100>;
+				slew-rate = <0x0>;
+				bias-pull-up = <0xb>;
+			};
+		};
+
+		camera1_mclk_4mA@gpio108 {
+			phandle = <0x11f>;
+
+			pins_cmd_dat {
+				drive-strength = <0x4>;
+				pinmux = <0x6c01>;
+			};
+		};
+
+		aud_gpio_i2s3_on {
+			phandle = <0x4e>;
+
+			pins_cmd_dat {
+				pinmux = <0x2502 0x2602 0x2402>;
+			};
+		};
+
+		aud_gpio_i2s0_on {
+			phandle = <0x48>;
+
+			pins_cmd_dat {
+				pinmux = <0x2802>;
+			};
+		};
+
+		camera0_vcama_output_low@gpio24 {
+			phandle = <0x111>;
+
+			pins_cmd_dat {
+				pinmux = <0x1800>;
+				output-low;
+			};
+		};
+
+		msdc1@register_default {
+			cmd_edge = [00];
+			rdata_edge = [00];
+			wdata_edge = [00];
+			phandle = <0x3a>;
+		};
+
+		camera4_mclk_6mA@gpio111 {
+			phandle = <0x12f>;
+
+			pins_cmd_dat {
+				drive-strength = <0x6>;
+				pinmux = <0x6f01>;
+			};
+		};
+
+		camera2_mclk_8mA@gpio108 {
+			phandle = <0x126>;
+
+			pins_cmd_dat {
+				drive-strength = <0x7>;
+				pinmux = <0x6c01>;
+			};
+		};
+
+		camera0_mclk_2mA@gpio100 {
+			phandle = <0x119>;
+
+			pins_cmd_dat {
+				drive-strength = <0x2>;
+				pinmux = <0x6401>;
+			};
+		};
+
+		lcm_rst_out1_gpio {
+			phandle = <0x102>;
+
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x2d00>;
+				slew-rate = <0x1>;
+			};
+		};
+
+		camera3_mclk_6mA@gpio99 {
+			phandle = <0x12a>;
+
+			pins_cmd_dat {
+				drive-strength = <0x6>;
+				pinmux = <0x6301>;
+			};
+		};
+
+		reverse_low {
+			phandle = <0x6d>;
+
+			pins_cmd_dat {
+				pinmux = <0x5b00>;
+				slew-rate = <0x1>;
+				output-low;
+			};
+		};
+
+		flashlightenoutput0 {
+			phandle = <0xe9>;
+
+			pins_cmd_dat {
+				pinmux = <0x9800>;
+				slew-rate = <0x1>;
+				output-low;
+			};
+		};
+
+		gpslna@2 {
+			phandle = <0xff>;
+
+			pins_cmd_dat {
+				pinmux = <0x5e00>;
+				slew-rate = <0x1>;
+				output-low;
+			};
+		};
+
+		camera0_rst_output_low@gpio102 {
+			phandle = <0x106>;
+
+			pins_cmd_dat {
+				pinmux = <0x6600>;
+				output-low;
+			};
+		};
+
+		camera1_mipi_switch_output_low@gpio4 {
+			phandle = <0x117>;
+
+			pins_cmd_dat {
+				pinmux = <0x400>;
+				output-low;
+			};
+		};
+
+		aud_gpio_i2s3_off {
+			phandle = <0x4d>;
+
+			pins_cmd_dat {
+				pinmux = <0x2500 0x2600 0x2400>;
+			};
+		};
+
+		msdc0@hs200 {
+			phandle = <0x33>;
+
+			pins_cmd {
+				drive-strength = [03];
+			};
+
+			pins_rst {
+				drive-strength = [03];
+			};
+
+			pins_clk {
+				drive-strength = [04];
+			};
+
+			pins_ds {
+				drive-strength = [04];
+			};
+
+			pins_dat {
+				drive-strength = [04];
+			};
+		};
+
+		int_suspend {
+			phandle = <0xef>;
+
+			pins_cmd_dat {
+				pinmux = <0x100>;
+				slew-rate = <0x1>;
+				output-low;
+			};
+		};
+
+		camera1_mclk_2mA@gpio108 {
+			phandle = <0x11e>;
+
+			pins_cmd_dat {
+				drive-strength = <0x2>;
+				pinmux = <0x6c01>;
+			};
+		};
+
+		state_spi_cs_low {
+			phandle = <0xfa>;
+
+			pins_cmd_dat {
+				pinmux = <0x1902>;
+				slew-rate = <0x1>;
+				output-low;
+			};
+		};
+
+		reset_active {
+			phandle = <0xee>;
+
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x1700>;
+				slew-rate = <0x1>;
+			};
+		};
+
+		camera2_mclk_gpio_mode@gpio108 {
+			phandle = <0x122>;
+
+			pins_cmd_dat {
+				drive-strength = <0x4>;
+				pinmux = <0x6c00>;
+			};
+		};
+
+		consys_default {
+			phandle = <0xfc>;
+		};
+
+		gpslna@0 {
+			phandle = <0xfd>;
+
+			pins_cmd_dat {
+				bias-disable;
+				pinmux = <0x5e00>;
+				slew-rate = <0x0>;
+				output-low;
+			};
+		};
+
+		reverse_high {
+			phandle = <0x6c>;
+
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x5b00>;
+				slew-rate = <0x1>;
+			};
+		};
+
+		camera3_vcamd_output_high@gpio0 {
+			phandle = <0x134>;
+
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x0>;
+			};
+		};
+
+		camera3_mclk_2mA@gpio99 {
+			phandle = <0x128>;
+
+			pins_cmd_dat {
+				drive-strength = <0x2>;
+				pinmux = <0x6301>;
+			};
+		};
+
+		lcm_rst_out0_gpio {
+			phandle = <0x103>;
+
+			pins_cmd_dat {
+				pinmux = <0x2d00>;
+				slew-rate = <0x1>;
+				output-low;
+			};
+		};
+
+		camera4_id_input_high@gpio79 {
+			phandle = <0x132>;
+
+			pins_cmd_dat {
+				pinmux = <0x4f00>;
+				input-enable;
+			};
+		};
+
+		flashlightseloutput1 {
+			phandle = <0xea>;
+
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x9900>;
+				slew-rate = <0x1>;
+			};
+		};
+
+		camera4_mclk_4mA@gpio111 {
+			phandle = <0x12e>;
+
+			pins_cmd_dat {
+				drive-strength = <0x4>;
+				pinmux = <0x6f01>;
+			};
+		};
+
+		camera2_mclk_6mA@gpio108 {
+			phandle = <0x125>;
+
+			pins_cmd_dat {
+				drive-strength = <0x6>;
+				pinmux = <0x6c01>;
+			};
+		};
+
+		msdc1@sdr50 {
+			phandle = <0x38>;
+
+			pins_cmd {
+				drive-strength = [03];
+			};
+
+			pins_clk {
+				drive-strength = [03];
+			};
+
+			pins_dat {
+				drive-strength = [03];
+			};
+		};
+
+		aud_dat_miso_on {
+			phandle = <0x46>;
+
+			pins_cmd1_dat {
+				drive-strength = <0x3>;
+				pinmux = <0x8d01>;
+			};
+
+			pins_cmd2_dat {
+				drive-strength = <0x3>;
+				pinmux = <0x8e01>;
+			};
+
+			pins_cmd3_dat {
+				drive-strength = <0x3>;
+				pinmux = <0x8f01>;
+			};
+
+			pins_cmd0_dat {
+				drive-strength = <0x3>;
+				pinmux = <0x8c01>;
+			};
+		};
+
+		vow_dat_miso_off {
+			phandle = <0x4f>;
+
+			pins_cmd1_dat {
+				pinmux = <0x8e00>;
+			};
+		};
+
+		state_spi_cs_high {
+			phandle = <0xfb>;
+
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x1902>;
+				slew-rate = <0x1>;
+			};
+		};
+
+		camera1_mipi_switch_output_high@gpio4 {
+			phandle = <0x116>;
+
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x400>;
+			};
+		};
+
+		eintoutput0 {
+			phandle = <0xf3>;
+
+			pins_cmd_dat {
+				pinmux = <0x100>;
+				slew-rate = <0x1>;
+				output-low;
+			};
+		};
+
+		aud_gpio_i2s2_on {
+			phandle = <0x4c>;
+		};
+
+		camera1_vcama_output_high@gpio24 {
+			phandle = <0x112>;
+
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x1800>;
+			};
+		};
+
+		msdc1@default {
+			phandle = <0x36>;
+
+			pins_cmd {
+				drive-strength = [03];
+			};
+
+			pins_clk {
+				drive-strength = [03];
+			};
+
+			pins_dat {
+				drive-strength = [03];
+			};
+		};
+
+		aud_gpio_i2s0_off {
+			phandle = <0x47>;
+
+			pins_cmd_dat {
+				pinmux = <0x2800>;
+			};
+		};
+
+		vow_dat_miso_on {
+			phandle = <0x50>;
+
+			pins_cmd1_dat {
+				pinmux = <0x8e04>;
+			};
+		};
+
+		camera0_vcama_output_high@gpio24 {
+			phandle = <0x110>;
+
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x1800>;
+			};
+		};
+
+		msdc1@ddr50 {
+			phandle = <0x39>;
+
+			pins_cmd {
+				drive-strength = [03];
+			};
+
+			pins_clk {
+				drive-strength = [03];
+			};
+
+			pins_dat {
+				drive-strength = [03];
+			};
+		};
+
+		aud_dat_mosi_on {
+			phandle = <0x44>;
+
+			pins_cmd1_dat {
+				drive-strength = <0x3>;
+				pinmux = <0x8901>;
+			};
+
+			pins_cmd2_dat {
+				drive-strength = <0x3>;
+				pinmux = <0x8a01>;
+			};
+
+			pins_cmd3_dat {
+				drive-strength = <0x3>;
+				pinmux = <0x8b01>;
+			};
+
+			pins_cmd0_dat {
+				drive-strength = <0x3>;
+				pinmux = <0x8801>;
+			};
+		};
+
+		camera1_rst_output_high@gpio109 {
+			phandle = <0x109>;
+
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x6d00>;
+			};
+		};
+
+		eint@0 {
+			phandle = <0xf2>;
+
+			pins_cmd_dat {
+				bias-disable;
+				pinmux = <0x100>;
+				slew-rate = <0x0>;
+			};
+		};
+
+		rstoutput0 {
+			phandle = <0xf5>;
+
+			pins_cmd_dat {
+				pinmux = <0x5c00>;
+				slew-rate = <0x1>;
+				output-low;
+			};
+		};
+
+		irtx_gpio_led_def@gpio12 {
+			phandle = <0x100>;
+
+			pins_cmd_dat {
+				bias-disable;
+				pinmux = <0xc00>;
+				input-schmitt-enable = <0x0>;
+				slew-rate = <0x1>;
+				output-low;
+			};
+		};
+
+		vow_clk_miso_off {
+			phandle = <0x51>;
+
+			pins_cmd3_dat {
+				pinmux = <0x8f00>;
+			};
+		};
+
+		camera2_rst_output_high@gpio7 {
+			phandle = <0x10b>;
+
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x700>;
+			};
+		};
+
+		camera4_mclk_2mA@gpio111 {
+			phandle = <0x12d>;
+
+			pins_cmd_dat {
+				drive-strength = <0x2>;
+				pinmux = <0x6f01>;
+			};
+		};
+
+		aud_dat_miso_off {
+			phandle = <0x45>;
+
+			pins_cmd1_dat {
+				bias-disable;
+				pinmux = <0x8d00>;
+				slew-rate = <0x0>;
+				input-enable;
+			};
+
+			pins_cmd2_dat {
+				bias-disable;
+				pinmux = <0x8e00>;
+				slew-rate = <0x0>;
+				input-enable;
+			};
+
+			pins_cmd3_dat {
+				bias-disable;
+				pinmux = <0x8f00>;
+				slew-rate = <0x0>;
+				input-enable;
+			};
+
+			pins_cmd0_dat {
+				bias-disable;
+				pinmux = <0x8c00>;
+				slew-rate = <0x0>;
+				input-enable;
+			};
+		};
+
+		msdc1@sdr104 {
+			phandle = <0x37>;
+
+			pins_cmd {
+				drive-strength = [03];
+			};
+
+			pins_clk {
+				drive-strength = [03];
+			};
+
+			pins_dat {
+				drive-strength = [03];
+			};
+		};
+
+		camera2_mclk_4mA@gpio108 {
+			phandle = <0x124>;
+
+			pins_cmd_dat {
+				drive-strength = <0x4>;
+				pinmux = <0x6c01>;
+			};
+		};
+
+		camera1_vcama_output_low@gpio24 {
+			phandle = <0x113>;
+
+			pins_cmd_dat {
+				pinmux = <0x1800>;
+				output-low;
+			};
+		};
+
+		camera0_mclk_8mA@gpio100 {
+			phandle = <0x11c>;
+
+			pins_cmd_dat {
+				drive-strength = <0x7>;
+				pinmux = <0x6401>;
+			};
+		};
+
+		lcm_dsi_te {
+			phandle = <0x104>;
+
+			pins_cmd_dat {
+				pinmux = <0x2c01>;
+			};
+		};
+
+		camera3_mclk_8mA@gpio99 {
+			phandle = <0x12b>;
+
+			pins_cmd_dat {
+				drive-strength = <0x7>;
+				pinmux = <0x6301>;
+			};
+		};
+
+		msdc0@hs400 {
+			phandle = <0x32>;
+
+			pins_cmd {
+				drive-strength = [03];
+			};
+
+			pins_rst {
+				drive-strength = [03];
+			};
+
+			pins_clk {
+				drive-strength = [04];
+			};
+
+			pins_ds {
+				drive-strength = [04];
+			};
+
+			pins_dat {
+				drive-strength = [04];
+			};
+		};
+
+		camera2_rst_output_low@gpio7 {
+			phandle = <0x10a>;
+
+			pins_cmd_dat {
+				pinmux = <0x700>;
+				output-low;
+			};
+		};
+
+		flashlightenoutput1 {
+			phandle = <0xe8>;
+
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x9800>;
+				slew-rate = <0x1>;
+			};
+		};
+
+		msdc0@register_default {
+			cmd_edge = [00];
+			rdata_edge = [00];
+			wdata_edge = [00];
+			phandle = <0x34>;
+		};
+
+		aud_dat_mosi_off {
+			phandle = <0x43>;
+
+			pins_cmd1_dat {
+				bias-disable;
+				pinmux = <0x8900>;
+				slew-rate = <0x0>;
+				input-enable;
+			};
+
+			pins_cmd2_dat {
+				bias-disable;
+				pinmux = <0x8a00>;
+				slew-rate = <0x0>;
+				input-enable;
+			};
+
+			pins_cmd3_dat {
+				pinmux = <0x8b00>;
+				bias-pull-down;
+				slew-rate = <0x0>;
+				input-enable;
+			};
+
+			pins_cmd0_dat {
+				bias-disable;
+				pinmux = <0x8800>;
+				slew-rate = <0x0>;
+				input-enable;
+			};
+		};
+
+		camera4_rst_output_high@gpio112 {
+			phandle = <0x10f>;
+
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x7000>;
+			};
+		};
+
+		camera1_mclk_8mA@gpio108 {
+			phandle = <0x121>;
+
+			pins_cmd_dat {
+				drive-strength = <0x7>;
+				pinmux = <0x6c01>;
+			};
+		};
+
+		aud_clk_miso_off {
+			phandle = <0x41>;
+
+			pins_cmd0_dat {
+				pinmux = <0x8c00 0x8d00>;
+			};
+		};
+
+		aud_gpio_i2s1_off {
+			phandle = <0x49>;
+		};
+
+		camera3_vcamd_output_low@gpio0 {
+			phandle = <0x133>;
+
+			pins_cmd_dat {
+				pinmux = <0x0>;
+				output-low;
+			};
+		};
+
+		camera3_mclk_4mA@gpio99 {
+			phandle = <0x129>;
+
+			pins_cmd_dat {
+				drive-strength = <0x4>;
+				pinmux = <0x6301>;
+			};
+		};
+
+		gpslna@1 {
+			phandle = <0xfe>;
+
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x5e00>;
+				slew-rate = <0x1>;
+			};
+		};
+
+		aud_clk_miso_on {
+			phandle = <0x42>;
+
+			pins_cmd1_dat {
+				pinmux = <0x8d01>;
+				input-schmitt-enable;
+			};
+
+			pins_cmd0_dat {
+				pinmux = <0x8c01>;
+				input-schmitt-enable;
+			};
+		};
+
+		aud_gpio_i2s1_on {
+			phandle = <0x4a>;
+		};
+
+		camera2_mclk_2mA@gpio108 {
+			phandle = <0x123>;
+
+			pins_cmd_dat {
+				drive-strength = <0x2>;
+				pinmux = <0x6c01>;
+			};
+		};
+
+		camera1_mipi_switch_output_low@gpio3 {
+			phandle = <0x115>;
+
+			pins_cmd_dat {
+				pinmux = <0x300>;
+				output-low;
+			};
+		};
+
+		camera1_rst_output_low@gpio109 {
+			phandle = <0x108>;
+
+			pins_cmd_dat {
+				pinmux = <0x6d00>;
+				output-low;
+			};
+		};
+
+		camera0_mclk_6mA@gpio100 {
+			phandle = <0x11b>;
+
+			pins_cmd_dat {
+				drive-strength = <0x6>;
+				pinmux = <0x6401>;
+			};
+		};
+
+		camera3_rst_output_high@gpio101 {
+			phandle = <0x10d>;
+
+			pins_cmd_dat {
+				output-high;
+				pinmux = <0x6500>;
+			};
+		};
+
+		state_reset_low {
+			phandle = <0xf9>;
+
+			pins_cmd_dat {
+				pinmux = <0x1f00>;
+				slew-rate = <0x1>;
+				output-low;
+			};
+		};
+
+		camera4_rst_output_low@gpio112 {
+			phandle = <0x10e>;
+
+			pins_cmd_dat {
+				pinmux = <0x7000>;
+				output-low;
+			};
+		};
+
+		aud_clk_mosi_off {
+			phandle = <0x3f>;
+
+			pins_cmd0_dat {
+				pinmux = <0x8800 0x8900>;
+			};
+		};
+
+		flashlightdefault {
+			phandle = <0xe7>;
+		};
+
+		camera3_mclk_gpio_mode@gpio99 {
+			phandle = <0x127>;
+
+			pins_cmd_dat {
+				drive-strength = <0x4>;
+				pinmux = <0x6300>;
+			};
+		};
+
+		vow_clk_miso_on {
+			phandle = <0x52>;
+
+			pins_cmd3_dat {
+				pinmux = <0x8f04>;
+			};
+		};
+	};
+
+	dbg_apmcu_mp0@0d630000 {
+		compatible = "mediatek,dbg_apmcu_mp0";
+		reg = <0x0 0xd630000 0x0 0x1000>;
+	};
+
+	mcupm_sram0@10217000 {
+		compatible = "mediatek,mcupm_sram0";
+		reg = <0x0 0x10217000 0x0 0x1000>;
+	};
+
+	seninf3@1a042000 {
+		compatible = "mediatek,seninf3";
+		reg = <0x0 0x1a042000 0x0 0x1000>;
+	};
+
+	dbg_apmcu_mp1@0d940000 {
+		compatible = "mediatek,dbg_apmcu_mp1";
+		reg = <0x0 0xd940000 0x0 0x1000>;
+	};
+
+	venc_gcon@17000000 {
+		mediatek,vcu = <0x5a>;
+		mediatek,larb = <0x5c>;
+		clock-names = "MT_SCP_SYS_DIS", "MT_SCP_SYS_VEN", "MT_CG_VENC";
+		interrupts = <0x0 0xf3 0x8>;
+		clocks = <0x22 0x3 0x22 0xb 0x5d 0x1>;
+		#clock-cells = <0x1>;
+		compatible = "mediatek,venc_gcon", "syscon";
+		reg = <0x0 0x17000000 0x0 0x1000 0x0 0x17020000 0x0 0x1000>;
+		phandle = <0x5d>;
+	};
+
+	dispsys {
+		mediatek,larb = <0x56>;
+		clock-names = "MMSYS_MTCMOS", "MMSYS_SMI_COMMON", "MMSYS_SMI_LARB0", "MMSYS_GALS_COMM0", "MMSYS_GALS_COMM1", "MMSYS_DISP_OVL0", "MMSYS_DISP_OVL0_2L", "MMSYS_DISP_RDMA0", "MMSYS_DISP_WDMA0", "MMSYS_DISP_COLOR0", "MMSYS_DISP_CCORR0", "MMSYS_DISP_AAL0", "MMSYS_DISP_GAMMA0", "MMSYS_DISP_DITHER0", "MMSYS_DSI0_MM_CK", "MMSYS_DSI0_IF_CK", "MMSYS_IMG_DL_RELAY", "MMSYS_26M", "MMSYS_DISP_RSZ0", "APMIXED_MIPI_26M", "TOP_MUX_DISP_PWM", "DISP_PWM", "TOP_26M", "TOP_UNIVPLL2_D4", "TOP_ULPOSC1_D2", "TOP_ULPOSC1_D8";
+		clocks = <0x22 0x3 0x24 0x13 0x24 0x14 0x24 0x15 0x24 0x16 0x24 0x7 0x24 0x8 0x24 0xa 0x24 0xb 0x24 0xc 0x24 0xd 0x24 0xe 0x24 0xf 0x24 0x10 0x24 0x11 0x24 0x1e 0x24 0x1c 0x24 0x1f 0x24 0x9 0x3d 0x15 0x12 0x63 0x21 0x31 0x13 0x12 0x1b 0x12 0x2e 0x12 0x30>;
+		compatible = "mediatek,dispsys";
+	};
+
+	usb0@11200000 {
+		clock-names = "usb0", "usb0_clk_top_sel", "usb0_clk_univpll3_d4";
+		mode = <0x2>;
+		interrupts = <0x0 0x61 0x8>;
+		clocks = <0x21 0x8 0x12 0x66 0x12 0x20>;
+		multipoint = <0x1>;
+		compatible = "mediatek,mt6768-usb20";
+		num_eps = <0x10>;
+		reg = <0x0 0x11200000 0x0 0x10000 0x0 0x11cc0000 0x0 0x10000>;
+	};
+
+	mipi_tx0@11c80000 {
+		compatible = "mediatek,mipi_tx0";
+		reg = <0x0 0x11c80000 0x0 0x10000>;
+	};
+
+	mt6768-afe-pcm@11220000 {
+		pinctrl-4 = <0x43>;
+		pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_clk_miso_off", "aud_clk_miso_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso_off", "aud_dat_miso_on", "aud_gpio_i2s0_off", "aud_gpio_i2s0_on", "aud_gpio_i2s1_off", "aud_gpio_i2s1_on", "aud_gpio_i2s2_off", "aud_gpio_i2s2_on", "aud_gpio_i2s3_off", "aud_gpio_i2s3_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on";
+		pinctrl-12 = <0x4b>;
+		pinctrl-2 = <0x41>;
+		pinctrl-10 = <0x49>;
+		pinctrl-0 = <0x3f>;
+		clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_tml_clk", "aud_infra_axi_clk", "aud_infra_26m_clk", "top_mux_audio", "top_mux_audio_int", "top_sys_pll1_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_eng1", "top_apll1_d8", "top_i2s0_m_sel", "top_i2s1_m_sel", "top_i2s2_m_sel", "top_i2s3_m_sel", "top_apll12_div0", "top_apll12_div1", "top_apll12_div2", "top_apll12_div3", "apmixed_apll1", "top_clk26m_clk";
+		pinctrl-19 = <0x52>;
+		pinctrl-9 = <0x48>;
+		pinctrl-17 = <0x50>;
+		interrupts = <0x0 0xa9 0x8>;
+		clocks = <0x3e 0x0 0x3e 0x5 0x3e 0x6 0x3e 0x4 0x3e 0x1 0x3e 0x2 0x3e 0x3 0x3e 0x7 0x21 0x2b 0x21 0x33 0x12 0x5f 0x12 0x60 0x12 0x3 0x12 0x61 0x12 0x29 0x12 0x62 0x12 0x2c 0x12 0x82 0x12 0x83 0x12 0x84 0x12 0x85 0x12 0x70 0x12 0x71 0x12 0x72 0x12 0x73 0x3d 0x8 0x13>;
+		pinctrl-7 = <0x46>;
+		pinctrl-15 = <0x4e>;
+		pinctrl-5 = <0x44>;
+		pinctrl-13 = <0x4c>;
+		pinctrl-3 = <0x42>;
+		compatible = "mediatek,mt6768-sound";
+		pinctrl-11 = <0x4a>;
+		pinctrl-1 = <0x40>;
+		reg = <0x0 0x11220000 0x0 0x1000>;
+		phandle = <0x54>;
+		pinctrl-18 = <0x51>;
+		pinctrl-8 = <0x47>;
+		topckgen = <0x12>;
+		apmixed = <0x3d>;
+		pinctrl-16 = <0x4f>;
+		pinctrl-6 = <0x45>;
+		pinctrl-14 = <0x4d>;
+	};
+
+	mcupm_sram3@10213000 {
+		compatible = "mediatek,mcupm_sram3";
+		reg = <0x0 0x10213000 0x0 0x1000>;
+	};
+
+	mipi_rx_ana_csi0b@11c11000 {
+		#clock-cells = <0x1>;
+		compatible = "mediatek,mipi_rx_ana_csi0b", "syscon";
+		reg = <0x0 0x11c11000 0x0 0x1000>;
+		phandle = <0x5f>;
+	};
+
+	dbg_apmcu_mp1@0da30000 {
+		compatible = "mediatek,dbg_apmcu_mp1";
+		reg = <0x0 0xda30000 0x0 0x1000>;
+	};
+
+	iocfg_5@10002a00 {
+		compatible = "mediatek,iocfg_5";
+		reg = <0x0 0x10002a00 0x0 0x200>;
+	};
+
+	apcldmaout_ao@10014400 {
+		compatible = "mediatek,apcldmaout_ao";
+		reg = <0x0 0x10014400 0x0 0x400>;
+	};
+
+	hwrng {
+		compatible = "mediatek,mt67xx-rng";
+		phandle = <0xa3>;
+	};
+
+	mmsys_config@14000000 {
+		clock-names = "CAM_MDP", "IMG_DL_RELAY", "IMG_DL_ASYNC_TOP";
+		interrupts = <0x0 0xf0 0x8>;
+		clocks = <0x24 0x17 0x24 0x1c 0x24 0x1d>;
+		#clock-cells = <0x1>;
+		compatible = "mediatek,mmsys_config", "syscon";
+		reg = <0x0 0x14000000 0x0 0x1000>;
+		phandle = <0x24>;
+	};
+
+	i2c3@1100f000 {
+		clock-div = <0x5>;
+		rsel_cfg = <0x90>;
+		eh_cfg = <0x30>;
+		#address-cells = <0x1>;
+		scl-gpio-id = <0x32>;
+		sda-gpio-id = <0x33>;
+		clock-names = "main", "dma";
+		ch_offset_ccu = <0x200>;
+		ch_offset_default = <0x100>;
+		id = <0x3>;
+		interrupts = <0x0 0x6c 0x8>;
+		clocks = <0x21 0xb 0x21 0x26>;
+		#size-cells = <0x0>;
+		clock-frequency = <0x61a80>;
+		compatible = "mediatek,i2c";
+		status = "okay";
+		reg = <0x0 0x1100f000 0x0 0x1000 0x0 0x11000300 0x0 0x100>;
+		mem_len = <0x200>;
+		aed = <0x1a>;
+		mediatek,use-open-drain;
+		phandle = <0xb4>;
+		gpio_start = <0x10002600>;
+		pu_cfg = <0x60>;
+
+		nxp@28 {
+			nq-ven = <0x1e 0x9f 0x0>;
+			nq-clkreq = <0x1e 0xb 0x0>;
+			interrupts = <0x9 0x4 0x9 0x0>;
+			interrupt-parent = <0x1e>;
+			nq-firm = <0x1e 0x11 0x0>;
+			compatible = "nq-nci";
+			interrupt-names = "irq_nfc";
+			reg = <0x28>;
+			nq-irq = <0x1e 0x9 0x0>;
+		};
+
+		nfc@08 {
+			compatible = "mediatek,nfc";
+			status = "okay";
+			reg = <0x8>;
+			phandle = <0x142>;
+		};
+	};
+
+	infra_dbgsystop_cpu3@0e300000 {
+		compatible = "mediatek,infra_dbgsystop_cpu3";
+		reg = <0x0 0xe300000 0x0 0x100000>;
+	};
+
+	iocfg_1@10002200 {
+		compatible = "mediatek,iocfg_1";
+		reg = <0x0 0x10002200 0x0 0x200>;
+	};
+
+	gce@10238000 {
+		stream_done_9 = <0x8b>;
+		dip_cq_thread12_frame_done = <0x10d>;
+		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
+		audio_base = <0x17000000 0x12 0xffff0000>;
+		disp_dither_base = <0x14010000 0x2 0xffff0000>;
+		disp_rdma0_frame_done = <0x1e>;
+		img_dl_relay_sof = <0x12>;
+		dip_cq_thread17_frame_done = <0x112>;
+		kp_base = <0x18840000 0x9 0xffff0000>;
+		disp_wdma0_frame_done = <0x1f>;
+		isp_frame_done_b = <0x142>;
+		seninf_3_fifo_full = <0x14a>;
+		disp_rsz0_sof = <0x11>;
+		venc_128byte_cnt_done = <0x125>;
+		mdp_rdma0_frame_done = <0x14>;
+		dip_cq_thread2_frame_done = <0x103>;
+		stream_done_7 = <0x89>;
+		mdp_wrot0_write_frame_done = <0x18>;
+		dsi0_te_event = <0x8d>;
+		mdp_color0 = <0x2b>;
+		dip_cq_thread7_frame_done = <0x108>;
+		imgsys_base = <0x15020000 0x4 0xffff0000>;
+		mdp_wrot0_rst_done = <0x95>;
+		camsv_0_pass1_done = <0x143>;
+		dve_frame_done = <0x114>;
+		mcucfg_base = <0x10040000 0xe 0xffff0000>;
+		gcpu_base = <0x10050000 0xf 0xffff0000>;
+		disp_gamma0_frame_done = <0x23>;
+		disp_color0_frame_done = <0x20>;
+		usb0_base = <0x10200000 0x10 0xffff0000>;
+		disp_ovl0_frame_rst_done_pusle = <0x98>;
+		venc_mb_done = <0x124>;
+		dip_cq_thread10_frame_done = <0x10b>;
+		stream_done_5 = <0x87>;
+		mdp_rdma0 = <0x25>;
+		mdp_rsz1_sof = <0x3>;
+		mdp_wrot0_sof = <0x5>;
+		clock-names = "GCE", "GCE_TIMER", "MMSYS_MTCMOS";
+		dsi0_done_event = <0x8f>;
+		dip_cq_thread15_frame_done = <0x110>;
+		disp_ovl0_sof = <0x7>;
+		scp_base = <0x10030000 0xd 0xffff0000>;
+		seninf_1_fifo_full = <0x148>;
+		seninf_6_fifo_full = <0x14d>;
+		dip_cq_thread0_frame_done = <0x101>;
+		usb_sif_base = <0x10280000 0x11 0xffff0000>;
+		mdp_tdshp0_sof = <0x6>;
+		stream_done_3 = <0x85>;
+		disp_2l_ovl0_frame_done = <0x1c>;
+		dip_cq_thread5_frame_done = <0x106>;
+		mdp_wdma_rst_done = <0x94>;
+		disp_ccorr0_frame_done = <0x21>;
+		mdp_tdshp0 = <0x2a>;
+		disp_aal0_frame_done = <0x22>;
+		disp_wdma0_rst_done = <0x93>;
+		disp_dsi0_sof = <0x10>;
+		interrupts = <0x0 0xaa 0x8>;
+		clocks = <0x21 0x9 0x21 0x18 0x22 0x3>;
+		venc_frame_done = <0x121>;
+		stream_done_1 = <0x83>;
+		disp_dsi0_frame_done = <0x25>;
+		mdp_rdma0_sof = <0x0>;
+		mm_mutex = <0x2d>;
+		mm_na_base = <0x14020000 0x3 0xffff0000>;
+		sram_share_engine = <0xd>;
+		dip_cq_thread13_frame_done = <0x10e>;
+		#clock-cells = <0x1>;
+		mdp_rsz1 = <0x27>;
+		infra_na4_base = <0x10020000 0xc 0xffff0000>;
+		venc_pause_done = <0x122>;
+		dip_cq_thread18_frame_done = <0x113>;
+		seninf_4_fifo_full = <0x14b>;
+		disp_gamma0_sof = <0xe>;
+		mdp_wdma0 = <0x28>;
+		ap_dma_base = <0x18010000 0x17 0xffff0000>;
+		camsys_base = <0x18080000 0x1b 0xffff0000>;
+		dip_cq_thread3_frame_done = <0x104>;
+		dsi0_irq_event = <0x8e>;
+		buf_underrun_event_0 = <0x8c>;
+		mediatek,mailbox-gce = <0x2e>;
+		sram_share_event = <0x2c6>;
+		dip_cq_thread8_frame_done = <0x109>;
+		disp_color0_sof = <0xb>;
+		mdp_rsz0_frame_done = <0x16>;
+		stream_done_8 = <0x8a>;
+		camsv_1_pass1_done = <0x144>;
+		vdec_gcon_base = <0x18800000 0x5 0xffff0000>;
+		disp_ovl0_frame_done = <0x1b>;
+		disp_dither0_sof = <0xf>;
+		mdp_tdshp0_frame_done = <0x1a>;
+		vdec3_base = <0x18050000 0x1a 0xffff0000>;
+		dip_cq_thread11_frame_done = <0x10c>;
+		infra_na3_base = <0x10010000 0xb 0xffff0000>;
+		dsi0_te_from_infra = <0x382>;
+		compatible = "mediatek,gce", "syscon";
+		dip_cq_thread16_frame_done = <0x111>;
+		topckgen_base = <0x18830000 0x8 0xffff0000>;
+		stream_done_6 = <0x88>;
+		mdp_wdma_sof = <0x4>;
+		disp_wdma0_sof = <0xa>;
+		seninf_2_fifo_full = <0x149>;
+		g3d_config_base = <0x13000000 0x0 0xffff0000>;
+		seninf_7_fifo_full = <0x14e>;
+		scp_sram_base = <0x10000000 0xa 0xffff0000>;
+		dip_cq_thread1_frame_done = <0x102>;
+		gce_base = <0x18020000 0x18 0xffff0000>;
+		disp_ccorr0_sof = <0xc>;
+		msdc3_base = <0x18000000 0x16 0xffff0000>;
+		venc_gcon_base = <0x18810000 0x6 0xffff0000>;
+		mmsys_config = <0x24>;
+		dip_cq_thread6_frame_done = <0x107>;
+		conn_peri_base = <0x18820000 0x7 0xffff0000>;
+		disp_2l_ovl0_sof = <0x8>;
+		stream_done_4 = <0x86>;
+		reg = <0x0 0x10238000 0x0 0x4000>;
+		vdec2_base = <0x18040000 0x19 0xffff0000>;
+		disp_aal0_sof = <0xd>;
+		mdp_wrot0 = <0x29>;
+		phandle = <0xa8>;
+		mboxes = <0x2e 0x0 0x0 0x4 0x2e 0x2 0x0 0x5 0x2e 0x3 0x0 0x4 0x2e 0x4 0x0 0x4 0x2e 0x6 0x0 0x3 0x2e 0x7 0xffffffff 0x2 0x2f 0x8 0x0 0x4 0x2f 0x9 0x0 0x4 0x2f 0xa 0x0 0x1 0x2e 0xb 0x0 0x1 0x2e 0xc 0x0 0x1 0x2e 0xd 0x0 0x1 0x2e 0xe 0x0 0x1 0x2e 0xf 0xffffffff 0x1>;
+		dip_cq_thread14_frame_done = <0x10f>;
+		mdp_ccorr0_sof = <0x1>;
+		mdp_rdma0_rst_done = <0x97>;
+		disp_mutex_reg = <0x14016000 0x1000>;
+		stream_done_2 = <0x84>;
+		rsc_frame_done = <0x116>;
+		disp_rdma0_sof = <0x9>;
+		pwm_sw_base = <0x1100e000 0x63 0xffff0000>;
+		vdec_base = <0x17010000 0x13 0xffff0000>;
+		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
+		msdc2_base = <0x17020000 0x14 0xffff0000>;
+		tsf_done = <0x146>;
+		seninf_0_fifo_full = <0x147>;
+		seninf_5_fifo_full = <0x14c>;
+		mdp_ccorr0 = <0x2c>;
+		disp_rsz0_frame_done = <0x1d>;
+		dip_cq_thread4_frame_done = <0x105>;
+		vdec1_base = <0x17030000 0x15 0xffff0000>;
+		disp_dither0_frame_done = <0x24>;
+		sram_share_cnt = <0x1>;
+		stream_done_0 = <0x82>;
+		disp_pwm0_sof = <0x13>;
+		mdp_rsz0_sof = <0x2>;
+		jpgenc_done = <0x123>;
+		dip_cq_thread9_frame_done = <0x10a>;
+		wmf_frame_done = <0x115>;
+		mdp_wdma_frame_done = <0x19>;
+		secure_thread = <0x6 0x8>;
+		mdp_rsz1_frame_done = <0x17>;
+		camsv_2_pass1_done = <0x145>;
+		mdp_ccorr0_frame_done = <0x15>;
+		mmsys_config_base = <0x14000000 0x1 0xffff0000>;
+		mdp_rsz0 = <0x26>;
+	};
+
+	nfi@11018000 {
+		compatible = "mediatek,nfi";
+		reg = <0x0 0x11018000 0x0 0x1000>;
+	};
+
+	mdcldmain@1021c000 {
+		compatible = "mediatek,mdcldmain";
+		reg = <0x0 0x1021c000 0x0 0x400>;
+	};
+
+	disp_gamma0@14012000 {
+		interrupts = <0x0 0xec 0x8>;
+		compatible = "mediatek,disp_gamma0";
+		reg = <0x0 0x14012000 0x0 0x1000>;
+	};
+
+	lk_charger {
+		temp_t1_threshold = <0x0>;
+		non_std_ac_charger_current = <0xf4240>;
+		enable_anime;
+		ac_charger_current = <0xf4240>;
+		temp_t4_threshold = <0x37>;
+		charging_host_charger_current = <0x16e360>;
+		max_charger_voltage = <0xe4e1c0>;
+		fast_charge_voltage = <0x2dc6c0>;
+		enable_pd20_reset;
+		ta_ac_charger_current = <0x2dc6c0>;
+		compatible = "mediatek,lk_charger";
+		phandle = <0xd5>;
+		ac_charger_input_current = <0x30d400>;
+		usb_charger_current = <0x7a120>;
+		pd_charger_current = <0x7a120>;
+		temp_t3_threshold = <0x2d>;
+		power_path_support;
+	};
+
+	i2c1@11008000 {
+		clock-div = <0x5>;
+		rsel_cfg = <0x90>;
+		eh_cfg = <0x30>;
+		#address-cells = <0x1>;
+		scl-gpio-id = <0x54>;
+		sda-gpio-id = <0x51>;
+		clock-names = "main", "dma";
+		id = <0x1>;
+		interrupts = <0x0 0x6a 0x8>;
+		clocks = <0x21 0xb 0x21 0x26>;
+		#size-cells = <0x0>;
+		clock-frequency = <0x61a80>;
+		compatible = "mediatek,i2c";
+		reg = <0x0 0x11008000 0x0 0x1000 0x0 0x11000100 0x0 0x80>;
+		mem_len = <0x200>;
+		aed = <0x1a>;
+		mediatek,use-open-drain;
+		phandle = <0xb2>;
+		gpio_start = <0x10002a00>;
+		pu_cfg = <0x70>;
+	};
+
+	charger {
+		ta_ac_7v_input_current = <0x30d400>;
+		pe40_r_cable_2a_lower = <0x17f>;
+		usb_charger_current_suspend = <0x0>;
+		temp_t3_thres_minus_x_degree = <0x2b>;
+		vsys_watt = <0x4c4b40>;
+		battery_cv = <0x440de0>;
+		qcom,thermal-mitigation-pd-base = <0x2dc6c0 0x2ab980 0x27ac40 0x249f00 0x2191c0 0x1e8480 0x1b7740 0x186a00 0x186a00 0x155cc0 0x124f80 0x10c8e0 0xf4240 0xdbba0 0xb7b74 0x802c8>;
+		vbat_cable_imp_threshold = <0x3b8260>;
+		pe40_r_cable_3a_lower = <0xf5>;
+		temp_t2_thres = <0xf>;
+		jeita_temp_t0_to_t1_cv = <0x440de0>;
+		jeita_temp_t0_to_t1_cc = <0xf4240>;
+		non_std_ac_charger_current = <0xf4240>;
+		apple_2_1a_charger_current = <0xc3500>;
+		pe40_dual_charger_input_current = <0x2dc6c0>;
+		low_temp_to_enter_pe40 = <0x10>;
+		chg1_ta_ac_charger_current = <0x16e360>;
+		slave_mivr_diff = <0x186a0>;
+		min_charger_voltage_1 = <0x432380>;
+		jeita_temp_above_t4_cv = <0x3e8fa0>;
+		ac_charger_current = <0x1f47d0>;
+		max_dmivr_charger_current = <0x155cc0>;
+		algorithm_name = "SwitchCharging";
+		temp_t2_thres_plus_x_degree = <0xd>;
+		hvdcp_charger_current = <0x2dc6c0>;
+		min_charge_temp = <0x0>;
+		high_temp_to_leave_pe40 = <0x2e>;
+		pe_ichg_level_threshold = <0xf4240>;
+		charging_host_charger_current = <0x16e360>;
+		bif_threshold2 = <0x419ce0>;
+		pe40_dual_charger_chg2_current = <0x1e8480>;
+		max_charger_voltage = <0xe4e1c0>;
+		pd_vbus_upper_bound = <0x895440>;
+		temp_t3_thres = <0x2d>;
+		enable_sw_jeita;
+		max_charge_temp = <0x37>;
+		usb_charger_current_configured = <0x7a120>;
+		qcom,thermal-mitigation-qc3 = <0x2932e0 0x273710 0x249f00 0x22a330 0x205940 0x1dfbc8 0x1bc560 0x192d50 0x16e360 0x14fb18 0x12b128 0x10c8e0 0xee098 0xc96a8 0xa4cb8 0x73f78>;
+		pe40_single_charger_current = <0x2dc6c0>;
+		chg2_ta_ac_charger_current = <0x16e360>;
+		temp_t0_thres = <0x0>;
+		pd_ichg_level_threshold = <0xf4240>;
+		ta_ac_charger_current = <0x1f47d0>;
+		enable_type_c;
+		min_charger_voltage_2 = <0x401640>;
+		temp_t1_thres_plus_x_degree = <0x4>;
+		low_temp_to_leave_pe40 = <0xa>;
+		compatible = "mediatek,charger";
+		ta_ac_9v_input_current = <0x30d400>;
+		temp_t4_thres = <0x37>;
+		pe40_stop_battery_soc = <0x50>;
+		max_charge_temp_minus_x_degree = <0x35>;
+		enable_min_charge_temp;
+		dual_polling_ieoc = <0x6ddd0>;
+		pe20_ichg_level_threshold = <0xf4240>;
+		jeita_temp_t3_to_t4_cv = <0x3e8fa0>;
+		jeita_temp_t3_to_t4_cc = <0x249f00>;
+		enable_dynamic_mivr;
+		set_cap_delay = <0xa>;
+		qcom,thermal-mitigation-dcp = <0x1b7740 0x1b7740 0x1b7740 0x1b7740 0x1b7740 0x1b7740 0x1b7740 0x1b7740 0x1b7740 0x1b7740 0x1b7740 0x1b7740 0x186a00 0x155cc0 0x124f80 0xf4240>;
+		pe40_dual_charger_chg1_current = <0x1e8480>;
+		high_temp_to_enter_pe40 = <0x27>;
+		phandle = <0xd6>;
+		ac_charger_input_current = <0x1f47d0>;
+		temp_neg_10_thres = <0x0>;
+		ibus_err = <0xe>;
+		temp_t1_thres = <0x5>;
+		ta_stop_battery_soc = <0x55>;
+		temp_t4_thres_minus_x_degree = <0x35>;
+		min_charge_temp_plus_x_degree = <0x2>;
+		usb_charger_current = <0x7a120>;
+		pe40_single_charger_input_current = <0x2dc6c0>;
+		jeita_temp_t2_to_t3_cv = <0x440de0>;
+		apple_1_0a_charger_current = <0x9eb10>;
+		jeita_temp_t2_to_t3_cc = <0x2dc6c0>;
+		ta_ac_12v_input_current = <0x30d400>;
+		bif_threshold1 = <0x40d990>;
+		pd_stop_battery_soc = <0x50>;
+		min_charger_voltage = <0x4630c0>;
+		power_path_support;
+		pd_vbus_low_bound = <0x4c4b40>;
+		qcom,thermal-mitigation-qc2 = <0x18cba8 0x18cba8 0x18cba8 0x18cba8 0x18cba8 0x174508 0x15be68 0x1437c8 0x12b128 0x112a88 0xfa5dc 0xe1d48 0xc96a8 0xb1008 0x98968 0x802c8>;
+		jeita_temp_t1_to_t2_cv = <0x440de0>;
+		jeita_temp_below_t0_cv = <0x440de0>;
+		jeita_temp_t1_to_t2_cc = <0x249f00>;
+		pe40_r_cable_1a_lower = <0x206>;
+		ta_start_battery_soc = <0x0>;
+		bif_cv_under_threshold2 = <0x43e6d0>;
+		disable_pd_dual;
+		usb_charger_current_unconfigured = <0x11170>;
+		cable_imp_threshold = <0x2bb>;
+		temp_t0_thres_plus_x_degree = <0x0>;
 	};
 
-	infracfg_ao: infracfg_ao@10001000 {
-		compatible = "mediatek,infracfg_ao", "syscon";
-		reg = <0 0x10001000 0 0x1000>;
-		interrupts = <GIC_SPI 71 IRQ_TYPE_EDGE_RISING>;
-		#clock-cells = <1>;
+	dbg_apmcu_mp0@0d420000 {
+		compatible = "mediatek,dbg_apmcu_mp0";
+		reg = <0x0 0xd420000 0x0 0x1000>;
+	};
+
+	serial@11002000 {
+		clock-names = "baud", "bus";
+		interrupts = <0x0 0x70 0x8>;
+		clocks = <0x13 0x21 0x16>;
+		dma-names = "tx", "rx";
+		compatible = "mediatek,mt6577-uart";
+		reg = <0x0 0x11002000 0x0 0x1000>;
+		phandle = <0xae>;
+		dmas = <0x30 0x0 0x30 0x1>;
+	};
+
+	utos_tester {
+		compatible = "microtrust,tester-v1";
+	};
+
+	vdec@16020000 {
+		interrupts = <0x0 0xf6 0x8>;
+		compatible = "mediatek,vdec";
+		reg = <0x0 0x16020000 0x0 0x10000>;
+	};
+
+	mdp_tdshp0@1400a000 {
+		clock-names = "MDP_TDSHP";
+		clocks = <0x24 0x4>;
+		compatible = "mediatek,mdp_tdshp0";
+		reg = <0x0 0x1400a000 0x0 0x1000>;
+		phandle = <0x2a>;
+	};
+
+	eem_fsm@1100b000 {
+		eem-initmon-little = <0xf>;
+		eem-offset-big = <0xff>;
+		eem-initmon-cci = <0xf>;
+		interrupts = <0x0 0x8e 0x8>;
+		eem-status = <0x1>;
+		eem-initmon-big = <0xf>;
+		eem-clamp-gpu = <0x0>;
+		eem-offset-little = <0xff>;
+		eem-offset-gpu = <0xff>;
+		compatible = "mediatek,eem_fsm";
+		reg = <0x0 0x1100b000 0x0 0x1000>;
+		eem-clamp-cci = <0x0>;
+		phandle = <0xbb>;
+		eem-clamp-little = <0x0>;
+		eem-initmon-gpu = <0xf>;
+		eem-offset-cci = <0xff>;
+		eem-clamp-big = <0x0>;
+	};
+
+	ap_ccif0@10209000 {
+		interrupts = <0x0 0xa4 0x8>;
+		compatible = "mediatek,ap_ccif0";
+		reg = <0x0 0x10209000 0x0 0x1000>;
+	};
+
+	cam_clear@1a01b000 {
+		compatible = "mediatek,cam_clear";
+		reg = <0x0 0x1a01b000 0x0 0x1000>;
+	};
+
+	thermal-sensor1 {
+		io-channels = <0x23 0x0>;
+		compatible = "mediatek,mtboard-thermistor1";
+		phandle = <0xbc>;
+		io-channel-names = "thermistor-ch0";
+	};
+
+	atf_logger {
+		interrupts = <0x0 0x128 0x1>;
+		compatible = "mediatek,atf_logger";
+	};
+
+	infra_dbgsystop_cpu4@0e400000 {
+		compatible = "mediatek,infra_dbgsystop_cpu4";
+		reg = <0x0 0xe400000 0x0 0x100000>;
+	};
+
+	pwrap_p2p@1005cb000 {
+		compatible = "mediatek,pwrap_p2p";
+		reg = <0x0 0x105cb000 0x0 0x1000>;
+	};
+
+	md_ccif2@1023d000 {
+		compatible = "mediatek,md_ccif2";
+		reg = <0x0 0x1023d000 0x0 0x1000>;
+	};
+
+	dbg_apmcu_mp0@0d740000 {
+		compatible = "mediatek,dbg_apmcu_mp0";
+		reg = <0x0 0xd740000 0x0 0x1000>;
+	};
+
+	rt-pd-manager {
+		compatible = "mediatek,rt-pd-manager";
+	};
+
+	apcldmamisc@1021b800 {
+		interrupts = <0x0 0xb4 0x4>;
+		compatible = "mediatek,apcldmamisc";
+		reg = <0x0 0x1021b800 0x0 0x100>;
+	};
+
+	gpio {
+		GPIO_SIM2_SRST = <0x1e 0x9c 0x0>;
+		GPIO_FDD_BAND_SUPPORT_DETECT_4TH_PIN = <0x1e 0x5b 0x0>;
+		GPIO_FDD_BAND_SUPPORT_DETECT_3RD_PIN = <0x1e 0x6 0x0>;
+		GPIO_SIM2_SCLK = <0x1e 0x9d 0x0>;
+		GPIO_SIM1_SRST = <0x1e 0xad 0x0>;
+		GPIO_FDD_BAND_SUPPORT_DETECT_2ND_PIN = <0x1e 0x5 0x0>;
+		GPIO_SIM1_SCLK = <0x1e 0xac 0x0>;
+		GPIO_SIM1_HOT_PLUG = <0x1e 0x2f 0x0>;
+		GPIO_FDD_BAND_SUPPORT_DETECT_1ST_PIN = <0x1e 0x9e 0x0>;
+		GPIO_SIM1_SIO = <0x1e 0xae 0x0>;
+		GPIO_SIM2_HOT_PLUG = <0x1e 0x2e 0x0>;
+		compatible = "mediatek,gpio_usage_mapping";
+		phandle = <0xe2>;
+		GPIO_SIM2_SIO = <0x1e 0x9b 0x0>;
+	};
+
+	pericfg@10003000 {
+		#clock-cells = <0x1>;
+		compatible = "mediatek,pericfg", "syscon";
+		reg = <0x0 0x10003000 0x0 0x1000>;
+		phandle = <0x6b>;
+	};
+
+	dbg_apmcu_mp1@0db40000 {
+		compatible = "mediatek,dbg_apmcu_mp1";
+		reg = <0x0 0xdb40000 0x0 0x1000>;
+	};
+
+	mdp_wdma0@14008000 {
+		clock-names = "MDP_WDMA";
+		interrupts = <0x0 0xe5 0x8>;
+		clocks = <0x24 0x6>;
+		compatible = "mediatek,mdp_wdma0";
+		reg = <0x0 0x14008000 0x0 0x1000>;
+		phandle = <0x28>;
+	};
+
+	ap_dma@11000000 {
+		interrupts = <0x0 0x66 0x8>;
+		compatible = "mediatek,ap_dma";
+		reg = <0x0 0x11000000 0x0 0x1000>;
+	};
+
+	seninf2@1a041000 {
+		compatible = "mediatek,seninf2";
+		reg = <0x0 0x1a041000 0x0 0x1000>;
+	};
+
+	toprgu@10007000 {
+		interrupts = <0x0 0x9c 0x8>;
+		compatible = "mediatek,toprgu";
+		reg = <0x0 0x10007000 0x0 0x1000>;
+		phandle = <0x6f>;
+	};
+
+	pwrap_mpu@1000d000 {
+		compatible = "mediatek,pwrap_mpu";
+		reg = <0x0 0x1000d000 0x0 0x1000>;
+	};
+
+	dbg_apmcu_mp1@0d800000 {
+		compatible = "mediatek,dbg_apmcu_mp1";
+		reg = <0x0 0xd800000 0x0 0x1000>;
+	};
+
+	ccu@1a0b1000 {
+		clock-names = "CCU_CLK_CAM_CCU";
+		interrupts = <0x0 0x105 0x8>;
+		clocks = <0x58 0x8>;
+		compatible = "mediatek,ccu";
+		reg = <0x0 0x1a0b1000 0x0 0x10000>;
+	};
+
+	trng@1020f000 {
+		interrupts = <0x0 0xb0 0x8>;
+		compatible = "mediatek,trng";
+		reg = <0x0 0x1020f000 0x0 0x1000>;
+	};
+
+	mipi_rx_ana_csi0a@11c10000 {
+		#clock-cells = <0x1>;
+		compatible = "mediatek,mipi_rx_ana_csi0a", "syscon";
+		reg = <0x0 0x11c10000 0x0 0x1000>;
+		phandle = <0x5e>;
+	};
+
+	infracfg@1020e000 {
+		compatible = "mediatek,infracfg";
+		reg = <0x0 0x1020e000 0x0 0x1000>;
+	};
+
+	irq_nfc {
+		interrupts = <0x9 0x4 0x9 0x0>;
+		interrupt-parent = <0x1e>;
+		compatible = "mediatek,irq_nfc-eint";
+		status = "okay";
+		phandle = <0xde>;
+	};
+
+	dbg_apmcu_mp0@0d530000 {
+		compatible = "mediatek,dbg_apmcu_mp0";
+		reg = <0x0 0xd530000 0x0 0x1000>;
+	};
+
+	infra_dbgsystop_cpu5@0e500000 {
+		compatible = "mediatek,infra_dbgsystop_cpu5";
+		reg = <0x0 0xe500000 0x0 0x100000>;
+	};
+
+	flashlights_led191 {
+		pinctrl-4 = <0xeb>;
+		pinctrl-names = "default", "hw_ch0_high", "hw_ch0_low", "hw_ch1_high", "hw_ch1_low";
+		pinctrl-2 = <0xe9>;
+		pinctrl-0 = <0xe7>;
+		pinctrl-3 = <0xea>;
+		compatible = "mediatek,flashlights_led191";
+		pinctrl-1 = <0xe8>;
+		status = "okay";
+		phandle = <0xcf>;
+		decouple = <0x0>;
+
+		channel@2 {
+			ct = <0x1>;
+			part = <0x0>;
+			type = <0x0>;
+		};
+
+		channel@1 {
+			ct = <0x0>;
+			part = <0x0>;
+			type = <0x0>;
+		};
+	};
+
+	dbg_apmcu_mp1@0d840000 {
+		compatible = "mediatek,dbg_apmcu_mp1";
+		reg = <0x0 0xd840000 0x0 0x1000>;
+	};
+
+	mcucfg_mp0_counter@0c530000 {
+		compatible = "mediatek,mcucfg_mp0_counter";
+		reg = <0x0 0xc530000 0x0 0x10000>;
+	};
+
+	dvfsp@00110800 {
+		CCI-table = <0x4a3 0x38 0x2 0x1 0x460 0x34 0x2 0x1 0x419 0x30 0x2 0x1 0x3f6 0x2e 0x2 0x1 0x3c1 0x2b 0x2 0x1 0x38d 0x28 0x2 0x1 0x358 0x24 0x2 0x1 0x335 0x22 0x2 0x1 0x300 0x1f 0x2 0x1 0x2dd 0x1d 0x4 0x1 0x2ba 0x1b 0x4 0x1 0x297 0x19 0x4 0x1 0x274 0x17 0x4 0x1 0x251 0x15 0x4 0x1 0x3a 0x13 0x4 0x1 0x1f4 0x10 0x4 0x1>;
+		big-down-time = <0x2ee>;
+		L-table = <0x6a4 0x38 0x2 0x1 0x659 0x35 0x2 0x1 0x5dc 0x30 0x2 0x1 0x5aa 0x2e 0x2 0x1 0x55f 0x2b 0x2 0x1 0x52d 0x29 0x2 0x1 0x4fb 0x27 0x2 0x1 0x497 0x22 0x2 0x1 0x44c 0x29 0x2 0x1 0x41a 0x1d 0x2 0x1 0x3e7 0x1b 0x2 0x1 0x3b6 0x19 0x2 0x1 0x384 0x17 0x2 0x1 0x352 0x15 0x4 0x1 0x306 0x13 0x4 0x1 0x1f4 0x10 0x4 0x1>;
+		little-down-time = <0x2ee>;
+		compatible = "mediatek,mt6768-dvfsp";
+		B-table = <0x7d0 0x48 0x1 0x1 0x79e 0x45 0x1 0x1 0x76c 0x41 0x1 0x1 0x73a 0x3d 0x1 0x1 0x708 0x3a 0x1 0x1 0x6ae 0x36 0x1 0x1 0x655 0x32 0x1 0x1 0x60c 0x30 0x2 0x1 0x5a3 0x2b 0x2 0x1 0x54a 0x27 0x2 0x1 0x4f1 0x24 0x2 0x1 0x498 0x20 0x2 0x1 0x43f 0x1d 0x2 0x1 0x3e6 0x19 0x2 0x1 0x38d 0x16 0x2 0x1 0x352 0x13 0x2 0x1>;
+		state = <0x1>;
+		reg = <0x0 0x110800 0x0 0x1400 0x0 0x110800 0x0 0x1400>;
+		phandle = <0xa6>;
+		big-rise-time = <0x3e8>;
+		change_flag = <0x0>;
+		little-rise-time = <0x3e8>;
+	};
+
+	i2c0@11007000 {
+		clock-div = <0x5>;
+		pinctrl-4 = <0xf0>;
+		rsel_cfg = <0x90>;
+		eh_cfg = <0x30>;
+		pinctrl-names = "default", "ts_int_active", "ts_reset_active", "ts_int_suspend", "ts_reset_suspend";
+		#address-cells = <0x1>;
+		pinctrl-2 = <0xee>;
+		scl-gpio-id = <0x53>;
+		sda-gpio-id = <0x52>;
+		pinctrl-0 = <0xec>;
+		clock-names = "main", "dma";
+		id = <0x0>;
+		interrupts = <0x0 0x69 0x8>;
+		clocks = <0x21 0xb 0x21 0x26>;
+		#size-cells = <0x0>;
+		clock-frequency = <0x61a80>;
+		pinctrl-3 = <0xef>;
+		compatible = "mediatek,i2c";
+		pinctrl-1 = <0xed>;
+		status = "okay";
+		reg = <0x0 0x11007000 0x0 0x1000 0x0 0x11000080 0x0 0x80>;
+		mem_len = <0x200>;
+		aed = <0x1a>;
+		mediatek,use-open-drain;
+		phandle = <0xb1>;
+		gpio_start = <0x10002a00>;
+		pu_cfg = <0x70>;
+
+		cap_touch@14 {
+			compatible = "mediatek,cap_touch";
+			status = "okay";
+			reg = <0x14>;
+			phandle = <0x13d>;
+		};
+
+		lcd_bias@3e {
+			compatible = "mediatek,lcd_bias";
+			status = "okay";
+			reg = <0x3e>;
+		};
+
+		ktd@37 {
+			ktd,switching-frequency = <0x3e8>;
+			ktd,i2c-trans-dim = <0x0>;
+			ktd,pwm-frequency = <0x64>;
+			ktd,bl-channel = <0x2>;
+			ktd,bl-fscal-led = <0x98>;
+			ktd,pwm-trans-dim = <0x0>;
+			ktd,linear_backlight = <0x1>;
+			ktd,linear_ramp = <0x1>;
+			ktd,turn-on-ramp = <0x0>;
+			compatible = "ktd,ktd3137";
+			status = "okay";
+			reg = <0x37>;
+			ktd,turn-off-ramp = <0x0>;
+			ktd,inductor-current = <0xa28>;
+			ktd,ovp-level = <0x20>;
+			ktd,using-lsb = <0x1>;
+		};
+
+		lm3697@36 {
+			compatible = "ti,lm3697";
+			status = "okay";
+			enable-gpios = <0x1e 0xa0 0x0>;
+			reg = <0x36>;
+
+			backlight {
+				compatible = "ti,lm3697-backlight";
+
+				lcd {
+					ramp-down-msec = <0xc8>;
+					default-brightness-level = <0xff>;
+					ramp-up-msec = <0xc8>;
+					led-sources = <0x0 0x1 0x2>;
+					pwm-period = <0x0>;
+				};
+			};
+
+			fault-monitor {
+				compatible = "ti,lm3697-fault-monitor";
+			};
+		};
+
+		gt9886@5d {
+			goodix,power-off-delay-us = <0x1388>;
+			goodix,reset-gpio = <0x1e 0x17 0x0>;
+			goodix,firmware-version = "6785ae";
+			goodix,panel-max-x = <0x438>;
+			goodix,x2x;
+			interrupts = <0x1 0x2 0x1 0x0>;
+			interrupt-parent = <0x1e>;
+			goodix,y2y;
+			vtouch-supply = <0x98>;
+			goodix,pen-enable;
+			goodix,key-of-pen = <0x14b 0x14c>;
+			compatible = "goodix,gt9886";
+			status = "ok";
+			goodix,panel-max-p = <0x100>;
+			goodix,irq-flags = <0x2>;
+			goodix,power-on-delay-us = <0x2710>;
+			goodix,panel-max-y = <0x870>;
+			reg = <0x5d>;
+			goodix,panel-max-id = <0xa>;
+			goodix,panel-max-w = <0x100>;
+			goodix,panel-key-map = <0x9e 0xac 0xd9>;
+			goodix,config-version = "6785v99";
+			goodix,irq-gpio = <0x1e 0x1 0x0>;
+
+			sensor0 {
+				normal-cfg;
+			};
+		};
+	};
+
+	fhctl@1000ce00 {
+		compatible = "mediatek,fhctl";
+		reg = <0x0 0x1000ce00 0x0 0x200>;
+	};
+
+	apcldmamisc_ao@10014800 {
+		compatible = "mediatek,apcldmamisc_ao";
+		reg = <0x0 0x10014800 0x0 0x400>;
+	};
+
+	camb_ext@1a025000 {
+		compatible = "mediatek,camb_ext";
+		reg = <0x0 0x1a025000 0x0 0x1000>;
+	};
+
+	memory-ssmr-features {
+		sdsp-firmware-size = <0x0 0x1000000>;
+		ta-elf-size = <0x0 0x1000000>;
+		iris-recognition-size = <0x0 0x10000000>;
+		wfd-size = <0x0 0x4000000>;
+		prot-sharedmem-size = <0x0 0x8000000>;
+		2d_fr-size = <0x0 0x8000000>;
+		tui-size = <0x0 0x4000000>;
+		compatible = "mediatek,memory-ssmr-features";
+		phandle = <0xd2>;
+		ta-stack-heap-size = <0x0 0x6000000>;
+		svp-size = <0x0 0x10000000>;
+		sdsp-tee-sharedmem-size = <0x0 0x1000000>;
+	};
+
+	ap_ccif2@1023c000 {
+		interrupts = <0x0 0xa0 0x8>;
+		compatible = "mediatek,ap_ccif2";
+		reg = <0x0 0x1023c000 0x0 0x1000>;
+	};
+
+	irtx_pwm {
+		pinctrl-names = "irtx_gpio_led_default", "irtx_gpio_led_set";
+		pinctrl-0 = <0x100>;
+		pwm_ch = <0x0>;
+		compatible = "mediatek,irtx-pwm";
+		pinctrl-1 = <0x101>;
+		status = "okay";
+		pwm_data_invert = <0x0>;
+		phandle = <0xdb>;
+	};
+
+	io_cfg_rb@10002a00 {
+		compatible = "mediatek,io_cfg_rb";
+		reg = <0x0 0x10002a00 0x0 0x200>;
+		phandle = <0x1a>;
+	};
+
+	cama_ext@1a024000 {
+		compatible = "mediatek,cama_ext";
+		reg = <0x0 0x1a024000 0x0 0x1000>;
+	};
+
+	mdcldmaout@1021c400 {
+		compatible = "mediatek,mdcldmaout";
+		reg = <0x0 0x1021c400 0x0 0x400>;
+	};
+
+	scp@10500000 {
+		interrupts = <0x0 0xcd 0x4>;
+		compatible = "mediatek,scp";
+		status = <0x64697361 0x626c6564>;
+		core_1 = "enable";
+		reg = <0x0 0x10500000 0x0 0x80000 0x0 0x105c0000 0x0 0x3000 0x0 0x105c4000 0x0 0x1000 0x0 0x105d4000 0x0 0x6000>;
+		scp_sramSize = <0x80000>;
+	};
+
+	infra_dbgsystop_cpu6@0e600000 {
+		compatible = "mediatek,infra_dbgsystop_cpu6";
+		reg = <0x0 0xe600000 0x0 0x100000>;
+	};
+
+	xiaomi_touch {
+		touch,name = "xiaomi-touch";
+		compatible = "xiaomi-touch";
+		status = "ok";
+	};
+
+	mt_soc_playback_offload {
+		compatible = "mediatek,mt_soc_offload_common";
+	};
+
+	dbg_apmcu_mp1@0d910000 {
+		compatible = "mediatek,dbg_apmcu_mp1";
+		reg = <0x0 0xd910000 0x0 0x1000>;
+	};
+
+	sys_timer@10017000 {
+		reg-names = "sys_timer_base";
+		interrupts = <0x0 0xcf 0x4>;
+		clocks = <0x12 0x86>;
+		compatible = "mediatek,sys_timer";
+		reg = <0x0 0x10017000 0x0 0x1000>;
+	};
+
+	dpe@15028000 {
+		clock-names = "DPE_CG_IMG_DPE";
+		interrupts = <0x0 0x10f 0x8>;
+		clocks = <0x57 0x3>;
+		compatible = "mediatek,dpe";
+		reg = <0x0 0x15028000 0x0 0x1000>;
+	};
+
+	emi@10219000 {
+		emi_info,ch_num = <0x2>;
+		interrupts = <0x0 0xa1 0x8>;
+		compatible = "mediatek,emi";
+		reg = <0x0 0x10219000 0x0 0x1000 0x0 0x10226000 0x0 0x1000 0x0 0x1022d000 0x0 0x1000 0x0 0x10235000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000>;
+		emi_info,dram_type = <0x1000003>;
+		emi_info,rk_num = <0x2>;
+		emi_info,rank_size = <0x10 0x10>;
 	};
 
-	scpsys: scpsys@10001000 {
-		compatible = "mediatek,scpsys", "syscon";
-		reg =   <0 0x10001000 0 0x1000>, /* infra_ao */
-			<0 0x10006000 0 0x1000>, /* spm */
-			<0 0x14002000 0 0x1000>, /* spi_common */
-			<0 0x1020e000 0 0x1000>, /* infracfg */
-			<0 0x18004000 0 0x1000>, /* connsys */
-			<0 0x18002000 0 0x1000>, /* connsys mcu */
-			<0 0x10000000 0 0x1000>, /* ckgen */
-			<0 0x16000000 0 0x1000>, /* vdec_gcon */
-			<0 0x16025000 0 0x1000>; /* vdec */
-		#clock-cells = <1>;
-	};
-
-	mcdi:mcdi@0010fc00 {
-		compatible = "mediatek,mt6768-mcdi";
-		mediatek,enabled = <1>;
-		reg = <0 0x0010fc00 0 0x800>,
-		      <0 0x0c53a000 0 0x1000>;
+	mmdvfs_pmqos {
+		mm_step0 = <0x1c9 0x1 0x0 0x3>;
+		venc_step1 = <0x1a0 0x1 0x1 0x6>;
+		cam_step1 = <0x138 0x1 0x2 0x4>;
+		clock-names = "mmdvfs_clk_mm_sel_ck", "mmdvfs_clk_venc_sel_ck", "mmdvfs_clk_cam_sel_ck", "mmdvfs_clk_mmpll_ck", "mmdvfs_clk_univpll1_d2_ck", "mmdvfs_clk_mmpll_d2_ck", "mmdvfs_clk_univpll_d3_ck", "mmdvfs_clk_syspll_d2_ck";
+		img_freq = "mm_step0", "mm_step1", "mm_step2";
+		vopp_steps = <0x0 0x1 0x3>;
+		clocks = <0x12 0x52 0x12 0x6e 0x12 0x6f 0x12 0x21 0x12 0x17 0x12 0x22 0x12 0x19 0x12 0x1>;
+		disp_freq = "mm_step0", "mm_step1", "mm_step2";
+		venc_freq = "venc_step0", "venc_step1", "venc_step2";
+		mm_step1 = <0x138 0x1 0x0 0x4>;
+		venc_step2 = <0x138 0x1 0x1 0x4>;
+		cam_step2 = <0xe4 0x1 0x2 0x5>;
+		venc_step0 = <0x1c9 0x1 0x1 0x3>;
+		cam_step0 = <0x222 0x1 0x2 0x7>;
+		compatible = "mediatek,mmdvfs_pmqos";
+		cam_freq = "cam_step0", "cam_step1", "cam_step2";
+		mdp_freq = "mm_step0", "mm_step1", "mm_step2";
+		vdec_freq = "mm_step0", "mm_step1", "mm_step2";
+		mm_step2 = <0xe4 0x1 0x0 0x5>;
 	};
 
-	scp@10500000 {
-		compatible = "mediatek,scp";
-		status = "okay";
-		reg = <0 0x10500000 0 0x80000>,
-				<0 0x105c0000 0 0x3000>,
-				<0 0x105c4000 0 0x1000>,
-				<0 0x105d4000 0 0x6000>;
-		interrupts = <GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH>;
-		core_1 = "enable";
-		scp_sramSize = <0x00080000>;
+	seninf1@1a040000 {
+		compatible = "mediatek,seninf1";
+		reg = <0x0 0x1a040000 0x0 0x1000>;
 	};
 
-	scp_dvfs {
-		compatible = "mediatek,scp_dvfs";
-		clocks = <&topckgen CLK_TOP_SCP_SEL>,
-			<&clk26m>,
-			<&topckgen CLK_TOP_SYSPLL4_D2>,
-			<&topckgen CLK_TOP_UNIVPLL2_D2>,
-			<&topckgen CLK_TOP_SYSPLL1_D2>,
-			<&topckgen CLK_TOP_UNIVPLL1_D2>,
-			<&topckgen CLK_TOP_SYSPLL_D3>,
-			<&topckgen CLK_TOP_UNIVPLL_D3>;
-
-		clock-names = "clk_mux",
-			"clk_pll_0",
-			"clk_pll_1",
-			"clk_pll_2",
-			"clk_pll_3",
-			"clk_pll_4",
-			"clk_pll_5",
-			"clk_pll_6";
-	};
-
-	topckgen: topckgen@10000000 {
-		compatible = "mediatek,topckgen", "syscon";
-		reg = <0 0x10000000 0 0x1000>;
-		#clock-cells = <1>;
+	mbist@17050000 {
+		compatible = "mediatek,mbist";
+		reg = <0x0 0x17050000 0x0 0x10000>;
 	};
 
-	io_cfg_lt: io_cfg_lt@10002000 {
-		compatible = "mediatek,io_cfg_lt";
-		reg = <0 0x10002000 0 0x200>;
+	disp_dither0@14013000 {
+		interrupts = <0x0 0xed 0x8>;
+		compatible = "mediatek,disp_dither0";
+		reg = <0x0 0x14013000 0x0 0x1000>;
 	};
 
-	io_cfg_lm: io_cfg_lm@10002200 {
-		compatible = "mediatek,io_cfg_lm";
-		reg = <0 0x10002200 0 0x200>;
+	therm_ctrl@1100b000 {
+		clock-names = "therm-main";
+		interrupts = <0x0 0x63 0x8>;
+		clocks = <0x21 0xa>;
+		compatible = "mediatek,therm_ctrl";
+		reg = <0x0 0x1100b000 0x0 0x1000>;
 	};
 
-	io_cfg_lb: io_cfg_lb@10002400 {
-		compatible = "mediatek,io_cfg_lb";
-		reg = <0 0x10002400 0 0x200>;
+	camsv4@1a053000 {
+		interrupts = <0x0 0x101 0x8>;
+		compatible = "mediatek,camsv4";
+		reg = <0x0 0x1a053000 0x0 0x1000>;
 	};
 
-	io_cfg_bl: io_cfg_bl@10002600 {
-		compatible = "mediatek,io_cfg_bl";
-		reg = <0 0x10002600 0 0x200>;
+	sys_cirq@10204000 {
+		interrupts = <0x0 0x127 0x8>;
+		mediatek,cirq_num = <0xe8>;
+		mediatek,spi_start_offset = <0x40>;
+		compatible = "mediatek,sys_cirq";
+		reg = <0x0 0x10204000 0x0 0x1000>;
 	};
 
-	io_cfg_rm: io_cfg_rm@10002800 {
-		compatible = "mediatek,io_cfg_rm";
-		reg = <0 0x10002800 0 0x200>;
+	iocfg_3@10002600 {
+		compatible = "mediatek,iocfg_3";
+		reg = <0x0 0x10002600 0x0 0x200>;
 	};
 
-	io_cfg_rb: io_cfg_rb@10002a00 {
-		compatible = "mediatek,io_cfg_rb";
-		reg = <0 0x10002a00 0 0x200>;
+	dbg_apmcu_mp0@0d640000 {
+		compatible = "mediatek,dbg_apmcu_mp0";
+		reg = <0x0 0xd640000 0x0 0x1000>;
 	};
 
-	io_cfg_rt: io_cfg_rt@10002c00 {
-		compatible = "mediatek,io_cfg_rt";
-		reg = <0 0x10002c00 0 0x200>;
+	pwm@11006000 {
+		clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM5-main", "PWM6-main", "PWM-HCLK-main", "PWM-main";
+		interrupts = <0x0 0x62 0x8>;
+		clocks = <0x21 0x10 0x21 0x11 0x21 0x12 0x21 0x13 0x21 0x14 0x21 0x30 0x21 0xf 0x21 0x15>;
+		compatible = "mediatek,pwm";
+		reg = <0x0 0x11006000 0x0 0x1000>;
 	};
 
-	io_cfg_tl: io_cfg_tl@10002e00 {
-		compatible = "mediatek,io_cfg_tl";
-		reg = <0 0x10002e00 0 0x200>;
+	imp_iic@11017000 {
+		compatible = "mediatek,imp_iic";
+		reg = <0x0 0x11017000 0x0 0x1000>;
+	};
+
+	drcc {
+		drcc6_Vref = <0xff>;
+		drcc2_Code = <0xff>;
+		drcc3_Hwgatepct = <0xff>;
+		drcc5_Vref = <0xff>;
+		drcc1_Code = <0xff>;
+		drcc7_Code = <0xff>;
+		drcc4_Vref = <0xff>;
+		drcc1_Hwgatepct = <0xff>;
+		drcc6_Hwgatepct = <0xff>;
+		drcc0_Code = <0xff>;
+		drcc6_Code = <0xff>;
+		drcc3_Vref = <0xff>;
+		drcc4_Hwgatepct = <0xff>;
+		compatible = "mediatek,drcc";
+		drcc5_Code = <0xff>;
+		drcc2_Vref = <0xff>;
+		state = <0xff>;
+		phandle = <0xbe>;
+		drcc2_Hwgatepct = <0xff>;
+		drcc4_Code = <0xff>;
+		drcc7_Hwgatepct = <0xff>;
+		drcc1_Vref = <0xff>;
+		drcc7_Vref = <0xff>;
+		drcc3_Code = <0xff>;
+		drcc0_Hwgatepct = <0xff>;
+		drcc0_Vref = <0xff>;
+		drcc5_Hwgatepct = <0xff>;
 	};
 
-	pericfg: pericfg@10003000 {
-		compatible = "mediatek,pericfg", "syscon";
-		reg = <0 0x10003000 0 0x1000>;
-		#clock-cells = <1>;
+	apcldmain@1021b100 {
+		compatible = "mediatek,apcldmain";
+		reg = <0x0 0x1021b100 0x0 0x100>;
 	};
 
-	efuse_dbg@10004000 {
-		compatible = "mediatek,efuse_dbg";
-		reg = <0 0x10004000 0 0x1000>;
+	dbg_apmcu_mp1@0da40000 {
+		compatible = "mediatek,dbg_apmcu_mp1";
+		reg = <0x0 0xda40000 0x0 0x1000>;
 	};
 
-	gpio: gpio@10005000 {
-		compatible = "mediatek,gpio";
-		reg = <0 0x10005000 0 0x1000>;
+	i2c_common {
+		cnt_constraint = [01];
+		ext_time_config = [18 01];
+		dma_support = [03];
+		set_ltiming = [01];
+		set_dt_div = [01];
+		control_irq_sel = [01];
+		compatible = "mediatek,i2c_common";
+		check_max_freq = [01];
+		phandle = <0xb0>;
+		ver = [02];
+		idvfs = [01];
 	};
 
-	pio: pinctrl {
-		compatible = "mediatek,mt6768-pinctrl";
-		reg_bases = <&gpio>,
-			    <&io_cfg_lt>,
-			    <&io_cfg_lm>,
-			    <&io_cfg_lb>,
-			    <&io_cfg_bl>,
-			    <&io_cfg_rm>,
-			    <&io_cfg_rb>,
-			    <&io_cfg_rt>,
-			    <&io_cfg_tl>;
-		reg_base_eint = <&eint>;
-		pins-are-numbered;
-		gpio-controller;
-		gpio-ranges = <&pio 0 0 186>;
-		#gpio-cells = <2>;
-		interrupt-controller;
-		interrupts = <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>;
-		#interrupt-cells = <4>;
+	cama_inner@1a014000 {
+		compatible = "mediatek,cama_inner";
+		reg = <0x0 0x1a014000 0x0 0x1000>;
 	};
 
-	sleep:sleep@10006000 {
-		compatible = "mediatek,sleep";
-		reg = <0 0x10006000 0 0x1000>;
-		interrupts = <GIC_SPI 195 IRQ_TYPE_LEVEL_LOW>;
+	dip1@15022000 {
+		interrupts = <0x0 0x10e 0x8>;
+		compatible = "mediatek,dip1";
+		reg = <0x0 0x15022000 0x0 0x3000>;
 	};
 
-	toprgu:toprgu@10007000 {
-		compatible = "mediatek,toprgu";
-		reg = <0 0x10007000 0 0x1000>;
-		interrupts = <GIC_SPI 156 IRQ_TYPE_LEVEL_LOW>;
+	infra_dbgsystop_cpu7@0e700000 {
+		compatible = "mediatek,infra_dbgsystop_cpu7";
+		reg = <0x0 0xe700000 0x0 0x100000>;
 	};
 
 	clocks {
-		clk26m: clk26m {
+
+		clk32k {
+			#clock-cells = <0x0>;
+			clock-frequency = <0x7d00>;
 			compatible = "fixed-clock";
-			#clock-cells = <0>;
-			clock-frequency = <26000000>;
+			phandle = <0x1f>;
 		};
 
-		clk32k: clk32k {
+		clk26m {
+			#clock-cells = <0x0>;
+			clock-frequency = <0x18cba80>;
 			compatible = "fixed-clock";
-			#clock-cells = <0>;
-			clock-frequency = <32000>;
+			phandle = <0x13>;
 		};
 	};
 
-	dcm: dcm {
-		compatible = "mediatek,dcm";
+	mtkfb@0 {
+		pinctrl-names = "lcm_rst_out1_gpio", "lcm_rst_out0_gpio", "mode_te_te";
+		pinctrl-2 = <0x104>;
+		pinctrl-0 = <0x102>;
+		compatible = "mediatek,mtkfb";
+		pinctrl-1 = <0x103>;
+		status = "okay";
+		phandle = <0xc9>;
 	};
 
-	apxgpt@10008000 {
-		compatible = "mediatek,apxgpt";
-		reg = <0 0x10008000 0 0x1000>;
-		interrupts = <GIC_SPI 185 IRQ_TYPE_LEVEL_LOW>;
-		clocks =
-			<&clk32k>;
-	};
+	pwrap@1000d000 {
+		clock-names = "spi", "wrap";
+		reg-names = "pwrap";
+		interrupts = <0x0 0xc2 0x4>;
+		clocks = <0x13 0x13>;
+		compatible = "mediatek,mt6768-pwrap";
+		reg = <0x0 0x1000d000 0x0 0x1000>;
+		phandle = <0x20>;
 
-	hacc@1000a000 {
-		compatible = "mediatek,hacc";
-		reg = <0 0x1000a000 0 0x1000>;
-		interrupts = <GIC_SPI 203 IRQ_TYPE_LEVEL_LOW>;
-	};
+		mt6358-pmic {
+			interrupts = <0x90 0x4 0xb4 0x0>;
+			interrupt-parent = <0x1e>;
+			mediatek,num-pmic-irqs = <0x91>;
+			compatible = "mediatek,mt6358-pmic";
+			#interrupt-cells = <0x2>;
+			status = "okay";
+			interrupt-names = "vproc11_oc", "vproc12_oc", "vcore_oc", "vgpu_oc", "vmodem_oc", "vdram1_oc", "vs1_oc", "vs2_oc", "vpa_oc", "vcore_preoc", "vfe28_oc", "vxo22_oc", "vrf18_oc", "vrf12_oc", "vefuse_oc", "vcn33_oc", "vcn28_oc", "vcn18_oc", "vcama1_oc", "vcama2_oc", "vcamd_oc", "vcamio_oc", "vldo28_oc", "va12_oc", "vaux18_oc", "vaud28_oc", "vio28_oc", "vio18_oc", "vsram_proc11_oc", "vsram_proc12_oc", "vsram_others_oc", "vsram_gpu_oc", "vdram2_oc", "vmc_oc", "vmch_oc", "vemc_oc", "vsim1_oc", "vsim2_oc", "vibr_oc", "vusb_oc", "vbif28_oc", "pwrkey", "homekey", "pwrkey_r", "homekey_r", "ni_lbat_int", "chrdet", "chrdet_edge", "vcdt_hv_det", "rtc", "fg_bat0_h", "fg_bat0_l", "fg_cur_h", "fg_cur_l", "fg_zcv", "fg_bat1_h", "fg_bat1_l", "fg_n_charge_l", "fg_iavg_h", "fg_iavg_l", "fg_time_h", "fg_discharge", "fg_charge", "baton_lv", "baton_ht", "baton_bat_in", "baton_bat_out", "bif", "bat_h", "bat_l", "bat2_h", "bat2_l", "bat_temp_h", "bat_temp_l", "auxadc_imp", "nag_c_dltv", "audio", "accdet", "accdet_eint0", "accdet_eint1", "spi_cmd_alert";
+			phandle = <0x71>;
+			mediatek,pmic-irqs = <0x0 0x0 0x1 0x0 0x2 0x0 0x3 0x0 0x4 0x0 0x5 0x0 0x6 0x0 0x7 0x0 0x8 0x0 0x9 0x0 0x10 0x1 0x11 0x1 0x12 0x1 0x13 0x1 0x14 0x1 0x15 0x1 0x16 0x1 0x17 0x1 0x18 0x1 0x19 0x1 0x1a 0x1 0x1b 0x1 0x1c 0x1 0x1d 0x1 0x1e 0x1 0x1f 0x1 0x20 0x1 0x21 0x1 0x22 0x1 0x23 0x1 0x24 0x1 0x25 0x1 0x26 0x1 0x27 0x1 0x28 0x1 0x29 0x1 0x2a 0x1 0x2b 0x1 0x2c 0x1 0x2d 0x1 0x2e 0x1 0x30 0x2 0x31 0x2 0x32 0x2 0x33 0x2 0x34 0x2 0x35 0x2 0x36 0x2 0x37 0x2 0x40 0x3 0x50 0x4 0x51 0x4 0x52 0x4 0x53 0x4 0x54 0x4 0x55 0x4 0x56 0x4 0x57 0x4 0x58 0x4 0x59 0x4 0x5a 0x4 0x5b 0x4 0x5c 0x4 0x60 0x4 0x61 0x4 0x62 0x4 0x63 0x4 0x64 0x4 0x70 0x5 0x71 0x5 0x72 0x5 0x73 0x5 0x74 0x5 0x75 0x5 0x76 0x5 0x77 0x5 0x80 0x6 0x85 0x6 0x86 0x6 0x87 0x6 0x90 0x7>;
+			interrupt-controller;
+
+			mt-pmic {
+				interrupts = <0x30 0x4 0x32 0x4 0x31 0x4 0x33 0x4 0x70 0x4 0x71 0x4 0x52 0x4 0x53 0x4>;
+				compatible = "mediatek,mt-pmic";
+				interrupt-names = "pwrkey", "pwrkey_r", "homekey", "homekey_r", "bat_h", "bat_l", "fg_cur_h", "fg_cur_l";
+				phandle = <0x72>;
+			};
 
-	eint: apirq@1000b000 {
-		compatible = "mediatek,apirq";
-		reg = <0 0x1000b000 0 0x1000>;
-		interrupts = <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>;
-	};
+			mt6358_misc {
+				base = <0x580>;
+				compatible = "mediatek,mt6358-misc";
+				apply-lpsd-solution;
+				phandle = <0x9d>;
+				dcxo-switch;
+			};
 
-	apmixed: apmixed@1000c000 {
-		compatible = "mediatek,apmixed", "syscon";
-		reg = <0 0x1000c000 0 0x1000>;
-		#clock-cells = <1>;
-	};
+			mt635x-auxadc {
+				#io-channel-cells = <0x1>;
+				compatible = "mediatek,mt6358-auxadc";
+				phandle = <0x73>;
 
-	fhctl@1000ce00 {
-		compatible = "mediatek,fhctl";
-		reg = <0 0x1000ce00 0 0x200>;
-	};
+				dcxo_volt {
+					channel = <0xa>;
+					resistance-ratio = <0x3 0x2>;
+				};
 
-	pwrap: pwrap@1000d000 {
-		compatible = "mediatek,mt6768-pwrap";
-		reg = <0 0x1000d000 0 0x1000>;
-		reg-names = "pwrap";
-		interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH>;
-		clocks = <&clk26m>, <&clk26m>;
-		clock-names = "spi", "wrap";
+				bat_temp {
+					channel = <0x3>;
+					resistance-ratio = <0x2 0x1>;
+				};
 
-		main_pmic: mt6358-pmic {
-			compatible = "mediatek,mt6358-pmic";
-			interrupt-parent = <&pio>;
-			interrupts = <144 IRQ_TYPE_LEVEL_HIGH 144 0>;
-			status = "okay";
-		};
+				vbif {
+					channel = <0xe>;
+					resistance-ratio = <0x2 0x1>;
+				};
 
-	};
+				chip_temp {
+					channel = <0x5>;
+				};
 
-	pwraph: pwraphal@ {
-		compatible = "mediatek,pwraph";
-		mediatek,pwrap-regmap = <&pwrap>;
-	};
+				accdet {
+					channel = <0x9>;
+				};
 
-	pwrap_mpu@1000d000 {
-		compatible = "mediatek,pwrap_mpu";
-		reg = <0 0x1000d000 0 0x1000>;
-	};
+				vcdt {
+					channel = <0x2>;
+				};
 
-	pwrap_p2p@1005cb000 {
-		compatible = "mediatek,pwrap_p2p";
-		reg = <0 0x105cb000 0 0x1000>;
-	};
+				vcore_temp {
+					channel = <0x6>;
+				};
 
-	pwrap_md32@10448000 {
-		compatible = "mediatek,pwrap_md32";
-		reg = <0 0x10448000 0 0x1000>;
-	};
+				batadc {
+					avg-num = <0x80>;
+					channel = <0x0>;
+					resistance-ratio = <0x3 0x1>;
+				};
 
-	sleep_reg_md@1000f000 {
-		compatible = "mediatek,sleep_reg_md";
-		reg = <0 0x1000f000 0 0x1000>;
-	};
+				vgpu_temp {
+					channel = <0x8>;
+				};
 
-	keypad: kp@10010000 {
-		compatible = "mediatek,kp";
-		reg = <0 0x10010000 0 0x1000>;
-		interrupts = <GIC_SPI 73 IRQ_TYPE_EDGE_FALLING>;
-	};
+				vproc_temp {
+					channel = <0x7>;
+				};
 
-	mrdump_ext_rst: mrdump_ext_rst {
-		compatible = "mediatek, mrdump_ext_rst-eint";
-		mode = "IRQ";
-		status = "okay";
-	};
+				dcxo_temp {
+					avg-num = <0x10>;
+					channel = <0xd>;
+				};
 
-	topmisc@10011000 {
-		compatible = "mediatek,topmisc";
-		reg = <0 0x10011000 0 0x1000>;
-	};
+				hpofs_cal {
+					avg-num = <0x100>;
+					channel = <0xc>;
+				};
 
-	dvfsrc: dvfsrc@10012000 {
-		compatible = "mediatek,dvfsrc";
-		reg = <0 0x10012000 0 0x1000>,
-			<0 0x00110780 0 0x80>;
-	};
+				tsx_temp {
+					avg-num = <0x80>;
+					channel = <0xb>;
+				};
+			};
 
-	mbist_ao@10013000 {
-		compatible = "mediatek,mbist_ao";
-		reg = <0 0x10013000 0 0x1000>;
-	};
+			mt6358_rtc {
+				base = <0x580>;
+				interrupts = <0x40 0x0>;
+				compatible = "mediatek,mt6358-rtc";
+				interrupt-names = "rtc";
+				apply-lpsd-solution;
+				phandle = <0x9c>;
+			};
 
-	apcldmain_ao@10014000 {
-		compatible = "mediatek,apcldmain_ao";
-		reg = <0 0x10014000 0 0x400>;
-	};
+			mt6358regulator {
+				compatible = "mediatek,mt6358-regulator";
+				phandle = <0x74>;
 
-	apcldmaout_ao@10014400 {
-		compatible = "mediatek,apcldmaout_ao";
-		reg = <0 0x10014400 0 0x400>;
-	};
+				buck_vmodem {
+					regulator-max-microvolt = <0x13bdb6>;
+					regulator-enable-ramp-delay = <0x384>;
+					regulator-min-microvolt = <0x7a120>;
+					regulator-name = "vmodem";
+					phandle = <0x7c>;
+				};
 
-	apcldmamisc_ao@10014800 {
-		compatible = "mediatek,apcldmamisc_ao";
-		reg = <0 0x10014800 0 0x400>;
-	};
+				ldo_vcn28 {
+					regulator-max-microvolt = <0x2ab980>;
+					regulator-enable-ramp-delay = <0x10e>;
+					regulator-min-microvolt = <0x2ab980>;
+					regulator-name = "vcn28";
+					compatible = "regulator-fixed";
+					phandle = <0x89>;
+				};
 
-	apcldmamisc_ao@10014c00 {
-		compatible = "mediatek,apcldmamisc_ao";
-		reg = <0 0x10014c00 0 0x400>;
-	};
+				ldo_vcn18 {
+					regulator-max-microvolt = <0x1b7740>;
+					regulator-enable-ramp-delay = <0x10e>;
+					regulator-min-microvolt = <0x1b7740>;
+					regulator-name = "vcn18";
+					compatible = "regulator-fixed";
+					phandle = <0x86>;
+				};
 
-	ddrphy@10015000 {
-		compatible = "mediatek,ddrphy";
-		reg = <0 0x10015000 0 0x1000>;
-	};
+				ldo_vefuse {
+					regulator-max-microvolt = <0x1cfde0>;
+					regulator-enable-ramp-delay = <0x10e>;
+					regulator-min-microvolt = <0x19f0a0>;
+					regulator-name = "vefuse";
+					phandle = <0x8d>;
+				};
 
-	aes_top0@10016000 {
-		compatible = "mediatek,aes_top0";
-		reg = <0 0x10016000 0 0x1000>;
-	};
+				ldo_vldo28 {
+					regulator-max-microvolt = <0x2ab980>;
+					regulator-enable-ramp-delay = <0x10e>;
+					regulator-min-microvolt = <0x2ab980>;
+					regulator-name = "vldo28";
+					compatible = "regulator-fixed";
+					status = "okay";
+					phandle = <0x98>;
+					regulator-default-on = <0x1>;
+				};
 
-	sys_timer@10017000 {
-		compatible = "mediatek,sys_timer";
-		reg = <0 0x10017000 0 0x1000>;
-		reg-names = "sys_timer_base";
-		interrupts = <GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH>;
-		clocks = <&topckgen CLK_TOP_CLK13M>;
-	};
+				ldo_vsram_proc12 {
+					regulator-max-microvolt = <0x13bdb6>;
+					regulator-enable-ramp-delay = <0xf0>;
+					regulator-min-microvolt = <0x7a120>;
+					regulator-name = "vsram_proc12";
+					phandle = <0x90>;
+				};
 
-	modem_temp_share@10018000 {
-		compatible = "mediatek,modem_temp_share";
-		reg = <0 0x10018000 0 0x1000>;
-	};
+				ldo_vrf18 {
+					regulator-max-microvolt = <0x1b7740>;
+					regulator-enable-ramp-delay = <0x78>;
+					regulator-min-microvolt = <0x1b7740>;
+					regulator-name = "vrf18";
+					compatible = "regulator-fixed";
+					phandle = <0x94>;
+				};
 
-	security_ao@1001a000 {
-		compatible = "mediatek,security_ao";
-		reg = <0 0x1001a000 0 0x1000>;
-	};
+				ldo_vemc {
+					regulator-max-microvolt = <0x325aa0>;
+					regulator-enable-ramp-delay = <0x3c>;
+					regulator-min-microvolt = <0x2c4020>;
+					regulator-name = "vemc";
+					phandle = <0x35>;
+				};
 
-	topckgen_ao@1001b000 {
-		compatible = "mediatek,topckgen_ao";
-		reg = <0 0x1001b000 0 0x1000>;
-	};
+				buck_vproc12 {
+					regulator-max-microvolt = <0x13bdb6>;
+					regulator-enable-ramp-delay = <0xc8>;
+					regulator-min-microvolt = <0x7a120>;
+					regulator-name = "vproc12";
+					phandle = <0x79>;
+				};
 
-	iocfg_0@10002000 {
-		compatible = "mediatek,iocfg_0";
-		reg = <0 0x10002000 0 0x200>;
-	};
+				buck_vs2 {
+					regulator-max-microvolt = <0x1fda4c>;
+					regulator-enable-ramp-delay = <0x0>;
+					regulator-min-microvolt = <0x7a120>;
+					regulator-name = "vs2";
+					phandle = <0x7b>;
+				};
 
-	iocfg_1@10002200 {
-		compatible = "mediatek,iocfg_1";
-		reg = <0 0x10002200 0 0x200>;
-	};
+				ldo_vdram2 {
+					regulator-max-microvolt = <0x1b7740>;
+					regulator-enable-ramp-delay = <0xce4>;
+					regulator-min-microvolt = <0x927c0>;
+					regulator-name = "vdram2";
+					phandle = <0x7e>;
+				};
 
-	iocfg_2@10002400 {
-		compatible = "mediatek,iocfg_2";
-		reg = <0 0x10002400 0 0x200>;
-	};
+				ldo_vcama1 {
+					regulator-max-microvolt = <0x2dc6c0>;
+					regulator-enable-ramp-delay = <0x10e>;
+					regulator-min-microvolt = <0x1b7740>;
+					regulator-name = "vcama1";
+					status = "okay";
+					phandle = <0x91>;
+					regulator-default-on = <0x1>;
+				};
 
-	iocfg_3@10002600 {
-		compatible = "mediatek,iocfg_3";
-		reg = <0 0x10002600 0 0x200>;
-	};
+				ldo_vmch {
+					regulator-max-microvolt = <0x325aa0>;
+					regulator-enable-ramp-delay = <0x3c>;
+					regulator-min-microvolt = <0x2c4020>;
+					regulator-name = "vmch";
+					phandle = <0x3b>;
+				};
 
-	iocfg_4@10002800 {
-		compatible = "mediatek,iocfg_4";
-		reg = <0 0x10002800 0 0x200>;
-	};
+				ldo_vcamio {
+					regulator-max-microvolt = <0x1b7740>;
+					regulator-enable-ramp-delay = <0x10e>;
+					regulator-min-microvolt = <0x1b7740>;
+					regulator-name = "vcamio";
+					compatible = "regulator-fixed";
+					status = "okay";
+					phandle = <0x84>;
+					regulator-default-on = <0x1>;
+				};
 
-	iocfg_5@10002a00 {
-		compatible = "mediatek,iocfg_5";
-		reg = <0 0x10002a00 0 0x200>;
+				ldo_vaux18 {
+					regulator-max-microvolt = <0x1b7740>;
+					regulator-enable-ramp-delay = <0x10e>;
+					regulator-min-microvolt = <0x1b7740>;
+					regulator-name = "vaux18";
+					compatible = "regulator-fixed";
+					phandle = <0x8e>;
+				};
+
+				ldo_vsram_others {
+					regulator-max-microvolt = <0x13bdb6>;
+					regulator-enable-ramp-delay = <0xf0>;
+					regulator-min-microvolt = <0x7a120>;
+					regulator-name = "vsram_others";
+					phandle = <0x8a>;
+				};
+
+				ldo_vsim1 {
+					regulator-max-microvolt = <0x2f4d60>;
+					regulator-enable-ramp-delay = <0x21c>;
+					regulator-min-microvolt = <0x19f0a0>;
+					regulator-name = "vsim1";
+					status = "okay";
+					phandle = <0x7f>;
+					regulator-default-on = <0x1>;
+				};
+
+				ldo_va12 {
+					regulator-max-microvolt = <0x124f80>;
+					regulator-enable-ramp-delay = <0x10e>;
+					regulator-min-microvolt = <0x124f80>;
+					regulator-name = "va12";
+					compatible = "regulator-fixed";
+					phandle = <0x93>;
+				};
+
+				buck_vgpu {
+					regulator-max-microvolt = <0x13bdb6>;
+					regulator-enable-ramp-delay = <0xc8>;
+					regulator-min-microvolt = <0x7a120>;
+					regulator-name = "vgpu";
+					phandle = <0x7a>;
+				};
+
+				ldo_vrf12 {
+					regulator-max-microvolt = <0x124f80>;
+					regulator-enable-ramp-delay = <0x78>;
+					regulator-min-microvolt = <0x124f80>;
+					regulator-name = "vrf12";
+					compatible = "regulator-fixed";
+					phandle = <0x81>;
+				};
+
+				ldo_vibr {
+					regulator-max-microvolt = <0x325aa0>;
+					regulator-enable-ramp-delay = <0x3c>;
+					regulator-min-microvolt = <0x124f80>;
+					regulator-name = "vibr";
+					phandle = <0x80>;
+				};
+
+				buck_vcore {
+					regulator-max-microvolt = <0x13bdb6>;
+					regulator-enable-ramp-delay = <0xc8>;
+					regulator-min-microvolt = <0x7a120>;
+					regulator-name = "vcore";
+					phandle = <0x76>;
+				};
+
+				ldo_vaud28 {
+					regulator-max-microvolt = <0x2ab980>;
+					regulator-enable-ramp-delay = <0x10e>;
+					regulator-min-microvolt = <0x2ab980>;
+					regulator-name = "vaud28";
+					compatible = "regulator-fixed";
+					phandle = <0x99>;
+				};
+
+				ldo_vbif28 {
+					regulator-max-microvolt = <0x2ab980>;
+					regulator-enable-ramp-delay = <0x10e>;
+					regulator-min-microvolt = <0x2ab980>;
+					regulator-name = "vbif28";
+					compatible = "regulator-fixed";
+					phandle = <0x8f>;
+				};
+
+				ldo_va09 {
+					regulator-max-microvolt = <0xdbba0>;
+					regulator-boot-on;
+					regulator-enable-ramp-delay = <0x108>;
+					regulator-min-microvolt = <0xdbba0>;
+					regulator-name = "va09";
+					compatible = "regulator-fixed";
+					phandle = <0x9b>;
+				};
+
+				ldo_vxo22 {
+					regulator-max-microvolt = <0x2191c0>;
+					regulator-enable-ramp-delay = <0x78>;
+					regulator-min-microvolt = <0x2191c0>;
+					regulator-name = "vxo22";
+					compatible = "regulator-fixed";
+					phandle = <0x8c>;
+				};
+
+				ldo_vsram_proc11 {
+					regulator-max-microvolt = <0x13bdb6>;
+					regulator-enable-ramp-delay = <0xf0>;
+					regulator-min-microvolt = <0x7a120>;
+					regulator-name = "vsram_proc11";
+					phandle = <0x88>;
+				};
+
+				ldo_vmc {
+					regulator-max-microvolt = <0x325aa0>;
+					regulator-enable-ramp-delay = <0x3c>;
+					regulator-min-microvolt = <0x1b7740>;
+					regulator-name = "vmc";
+					phandle = <0x3c>;
+				};
+
+				ldo_vio28 {
+					regulator-max-microvolt = <0x2ab980>;
+					regulator-enable-ramp-delay = <0x10e>;
+					regulator-min-microvolt = <0x2ab980>;
+					regulator-name = "vio28";
+					compatible = "regulator-fixed";
+					phandle = <0x92>;
+				};
+
+				ldo_vcama2 {
+					regulator-max-microvolt = <0x2dc6c0>;
+					regulator-enable-ramp-delay = <0x10e>;
+					regulator-min-microvolt = <0x1b7740>;
+					regulator-name = "vcama2";
+					status = "okay";
+					phandle = <0x97>;
+					regulator-default-on = <0x1>;
+				};
+
+				ldo_vcn33_wifi {
+					regulator-max-microvolt = <0x3567e0>;
+					regulator-enable-ramp-delay = <0x10e>;
+					regulator-min-microvolt = <0x325aa0>;
+					regulator-name = "vcn33_wifi";
+					phandle = <0x96>;
+				};
+
+				ldo_vio18 {
+					regulator-max-microvolt = <0x1b7740>;
+					regulator-enable-ramp-delay = <0xa8c>;
+					regulator-min-microvolt = <0x1b7740>;
+					regulator-name = "vio18";
+					compatible = "regulator-fixed";
+					phandle = <0x82>;
+				};
+
+				buck_vproc11 {
+					regulator-max-microvolt = <0x13bdb6>;
+					regulator-enable-ramp-delay = <0xc8>;
+					regulator-min-microvolt = <0x7a120>;
+					regulator-name = "vproc11";
+					phandle = <0x78>;
+				};
+
+				ldo_vfe28 {
+					regulator-max-microvolt = <0x2ab980>;
+					regulator-enable-ramp-delay = <0x10e>;
+					regulator-min-microvolt = <0x2ab980>;
+					regulator-name = "vfe28";
+					compatible = "regulator-fixed";
+					phandle = <0x87>;
+				};
+
+				buck_vpa {
+					regulator-max-microvolt = <0x37b1d0>;
+					regulator-enable-ramp-delay = <0xfa>;
+					regulator-min-microvolt = <0x7a120>;
+					regulator-name = "vpa";
+					phandle = <0x77>;
+				};
+
+				ldo_vcn33_bt {
+					regulator-max-microvolt = <0x3567e0>;
+					regulator-enable-ramp-delay = <0x10e>;
+					regulator-min-microvolt = <0x325aa0>;
+					regulator-name = "vcn33_bt";
+					phandle = <0x95>;
+				};
+
+				buck_vdram1 {
+					regulator-max-microvolt = <0x1fda4c>;
+					regulator-enable-ramp-delay = <0x0>;
+					regulator-min-microvolt = <0x7a120>;
+					regulator-name = "vdram1";
+					phandle = <0x75>;
+				};
+
+				buck_vs1 {
+					regulator-max-microvolt = <0x277b6c>;
+					regulator-enable-ramp-delay = <0x0>;
+					regulator-min-microvolt = <0xf4240>;
+					regulator-name = "vs1";
+					phandle = <0x7d>;
+				};
+
+				ldo_vcamd {
+					regulator-max-microvolt = <0x1b7740>;
+					regulator-enable-ramp-delay = <0x10e>;
+					regulator-min-microvolt = <0xdbba0>;
+					regulator-name = "vcamd";
+					status = "okay";
+					phandle = <0x85>;
+					regulator-default-on = <0x1>;
+				};
+
+				ldo_vsim2 {
+					regulator-max-microvolt = <0x2f4d60>;
+					regulator-enable-ramp-delay = <0x21c>;
+					regulator-min-microvolt = <0x19f0a0>;
+					regulator-name = "vsim2";
+					status = "okay";
+					phandle = <0x9a>;
+					regulator-default-on = <0x1>;
+				};
+
+				ldo_vsram_gpu {
+					regulator-max-microvolt = <0x13bdb6>;
+					regulator-enable-ramp-delay = <0xf0>;
+					regulator-min-microvolt = <0x7a120>;
+					regulator-name = "vsram_gpu";
+					phandle = <0x8b>;
+				};
+
+				ldo_vusb {
+					regulator-max-microvolt = <0x2f4d60>;
+					regulator-enable-ramp-delay = <0x10e>;
+					regulator-min-microvolt = <0x2dc6c0>;
+					regulator-name = "vusb";
+					phandle = <0x83>;
+				};
+			};
+		};
 	};
 
-	mdcldmain_ao@10015000 {
-		compatible = "mediatek,mdcldmain_ao";
-		reg = <0 0x10015000 0 0x400>;
+	io_cfg_lb@10002400 {
+		compatible = "mediatek,io_cfg_lb";
+		reg = <0x0 0x10002400 0x0 0x200>;
+		phandle = <0x17>;
 	};
 
-	mdcldmaout_ao@10015400 {
-		compatible = "mediatek,mdcldmaout_ao";
-		reg = <0 0x10015400 0 0x400>;
+	cq_dma@10212000 {
+		clock-names = "cqdma";
+		interrupts = <0x0 0x86 0x8 0x0 0x87 0x8 0x0 0x88 0x8>;
+		clocks = <0x21 0x43>;
+		nr_channel = <0x3>;
+		compatible = "mediatek,mt-cqdma-v1";
+		reg = <0x0 0x10212000 0x0 0x80 0x0 0x10212080 0x0 0x80 0x0 0x10212100 0x0 0x80>;
 	};
 
-	mdcldmamisc_ao@10015800 {
-		compatible = "mediatek,mdcldmamisc_ao";
-		reg = <0 0x10015800 0 0x400>;
+	bootprof {
+		lk_logo_t = <0x2a3>;
+		lk_t = <0xc9f>;
+		pl_t = <0x549>;
 	};
 
-	sys_cirq@10204000 {
-		compatible = "mediatek,sys_cirq";
-		reg = <0 0x10204000 0 0x1000>;
-		mediatek,cirq_num = <232>;
-		mediatek,spi_start_offset = <64>;
-		interrupts = <GIC_SPI 295 IRQ_TYPE_LEVEL_LOW>;
+	bus_dbg@10208000 {
+		mediatek,bus_dbg_con_offset = <0x2fc>;
+		interrupts = <0x0 0x9e 0x8>;
+		compatible = "mediatek,bus_dbg-v2";
+		reg = <0x0 0x10208000 0x0 0x1000 0x0 0x10001000 0x0 0x1000>;
 	};
 
-	mcucfg_mp0_counter@0c530000 {
-		compatible = "mediatek,mcucfg_mp0_counter";
-		reg = <0 0x0c530000 0 0x10000>;
+	io_cfg_lm@10002200 {
+		compatible = "mediatek,io_cfg_lm";
+		reg = <0x0 0x10002200 0x0 0x200>;
+		phandle = <0x16>;
 	};
 
-	mcucfg: mcucfg@0c530000 {
-		compatible = "mediatek,mcucfg";
-		reg = <0 0x0c530000 0 0x10000>;
+	aes_top0@10016000 {
+		compatible = "mediatek,aes_top0";
+		reg = <0x0 0x10016000 0x0 0x1000>;
 	};
 
-#ifdef CONFIG_MTK_IOMMU_V2
-	iommu: m4u@10205000  {
-		cell-index = <0>;
-		compatible = "mediatek,iommu_v0";
-		reg = <0 0x10205000 0 0x1000>;
-		mediatek,larbs = <&smi_larb0 &smi_larb1 &smi_larb2>,
-				<&smi_larb3 &smi_larb4>;
-		interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_LOW>;
-		#iommu-cells = <1>;
-	};
-#endif
-#ifdef CONFIG_MTK_M4U
-	m4u@10205000 {
-		cell-index = <0>;
-		compatible = "mediatek,m4u";
-		reg = <0 0x10205000 0 0x1000>;
-		interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_LOW>;
-	};
-#endif
 	devapc@10207000 {
-		compatible = "mediatek,mt6768-devapc";
-		reg = <0 0x10207000 0 0x1000>,
-		      <0 0x1000e000 0 0x1000>,
-		      <0 0x10033000 0 0x1000>;
-		interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&infracfg_ao CLK_IFR_DEVICE_APC>;
 		clock-names = "devapc-infra-clock";
+		interrupts = <0x0 0x9f 0x8>;
+		clocks = <0x21 0x28>;
+		compatible = "mediatek,mt6768-devapc";
+		reg = <0x0 0x10207000 0x0 0x1000 0x0 0x1000e000 0x0 0x1000>;
 	};
 
-	hwrng: hwrng {
-		compatible = "mediatek,mt67xx-rng";
+	emi_mpu@10226000 {
+		compatible = "mediatek,emi_mpu";
+		reg = <0x0 0x10226000 0x0 0x1000>;
 	};
 
-	bus_dbg@10208000 {
-		compatible = "mediatek,bus_dbg-v2";
-		reg = <0 0x10208000 0 0x1000>,
-			  <0 0x10001000 0 0x1000>;
-		mediatek,bus_dbg_con_offset = <0x2fc>;
-		interrupts = <GIC_SPI 158 IRQ_TYPE_LEVEL_LOW>;
+	smi_larb2@15021000 {
+		clock-names = "scp-isp", "mm-img", "img-larb2";
+		clocks = <0x22 0x5 0x24 0x18 0x57 0x0>;
+		mediatek,smi-id = <0x2>;
+		compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
+		reg = <0x0 0x15021000 0x0 0x1000>;
+		phandle = <0xcb>;
 	};
 
-	ap_ccif0@10209000 {
-		compatible = "mediatek,ap_ccif0";
-		reg = <0 0x10209000 0 0x1000>;
-		interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_LOW>;
+	dbg_apmcu_mp0@0d430000 {
+		compatible = "mediatek,dbg_apmcu_mp0";
+		reg = <0x0 0xd430000 0x0 0x1000>;
 	};
 
-	md_ccif0@1020a000 {
-		compatible = "mediatek,md_ccif0";
-		reg = <0 0x1020a000 0 0x1000>;
+	psci {
+		method = "smc";
+		compatible = "arm,psci-1.0";
 	};
 
-	ap_ccif1@1020b000 {
-		compatible = "mediatek,ap_ccif1";
-		reg = <0 0x1020b000 0 0x1000>;
-		interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_LOW>;
+	io_cfg_lt@10002000 {
+		compatible = "mediatek,io_cfg_lt";
+		reg = <0x0 0x10002000 0x0 0x200>;
+		phandle = <0x15>;
 	};
 
-	md_ccif1@1020c000 {
-		compatible = "mediatek,md_ccif1";
-		reg = <0 0x1020c000 0 0x1000>;
+	mdcldmamisc@1021c000 {
+		compatible = "mediatek,mdcldmamisc";
+		reg = <0x0 0x1021c000 0x0 0x1000>;
 	};
 
-	infra_mbist@1020d000 {
-		compatible = "mediatek,infra_mbist";
-		reg = <0 0x1020d000 0 0x1000>;
+	dbg_apmcu_mp0@0d710000 {
+		compatible = "mediatek,dbg_apmcu_mp0";
+		reg = <0x0 0xd710000 0x0 0x1000>;
 	};
 
-	infracfg@1020e000 {
-		compatible = "mediatek,infracfg";
-		reg = <0 0x1020e000 0 0x1000>;
+	flashlight_core {
+		compatible = "mediatek,flashlight_core";
+		phandle = <0xce>;
 	};
 
-	trng@1020f000 {
-		compatible = "mediatek,trng";
-		reg = <0 0x1020f000 0 0x1000>;
-		interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_LOW>;
+	wifi@18000000 {
+		interrupts = <0x0 0x11d 0x8>;
+		compatible = "mediatek,wifi";
+		reg = <0x0 0x18000000 0x0 0x100000>;
 	};
 
-	dxcc_sec@10210000 {
-		compatible = "mediatek,dxcc_sec";
-		reg = <0 0x10210000 0 0x1000>;
-		interrupts = <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>;
+	md1_sim1_hot_plug_eint {
+		debounce = <0x0 0x2710>;
+		interrupts = <0x0 0x8>;
+		src_pin = <0x0 0x1>;
+		compatible = "mediatek,md1_sim1_hot_plug_eint-eint";
+		sockettype = <0x0 0x0>;
+		status = "okay";
+		phandle = <0xe3>;
+		dedicated = <0x0 0x0>;
 	};
 
-	mcupm_sram2@10211000 {
-		compatible = "mediatek,mcupm_sram2";
-		reg = <0 0x10211000 0 0x1000>;
+	dbg_apmcu_mp1@0db10000 {
+		compatible = "mediatek,dbg_apmcu_mp1";
+		reg = <0x0 0xdb10000 0x0 0x1000>;
 	};
 
-	cq_dma@10212000 {
-		compatible = "mediatek,mt-cqdma-v1";
-		reg = <0 0x10212000 0 0x80>,
-			<0 0x10212080 0 0x80>,
-			<0 0x10212100 0 0x80>;
-		interrupts = <GIC_SPI 134 IRQ_TYPE_LEVEL_LOW>,
-			<GIC_SPI 135 IRQ_TYPE_LEVEL_LOW>,
-			<GIC_SPI 136 IRQ_TYPE_LEVEL_LOW>;
-		nr_channel = <3>;
-		clocks = <&infracfg_ao CLK_IFR_CQ_DMA>;
-		clock-names = "cqdma";
-	};
+	i2c4@11011000 {
+		clock-div = <0x5>;
+		rsel_cfg = <0xf0>;
+		eh_cfg = <0x40>;
+		#address-cells = <0x1>;
+		scl-gpio-id = <0x69>;
+		sda-gpio-id = <0x6a>;
+		clock-names = "main", "dma";
+		ch_offset_ccu = <0x200>;
+		ch_offset_default = <0x100>;
+		id = <0x4>;
+		interrupts = <0x0 0x6d 0x8>;
+		clocks = <0x21 0xb 0x21 0x26>;
+		#size-cells = <0x0>;
+		clock-frequency = <0x61a80>;
+		compatible = "mediatek,i2c";
+		reg = <0x0 0x11011000 0x0 0x1000 0x0 0x11000400 0x0 0x180>;
+		mem_len = <0x200>;
+		aed = <0x1a>;
+		mediatek,use-open-drain;
+		phandle = <0xb5>;
+		gpio_start = <0x10002800>;
+		pu_cfg = <0xa0>;
 
-	mcupm_sram3@10213000 {
-		compatible = "mediatek,mcupm_sram3";
-		reg = <0 0x10213000 0 0x1000>;
-	};
+		camera_main_three@5b {
+			compatible = "mediatek,camera_main_three";
+			status = "okay";
+			reg = <0x5b>;
+			phandle = <0x143>;
+		};
 
-	sramrom@10214000 {
-		compatible = "mediatek,sramrom";
-		reg = <0 0x10214000 0 0x1000>;
-	};
+		camera_main_three_af@18 {
+			compatible = "mediatek,camera_main_three_af";
+			status = "okay";
+			reg = <0x18>;
+			phandle = <0x148>;
+		};
 
-	mcupm_reg@10216000 {
-		compatible = "mediatek,mcupm_reg";
-		reg = <0 0x10216000 0 0x1000>;
-	};
+		camera_main_eeprom@50 {
+			compatible = "mediatek,camera_main_eeprom";
+			status = "okay";
+			reg = <0x50>;
+			phandle = <0x145>;
+		};
 
-	mcupm_sram0@10217000 {
-		compatible = "mediatek,mcupm_sram0";
-		reg = <0 0x10217000 0 0x1000>;
-	};
+		camera_main_three_eeprom@53 {
+			compatible = "mediatek,camera_main_three_eeprom";
+			status = "okay";
+			reg = <0x53>;
+			phandle = <0x149>;
+		};
 
-	mcupm_sram1@10218000 {
-		compatible = "mediatek,mcupm_sram1";
-		reg = <0 0x10218000 0 0x1000>;
-	};
+		camera_sub_two@6b {
+			compatible = "mediatek,camera_sub_two";
+			status = "okay";
+			reg = <0x6b>;
+			phandle = <0x147>;
+		};
 
-	emi@10219000 {
-		compatible = "mediatek,emi";
-		reg = <0 0x10219000 0 0x1000>, /* CEN EMI */
-			<0 0x10226000 0 0x1000>, /* MPU */
-			<0 0x1022d000 0 0x1000>, /* CH0 EMI */
-			<0 0x10235000 0 0x1000>, /* CH1 EMI */
-			<0 0x1020e000 0 0x1000>; /* dbg0 */
-		interrupts = <GIC_SPI 161 IRQ_TYPE_LEVEL_LOW>;
-	};
+		camera_main@20 {
+			compatible = "mediatek,camera_main";
+			status = "okay";
+			reg = <0x20>;
+			phandle = <0x144>;
+		};
 
-	chn_emi@1021a000 {
-		compatible = "mediatek,chn_emi";
-		reg = <0 0x1021a000 0 0x1000>;
+		camera_main_af@0c {
+			compatible = "mediatek,camera_main_af";
+			status = "okay";
+			reg = <0xc>;
+			phandle = <0x146>;
+		};
 	};
 
-	apcldmain@1021b000 {
-		compatible = "mediatek,apcldmain";
-		reg = <0 0x1021b000 0 0x100>;
+	pwraphal@ {
+		compatible = "mediatek,pwraph";
+		phandle = <0x9e>;
+		mediatek,pwrap-regmap = <0x20>;
 	};
 
-	apcldmain@1021b100 {
-		compatible = "mediatek,apcldmain";
-		reg = <0 0x1021b100 0 0x100>;
+	flashlights_mt6370 {
+		compatible = "mediatek,flashlights_mt6370";
+		phandle = <0xd0>;
+		decouple = <0x0>;
+
+		channel@2 {
+			ct = <0x1>;
+			part = <0x0>;
+			type = <0x0>;
+		};
+
+		channel@1 {
+			ct = <0x0>;
+			part = <0x0>;
+			type = <0x0>;
+		};
 	};
 
-	apcldmaout@1021b400 {
-		compatible = "mediatek,apcldmaout";
-		reg = <0 0x1021b400 0 0x100>;
+	topckgen@10000000 {
+		#clock-cells = <0x1>;
+		compatible = "mediatek,topckgen", "syscon";
+		reg = <0x0 0x10000000 0x0 0x1000>;
+		phandle = <0x12>;
 	};
 
-	apcldmaout@1021b500 {
-		compatible = "mediatek,apcldmaout";
-		reg = <0 0x1021b500 0 0x100>;
+	mt_cpufreq {
+		compatible = "mediatek,mt-cpufreq";
+		phandle = <0xa7>;
 	};
 
-	apcldmamisc@1021b800 {
-		compatible = "mediatek,apcldmamisc";
-		reg = <0 0x1021b800 0 0x100>;
-		interrupts = <GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH>;
+	venc@17020000 {
+		interrupts = <0x0 0xf3 0x8>;
+		compatible = "mediatek,venc";
+		reg = <0x0 0x17020000 0x0 0x10000>;
 	};
 
-	apcldmamisc@1021b900 {
-		compatible = "mediatek,apcldmamisc";
-		reg = <0 0x1021b900 0 0x400>;
+	i2c6@1100d000 {
+		clock-div = <0x5>;
+		rsel_cfg = <0x90>;
+		eh_cfg = <0x30>;
+		#address-cells = <0x1>;
+		scl-gpio-id = <0x59>;
+		sda-gpio-id = <0x5a>;
+		clock-names = "main", "dma";
+		id = <0x6>;
+		interrupts = <0x0 0x94 0x8>;
+		clocks = <0x21 0xb 0x21 0x26>;
+		#size-cells = <0x0>;
+		clock-frequency = <0x61a80>;
+		compatible = "mediatek,i2c";
+		reg = <0x0 0x1100d000 0x0 0x1000 0x0 0x11000600 0x0 0x80>;
+		mem_len = <0x200>;
+		aed = <0x1a>;
+		mediatek,use-open-drain;
+		phandle = <0xb7>;
+		gpio_start = <0x10002000>;
+		pu_cfg = <0x60>;
 	};
 
-	mdcldmain@1021c000 {
-		compatible = "mediatek,mdcldmain";
-		reg = <0 0x1021c000 0 0x400>;
+	cama_clear@1a01c000 {
+		compatible = "mediatek,cama_clear";
+		reg = <0x0 0x1a01c000 0x0 0x1000>;
 	};
 
-	mdcldmaout@1021c400 {
-		compatible = "mediatek,mdcldmaout";
-		reg = <0 0x1021c400 0 0x400>;
+	dvfsp@10227000 {
+		compatible = "mediatek,dvfsp";
+		reg = <0x0 0x10227000 0x0 0x1000>;
 	};
 
-	mdcldmamisc@1021c000 {
-		compatible = "mediatek,mdcldmamisc";
-		reg = <0 0x1021c000 0 0x1000>;
+	dbg_dem@0d0a0000 {
+		interrupts = <0x0 0x9d 0x8>;
+		compatible = "mediatek,dbg_dem";
+		reg = <0x0 0xd0a0000 0x0 0x10000>;
 	};
 
-	mdcldmamisc@1021c900 {
-		compatible = "mediatek,mdcldmamisc";
-		reg = <0 0x1021c900 0 0x400>;
+	sleep@10006000 {
+		interrupts = <0x0 0xc3 0x8>;
+		compatible = "mediatek,sleep";
+		reg = <0x0 0x10006000 0x0 0x1000>;
+		phandle = <0x6e>;
 	};
 
-	mdcldma:mdcldma@10014000 {
-		compatible = "mediatek,mdcldma";
-		/*
-		 * AP_CLDMA_AO "mediatek,apcldmain_ao"
-		 * AP_CLDMA_PDN "mediatek,apcldmain"
-		 * AP_CCIF_BASE "mediatek,ap_ccif0"
-		 * MD_CCIF_BASE "mediatek,md_ccif0"
-		 */
-		reg =	<0 0x10014000 0 0x1000>,
-			<0 0x1021b000 0 0x1000>,
-			<0 0x10209000 0 0x1000>,
-			<0 0x1020a000 0 0x1000>;
-		/*
-		 * IRQ_CLDMA "mediatek,apcldmamisc"
-		 * IRQ_CCIF0 "mediatek,ap_ccif0"
-		 * IRQ_CCIF1
-		 * IRQ_MDWDT "mediatek,md_rgu"
-		 */
-		interrupts = <GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH>,
-			     <GIC_SPI 164 IRQ_TYPE_LEVEL_LOW>,
-			     <GIC_SPI 165 IRQ_TYPE_LEVEL_LOW>,
-			     <GIC_SPI 75 IRQ_TYPE_EDGE_FALLING>;
-		mediatek,md_id = <0>;
-		mediatek,cldma_capability = <6>;
-		clocks = <&scpsys SCP_SYS_MD1>,
-			<&infracfg_ao CLK_IFR_CLDMA_BCLK>,
-			<&infracfg_ao CLK_IFR_CCIF_AP>,
-			<&infracfg_ao CLK_IFR_CCIF_MD>,
-			<&infracfg_ao CLK_IFR_CCIF1_AP>,
-			<&infracfg_ao CLK_IFR_CCIF1_MD>,
-			<&infracfg_ao CLK_IFR_CCIF2_AP>,
-			<&infracfg_ao CLK_IFR_CCIF2_MD>;
-		clock-names = "scp-sys-md1-main",
-			"infra-cldma-bclk",
-			"infra-ccif-ap",
-			"infra-ccif-md",
-			"infra-ccif1-ap",
-			"infra-ccif1-md",
-			"infra-ccif2-ap",
-			"infra-ccif2-md";
-	};
-
-	md_auxadc:md_auxadc {
-		compatible = "mediatek,md_auxadc";
-		io-channels = <&auxadc 2>;
-		io-channel-names = "md-channel";
+	disp_ovl0_2l@1400c000 {
+		interrupts = <0x0 0xf2 0x8>;
+		compatible = "mediatek,disp_ovl0_2l";
+		reg = <0x0 0x1400c000 0x0 0x1000>;
 	};
 
-	bpi_bsi_slv0@1021e000 {
-		compatible = "mediatek,bpi_bsi_slv0";
-		reg = <0 0x1021e000 0 0x1000>;
+	camsv3@1a052000 {
+		interrupts = <0x0 0x100 0x8>;
+		compatible = "mediatek,camsv3";
+		reg = <0x0 0x1a052000 0x0 0x1000>;
 	};
 
-	bpi_bsi_slv1@1021f000 {
-		compatible = "mediatek,bpi_bsi_slv1";
-		reg = <0 0x1021f000 0 0x6000>;
+	smi_larb4@17010000 {
+		clock-names = "scp-venc", "mm-venc", "venc-venc", "venc-jpgenc";
+		clocks = <0x22 0xb 0x24 0x1a 0x5d 0x1 0x5d 0x2>;
+		mediatek,smi-id = <0x4>;
+		compatible = "mediatek,smi_larb4", "mediatek,smi_larb";
+		reg = <0x0 0x17010000 0x0 0x1000>;
+		phandle = <0x5c>;
 	};
 
-	bpi_bsi_slv2@10225000 {
-		compatible = "mediatek,bpi_bsi_slv2";
-		reg = <0 0x10225000 0 0x1000>;
+	dbg_apmcu_mp1@0d810000 {
+		compatible = "mediatek,dbg_apmcu_mp1";
+		reg = <0x0 0xd810000 0x0 0x1000>;
 	};
 
-	emi_mpu@10226000 {
-		compatible = "mediatek,emi_mpu";
-		reg = <0 0x10226000 0 0x1000>;
+	gic_cpu@0c400000 {
+		compatible = "mediatek,gic_cpu";
+		reg = <0x0 0xc400000 0x0 0x40000>;
 	};
 
-	dvfsp@10227000 {
-		compatible = "mediatek,dvfsp";
-		reg = <0 0x10227000 0 0x1000>;
+	mdp_ccorr0@14005000 {
+		clock-names = "MDP_CCORR";
+		interrupts = <0x0 0xef 0x8>;
+		clocks = <0x24 0x1>;
+		compatible = "mediatek,mdp_ccorr0";
+		reg = <0x0 0x14005000 0x0 0x1000>;
+		phandle = <0x2c>;
 	};
 
-	dvfsp: dvfsp@00110800 {
-		compatible = "mediatek,mt6768-dvfsp";
-		reg = <0 0x00110800 0 0x1400>,
-		      <0 0x00110800 0 0x1400>;
-		state = <1>;
-		change_flag = <0>;
-		little-rise-time = <1000>;
-		little-down-time = <750>;
-		big-rise-time = <1000>;
-		big-down-time = <750>;
-		L-table = <1700 56 2 1
-			   1625 53 2 1
-			   1500 48 2 1
-			   1450 46 2 1
-			   1375 43 2 1
-			   1325 41 2 1
-			   1275 39 2 1
-			   1175 34 2 1
-			   1100 41 2 1
-			   1050 29 2 1
-			    999 27 2 1
-			    950 25 2 1
-			    900 23 2 1
-			    850 21 4 1
-			    774 19 4 1
-			    500 16 4 1 >;
-
-		B-table = <2000 72 1 1
-			   1950 69 1 1
-			   1900 65 1 1
-			   1850 61 1 1
-			   1800 58 1 1
-			   1710 54 1 1
-			   1621 50 1 1
-			   1548 48 2 1
-			   1443 43 2 1
-			   1354 39 2 1
-			   1265 36 2 1
-			   1176 32 2 1
-			   1087 29 2 1
-			    998 25 2 1
-			    909 22 2 1
-			    850 19 2 1 >;
-
-		CCI-table = <1187 56 2 1
-			     1120 52 2 1
-			     1049 48 2 1
-			     1014 46 2 1
-			      961 43 2 1
-			      909 40 2 1
-			      856 36 2 1
-			      821 34 2 1
-			      768 31 2 1
-			      733 29 4 1
-			      698 27 4 1
-			      663 25 4 1
-			      628 23 4 1
-			      593 21 4 1
-			      58  19 4 1
-			      500 16 4 1 >;
-
-	};
-
-	mt_cpufreq: mt_cpufreq {
-		compatible = "mediatek,mt-cpufreq";
+	smi_larb0@14003000 {
+		clock-names = "scp-dis", "mm-larb0";
+		clocks = <0x22 0x3 0x24 0x14>;
+		mediatek,smi-id = <0x0>;
+		compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
+		reg = <0x0 0x14003000 0x0 0x1000>;
+		phandle = <0x56>;
 	};
 
 	dramc@1022a000 {
 		compatible = "mediatek,dramc";
-		reg = <0 0x1022a000 0 0x2000>, /* DRAMC AO CHA */
-			<0 0x10232000 0 0x2000>, /* DRAMC AO CHB */
-			<0 0x1022c000 0 0x1000>, /* DRAMC NAO CHA */
-			<0 0x10234000 0 0x1000>, /* DRAMC NAO CHB */
-			<0 0x10228000 0 0x2000>, /* DDRPHY AO CHA */
-			<0 0x10230000 0 0x2000>, /* DDRPHY AO CHB */
-			<0 0x1022e000 0 0x1000>, /* DDRPHY NAO CHA */
-			<0 0x10236000 0 0x1000>; /* DDRPHY NAO CHB */
-	};
-	gce: gce@10238000 {
-		compatible = "mediatek,gce", "syscon";
-		reg = <0 0x10238000 0 0x4000>;
-		#clock-cells = <1>;
-		interrupts = <GIC_SPI 170 IRQ_TYPE_LEVEL_LOW>;
-		disp_mutex_reg = <0x14016000 0x1000>;
-		g3d_config_base = <0x13000000 0 0xffff0000>;
-		mmsys_config_base = <0x14000000 1 0xffff0000>;
-		disp_dither_base = <0x14010000 2 0xffff0000>;
-		mm_na_base = <0x14020000 3 0xffff0000>;
-		imgsys_base = <0x15020000 4 0xffff0000>;
-		vdec_gcon_base = <0x18800000 5 0xffff0000>;
-		venc_gcon_base = <0x18810000 6 0xffff0000>;
-		conn_peri_base = <0x18820000 7 0xffff0000>;
-		topckgen_base = <0x18830000 8 0xffff0000>;
-		kp_base = <0x18840000 9 0xffff0000>;
-		scp_sram_base = <0x10000000 10 0xffff0000>;
-		infra_na3_base = <0x10010000 11 0xffff0000>;
-		infra_na4_base = <0x10020000 12 0xffff0000>;
-		scp_base = <0x10030000 13 0xffff0000>;
-		mcucfg_base = <0x10040000 14 0xffff0000>;
-		gcpu_base = <0x10050000 15 0xffff0000>;
-		usb0_base = <0x10200000 16 0xffff0000>;
-		usb_sif_base = <0x10280000 17 0xffff0000>;
-		audio_base = <0x17000000 18 0xffff0000>;
-		vdec_base = <0x17010000 19 0xffff0000>;
-		msdc2_base = <0x17020000 20 0xffff0000>;
-		vdec1_base = <0x17030000 21 0xffff0000>;
-		msdc3_base = <0x18000000 22 0xffff0000>;
-		ap_dma_base = <0x18010000 23 0xffff0000>;
-		gce_base = <0x18020000 24 0xffff0000>;
-		vdec2_base = <0x18040000 25 0xffff0000>;
-		vdec3_base = <0x18050000 26 0xffff0000>;
-		camsys_base = <0x18080000 27 0xffff0000>;
-		camsys1_base = <0x180a0000 28 0xffff0000>;
-		camsys2_base = <0x180b0000 29 0xffff0000>;
-		pwm_sw_base = <0x1100e000 99 0xffff0000>;
-		mdp_rdma0_sof = <0>;
-		mdp_ccorr0_sof = <1>;
-		mdp_rsz0_sof = <2>;
-		mdp_rsz1_sof = <3>;
-		mdp_wdma_sof = <4>;
-		mdp_wrot0_sof = <5>;
-		mdp_tdshp0_sof = <6>;
-		disp_ovl0_sof = <7>;
-		disp_2l_ovl0_sof = <8>;
-		disp_rdma0_sof = <9>;
-		disp_wdma0_sof = <10>;
-		disp_color0_sof = <11>;
-		disp_ccorr0_sof = <12>;
-		disp_aal0_sof = <13>;
-		disp_gamma0_sof = <14>;
-		disp_dither0_sof = <15>;
-		disp_dsi0_sof = <16>;
-		disp_rsz0_sof = <17>;
-		img_dl_relay_sof = <18>;
-		disp_pwm0_sof = <19>;
-		mdp_rdma0_frame_done = <20>;
-		mdp_ccorr0_frame_done = <21>;
-		mdp_rsz0_frame_done = <22>;
-		mdp_rsz1_frame_done = <23>;
-		mdp_wrot0_write_frame_done = <24>;
-		mdp_wdma_frame_done = <25>;
-		mdp_tdshp0_frame_done = <26>;
-		disp_ovl0_frame_done = <27>;
-		disp_2l_ovl0_frame_done = <28>;
-		disp_rsz0_frame_done = <29>;
-		disp_rdma0_frame_done = <30>;
-		disp_wdma0_frame_done = <31>;
-		disp_color0_frame_done = <32>;
-		disp_ccorr0_frame_done = <33>;
-		disp_aal0_frame_done = <34>;
-		disp_gamma0_frame_done = <35>;
-		disp_dither0_frame_done = <36>;
-		disp_dsi0_frame_done = <37>;
-		stream_done_0 = <130>;
-		stream_done_1 = <131>;
-		stream_done_2 = <132>;
-		stream_done_3 = <133>;
-		stream_done_4 = <134>;
-		stream_done_5 = <135>;
-		stream_done_6 = <136>;
-		stream_done_7 = <137>;
-		stream_done_8 = <138>;
-		stream_done_9 = <139>;
-		buf_underrun_event_0 = <140>;
-		dsi0_te_event = <141>;
-		dsi0_irq_event = <142>;
-		dsi0_done_event = <143>;
-		disp_wdma0_rst_done = <147>;
-		mdp_wdma_rst_done = <148>;
-		mdp_wrot0_rst_done = <149>;
-		mdp_rdma0_rst_done = <151>;
-		disp_ovl0_frame_rst_done_pusle = <152>;
-		dip_cq_thread0_frame_done = <257>;
-		dip_cq_thread1_frame_done = <258>;
-		dip_cq_thread2_frame_done = <259>;
-		dip_cq_thread3_frame_done = <260>;
-		dip_cq_thread4_frame_done = <261>;
-		dip_cq_thread5_frame_done = <262>;
-		dip_cq_thread6_frame_done = <263>;
-		dip_cq_thread7_frame_done = <264>;
-		dip_cq_thread8_frame_done = <265>;
-		dip_cq_thread9_frame_done = <266>;
-		dip_cq_thread10_frame_done = <267>;
-		dip_cq_thread11_frame_done = <268>;
-		dip_cq_thread12_frame_done = <269>;
-		dip_cq_thread13_frame_done = <270>;
-		dip_cq_thread14_frame_done = <271>;
-		dip_cq_thread15_frame_done = <272>;
-		dip_cq_thread16_frame_done = <273>;
-		dip_cq_thread17_frame_done = <274>;
-		dip_cq_thread18_frame_done = <275>;
-		dve_frame_done = <276>;
-		wmf_frame_done = <277>;
-		rsc_frame_done = <278>;
-		venc_frame_done = <289>;
-		venc_pause_done = <290>;
-		jpgenc_done = <291>;
-		venc_mb_done = <292>;
-		venc_128byte_cnt_done = <293>;
-		isp_frame_done_b = <322>;
-		camsv_0_pass1_done = <323>;
-		camsv_1_pass1_done = <324>;
-		camsv_2_pass1_done = <325>;
-		tsf_done = <326>;
-		seninf_0_fifo_full = <327>;
-		seninf_1_fifo_full = <328>;
-		seninf_2_fifo_full = <329>;
-		seninf_3_fifo_full = <330>;
-		seninf_4_fifo_full = <331>;
-		seninf_5_fifo_full = <332>;
-		seninf_6_fifo_full = <333>;
-		seninf_7_fifo_full = <334>;
-		dsi0_te_from_infra = <898>;
-		mmsys_config = <&mmsys_config>;
-		mdp_rdma0 = <&mdp_rdma0>;
-		mdp_rsz0 = <&mdp_rsz0>;
-		mdp_rsz1 = <&mdp_rsz1>;
-		mdp_wdma0 = <&mdp_wdma0>;
-		mdp_wrot0 = <&mdp_wrot0>;
-		mdp_tdshp0 = <&mdp_tdshp0>;
-		mdp_color0 = <&disp_color0>;
-		mdp_ccorr0 = <&mdp_ccorr>;
-		mm_mutex = <&disp_mutex0>;
-		sram_share_cnt = <1>;
-		sram_share_engine = <13>;
-		sram_share_event = <710>;
-		mediatek,mailbox-gce = <&gce_mbox>;
-		secure_thread = <6 8>;
-		mboxes = <&gce_mbox 0 0 CMDQ_THR_PRIO_4>,
-			<&gce_mbox 2 0 CMDQ_THR_PRIO_5>,
-			<&gce_mbox 3 0 CMDQ_THR_PRIO_4>,
-			<&gce_mbox 4 0 CMDQ_THR_PRIO_4>,
-			<&gce_mbox 6 0 CMDQ_THR_PRIO_3>,
-			<&gce_mbox 7 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
-#if defined(CONFIG_MTK_SEC_VIDEO_PATH_SUPPORT) || \
-defined(CONFIG_MTK_CAM_SECURITY_SUPPORT)
-			<&gce_mbox_svp 8 0 CMDQ_THR_PRIO_4>,
-			<&gce_mbox_svp 9 0 CMDQ_THR_PRIO_4>,
-			<&gce_mbox_svp 10 0 CMDQ_THR_PRIO_1>,
-#else
-			<&gce_mbox 8 0 CMDQ_THR_PRIO_1>,
-			<&gce_mbox 9 0 CMDQ_THR_PRIO_1>,
-			<&gce_mbox 10 0 CMDQ_THR_PRIO_1>,
-#endif
-			<&gce_mbox 11 0 CMDQ_THR_PRIO_1>,
-			<&gce_mbox 12 0 CMDQ_THR_PRIO_1>,
-			<&gce_mbox 13 0 CMDQ_THR_PRIO_1>,
-			<&gce_mbox 14 0 CMDQ_THR_PRIO_1>,
-			<&gce_mbox 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
-		clocks = <&infracfg_ao CLK_IFR_GCE>,
-			<&infracfg_ao CLK_IFR_GCE_26M>,
-			<&scpsys SCP_SYS_DIS>;
-		clock-names = "GCE", "GCE_TIMER", "MMSYS_MTCMOS";
+		reg = <0x0 0x1022a000 0x0 0x2000 0x0 0x10232000 0x0 0x2000 0x0 0x1022c000 0x0 0x1000 0x0 0x10234000 0x0 0x1000 0x0 0x10228000 0x0 0x2000 0x0 0x10230000 0x0 0x2000 0x0 0x1022e000 0x0 0x1000 0x0 0x10236000 0x0 0x1000>;
 	};
 
-	gce_mbox: gce_mbox@10238000 {
-		compatible = "mediatek,mt6768-gce";
-		reg = <0 0x10238000 0 0x4000>;
-		interrupts = <GIC_SPI 170 IRQ_TYPE_LEVEL_LOW>;
-		default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
-			/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
-			/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
-			/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
-			/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
-			/bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
-			/bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>;
-		clocks = <&infracfg_ao CLK_IFR_GCE>,
-			<&infracfg_ao CLK_IFR_GCE_26M>;
-		clock-names = "gce", "gce-timer";
-		#mbox-cells = <3>;
-		#gce-event-cells = <1>;
-		#gce-subsys-cells = <2>;
+	io_cfg_rt@10002c00 {
+		compatible = "mediatek,io_cfg_rt";
+		reg = <0x0 0x10002c00 0x0 0x200>;
+		phandle = <0x1b>;
 	};
 
-#if defined(CONFIG_MTK_SEC_VIDEO_PATH_SUPPORT) || \
-	defined(CONFIG_MTK_CAM_SECURITY_SUPPORT)
-	gce_mbox_svp: gce_mbox_svp@10238000 {
-		compatible = "mediatek,mailbox-gce-svp";
-		reg = <0 0x10238000 0 0x4000>;
-		interrupts = <GIC_SPI 170 IRQ_TYPE_LEVEL_LOW>,
-			<GIC_SPI 171 IRQ_TYPE_LEVEL_LOW>;
-		#mbox-cells = <3>;
-		clocks = <&infracfg_ao CLK_IFR_GCE>,
-			<&infracfg_ao CLK_IFR_GCE_26M>;
-		clock-names = "gce", "gce-timer";
+	dbg_funnel@0d040000 {
+		compatible = "mediatek,dbg_funnel";
+		reg = <0x0 0xd040000 0x0 0x10000>;
 	};
-#endif
 
-	ap_ccif2@1023c000 {
-		compatible = "mediatek,ap_ccif2";
-		reg = <0 0x1023c000 0 0x1000>;
-		interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_LOW>;
+	imgsys@15020000 {
+		clock-names = "ISP_SCP_SYS_DIS", "ISP_SCP_SYS_ISP", "ISP_SCP_SYS_CAM", "ISP_CLK_IMG_DIP", "ISP_CLK_CAM", "ISP_CLK_CAMTG", "ISP_CLK_CAM_SENINF", "ISP_CLK_CAMSV0", "ISP_CLK_CAMSV1", "ISP_CLK_CAMSV2";
+		clocks = <0x22 0x3 0x22 0x5 0x22 0xa 0x57 0x1 0x58 0x2 0x58 0x3 0x58 0x4 0x58 0x5 0x58 0x6 0x58 0x7>;
+		#clock-cells = <0x1>;
+		compatible = "mediatek,imgsys", "syscon";
+		reg = <0x0 0x15020000 0x0 0x1000>;
+		phandle = <0x57>;
 	};
 
-	md_ccif2@1023d000 {
-		compatible = "mediatek,md_ccif2";
-		reg = <0 0x1023d000 0 0x1000>;
+	spi1@11010000 {
+		clock-names = "parent-clk", "sel-clk", "spi-clk";
+		interrupts = <0x0 0x8b 0x8>;
+		clocks = <0x12 0xb 0x12 0x5b 0x21 0x34>;
+		compatible = "mediatek,mt6765-spi";
+		reg = <0x0 0x11010000 0x0 0x1000>;
+		phandle = <0xc0>;
+		mediatek,pad-select = <0x0>;
 	};
 
-	ap_ccif3@1023e000 {
-		compatible = "mediatek,ap_ccif3";
-		reg = <0 0x1023e000 0 0x1000>;
-		interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_LOW>;
+	dbg_apmcu_mp0@0d540000 {
+		compatible = "mediatek,dbg_apmcu_mp0";
+		reg = <0x0 0xd540000 0x0 0x1000>;
 	};
 
-	goodix_fp: fingerprint {
-		compatible = "mediatek,fpc1022_irq","mediatek,goodix-fp";
-		status = "okay";
+	dma-controller@11000980 {
+		clock-names = "apdma";
+		dma-bits = <0x22>;
+		interrupts = <0x0 0x66 0x8 0x0 0x67 0x8 0x0 0x68 0x8 0x0 0x72 0x8>;
+		clocks = <0x21 0x26>;
+		compatible = "mediatek,mt6577-uart-dma";
+		reg = <0x0 0x11000980 0x0 0x80 0x0 0x11000a00 0x0 0x80 0x0 0x11000a80 0x0 0x80 0x0 0x11000b00 0x0 0x80>;
+		phandle = <0x30>;
+		#dma-cells = <0x1>;
 	};
 
-	accdet: accdet {
-		compatible = "mediatek,pmic-accdet";
+	apcldmaout@1021b500 {
+		compatible = "mediatek,apcldmaout";
+		reg = <0x0 0x1021b500 0x0 0x100>;
 	};
 
-	swtp: swtp {
-		compatible = "mediatek, swtp-eint";
-		ant_sw_gpios = <&pio 72 0>;
+	iocfg_0@10002000 {
+		compatible = "mediatek,iocfg_0";
+		reg = <0x0 0x10002000 0x0 0x200>;
 	};
 
-	mt6358_gauge {
-		compatible = "mediatek,mt6358_gauge";
-		gauge_name = "gauge";
-		alias_name = "MT6358";
+	consys@18002000 {
+		pinctrl-names = "default", "gps_lna_state_init", "gps_lna_state_oh", "gps_lna_state_ol";
+		#address-cells = <0x2>;
+		pinctrl-2 = <0xfe>;
+		pinctrl-0 = <0xfc>;
+		clock-names = "conn";
+		interrupts = <0x0 0x11c 0x8 0x0 0x4e 0x8 0x0 0x11f 0x1>;
+		clocks = <0x22 0x1>;
+		#size-cells = <0x2>;
+		wifi_ant_swap_gpio = <0x1e 0x6c 0x0>;
+		pinctrl-3 = <0xff>;
+		compatible = "mediatek,mt6768-consys";
+		pinctrl-1 = <0xfd>;
+		status = "okay";
+		reg = <0x0 0x18002000 0x0 0x1000 0x0 0x10007000 0x0 0x100 0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x18007000 0x0 0x1000 0x0 0x180b1000 0x0 0x1000 0x0 0x180a3000 0x0 0x1000 0x0 0x180a5000 0x0 0x800 0x0 0x180c1000 0x0 0x1000 0x0 0x18004000 0x0 0x1000>;
+		phandle = <0xbf>;
 	};
 
-	gauge_timer {
-		compatible = "mediatek,gauge_timer_service";
-	};
 	simtray {
 		compatible = "xiaomi,simtray-status";
-		status-gpio = <&pio 46 0>;
+		status-gpio = <0x1e 0x2e 0x0>;
 	};
-#if (CONFIG_MTK_GAUGE_VERSION == 30)
-	#include "mediatek/bat_setting/mt6768_battery_prop.dtsi"
-#endif
 
-	md_ccif3@1023f000 {
-		compatible = "mediatek,md_ccif3";
-		reg = <0 0x1023f000 0 0x1000>;
+	md_ccif1@1020c000 {
+		compatible = "mediatek,md_ccif1";
+		reg = <0x0 0x1020c000 0x0 0x1000>;
 	};
 
-	sspm@10440000 {
-		compatible = "mediatek,sspm";
-		reg = <0 0x10440000 0 0x10000>,
-			<0 0x10450000 0 0x100>,
-			<0 0x10451000 0 0x8>,
-			<0 0x10460000 0 0x100>,
-			<0 0x10461000 0 0x8>,
-			<0 0x10470000 0 0x100>,
-			<0 0x10471000 0 0x8>,
-			<0 0x10480000 0 0x100>,
-			<0 0x10481000 0 0x8>,
-			<0 0x10490000 0 0x100>,
-			<0 0x10491000 0 0x8>;
-
-		reg-names = "cfgreg",
-			"mbox0_base",
-			"mbox0_ctrl",
-			"mbox1_base",
-			"mbox1_ctrl",
-			"mbox2_base",
-			"mbox2_ctrl",
-			"mbox3_base",
-			"mbox3_ctrl",
-			"mbox4_base",
-			"mbox4_ctrl";
-
-		interrupts = <GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>,
-			<GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH>,
-			<GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH>,
-			<GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>,
-			<GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH>,
-			<GIC_SPI 222 IRQ_TYPE_LEVEL_HIGH>;
-
-		interrupt-names = "ipc",
-			"mbox0",
-			"mbox1",
-			"mbox2",
-			"mbox3",
-			"mbox4";
+	infra_mbist@1020d000 {
+		compatible = "mediatek,infra_mbist";
+		reg = <0x0 0x1020d000 0x0 0x1000>;
 	};
 
-	gic500@0c000000 {
-		compatible = "mediatek,gic500";
-		reg = <0 0x0c000000 0 0x400000>;
+	smi_larb1@16010000 {
+		clock-names = "scp-vdec", "mm-vdec", "vdec-larb1";
+		interrupts = <0x0 0xf7 0x8>;
+		clocks = <0x22 0xc 0x24 0x1b 0x5b 0x3>;
+		mediatek,smi-id = <0x1>;
+		compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
+		reg = <0x0 0x16010000 0x0 0x1000>;
+		phandle = <0x59>;
 	};
 
-	gic_cpu@0c400000 {
-		compatible = "mediatek,gic_cpu";
-		reg = <0 0x0c400000 0 0x40000>;
+	pd_adapter {
+		adapter_name = "pd_adapter";
+		compatible = "mediatek,pd_adapter";
+		phandle = <0xd7>;
+	};
+
+	spi0@1100a000 {
+		clock-names = "parent-clk", "sel-clk", "spi-clk";
+		interrupts = <0x0 0x8a 0x8>;
+		clocks = <0x12 0xb 0x12 0x5b 0x21 0x1b>;
+		compatible = "mediatek,mt6765-spi";
+		status = "ok";
+		reg = <0x0 0x1100a000 0x0 0x1000>;
+		phandle = <0xba>;
+		mediatek,pad-select = <0x0>;
+
+		novatek36672@0 {
+			novatek,reset-gpio = <0x1e 0x5c 0x0>;
+			novatek,spi-rd-fast-addr = <0x3f310>;
+			novatek,mp-support-dt;
+			novatek,irq-gpio = <0x1e 0x1 0x2001>;
+			spi-max-frequency = <0x7a1200>;
+			compatible = "novatek36672,NVT-ts-spi", "focaltech8719P,FTS-ts-spi";
+			status = "ok";
+			novatek,swrst-n8-addr = <0x3f0fe>;
+			reg = <0x0>;
+
+			novatek-mp-criteria-5939@0 {
+				IC_KEY_CFG_SIZE = <0x4>;
+				PS_Config_Lmt_Short_Rawdata_N = <0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710 0x2710>;
+				#address-cells = <0x1>;
+				Y_Channel = <0x24>;
+				AIN_KEY = <0x0 0x1 0x2 0xff>;
+				PS_Config_Lmt_FW_Rawdata_P = <0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00 0xa00>;
+				AIN_Y = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f 0x20 0x21 0x22 0x23>;
+				PS_Config_Lmt_Open_Rawdata_N = <0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01 0xfffffe01>;
+				PS_Config_Lmt_Short_Rawdata_P = <0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8>;
+				PS_Config_Lmt_FW_Diff_N = <0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5 0xffffffb5>;
+				#size-cells = <0x0>;
+				X_Channel = <0x12>;
+				PS_Config_Lmt_FW_CC_N = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				PS_Config_Diff_Test_Frame = <0x32>;
+				IC_X_CFG_SIZE = <0x12>;
+				compatible = "novatek-mp-criteria-5939";
+				PS_Config_Lmt_Open_Rawdata_P = <0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400 0x1400>;
+				PS_Config_Lmt_FW_Diff_P = <0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b 0x4b>;
+				AIN_X = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11>;
+				IC_Y_CFG_SIZE = <0x24>;
+				PS_Config_Lmt_FW_CC_P = <0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a 0x13a>;
+				PS_Config_Lmt_FW_Rawdata_N = <0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0 0xf0>;
+			};
+
+			novatek-mp-criteria-5932@0 {
+				IC_KEY_CFG_SIZE = <0x4>;
+				PS_Config_Lmt_Short_Rawdata_N = <0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2c24 0x2710 0x2710 0x2710>;
+				#address-cells = <0x1>;
+				Y_Channel = <0x24>;
+				AIN_KEY = <0x0 0x1 0x2 0xff>;
+				PS_Config_Lmt_FW_Rawdata_P = <0x804 0x804 0x813 0x813 0x818 0x809 0x814 0x80b 0x81d 0x80d 0x7fb 0x829 0x7f9 0x7fe 0x82e 0x820 0x81e 0x7f3 0x7e8 0x823 0x829 0x7e8 0x7db 0x82f 0x82d 0x7fe 0x806 0x82f 0x7f9 0x7ff 0x81a 0x819 0x804 0x822 0x7fe 0x813 0x80d 0x808 0x811 0x808 0x81e 0x804 0x7f9 0x80f 0x818 0x7fc 0x816 0x7fb 0x806 0x81d 0x81d 0x7fe 0x813 0x818 0x7fc 0x800 0x818 0x808 0x816 0x815 0x804 0x7fb 0x813 0x7f6 0x807 0x808 0x82d 0x7f6 0x82a 0x813 0x81a 0x826 0x821 0x806 0x823 0x7f9 0x813 0x81a 0x811 0x81d 0x7ff 0x827 0x837 0x823 0x7ea 0x843 0x838 0x840 0x804 0x836 0x7f1 0x830 0x7f2 0x836 0x807 0x7ea 0x80d 0x82b 0x7e0 0x852 0x7d3 0x803 0x7d9 0x81c 0x7fb 0x7cf 0x832 0x7fa 0x836 0x7fa 0x810 0x7e1 0x7df 0x809 0x833 0x806 0x808 0x816 0x807 0x814 0x81d 0x7ed 0x825 0x802 0x81d 0x806 0x825 0x81e 0x7e2 0x807 0x807 0x7f7 0x822 0x811 0x806 0x820 0x80d 0x840 0x816 0x7ef 0x815 0x829 0x815 0x7df 0x818 0x80b 0x823 0x833 0x7fc 0x804 0x803 0x800 0x7ea 0x825 0x7f2 0x833 0x7ed 0x827 0x81e 0x814 0x807 0x814 0x808 0x7fb 0x810 0x7ea 0x811 0x81c 0x808 0x821 0x7fe 0x7f5 0x80d 0x815 0x804 0x819 0x807 0x811 0x7ff 0x80c 0x80c 0x7f2 0x813 0x815 0x829 0x837 0x7ec 0x7e9 0x825 0x82d 0x7ea 0x80f 0x7fc 0x810 0x802 0x813 0x7f6 0x7e9 0x7f7 0x803 0x80f 0x7ff 0x81a 0x80f 0x80c 0x803 0x803 0x810 0x7f5 0x809 0x819 0x82d 0x7f6 0x7f2 0x80d 0x832 0x818 0x829 0x806 0x803 0x807 0x7fc 0x816 0x7d5 0x7e9 0x7ea 0x81c 0x7ec 0x82d 0x82a 0x7ef 0x826 0x830 0x82d 0x80d 0x806 0x813 0x806 0x815 0x7fc 0x7ff 0x810 0x80b 0x80c 0x7f7 0x7f5 0x81a 0x821 0x826 0x823 0x802 0x7e6 0x827 0x80f 0x7f3 0x7fa 0x802 0x80d 0x822 0x7ef 0x811 0x819 0x816 0x80b 0x7f3 0x834 0x7ea 0x7f1 0x837 0x7ee 0x809 0x7f6 0x80b 0x810 0x808 0x822 0x81e 0x822 0x7ff 0x81a 0x81c 0x80b 0x819 0x802 0x80d 0x825 0x7ef 0x80b 0x807 0x7f9 0x81d 0x815 0x82a 0x816 0x7ed 0x814 0x7fb 0x804 0x813 0x820 0x7fb 0x811 0x807 0x829 0x7e5 0x813 0x823 0x800 0x808 0x811 0x825 0x7fa 0x810 0x804 0x819 0x821 0x802 0x81a 0x80f 0x80f 0x808 0x808 0x7ef 0x825 0x7f3 0x808 0x80d 0x80d 0x7f7 0x80d 0x802 0x7fe 0x80f 0x804 0x81c 0x7e9 0x806 0x822 0x80c 0x810 0x808 0x836 0x819 0x81e 0x80d 0x821 0x807 0x809 0x811 0x7f5 0x816 0x80b 0x7ee 0x809 0x7fc 0x826 0x7ee 0x7ed 0x81e 0x834 0x830 0x7e2 0x836 0x7e4 0x822 0x833 0x7f6 0x802 0x80c 0x821 0x7f5 0x82a 0x7f2 0x818 0x829 0x7df 0x7f9 0x7f9 0x818 0x7f3 0x800 0x82e 0x7ff 0x802 0x7fa 0x836 0x7f2 0x7fe 0x7f2 0x81a 0x7f5 0x804 0x7fa 0x804 0x7f9 0x80f 0x807 0x804 0x7fb 0x7f5 0x7dd 0x7f7 0x813 0x809 0x813 0x80b 0x808 0x81e 0x81a 0x82f 0x80c 0x836 0x815 0x809 0x818 0x816 0x7ef 0x820 0x7f3 0x820 0x800 0x818 0x810 0x825 0x810 0x822 0x816 0x819 0x827 0x822 0x7f9 0x811 0x800 0x803 0x804 0x809 0x822 0x7f5 0x813 0x811 0x82a 0x803 0x81d 0x802 0x800 0x823 0x7fc 0x82a 0x7f1 0x80c 0x813 0x816 0x820 0x803 0x7f7 0x830 0x7fc 0x820 0x7ee 0x81d 0x7fe 0x822 0x804 0x7fe 0x7ff 0x81a 0x7e8 0x827 0x7f9 0x80d 0x830 0x815 0x80b 0x807 0x810 0x814 0x822 0x7f9 0x7f3 0x80c 0x7fc 0x82d 0x802 0x814 0x7f2 0x802 0x80c 0x803 0x813 0x830 0x814 0x82d 0x804 0x7f3 0x834 0x837 0x81d 0x7e6 0x816 0x7fa 0x81c 0x7d7 0x7e6 0x7e8 0x7fc 0x821 0x7fb 0x7f9 0x80f 0x818 0x7f2 0x816 0x81a 0x80c 0x830 0x802 0x811 0x808 0x827 0x7f9 0x804 0x809 0x80c 0x81e 0x800 0x825 0x822 0x80b 0x81c 0x834 0x81e 0x7ea 0x841 0x7e6 0x7d9 0x7ff 0x80d 0x803 0x806 0x829 0x837 0x811 0x7e0 0x80c 0x80d 0x7fc 0x81a 0x80d 0x82d 0x80d 0x802 0x7fa 0x81d 0x826 0x82e 0x7e8 0x827 0x7ee 0x81d 0x802 0x81e 0x80c 0x7e2 0x7f3 0x81a 0x7ee 0x81e 0x810 0x819 0x800 0x7f6 0x81c 0x82a 0x800 0x814 0x811 0xa00 0xa00 0xa00>;
+				AIN_Y = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f 0x20 0x21 0x22 0x23>;
+				PS_Config_Lmt_Open_Rawdata_N = <0x601 0x950 0x956 0x975 0x95b 0x96a 0x807 0xffff0001 0xffff0001 0x834 0x976 0x996 0x984 0x9b2 0x976 0x63a 0x932 0x963 0x940 0x960 0x944 0x957 0x93b 0x993 0x979 0x972 0x958 0x973 0x963 0x98e 0x97d 0x980 0x971 0x973 0x950 0x96e 0x952 0x969 0x94c 0x95b 0x95b 0x984 0x96b 0x985 0x977 0x9a2 0x98c 0x9b4 0x961 0x975 0x953 0x973 0x955 0x96c 0x94b 0x95b 0x960 0x986 0x971 0x98a 0x97e 0x9a6 0x992 0x9ad 0x96e 0x97b 0x95b 0x979 0x957 0x96e 0x94f 0x95e 0x96b 0x991 0x97d 0x994 0x989 0x9af 0x999 0x9b7 0x96e 0x97f 0x960 0x97e 0x95b 0x973 0x951 0x95f 0x969 0x98d 0x97a 0x991 0x986 0x9ac 0x998 0x9b9 0x974 0x988 0x966 0x984 0x962 0x97b 0x958 0x966 0x971 0x993 0x983 0x99c 0x98f 0x9b5 0x9a1 0x9b3 0x975 0x989 0x968 0x984 0x963 0x97c 0x958 0x966 0x975 0x995 0x986 0x9a0 0x994 0x9b7 0x9a5 0x9b5 0x97a 0x981 0x961 0x97d 0x95e 0x978 0x953 0x960 0x973 0x994 0x985 0x99f 0x991 0x9b4 0x9a0 0x9b8 0x97a 0x986 0x967 0x981 0x961 0x97b 0x956 0x965 0x981 0x997 0x981 0x9a5 0x996 0x9b6 0x9a4 0x9b5 0x970 0x989 0x96b 0x983 0x961 0x97c 0x956 0x968 0x981 0x99b 0x984 0x9a7 0x99a 0x9bc 0x9a6 0x9b6 0x973 0x98c 0x971 0x989 0x966 0x980 0x95a 0x96b 0x982 0x99b 0x984 0x9a8 0x999 0x9b9 0x9a4 0x9b5 0x973 0x989 0x96d 0x984 0x963 0x97e 0x956 0x968 0x980 0x998 0x984 0x9a8 0x997 0x9b9 0x9a4 0x9b4 0x974 0x98e 0x971 0x987 0x966 0x981 0x958 0x96e 0x985 0x99d 0x98a 0x9ae 0x99a 0x9bb 0x9a4 0x9ac 0x96f 0x983 0x96c 0x981 0x95f 0x979 0x952 0x96b 0x984 0x99d 0x989 0x9ad 0x999 0x9bb 0x9a1 0x9a0 0x972 0x986 0x96e 0x984 0x961 0x97b 0x958 0x96e 0x97c 0x994 0x982 0x9a5 0x98f 0x9b3 0x996 0x99f 0x96a 0x982 0x969 0x97f 0x95d 0x976 0x953 0x973 0x971 0x98c 0x97b 0x99f 0x98a 0x9ab 0x98c 0x99f 0x96b 0x97b 0x964 0x97b 0x958 0x973 0x950 0x96e 0x976 0x98c 0x97b 0x99e 0x986 0x9a9 0x989 0x9a0 0x967 0x97e 0x964 0x97b 0x958 0x973 0x950 0x96e 0x972 0x98b 0x97a 0x99d 0x984 0x9a6 0x987 0x998 0x95a 0x97b 0x961 0x979 0x956 0x971 0x94d 0x96b 0x96f 0x986 0x976 0x998 0x97f 0x9a1 0x981 0x997 0x95b 0x971 0x955 0x96c 0x94a 0x966 0x943 0x960 0x969 0x984 0x971 0x992 0x979 0x99c 0x979 0x997 0x95b 0x969 0x94f 0x964 0x940 0x95b 0x93b 0x956 0x966 0x984 0x96f 0x990 0x976 0x999 0x976 0x991 0x950 0x969 0x94b 0x962 0x93e 0x95b 0x93c 0x959 0x963 0x983 0x96e 0x98e 0x976 0x997 0x978 0x984 0x947 0x962 0x945 0x95b 0x936 0x953 0x935 0x952 0x95e 0x980 0x96b 0x98c 0x970 0x991 0x971 0x983 0x945 0x95c 0x940 0x95a 0x936 0x951 0x934 0x950 0x955 0x977 0x95e 0x97e 0x965 0x984 0x965 0x97a 0x940 0x951 0x936 0x94e 0x92a 0x948 0x92c 0x948 0x954 0x975 0x95e 0x97e 0x963 0x983 0x963 0x975 0x939 0x954 0x936 0x94f 0x92a 0x948 0x92b 0x948 0x949 0x96e 0x954 0x974 0x95a 0x977 0x958 0x971 0x92e 0x946 0x929 0x940 0x91c 0x93d 0x91e 0x93b 0x941 0x966 0x94b 0x969 0x94f 0x96e 0x951 0x969 0x931 0x93d 0x91f 0x936 0x912 0x932 0x915 0x930 0x93d 0x961 0x948 0x967 0x94e 0x96b 0x950 0x95d 0x925 0x934 0x916 0x92e 0x90a 0x929 0x90a 0x927 0x933 0x956 0x93d 0x95e 0x945 0x963 0x947 0x956 0x91d 0x92e 0x90e 0x927 0x904 0x925 0x908 0x925 0x925 0x948 0x92e 0x94e 0x936 0x953 0x938 0x94e 0x865 0x92a 0x860 0x923 0x857 0x920 0x858 0x91f 0x874 0x943 0x87b 0x949 0x883 0x94d 0x886 0x945 0x863 0x86c 0x84e 0x868 0x846 0x862 0x848 0x866 0x86d 0x88b 0x874 0x896 0x87d 0x89b 0x881 0x89c 0x85f 0x864 0x847 0x860 0x83f 0x85a 0x842 0x85d 0x862 0x880 0x868 0x889 0x870 0x88e 0x877 0x8ad 0x81b 0x85a 0x83c 0x855 0x834 0x84f 0x83a 0x855 0x859 0x875 0x85e 0x880 0x865 0x883 0x86d 0x857 0x4f1 0x838 0x83f 0x85a 0x838 0x853 0x83b 0x857 0x865 0x880 0x86a 0x88d 0x874 0x890 0x856 0x52a 0xfffffe01 0xfffffe01 0xfffffe01>;
+				PS_Config_Lmt_Short_Rawdata_P = <0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b0 0x36b8 0x36b8 0x36b8>;
+				PS_Config_Lmt_FW_Diff_N = <0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffff0001 0xffff0001 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffb5 0xffffffb5 0xffffffb5>;
+				#size-cells = <0x0>;
+				X_Channel = <0x10>;
+				PS_Config_Lmt_FW_CC_N = <0x45 0x4c 0x4c 0x4b 0x4a 0x49 0x48 0xffff0001 0xffff0001 0x4c 0x4b 0x4b 0x4b 0x4c 0x4c 0x43 0x4d 0x46 0x45 0x43 0x43 0x43 0x43 0x43 0x46 0x45 0x44 0x43 0x44 0x45 0x45 0x46 0x52 0x45 0x43 0x42 0x42 0x42 0x42 0x42 0x45 0x45 0x43 0x42 0x43 0x43 0x43 0x46 0x4b 0x45 0x44 0x43 0x43 0x42 0x42 0x42 0x45 0x45 0x43 0x43 0x44 0x44 0x45 0x48 0x48 0x45 0x44 0x43 0x42 0x42 0x42 0x42 0x45 0x44 0x43 0x43 0x43 0x44 0x45 0x46 0x49 0x45 0x45 0x44 0x43 0x43 0x43 0x43 0x45 0x45 0x44 0x43 0x45 0x45 0x45 0x47 0x49 0x44 0x43 0x42 0x42 0x42 0x42 0x42 0x44 0x44 0x43 0x42 0x43 0x44 0x44 0x47 0x49 0x45 0x44 0x43 0x43 0x42 0x43 0x42 0x45 0x45 0x43 0x43 0x44 0x45 0x45 0x48 0x48 0x45 0x44 0x43 0x42 0x42 0x42 0x42 0x45 0x44 0x43 0x43 0x43 0x44 0x45 0x46 0x48 0x45 0x45 0x44 0x43 0x43 0x43 0x43 0x46 0x45 0x45 0x44 0x45 0x45 0x45 0x46 0x48 0x43 0x43 0x42 0x42 0x41 0x42 0x42 0x44 0x43 0x42 0x42 0x43 0x43 0x44 0x47 0x49 0x44 0x43 0x43 0x42 0x42 0x42 0x42 0x44 0x43 0x43 0x42 0x43 0x43 0x45 0x49 0x47 0x44 0x43 0x43 0x42 0x42 0x42 0x42 0x43 0x43 0x43 0x43 0x43 0x45 0x45 0x47 0x48 0x45 0x45 0x44 0x43 0x43 0x43 0x44 0x45 0x45 0x45 0x45 0x45 0x45 0x46 0x48 0x47 0x43 0x43 0x42 0x42 0x42 0x42 0x43 0x43 0x43 0x43 0x43 0x43 0x44 0x45 0x48 0x48 0x45 0x44 0x43 0x42 0x43 0x43 0x44 0x44 0x44 0x43 0x43 0x44 0x45 0x45 0x48 0x46 0x44 0x43 0x43 0x42 0x42 0x42 0x43 0x45 0x43 0x43 0x43 0x44 0x45 0x45 0x46 0x48 0x45 0x45 0x44 0x42 0x42 0x43 0x44 0x45 0x44 0x43 0x43 0x44 0x45 0x45 0x48 0x46 0x44 0x43 0x42 0x41 0x42 0x42 0x42 0x42 0x42 0x42 0x42 0x42 0x43 0x44 0x48 0x48 0x45 0x43 0x43 0x42 0x42 0x42 0x43 0x45 0x43 0x43 0x43 0x43 0x44 0x45 0x49 0x46 0x44 0x43 0x42 0x42 0x42 0x42 0x42 0x44 0x43 0x42 0x43 0x43 0x44 0x45 0x48 0x47 0x45 0x45 0x43 0x43 0x43 0x43 0x43 0x45 0x44 0x43 0x43 0x45 0x45 0x45 0x49 0x47 0x43 0x43 0x42 0x42 0x42 0x42 0x42 0x43 0x43 0x42 0x42 0x43 0x43 0x45 0x48 0x48 0x44 0x44 0x43 0x42 0x42 0x43 0x44 0x44 0x43 0x42 0x43 0x44 0x45 0x45 0x4b 0x46 0x44 0x43 0x42 0x42 0x42 0x42 0x43 0x43 0x43 0x42 0x42 0x44 0x44 0x45 0x49 0x47 0x45 0x45 0x44 0x43 0x44 0x45 0x45 0x45 0x45 0x44 0x45 0x45 0x46 0x46 0x4a 0x46 0x44 0x43 0x42 0x42 0x42 0x43 0x44 0x42 0x43 0x42 0x43 0x43 0x44 0x45 0x4a 0x48 0x45 0x45 0x43 0x43 0x43 0x44 0x45 0x43 0x44 0x43 0x44 0x45 0x45 0x46 0x4b 0x46 0x45 0x44 0x43 0x42 0x43 0x44 0x45 0x43 0x43 0x43 0x43 0x45 0x45 0x45 0x4a 0x48 0x45 0x45 0x44 0x43 0x44 0x45 0x45 0x44 0x45 0x44 0x45 0x45 0x46 0x47 0x4b 0x47 0x44 0x43 0x42 0x42 0x42 0x42 0x44 0x43 0x43 0x42 0x43 0x44 0x45 0x46 0x4b 0x48 0x45 0x45 0x44 0x43 0x44 0x45 0x45 0x43 0x44 0x43 0x45 0x45 0x45 0x46 0x4c 0x46 0x45 0x43 0x43 0x42 0x43 0x44 0x45 0x43 0x43 0x43 0x43 0x45 0x45 0x46 0x4b 0x48 0x45 0x45 0x45 0x43 0x44 0x45 0x46 0x44 0x44 0x44 0x45 0x45 0x46 0x48 0x55 0x46 0x45 0x43 0x43 0x42 0x42 0x45 0x45 0x42 0x42 0x42 0x43 0x44 0x45 0x46 0x46 0x45 0x4c 0x4b 0x4b 0x4a 0x4b 0x4d 0x4d 0x4c 0x4b 0x4c 0x4c 0x4c 0x4d 0x4f 0x49 0x0 0x0 0x0>;
+				PS_Config_Diff_Test_Frame = <0x32>;
+				IC_X_CFG_SIZE = <0x10>;
+				compatible = "novatek-mp-criteria-5932";
+				PS_Config_Lmt_Open_Rawdata_P = <0xa72 0x1033 0x103f 0x1074 0x1046 0x1061 0xdf8 0xffff 0xffff 0xe45 0x1075 0x10ad 0x108f 0x10de 0x1077 0xad5 0xfff 0x1056 0x1017 0x1051 0x101f 0x1040 0x100e 0x10a8 0x107a 0x106f 0x1041 0x1070 0x1054 0x10a1 0x1082 0x1087 0x106c 0x1070 0x1033 0x1069 0x1037 0x1060 0x102d 0x1048 0x1048 0x108d 0x1062 0x1090 0x1078 0x10c3 0x109d 0x10e1 0x1052 0x1074 0x1038 0x1070 0x103c 0x1065 0x102c 0x1046 0x104f 0x1091 0x106e 0x1099 0x1083 0x10c9 0x10a7 0x10d6 0x1069 0x1080 0x1048 0x107c 0x1040 0x1069 0x1032 0x104d 0x1062 0x10a4 0x1082 0x10a9 0x1096 0x10da 0x10b4 0x10e6 0x1069 0x1086 0x1051 0x1085 0x1048 0x1070 0x1036 0x104e 0x105f 0x109e 0x107d 0x10a6 0x1093 0x10d5 0x10b1 0x10ea 0x1073 0x1095 0x105b 0x108f 0x1053 0x1080 0x1043 0x105b 0x106e 0x10a8 0x108c 0x10b7 0x10a2 0x10e4 0x10c0 0x10e0 0x1074 0x1096 0x105d 0x108f 0x1056 0x1081 0x1043 0x105b 0x1074 0x10ac 0x1093 0x10bf 0x10a9 0x10e8 0x10c8 0x10e4 0x107d 0x108a 0x1052 0x1082 0x104b 0x1079 0x103a 0x104f 0x1072 0x10a9 0x1090 0x10be 0x10a4 0x10e1 0x10bf 0x10e9 0x107d 0x1093 0x105c 0x1088 0x1052 0x107e 0x103d 0x1058 0x1088 0x10b0 0x108a 0x10c8 0x10ad 0x10e5 0x10c5 0x10e4 0x106b 0x1098 0x1064 0x108c 0x1052 0x1081 0x103f 0x105d 0x108a 0x10b6 0x108f 0x10cc 0x10b5 0x10ef 0x10c9 0x10e5 0x1070 0x109d 0x106c 0x1096 0x105b 0x1087 0x1045 0x1064 0x108b 0x10b6 0x108f 0x10cd 0x10b2 0x10ea 0x10c5 0x10e4 0x1070 0x1098 0x1066 0x108f 0x1056 0x1083 0x103f 0x105d 0x1087 0x10b1 0x108f 0x10cd 0x10b0 0x10ea 0x10c7 0x10e1 0x1073 0x10a1 0x106c 0x1094 0x1059 0x1088 0x1043 0x1069 0x1090 0x10ba 0x1099 0x10d7 0x10b5 0x10ee 0x10c7 0x10d3 0x106a 0x108c 0x1065 0x108a 0x104e 0x107a 0x1037 0x1062 0x108d 0x10ba 0x1098 0x10d6 0x10b4 0x10ee 0x10c0 0x10bf 0x106f 0x1093 0x1067 0x108f 0x1052 0x107e 0x1041 0x1069 0x1081 0x10a9 0x108b 0x10c8 0x10a2 0x10e0 0x10af 0x10bc 0x1061 0x108b 0x1060 0x1086 0x104a 0x1075 0x1038 0x1070 0x106c 0x109d 0x107e 0x10bc 0x1099 0x10d2 0x109d 0x10bc 0x1062 0x1080 0x1057 0x107e 0x1043 0x1070 0x1033 0x1069 0x1075 0x109d 0x107e 0x10bb 0x1093 0x10ce 0x1098 0x10bf 0x105c 0x1085 0x1057 0x107e 0x1043 0x1070 0x1033 0x1067 0x106f 0x109a 0x107d 0x10ba 0x108f 0x10c9 0x1094 0x10b1 0x1045 0x1080 0x1052 0x107a 0x103d 0x106c 0x1030 0x1064 0x106a 0x1091 0x1075 0x10b1 0x1086 0x10c2 0x108a 0x10b0 0x1048 0x106e 0x103c 0x1065 0x1029 0x1059 0x101e 0x1051 0x105f 0x108f 0x106c 0x10a7 0x107c 0x10b7 0x107a 0x10b0 0x1046 0x1060 0x1032 0x1057 0x1019 0x1046 0x1010 0x103d 0x1059 0x108d 0x106a 0x10a3 0x1075 0x10b4 0x1075 0x10a4 0x1035 0x105f 0x102c 0x1053 0x1015 0x1046 0x1011 0x1044 0x1054 0x108c 0x1069 0x10a1 0x1075 0x10b0 0x1079 0x108f 0x1024 0x1053 0x1020 0x1048 0x1007 0x1038 0x1004 0x1037 0x104d 0x1087 0x1062 0x109b 0x106b 0x10a6 0x106e 0x108c 0x1022 0x1049 0x1019 0x1045 0x1007 0x1036 0x1003 0x1035 0x103c 0x1078 0x104d 0x1085 0x1058 0x108f 0x1058 0x107d 0x1017 0x1036 0x1007 0x1031 0xff3 0x1025 0xff5 0x1025 0x103b 0x1074 0x104d 0x1085 0x1054 0x108c 0x1056 0x1074 0x100c 0x103b 0x1007 0x1032 0xff3 0x1025 0xff4 0x1025 0x1028 0x1067 0x103b 0x1073 0x1045 0x1078 0x1043 0x106e 0xff9 0x1023 0xff0 0x1017 0xfd9 0x1012 0xfdd 0x1010 0x101a 0x1059 0x102a 0x1060 0x1032 0x1067 0x1036 0x105f 0xffe 0x1014 0xfde 0x1007 0xfc9 0xfff 0xfcc 0xffd 0x1014 0x1052 0x1025 0x105c 0x1031 0x1064 0x1033 0x104a 0xfea 0x1003 0xfcf 0xff9 0xfbb 0xff0 0xfbb 0xfec 0x1002 0x103f 0x1012 0x104b 0x1022 0x1054 0x1024 0x103d 0xfda 0xff9 0xfc1 0xfec 0xfb1 0xfe8 0xfb7 0xfea 0xfe8 0x1025 0xff9 0x1031 0x1007 0x103a 0x100b 0x1031 0xe9a 0xff1 0xe93 0xfe6 0xe82 0xfe0 0xe85 0xfde 0xeb5 0x101e 0xec0 0x1028 0xed0 0x102e 0xed5 0x1020 0xe98 0xea7 0xe73 0xe9f 0xe65 0xe95 0xe69 0xe9d 0xeaa 0xede 0xeb5 0xeef 0xec6 0xef8 0xecc 0xefb 0xe90 0xe99 0xe66 0xe93 0xe58 0xe87 0xe5d 0xe8c 0xe95 0xec9 0xe9f 0xeda 0xeaf 0xee2 0xeba 0xf18 0xe1a 0xe87 0xe53 0xe80 0xe47 0xe74 0xe4f 0xe80 0xe86 0xeb8 0xe8f 0xec9 0xe9c 0xed0 0xea8 0xe82 0x89a 0xe4d 0xe58 0xe89 0xe4d 0xe7c 0xe52 0xe84 0xe9c 0xecb 0xea3 0xee0 0xeb5 0xee5 0xe81 0x8fd 0x1400 0x1400 0x1400>;
+				PS_Config_Lmt_FW_Diff_P = <0x32 0x32 0x32 0x32 0x32 0x32 0x32 0xffff 0xffff 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x4b 0x4b 0x4b>;
+				AIN_X = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf>;
+				IC_Y_CFG_SIZE = <0x24>;
+				PS_Config_Lmt_FW_CC_P = <0x70 0x7d 0x7c 0x7a 0x79 0x78 0x77 0xffff 0xffff 0x7d 0x7a 0x7a 0x7a 0x7c 0x7c 0x6e 0x7e 0x73 0x70 0x6e 0x6e 0x6e 0x6e 0x6e 0x73 0x72 0x6f 0x6e 0x6f 0x70 0x70 0x73 0x87 0x70 0x6e 0x6d 0x6b 0x6b 0x6b 0x6b 0x70 0x70 0x6e 0x6b 0x6e 0x6e 0x6e 0x73 0x7a 0x70 0x6f 0x6e 0x6e 0x6d 0x6d 0x6d 0x72 0x70 0x6e 0x6e 0x6f 0x6f 0x70 0x75 0x77 0x70 0x6f 0x6e 0x6d 0x6b 0x6b 0x6b 0x70 0x6f 0x6e 0x6e 0x6e 0x6f 0x70 0x73 0x78 0x72 0x70 0x6f 0x6e 0x6e 0x6e 0x6e 0x72 0x70 0x6f 0x6e 0x70 0x70 0x72 0x74 0x78 0x6f 0x6e 0x6d 0x6b 0x6b 0x6b 0x6b 0x6f 0x6f 0x6e 0x6d 0x6e 0x6f 0x6f 0x74 0x78 0x70 0x6f 0x6e 0x6e 0x6d 0x6e 0x6d 0x70 0x70 0x6e 0x6e 0x6f 0x70 0x70 0x77 0x75 0x70 0x6f 0x6e 0x6d 0x6b 0x6d 0x6b 0x70 0x6f 0x6e 0x6e 0x6e 0x6f 0x70 0x73 0x77 0x70 0x70 0x6f 0x6e 0x6e 0x6e 0x6e 0x73 0x70 0x70 0x6f 0x70 0x70 0x72 0x73 0x77 0x6e 0x6e 0x6d 0x6b 0x6a 0x6b 0x6b 0x6f 0x6e 0x6d 0x6d 0x6e 0x6e 0x6f 0x74 0x78 0x6f 0x6e 0x6e 0x6b 0x6b 0x6b 0x6b 0x6f 0x6e 0x6e 0x6d 0x6e 0x6e 0x70 0x78 0x74 0x6f 0x6e 0x6e 0x6b 0x6b 0x6b 0x6d 0x6e 0x6e 0x6e 0x6e 0x6e 0x70 0x70 0x74 0x75 0x70 0x70 0x6f 0x6e 0x6e 0x6e 0x6f 0x70 0x70 0x70 0x70 0x70 0x72 0x73 0x77 0x74 0x6e 0x6e 0x6b 0x6b 0x6b 0x6b 0x6e 0x6e 0x6e 0x6e 0x6e 0x6e 0x6f 0x70 0x75 0x77 0x70 0x6f 0x6e 0x6d 0x6e 0x6e 0x6f 0x6f 0x6f 0x6e 0x6e 0x6f 0x70 0x70 0x77 0x73 0x6f 0x6e 0x6e 0x6b 0x6b 0x6d 0x6e 0x70 0x6e 0x6e 0x6e 0x6f 0x70 0x70 0x73 0x75 0x70 0x70 0x6f 0x6d 0x6d 0x6e 0x6f 0x70 0x6f 0x6e 0x6e 0x6f 0x70 0x72 0x75 0x73 0x6f 0x6e 0x6d 0x6a 0x6b 0x6b 0x6d 0x6d 0x6d 0x6b 0x6b 0x6d 0x6e 0x6f 0x75 0x75 0x70 0x6e 0x6e 0x6b 0x6b 0x6d 0x6e 0x70 0x6e 0x6e 0x6e 0x6e 0x6f 0x70 0x78 0x73 0x6f 0x6e 0x6d 0x6d 0x6d 0x6d 0x6d 0x6f 0x6e 0x6d 0x6e 0x6e 0x6f 0x70 0x75 0x74 0x70 0x70 0x6e 0x6e 0x6e 0x6e 0x6e 0x70 0x6f 0x6e 0x6e 0x70 0x70 0x72 0x78 0x74 0x6e 0x6e 0x6b 0x6b 0x6b 0x6b 0x6d 0x6e 0x6e 0x6d 0x6d 0x6e 0x6e 0x70 0x77 0x75 0x6f 0x6f 0x6e 0x6d 0x6d 0x6e 0x6f 0x6f 0x6e 0x6d 0x6e 0x6f 0x70 0x70 0x7a 0x73 0x6f 0x6e 0x6d 0x6b 0x6d 0x6d 0x6e 0x6e 0x6e 0x6d 0x6d 0x6f 0x6f 0x70 0x78 0x74 0x72 0x70 0x6f 0x6e 0x6f 0x70 0x70 0x70 0x70 0x6f 0x70 0x70 0x73 0x73 0x79 0x73 0x6f 0x6e 0x6d 0x6b 0x6d 0x6e 0x6f 0x6d 0x6e 0x6d 0x6e 0x6e 0x6f 0x70 0x79 0x77 0x70 0x70 0x6e 0x6e 0x6e 0x6f 0x70 0x6e 0x6f 0x6e 0x6f 0x70 0x70 0x73 0x7a 0x73 0x70 0x6f 0x6e 0x6d 0x6e 0x6f 0x70 0x6e 0x6e 0x6e 0x6e 0x70 0x70 0x72 0x79 0x75 0x72 0x72 0x6f 0x6e 0x6f 0x70 0x72 0x6f 0x70 0x6f 0x70 0x70 0x73 0x74 0x7a 0x74 0x6f 0x6e 0x6d 0x6b 0x6d 0x6d 0x6f 0x6e 0x6e 0x6d 0x6e 0x6f 0x70 0x73 0x7a 0x75 0x72 0x70 0x6f 0x6e 0x6f 0x70 0x72 0x6e 0x6f 0x6e 0x70 0x70 0x72 0x73 0x7d 0x73 0x70 0x6e 0x6e 0x6d 0x6e 0x6f 0x70 0x6e 0x6e 0x6e 0x6e 0x70 0x70 0x73 0x7a 0x75 0x72 0x70 0x70 0x6e 0x6f 0x72 0x73 0x6f 0x6f 0x6f 0x70 0x72 0x73 0x75 0x8c 0x73 0x70 0x6e 0x6e 0x6d 0x6d 0x72 0x70 0x6d 0x6d 0x6d 0x6e 0x6f 0x70 0x73 0x73 0x70 0x7c 0x7a 0x7a 0x79 0x7a 0x7e 0x7e 0x7c 0x7a 0x7c 0x7c 0x7d 0x7e 0x80 0x78 0x13a 0x13a 0x13a>;
+				PS_Config_Lmt_FW_Rawdata_N = <0x451 0x451 0x459 0x459 0x45b 0x454 0x459 0x454 0x45e 0x456 0x44c 0x464 0x44b 0x44d 0x467 0x460 0x45f 0x448 0x441 0x462 0x464 0x441 0x43a 0x468 0x467 0x44d 0x452 0x468 0x44b 0x44e 0x45d 0x45c 0x451 0x461 0x44d 0x459 0x456 0x453 0x458 0x453 0x45f 0x451 0x44b 0x456 0x45b 0x44d 0x45b 0x44c 0x452 0x45e 0x45e 0x44d 0x459 0x45b 0x44d 0x44f 0x45b 0x453 0x45b 0x45a 0x451 0x44c 0x459 0x449 0x452 0x453 0x467 0x449 0x465 0x459 0x45d 0x463 0x460 0x452 0x462 0x44b 0x459 0x45d 0x458 0x45e 0x44e 0x464 0x46c 0x462 0x443 0x472 0x46d 0x471 0x451 0x46b 0x446 0x469 0x447 0x46b 0x452 0x443 0x456 0x466 0x43d 0x47b 0x436 0x450 0x43a 0x45d 0x44c 0x434 0x469 0x44b 0x46b 0x44b 0x457 0x43e 0x43d 0x454 0x46a 0x452 0x453 0x45b 0x452 0x459 0x45e 0x444 0x462 0x44f 0x45e 0x452 0x462 0x45f 0x43f 0x452 0x452 0x44a 0x461 0x458 0x452 0x460 0x456 0x471 0x45b 0x446 0x45a 0x464 0x45a 0x43d 0x45b 0x454 0x462 0x46a 0x44d 0x451 0x450 0x44f 0x443 0x462 0x447 0x46a 0x444 0x464 0x45f 0x459 0x452 0x459 0x453 0x44c 0x457 0x443 0x458 0x45d 0x453 0x460 0x44d 0x448 0x456 0x45a 0x451 0x45c 0x452 0x458 0x44e 0x455 0x455 0x447 0x459 0x45a 0x464 0x46c 0x444 0x442 0x462 0x467 0x443 0x456 0x44d 0x457 0x44f 0x459 0x449 0x442 0x44a 0x450 0x456 0x44e 0x45d 0x456 0x455 0x450 0x450 0x457 0x448 0x454 0x45c 0x467 0x449 0x447 0x456 0x469 0x45b 0x464 0x452 0x450 0x452 0x44d 0x45b 0x438 0x442 0x443 0x45d 0x444 0x467 0x465 0x446 0x463 0x469 0x467 0x456 0x452 0x459 0x452 0x45a 0x44d 0x44e 0x457 0x454 0x455 0x44a 0x448 0x45d 0x460 0x463 0x462 0x44f 0x441 0x464 0x456 0x448 0x44b 0x44f 0x456 0x461 0x446 0x458 0x45c 0x45b 0x454 0x448 0x46b 0x443 0x446 0x46c 0x445 0x454 0x449 0x454 0x457 0x453 0x461 0x45f 0x461 0x44e 0x45d 0x45d 0x454 0x45c 0x44f 0x456 0x462 0x446 0x454 0x452 0x44b 0x45e 0x45a 0x465 0x45b 0x444 0x459 0x44c 0x451 0x459 0x460 0x44c 0x458 0x452 0x464 0x440 0x459 0x462 0x44f 0x453 0x458 0x462 0x44b 0x457 0x451 0x45c 0x460 0x44f 0x45d 0x456 0x456 0x453 0x453 0x446 0x462 0x448 0x453 0x456 0x456 0x44a 0x456 0x44f 0x44d 0x456 0x451 0x45d 0x442 0x452 0x461 0x455 0x457 0x453 0x46b 0x45c 0x45f 0x456 0x460 0x452 0x454 0x458 0x448 0x45b 0x454 0x445 0x454 0x44d 0x463 0x445 0x444 0x45f 0x46b 0x469 0x43f 0x46b 0x43f 0x461 0x46a 0x449 0x44f 0x455 0x460 0x448 0x465 0x447 0x45b 0x464 0x43d 0x44b 0x44b 0x45b 0x448 0x44f 0x467 0x44e 0x44f 0x44b 0x46b 0x447 0x44d 0x447 0x45d 0x448 0x451 0x44b 0x451 0x44b 0x456 0x452 0x451 0x44c 0x448 0x43c 0x44a 0x459 0x454 0x459 0x454 0x453 0x45f 0x45d 0x468 0x455 0x46b 0x45a 0x454 0x45b 0x45b 0x446 0x460 0x448 0x460 0x44f 0x45b 0x457 0x462 0x457 0x461 0x45b 0x45c 0x464 0x461 0x44b 0x458 0x44f 0x450 0x451 0x454 0x461 0x448 0x459 0x458 0x465 0x450 0x45e 0x44f 0x44f 0x462 0x44d 0x465 0x446 0x455 0x459 0x45b 0x460 0x450 0x44a 0x469 0x44d 0x460 0x445 0x45e 0x44d 0x461 0x451 0x44d 0x44e 0x45d 0x441 0x464 0x44b 0x456 0x469 0x45a 0x454 0x452 0x457 0x459 0x461 0x44b 0x448 0x455 0x44d 0x467 0x44f 0x459 0x447 0x44f 0x455 0x450 0x459 0x469 0x459 0x467 0x451 0x448 0x46b 0x46c 0x45e 0x441 0x45b 0x44b 0x45d 0x438 0x441 0x441 0x44d 0x460 0x44c 0x44b 0x456 0x45b 0x447 0x45b 0x45d 0x455 0x469 0x44f 0x458 0x453 0x464 0x44b 0x451 0x454 0x455 0x45f 0x44f 0x462 0x461 0x454 0x45d 0x46b 0x45f 0x443 0x472 0x441 0x43a 0x44e 0x456 0x450 0x452 0x464 0x46c 0x458 0x43d 0x455 0x456 0x44d 0x45d 0x456 0x467 0x456 0x44f 0x44b 0x45e 0x463 0x467 0x441 0x464 0x445 0x45e 0x44f 0x45f 0x455 0x43f 0x448 0x45d 0x445 0x45f 0x457 0x45c 0x44f 0x449 0x45d 0x465 0x44f 0x459 0x458 0xf0 0xf0 0xf0>;
+			};
+		};
 	};
 
-	lastbus@10001000 {
-		compatible = "mediatek,lastbus-v1";
-		reg = <0 0x10001000 0 0x1000>,
-			<0 0x10003000 0 0x1000>;
+	mipi_rx_ana_csi2b@11c15000 {
+		#clock-cells = <0x1>;
+		compatible = "mediatek,mipi_rx_ana_csi2b", "syscon";
+		reg = <0x0 0x11c15000 0x0 0x1000>;
+		phandle = <0x63>;
 	};
 
-	dfd@10200b00 {
-		compatible = "mediatek,dfd";
-		reg = <0 0x10200b00 0 0x10000>;
-
-		mediatek,enabled = <1>;
-		mediatek,chain_length = <0xa7f8>;
-		mediatek,rg_dfd_timeout = <0xa0>;
+	pwrap_md32@10448000 {
+		compatible = "mediatek,pwrap_md32";
+		reg = <0x0 0x10448000 0x0 0x1000>;
 	};
 
-	dfd_cache: dfd_cache {
-		compatible = "mediatek,dfd_cache";
-		mediatek,enabled = <0>;
-		mediatek,rg_dfd_timeout = <0x3e80>;
+	mdp_rsz1@14007000 {
+		clock-names = "MDP_RSZ1";
+		interrupts = <0x0 0xe2 0x8>;
+		clocks = <0x24 0x3>;
+		compatible = "mediatek,mdp_rsz1";
+		reg = <0x0 0x14007000 0x0 0x1000>;
+		phandle = <0x27>;
 	};
 
-	dbg_cti@0d020000 {
-		compatible = "mediatek,dbg_cti";
-		reg = <0 0x0d020000 0 0x10000>;
+	dsu-pmu-0 {
+		interrupts = <0x0 0x12 0x4>;
+		compatible = "arm,dsu-pmu";
+		cpus = <0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10>;
 	};
 
-	dbg_etr@0d030000 {
-		compatible = "mediatek,dbg_etr";
-		reg = <0 0x0d030000 0 0x10000>;
+	disp_mutex0@14001000 {
+		interrupts = <0x0 0xdf 0x8>;
+		compatible = "mediatek,disp_mutex0";
+		reg = <0x0 0x14001000 0x0 0x1000>;
+		phandle = <0x2d>;
 	};
 
-	dbg_funnel@0d040000 {
-		compatible = "mediatek,dbg_funnel";
-		reg = <0 0x0d040000 0 0x10000>;
+	mt6370_pmu_eint {
+		interrupts = <0x14 0x2 0x14 0x0>;
+		interrupt-parent = <0x1e>;
+		status = "okay";
+		phandle = <0xd9>;
 	};
 
-	dbg_dem@0d0a0000 {
-		compatible = "mediatek,dbg_dem";
-		reg = <0 0x0d0a0000 0 0x10000>;
-		interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_LOW>;
+	mrdump_ext_rst {
+		mode = "IRQ";
+		compatible = "mediatek, mrdump_ext_rst-eint";
+		status = "okay";
+		phandle = <0xa0>;
 	};
 
-	dbg_mdsys1@0d0c0000 {
-		compatible = "mediatek,dbg_mdsys1";
-		reg = <0 0x0d0c0000 0 0x40000>;
+	apcldmain_ao@10014000 {
+		compatible = "mediatek,apcldmain_ao";
+		reg = <0x0 0x10014000 0x0 0x400>;
 	};
 
-	dbg_apmcu_mp0@0d400000 {
-		compatible = "mediatek,dbg_apmcu_mp0";
-		reg = <0 0x0d400000 0 0x1000>;
+	mcupm_sram2@10211000 {
+		compatible = "mediatek,mcupm_sram2";
+		reg = <0x0 0x10211000 0x0 0x1000>;
 	};
 
-	dbg_apmcu_mp0@0d410000 {
-		compatible = "mediatek,dbg_apmcu_mp0";
-		reg = <0 0x0d410000 0 0x1000>;
+	mbist_ao@10013000 {
+		compatible = "mediatek,mbist_ao";
+		reg = <0x0 0x10013000 0x0 0x1000>;
 	};
 
-	dbg_apmcu_mp0@0d420000 {
+	dbg_apmcu_mp0@0d610000 {
 		compatible = "mediatek,dbg_apmcu_mp0";
-		reg = <0 0x0d420000 0 0x1000>;
+		reg = <0x0 0xd610000 0x0 0x1000>;
 	};
 
-	dbg_apmcu_mp0@0d430000 {
-		compatible = "mediatek,dbg_apmcu_mp0";
-		reg = <0 0x0d430000 0 0x1000>;
+	camsys@1a000000 {
+		#clock-cells = <0x1>;
+		compatible = "mediatek,camsys", "syscon";
+		reg = <0x0 0x1a000000 0x0 0x1000>;
+		phandle = <0x58>;
 	};
 
-	dbg_apmcu_mp0@0d440000 {
-		compatible = "mediatek,dbg_apmcu_mp0";
-		reg = <0 0x0d440000 0 0x1000>;
+	dbg_apmcu_mp1@0d920000 {
+		compatible = "mediatek,dbg_apmcu_mp1";
+		reg = <0x0 0xd920000 0x0 0x1000>;
 	};
 
-	dbg_apmcu_mp0@0d510000 {
-		compatible = "mediatek,dbg_apmcu_mp0";
-		reg = <0 0x0d510000 0 0x1000>;
+	security_ao@1001a000 {
+		compatible = "mediatek,security_ao";
+		reg = <0x0 0x1001a000 0x0 0x1000>;
 	};
 
-	dbg_apmcu_mp0@0d520000 {
-		compatible = "mediatek,dbg_apmcu_mp0";
-		reg = <0 0x0d520000 0 0x1000>;
+	mdcldmain_ao@10015000 {
+		compatible = "mediatek,mdcldmain_ao";
+		reg = <0x0 0x10015000 0x0 0x400>;
 	};
 
-	dbg_apmcu_mp0@0d530000 {
-		compatible = "mediatek,dbg_apmcu_mp0";
-		reg = <0 0x0d530000 0 0x1000>;
+	camsv2@1a051000 {
+		interrupts = <0x0 0x103 0x8>;
+		compatible = "mediatek,camsv2";
+		reg = <0x0 0x1a051000 0x0 0x1000>;
 	};
 
-	dbg_apmcu_mp0@0d540000 {
-		compatible = "mediatek,dbg_apmcu_mp0";
-		reg = <0 0x0d540000 0 0x1000>;
+	dbg_apmcu_mp1@0da10000 {
+		compatible = "mediatek,dbg_apmcu_mp1";
+		reg = <0x0 0xda10000 0x0 0x1000>;
 	};
 
-	dbg_apmcu_mp0@0d610000 {
-		compatible = "mediatek,dbg_apmcu_mp0";
-		reg = <0 0x0d610000 0 0x1000>;
+	apcldmamisc_ao@10014c00 {
+		compatible = "mediatek,apcldmamisc_ao";
+		reg = <0x0 0x10014c00 0x0 0x400>;
 	};
 
-	dbg_apmcu_mp0@0d620000 {
-		compatible = "mediatek,dbg_apmcu_mp0";
-		reg = <0 0x0d620000 0 0x1000>;
+	mdcldmamisc_ao@10015800 {
+		compatible = "mediatek,mdcldmamisc_ao";
+		reg = <0x0 0x10015800 0x0 0x400>;
 	};
 
-	dbg_apmcu_mp0@0d630000 {
-		compatible = "mediatek,dbg_apmcu_mp0";
-		reg = <0 0x0d630000 0 0x1000>;
+	gce_mbox@10238000 {
+		#gce-event-cells = <0x1>;
+		#gce-subsys-cells = <0x2>;
+		clock-names = "gce", "gce-timer";
+		interrupts = <0x0 0xaa 0x8>;
+		clocks = <0x21 0x9 0x21 0x18>;
+		#mbox-cells = <0x3>;
+		compatible = "mediatek,mailbox-gce";
+		reg = <0x0 0x10238000 0x0 0x4000>;
+		phandle = <0x2e>;
 	};
 
-	dbg_apmcu_mp0@0d640000 {
-		compatible = "mediatek,dbg_apmcu_mp0";
-		reg = <0 0x0d640000 0 0x1000>;
+	mbist@17060000 {
+		compatible = "mediatek,mbist";
+		reg = <0x0 0x17060000 0x0 0x10000>;
 	};
 
-	dbg_apmcu_mp0@0d710000 {
-		compatible = "mediatek,dbg_apmcu_mp0";
-		reg = <0 0x0d710000 0 0x1000>;
+	topmisc@10011000 {
+		compatible = "mediatek,topmisc";
+		reg = <0x0 0x10011000 0x0 0x1000>;
 	};
 
-	dbg_apmcu_mp0@0d720000 {
-		compatible = "mediatek,dbg_apmcu_mp0";
-		reg = <0 0x0d720000 0 0x1000>;
+	gic500@0c000000 {
+		compatible = "mediatek,gic500";
+		reg = <0x0 0xc000000 0x0 0x400000>;
 	};
 
-	dbg_apmcu_mp0@0d730000 {
-		compatible = "mediatek,dbg_apmcu_mp0";
-		reg = <0 0x0d730000 0 0x1000>;
+	efusec@11ce0000 {
+		compatible = "mediatek,efusec";
+		reg = <0x0 0x11ce0000 0x0 0x10000>;
 	};
 
-	dbg_apmcu_mp0@0d740000 {
-		compatible = "mediatek,dbg_apmcu_mp0";
-		reg = <0 0x0d740000 0 0x1000>;
+	cpu_dbgapb@0e010000 {
+		compatible = "mediatek,hw_dbg";
+		reg = <0x0 0xe010000 0x0 0x1000 0x0 0xe110000 0x0 0x1000 0x0 0xe210000 0x0 0x1000 0x0 0xe310000 0x0 0x1000 0x0 0xe410000 0x0 0x1000 0x0 0xe510000 0x0 0x1000 0x0 0xe610000 0x0 0x1000 0x0 0xe710000 0x0 0x1000>;
+		phandle = <0x68>;
+		num = <0x8>;
 	};
 
-	dbg_apmcu_mp1@0d800000 {
-		compatible = "mediatek,dbg_apmcu_mp1";
-		reg = <0 0x0d800000 0 0x1000>;
+	mali@13040000 {
+		interrupts = <0x0 0x112 0x8 0x0 0x113 0x8 0x0 0x114 0x8 0x0 0x115 0x8 0x0 0x116 0x8>;
+		compatible = "mediatek,mali", "arm,mali-midgard", "arm,mali-bifrost";
+		interrupt-names = "GPU", "MMU", "JOB", "EVENT", "PWR";
+		reg = <0x0 0x13040000 0x0 0x4000>;
 	};
 
-	dbg_apmcu_mp1@0d810000 {
-		compatible = "mediatek,dbg_apmcu_mp1";
-		reg = <0 0x0d810000 0 0x1000>;
+	timer {
+		interrupts = <0x1 0xd 0x8 0x1 0xe 0x8 0x1 0xb 0x8 0x1 0xa 0x8>;
+		interrupt-parent = <0x11>;
+		clock-frequency = <0xc65d40>;
+		compatible = "arm,armv8-timer";
+		phandle = <0x69>;
 	};
 
-	dbg_apmcu_mp1@0d820000 {
-		compatible = "mediatek,dbg_apmcu_mp1";
-		reg = <0 0x0d820000 0 0x1000>;
-	};
+	odm {
+		compatible = "simple-bus";
+		phandle = <0xd1>;
+
+		led@6 {
+			pwm_config = <0x0 0x3 0x0 0x0 0x0>;
+			compatible = "mediatek,lcd-backlight";
+			led_mode = <0x4>;
+			phandle = <0x13b>;
+			data = <0x1>;
+		};
 
-	dbg_apmcu_mp1@0d830000 {
-		compatible = "mediatek,dbg_apmcu_mp1";
-		reg = <0 0x0d830000 0 0x1000>;
-	};
+		led@4 {
+			pwm_config = <0x0 0x0 0x0 0x0 0x0>;
+			compatible = "mediatek,keyboard-backlight";
+			led_mode = <0x0>;
+			phandle = <0x139>;
+			data = <0x1>;
+		};
 
-	dbg_apmcu_mp1@0d840000 {
-		compatible = "mediatek,dbg_apmcu_mp1";
-		reg = <0 0x0d840000 0 0x1000>;
-	};
+		led@2 {
+			pwm_config = <0x0 0x0 0x0 0x0 0x0>;
+			compatible = "mediatek,blue";
+			led_mode = <0x0>;
+			phandle = <0x137>;
+			data = <0x1>;
+		};
 
-	dbg_apmcu_mp1@0d910000 {
-		compatible = "mediatek,dbg_apmcu_mp1";
-		reg = <0 0x0d910000 0 0x1000>;
-	};
+		led@0 {
+			pwm_config = <0x0 0x0 0x0 0x0 0x0>;
+			compatible = "mediatek,red";
+			led_mode = <0x0>;
+			phandle = <0x135>;
+			data = <0x1>;
+		};
 
-	dbg_apmcu_mp1@0d920000 {
-		compatible = "mediatek,dbg_apmcu_mp1";
-		reg = <0 0x0d920000 0 0x1000>;
+		vibrator@0 {
+			vib_limit = <0x9>;
+			vib_vol = <0x9>;
+			vib_timer = <0x19>;
+			compatible = "mediatek,vibrator";
+			phandle = <0x13c>;
+		};
+
+		led@5 {
+			pwm_config = <0x0 0x0 0x0 0x0 0x0>;
+			compatible = "mediatek,button-backlight";
+			led_mode = <0x0>;
+			phandle = <0x13a>;
+			data = <0x1>;
+		};
+
+		led@3 {
+			pwm_config = <0x0 0x0 0x0 0x0 0x0>;
+			compatible = "mediatek,jogball-backlight";
+			led_mode = <0x0>;
+			phandle = <0x138>;
+			data = <0x1>;
+		};
+
+		led@1 {
+			pwm_config = <0x0 0x0 0x0 0x0 0x0>;
+			compatible = "mediatek,green";
+			led_mode = <0x0>;
+			phandle = <0x136>;
+			data = <0x1>;
+		};
 	};
 
-	dbg_apmcu_mp1@0d930000 {
-		compatible = "mediatek,dbg_apmcu_mp1";
-		reg = <0 0x0d930000 0 0x1000>;
+	msdc0_top@11cd0000 {
+		compatible = "mediatek,msdc0_top";
+		reg = <0x0 0x11cd0000 0x0 0x1000>;
 	};
 
-	dbg_apmcu_mp1@0d940000 {
-		compatible = "mediatek,dbg_apmcu_mp1";
-		reg = <0 0x0d940000 0 0x1000>;
+	modem_temp_share@10018000 {
+		compatible = "mediatek,modem_temp_share";
+		reg = <0x0 0x10018000 0x0 0x1000>;
 	};
 
-	dbg_apmcu_mp1@0da10000 {
-		compatible = "mediatek,dbg_apmcu_mp1";
-		reg = <0 0x0da10000 0 0x1000>;
+	mdp_wrot0@14009000 {
+		clock-names = "MDP_WROT0";
+		interrupts = <0x0 0xe4 0x8>;
+		clocks = <0x24 0x5>;
+		compatible = "mediatek,mdp_wrot0";
+		reg = <0x0 0x14009000 0x0 0x1000>;
+		phandle = <0x29>;
 	};
 
-	dbg_apmcu_mp1@0da20000 {
-		compatible = "mediatek,dbg_apmcu_mp1";
-		reg = <0 0x0da20000 0 0x1000>;
+	thermal-sensor2 {
+		io-channels = <0x23 0x1>;
+		compatible = "mediatek,mtboard-thermistor2";
+		phandle = <0xbd>;
+		io-channel-names = "thermistor-ch1";
 	};
 
-	dbg_apmcu_mp1@0da30000 {
-		compatible = "mediatek,dbg_apmcu_mp1";
-		reg = <0 0x0da30000 0 0x1000>;
+	cam3@1a005000 {
+		interrupts = <0x0 0xfc 0x8>;
+		compatible = "mediatek,cam3";
+		reg = <0x0 0x1a005000 0x0 0x1000>;
 	};
 
-	dbg_apmcu_mp1@0da40000 {
-		compatible = "mediatek,dbg_apmcu_mp1";
-		reg = <0 0x0da40000 0 0x1000>;
+	bpi_bsi_slv2@10225000 {
+		compatible = "mediatek,bpi_bsi_slv2";
+		reg = <0x0 0x10225000 0x0 0x1000>;
 	};
 
-	dbg_apmcu_mp1@0db10000 {
-		compatible = "mediatek,dbg_apmcu_mp1";
-		reg = <0 0x0db10000 0 0x1000>;
+	ap_ccif1@1020b000 {
+		interrupts = <0x0 0xa6 0x8>;
+		compatible = "mediatek,ap_ccif1";
+		reg = <0x0 0x1020b000 0x0 0x1000>;
 	};
 
-	dbg_apmcu_mp1@0db20000 {
-		compatible = "mediatek,dbg_apmcu_mp1";
-		reg = <0 0x0db20000 0 0x1000>;
+	dbg_apmcu_mp0@0d400000 {
+		compatible = "mediatek,dbg_apmcu_mp0";
+		reg = <0x0 0xd400000 0x0 0x1000>;
 	};
 
-	dbg_apmcu_mp1@0db30000 {
-		compatible = "mediatek,dbg_apmcu_mp1";
-		reg = <0 0x0db30000 0 0x1000>;
+	apmixed@1000c000 {
+		#clock-cells = <0x1>;
+		compatible = "mediatek,apmixed", "syscon";
+		reg = <0x0 0x1000c000 0x0 0x1000>;
+		phandle = <0x3d>;
 	};
 
-	dbg_apmcu_mp1@0db40000 {
-		compatible = "mediatek,dbg_apmcu_mp1";
-		reg = <0 0x0db40000 0 0x1000>;
+	usb1p_sif@11210000 {
+		compatible = "mediatek,usb1p_sif";
+		reg = <0x0 0x11210000 0x0 0x10000>;
 	};
 
-	infra_dbgsystop_cpu0@0e000000 {
-		compatible = "mediatek,infra_dbgsystop_cpu0";
-		reg = <0 0x0e000000 0 0x100000>;
+	dbg_apmcu_mp0@0d440000 {
+		compatible = "mediatek,dbg_apmcu_mp0";
+		reg = <0x0 0xd440000 0x0 0x1000>;
 	};
 
-	infra_dbgsystop_cpu1@0e100000 {
-		compatible = "mediatek,infra_dbgsystop_cpu1";
-		reg = <0 0x0e100000 0 0x100000>;
+	bpi_bsi_slv1@1021f000 {
+		compatible = "mediatek,bpi_bsi_slv1";
+		reg = <0x0 0x1021f000 0x0 0x6000>;
 	};
 
-	infra_dbgsystop_cpu2@0e200000 {
-		compatible = "mediatek,infra_dbgsystop_cpu2";
-		reg = <0 0x0e200000 0 0x100000>;
+	scp_dvfs {
+		clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6";
+		clocks = <0x12 0x53 0x13 0x12 0xe 0x12 0x1a 0x12 0x2 0x12 0x17 0x12 0x6 0x12 0x19>;
+		compatible = "mediatek,scp_dvfs";
 	};
 
-	infra_dbgsystop_cpu3@0e300000 {
-		compatible = "mediatek,infra_dbgsystop_cpu3";
-		reg = <0 0x0e300000 0 0x100000>;
+	apcldmain@1021b000 {
+		compatible = "mediatek,apcldmain";
+		reg = <0x0 0x1021b000 0x0 0x100>;
 	};
 
-	infra_dbgsystop_cpu4@0e400000 {
-		compatible = "mediatek,infra_dbgsystop_cpu4";
-		reg = <0 0x0e400000 0 0x100000>;
+	mipi_rx_ana_csi2a@11c14000 {
+		#clock-cells = <0x1>;
+		compatible = "mediatek,mipi_rx_ana_csi2a", "syscon";
+		reg = <0x0 0x11c14000 0x0 0x1000>;
+		phandle = <0x62>;
 	};
 
-	infra_dbgsystop_cpu5@0e500000 {
-		compatible = "mediatek,infra_dbgsystop_cpu5";
-		reg = <0 0x0e500000 0 0x100000>;
+	mt6358_snd {
+		compatible = "mediatek,mt6358-sound";
+		phandle = <0x53>;
+		mediatek,pwrap-regmap = <0x20>;
 	};
 
-	infra_dbgsystop_cpu6@0e600000 {
-		compatible = "mediatek,infra_dbgsystop_cpu6";
-		reg = <0 0x0e600000 0 0x100000>;
+	mdp_rsz0@14006000 {
+		clock-names = "MDP_RSZ0";
+		interrupts = <0x0 0xe1 0x8>;
+		clocks = <0x24 0x2>;
+		compatible = "mediatek,mdp_rsz0";
+		reg = <0x0 0x14006000 0x0 0x1000>;
+		phandle = <0x26>;
 	};
 
-	infra_dbgsystop_cpu7@0e700000 {
-		compatible = "mediatek,infra_dbgsystop_cpu7";
-		reg = <0 0x0e700000 0 0x100000>;
+	dbg_apmcu_mp0@0d720000 {
+		compatible = "mediatek,dbg_apmcu_mp0";
+		reg = <0x0 0xd720000 0x0 0x1000>;
 	};
 
-	ap_dma@11000000 {
-		compatible = "mediatek,ap_dma";
-		reg = <0 0x11000000 0 0x1000>;
-		interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_LOW>;
+	spi5@11015000 {
+		clock-names = "parent-clk", "sel-clk", "spi-clk";
+		interrupts = <0x0 0x75 0x8>;
+		clocks = <0x12 0xb 0x12 0x5b 0x21 0x42>;
+		compatible = "mediatek,mt6765-spi";
+		reg = <0x0 0x11015000 0x0 0x1000>;
+		phandle = <0xc4>;
+		mediatek,pad-select = <0x0>;
 	};
 
-	auxadc: auxadc@11001000 {
-		compatible = "mediatek,mt6768-auxadc";
-		reg = <0 0x11001000 0 0x1000>;
-		interrupts = <GIC_SPI 66 IRQ_TYPE_EDGE_FALLING>;
-		clocks = <&infracfg_ao CLK_IFR_AUXADC>;
+	auxadc@11001000 {
+		mediatek,cali-en-bit = <0x14>;
+		mediatek,cali-oe-bit = <0x0>;
 		clock-names = "main";
-		#io-channel-cells = <1>;
-		/* Auxadc efuse calibration */
-		/* 1. Auxadc cali on/off bit shift */
-		mediatek,cali-en-bit = <20>;
-		/* 2. Auxadc cali ge bits shift */
-		mediatek,cali-ge-bit = <10>;
-		/* 3. Auxadc cali oe bits shift */
-		mediatek,cali-oe-bit = <0>;
-		/* 4. Auxadc cali efuse index */
-		mediatek,cali-efuse-index = <106>;
-	};
-
-	apdma: dma-controller@11000980 {
-		compatible = "mediatek,mt6577-uart-dma";
-		reg = <0 0x11000980 0 0x80>,
-		      <0 0x11000A00 0 0x80>,
-		      <0 0x11000A80 0 0x80>,
-		      <0 0x11000B00 0 0x80>;
-		interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_LOW>,
-			     <GIC_SPI 103 IRQ_TYPE_LEVEL_LOW>,
-			     <GIC_SPI 104 IRQ_TYPE_LEVEL_LOW>,
-			     <GIC_SPI 114 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&infracfg_ao CLK_IFR_AP_DMA>;
-		clock-names = "apdma";
-		#dma-cells = <1>;
-		dma-bits = <34>;
-	};
+		interrupts = <0x0 0x42 0x2>;
+		clocks = <0x21 0x21>;
+		mediatek,cali-ge-bit = <0xa>;
+		#io-channel-cells = <0x1>;
+		mediatek,cali-efuse-index = <0x6a>;
+		compatible = "mediatek,mt6768-auxadc";
+		reg = <0x0 0x11001000 0x0 0x1000>;
+		phandle = <0x23>;
 
-	apuart0: serial@11002000 {
-		compatible = "mediatek,mt6577-uart";
-		reg = <0 0x11002000 0 0x1000>;
-		interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&clk26m>, <&infracfg_ao CLK_IFR_UART0>;
-		clock-names = "baud", "bus";
-		dmas = <&apdma 0
-				&apdma 1>;
-		dma-names = "tx", "rx";
+		adc_channel@ {
+			mediatek,adc_fdd_rf_params_dynamic_custom_ch = <0x2>;
+			mediatek,temperature0 = <0x0>;
+			compatible = "mediatek,adc_channel";
+			status = "okay";
+			mediatek,temperature1 = <0x1>;
+		};
 	};
 
-	apuart1: serial@11003000 {
-		compatible = "mediatek,mt6577-uart";
-		reg = <0 0x11003000 0 0x1000>;
-		interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_LOW>;
-		clocks =  <&clk26m>, <&infracfg_ao CLK_IFR_UART1>;
-		clock-names = "baud", "bus";
-		dmas = <&apdma 2
-				&apdma 3>;
-		dma-names = "tx", "rx";
-	};
+	mt6370_pmu_dts {
+		#interrupt-cells = <0x1>;
+		mt6370,intr_gpio = <0x1e 0x14 0x0>;
+		mt6370,intr_gpio_num = <0x14>;
+		phandle = <0xe5>;
+		interrupt-controller;
 
-	i2c_common: i2c_common {
-		compatible = "mediatek,i2c_common";
-		dma_support = /bits/ 8 <3>;
-		idvfs = /bits/ 8 <1>;
-		set_dt_div = /bits/ 8 <1>;
-		check_max_freq = /bits/ 8 <1>;
-		ver = /bits/ 8 <2>;
-		set_ltiming = /bits/ 8 <1>;
-		ext_time_config = /bits/ 16 <0x1801>;
-		cnt_constraint = /bits/ 8 <1>;
-		control_irq_sel = /bits/ 8 <1>;
-	};
+		charger {
+			cv = <0x426030>;
+			ichg = <0x1e8480>;
+			safety_timer = <0xc>;
+			mivr = <0x432380>;
+			enable_te;
+			post_aicl;
+			ieoc = <0x249f0>;
+			aicr = <0x7a120>;
+			disable_vlgc;
+			ircmp_resistor = <0x61a8>;
+			charger_name = "primary_chg";
+			fast_unknown_ta_dect;
+			compatible = "mediatek,mt6370_pmu_charger";
+			ircmp_vclamp = <0x7d00>;
+			interrupt-names = "chg_mivr", "chg_aiclmeasi", "attachi", "ovpctrl_uvp_d_evt", "chg_wdtmri", "chg_vbusov", "chg_tmri", "chg_treg", "dcdti";
+			lbp_dt = <0x1>;
+			lbp_hys_sel = <0x1>;
+			load_switch_name = "primary_load_switch";
+			enable_wdt;
+			dc_wdt = <0x3d0900>;
+		};
 
-	pwm@11006000 {
-		compatible = "mediatek,pwm";
-		reg = <0 0x11006000 0 0x1000>;
-		interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&infracfg_ao CLK_IFR_PWM1>,
-			<&infracfg_ao CLK_IFR_PWM2>,
-			<&infracfg_ao CLK_IFR_PWM3>,
-			<&infracfg_ao CLK_IFR_PWM4>,
-			<&infracfg_ao CLK_IFR_PWM5>,
-			<&infracfg_ao CLK_IFR_RG_PWM_FBCLK6>,
-			<&infracfg_ao CLK_IFR_PWM_HCLK>,
-			<&infracfg_ao CLK_IFR_PWM>;
-
-		clock-names = "PWM1-main",
-			"PWM2-main",
-			"PWM3-main",
-			"PWM4-main",
-			"PWM5-main",
-			"PWM6-main",
-			"PWM-HCLK-main",
-			"PWM-main";
-	};
-
-	i2c0: i2c0@11007000 {
-		compatible = "mediatek,i2c";
-		id = <0>;
-		reg = <0 0x11007000 0 0x1000>,
-			<0 0x11000080 0 0x80>;
-		interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&infracfg_ao CLK_IFR_I2C_AP>,
-			<&infracfg_ao CLK_IFR_AP_DMA>;
-		clock-names = "main", "dma";
-		clock-div = <5>;
-		scl-gpio-id = <83>;
-		sda-gpio-id = <82>;
-		gpio_start = <0x10002a00>;
-		mem_len = <0x200>;
-		eh_cfg = <0x30>;
-		pu_cfg = <0x70>;
-		rsel_cfg = <0x90>;
-		aed = <0x1a>;
-	};
+		ldo {
+			ldo_vrc_lt = <0x1>;
+			compatible = "mediatek,mt6370_pmu_ldo";
+			ldo_oms = <0x1>;
+			interrupt-names = "ldo_oc";
 
-	i2c1: i2c1@11008000 {
-		compatible = "mediatek,i2c";
-		id = <1>;
-		reg = <0 0x11008000 0 0x1000>,
-			<0 0x11000100 0 0x80>;
-		interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&infracfg_ao CLK_IFR_I2C_AP>,
-			<&infracfg_ao CLK_IFR_AP_DMA>;
-		clock-names = "main", "dma";
-		clock-div = <5>;
-		scl-gpio-id = <84>;
-		sda-gpio-id = <81>;
-		gpio_start = <0x10002a00>;
-		mem_len = <0x200>;
-		eh_cfg = <0x30>;
-		pu_cfg = <0x70>;
-		rsel_cfg = <0x90>;
-		aed = <0x1a>;
+			mt6370_ldo {
+				regulator-max-microvolt = <0x3d0900>;
+				regulator-min-microvolt = <0x186a00>;
+				regulator-name = "irtx_ldo";
+			};
+		};
+
+		mt6370_pmu_fled1 {
+			strobe_timeout = <0x960>;
+			torch_cur = <0x493e0>;
+			compatible = "mediatek,mt6370_pmu_fled1";
+			strobe_cur = <0x124f80>;
+			interrupt-names = "fled_lvf", "fled2_short", "fled1_short";
+			fled_enable = <0x1>;
+		};
+
+		dsv {
+			db_ext_en = <0x0>;
+			db_freq_pm = <0x0>;
+			db_vpos_disc = <0x1>;
+			db_delay = <0x3>;
+			db_periodic_fix = <0x0>;
+			db_vpos_slew = <0x1>;
+			db_vpos_20ms = <0x1>;
+			db_periodic_mode = <0x0>;
+			compatible = "mediatek,mt6370_pmu_dsv";
+			interrupt-names = "dsv_vneg_ocp", "dsv_vpos_ocp", "dsv_bst_ocp", "dsv_vneg_scp", "dsv_vpos_scp";
+			db_vneg_disc = <0x0>;
+			db_vneg_slew = <0x1>;
+			db_vneg_20ms = <0x1>;
+			db_startup = <0x0>;
+			db_vbst = <0x1644>;
+			db_single_pin = <0x0>;
+
+			mt6370_dsvp {
+				regulator-max-microvolt = <0x5b8d80>;
+				regulator-min-microvolt = <0x3d0900>;
+				regulator-name = "dsv_pos";
+			};
+
+			mt6370_dsvn {
+				regulator-max-microvolt = <0x5b8d80>;
+				regulator-min-microvolt = <0x3d0900>;
+				regulator-name = "dsv_neg";
+			};
+		};
+
+		bled {
+			mt,bl_ocp_level = <0x2>;
+			mt,pwm_hys_en = <0x1>;
+			mt,bled_flash_ramp = <0x1>;
+			mt,pwm_deglitch = <0x1>;
+			mt,pwm_lpf_coef = <0x0>;
+			mt,pwm_hys = <0x0>;
+			mt,max_bled_brightness = <0x200>;
+			mt,bl_ovp_level = <0x3>;
+			compatible = "mediatek,mt6370_pmu_bled";
+			mt,use_pwm;
+			interrupt-names = "bled_ocp";
+			mt,bled_curr_scale = <0x0>;
+			mt,pwm_fsample = <0x2>;
+			mt,map_linear;
+			mt,bled_name = "mt6370_pmu_bled";
+			mt,bled_ramptime = <0x3>;
+			mt,chan_en = <0xf>;
+			mt,pwm_avg_cycle = <0x0>;
+		};
+
+		rgbled {
+			mt,led_name = "mt6370_pmu_led1", "mt6370_pmu_led2", "mt6370_pmu_led3", "mt6370_pmu_led4";
+			mt,led_default_trigger = "cc_mode", "cc_mode", "cc_mode", "none";
+			compatible = "mediatek,mt6370_pmu_rgbled";
+			interrupt-names = "isink4_short", "isink3_short", "isink2_short", "isink1_short", "isink4_open", "isink3_open", "isink2_open", "isink1_open";
+		};
+
+		core {
+			int_deg = <0x0>;
+			mrstb_en;
+			i2cstmr_rst_tmr = <0x0>;
+			compatible = "mediatek,mt6370_pmu_core";
+			int_wdt = <0x0>;
+			interrupt-names = "otp", "vdda_ovp", "vdda_uv";
+			mrstb_tmr = <0x3>;
+		};
+
+		mt6370_pmu_fled2 {
+			strobe_timeout = <0x4b0>;
+			torch_cur = <0x30d40>;
+			compatible = "mediatek,mt6370_pmu_fled2";
+			strobe_cur = <0xf4240>;
+			fled_enable = <0x1>;
+		};
 	};
 
-	i2c2: i2c2@11009000 {
-		compatible = "mediatek,i2c";
-		id = <2>;
-		reg = <0 0x11009000 0 0x1000>,
-			<0 0x11000180 0 0x180>;
-		interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&infracfg_ao CLK_IFR_I2C_AP>,
-			<&infracfg_ao CLK_IFR_AP_DMA>;
-		clock-names = "main", "dma";
-		clock-div = <5>;
-		scl-gpio-id = <103>;
-		sda-gpio-id = <104>;
-		gpio_start = <0x10002800>;
-		mem_len = <0x200>;
-		eh_cfg = <0x40>;
-		pu_cfg = <0xa0>;
-		rsel_cfg = <0xf0>;
-		aed = <0x1a>;
-		ch_offset_default = <0x100>;
-		ch_offset_ccu = <0x200>;
+	mdcldmamisc@1021c900 {
+		compatible = "mediatek,mdcldmamisc";
+		reg = <0x0 0x1021c900 0x0 0x400>;
 	};
 
-	i2c3: i2c3@1100f000 {
-		compatible = "mediatek,i2c";
-		id = <3>;
-		reg = <0 0x1100f000 0 0x1000>,
-			<0 0x11000300 0 0x100>;
-		interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&infracfg_ao CLK_IFR_I2C_AP>,
-			<&infracfg_ao CLK_IFR_AP_DMA>;
+	i2c8@11005000 {
+		clock-div = <0x5>;
+		#address-cells = <0x1>;
 		clock-names = "main", "dma";
-		clock-div = <5>;
-		scl-gpio-id = <50>;
-		sda-gpio-id = <51>;
-		gpio_start = <0x10002600>;
-		mem_len = <0x200>;
-		eh_cfg = <0x30>;
-		pu_cfg = <0x60>;
-		rsel_cfg = <0x90>;
+		id = <0x8>;
+		interrupts = <0x0 0x6f 0x8>;
+		clocks = <0x21 0xb 0x21 0x26>;
+		#size-cells = <0x0>;
+		clock-frequency = <0x61a80>;
+		compatible = "mediatek,i2c";
+		reg = <0x0 0x11005000 0x0 0x1000 0x0 0x11000800 0x0 0x180>;
 		aed = <0x1a>;
-		ch_offset_default = <0x100>;
-		ch_offset_ccu = <0x200>;
+		mediatek,use-open-drain;
+		phandle = <0xb9>;
 	};
 
-	i2c4: i2c4@11011000 {
-		compatible = "mediatek,i2c";
-		id = <4>;
-		reg = <0 0x11011000 0 0x1000>,
-			<0 0x11000400 0 0x180>;
-		interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&infracfg_ao CLK_IFR_I2C_AP>,
-			<&infracfg_ao CLK_IFR_AP_DMA>;
-		clock-names = "main", "dma";
-		clock-div = <5>;
-		scl-gpio-id = <105>;
-		sda-gpio-id = <106>;
-		gpio_start = <0x10002800>;
-		mem_len = <0x200>;
-		eh_cfg = <0x40>;
-		pu_cfg = <0xa0>;
-		rsel_cfg = <0xf0>;
-		aed = <0x1a>;
-		ch_offset_default = <0x100>;
-		ch_offset_ccu = <0x200>;
+	dbg_apmcu_mp1@0db20000 {
+		compatible = "mediatek,dbg_apmcu_mp1";
+		reg = <0x0 0xdb20000 0x0 0x1000>;
 	};
 
-	i2c5: i2c5@11016000 {
-		compatible = "mediatek,i2c";
-		id = <5>;
-		reg = <0 0x11016000 0 0x1000>,
-			<0 0x11000580 0 0x80>;
-		interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&infracfg_ao CLK_IFR_I2C_AP>,
-			<&infracfg_ao CLK_IFR_AP_DMA>;
-		clock-names = "main", "dma";
-		clock-div = <5>;
-		scl-gpio-id = <48>;
-		sda-gpio-id = <49>;
-		gpio_start = <0x10002600>;
-		mem_len = <0x200>;
-		eh_cfg = <0x30>;
-		pu_cfg = <0x60>;
-		rsel_cfg = <0x90>;
-		aed = <0x1a>;
+	sound {
+		mtk_spk_i2s_out = <0x3>;
+		mediatek,audio-codec = <0x53>;
+		mtk_spk_i2s_in = <0x0>;
+		compatible = "mediatek,mt6768-mt6358-sound";
+		phandle = <0xc7>;
+		mediatek,platform = <0x54>;
 	};
 
-	i2c6: i2c6@1100d000 {
-		compatible = "mediatek,i2c";
-		id = <6>;
-		reg = <0 0x1100d000 0 0x1000>,
-			<0 0x11000600 0 0x80>;
-		interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&infracfg_ao CLK_IFR_I2C_AP>,
-			<&infracfg_ao CLK_IFR_AP_DMA>;
-		clock-names = "main", "dma";
-		clock-div = <5>;
-		scl-gpio-id = <89>;
-		sda-gpio-id = <90>;
-		gpio_start = <0x10002000>;
-		mem_len = <0x200>;
-		eh_cfg = <0x30>;
-		pu_cfg = <0x60>;
-		rsel_cfg = <0x90>;
-		aed = <0x1a>;
+	dbg_etr@0d030000 {
+		compatible = "mediatek,dbg_etr";
+		reg = <0x0 0xd030000 0x0 0x10000>;
 	};
 
-	i2c7: i2c7@11004000 {
-		compatible = "mediatek,i2c";
-		id = <7>;
-		reg = <0 0x11004000 0 0x1000>,
-			<0 0x11000680 0 0x180>;
-		interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&infracfg_ao CLK_IFR_I2C_AP>,
-			<&infracfg_ao CLK_IFR_AP_DMA>;
-		clock-names = "main", "dma";
-		clock-div = <5>;
-		scl-gpio-id = <175>;
-		sda-gpio-id = <176>;
-		gpio_start = <0x10002600>;
-		mem_len = <0x200>;
-		eh_cfg = <0x30>;
-		pu_cfg = <0x60>;
-		rsel_cfg = <0x90>;
-		aed = <0x1a>;
+	firmware {
+
+		android {
+			hardware = "mt6768";
+			mode = "recovery";
+			serialno = "a0f307c60408";
+			compatible = "android,firmware";
+		};
 	};
 
-	i2c8: i2c8@11005000 {
-		compatible = "mediatek,i2c";
-		id = <8>;
-		reg = <0 0x11005000 0 0x1000>,
-			<0 0x11000800 0 0x180>;
-		interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&infracfg_ao CLK_IFR_I2C_AP>,
-			<&infracfg_ao CLK_IFR_AP_DMA>;
-		clock-names = "main", "dma";
-		clock-div = <5>;
-		aed = <0x1a>;
+	vdec_gcon@16000000 {
+		mediatek,vcu = <0x5a>;
+		mediatek,larb = <0x59>;
+		clock-names = "MT_SCP_SYS_DIS", "MT_SCP_SYS_VDE", "MT_CG_VDEC";
+		interrupts = <0x0 0xf6 0x8>;
+		clocks = <0x22 0x3 0x22 0xc 0x5b 0x0>;
+		#clock-cells = <0x1>;
+		compatible = "mediatek,vdec_gcon", "syscon";
+		reg = <0x0 0x16000000 0x0 0x1000 0x0 0x16025000 0x0 0x1000>;
+		phandle = <0x5b>;
 	};
 
-	spi0:spi0@1100a000 {
-		compatible = "mediatek,mt6765-spi";
-		mediatek,pad-select = <0>;
-		reg = <0 0x1100a000 0 0x1000>;
-		interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
-			 <&topckgen CLK_TOP_SPI_SEL>,
-			 <&infracfg_ao CLK_IFR_SPI0>;
-		clock-names = "parent-clk", "sel-clk", "spi-clk";
+	camsv1@1a050000 {
+		interrupts = <0x0 0x102 0x8>;
+		compatible = "mediatek,camsv1";
+		reg = <0x0 0x1a050000 0x0 0x1000>;
 	};
 
-	eem_fsm: eem_fsm@1100b000 {
-		compatible = "mediatek,eem_fsm";
-		reg = <0 0x1100b000 0 0x1000>;
-		interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_LOW>;
-		eem-status = <1>;
-		eem-initmon-little = <0xf>;
-		eem-initmon-big = <0xf>;
-		eem-initmon-cci = <0xf>;
-		eem-initmon-gpu = <0xf>;
-		eem-clamp-little = <0>;
-		eem-clamp-big = <0>;
-		eem-clamp-cci = <0>;
-		eem-clamp-gpu = <0>;
-		eem-offset-little = <0xff>;
-		eem-offset-big = <0xff>;
-		eem-offset-cci = <0xff>;
-		eem-offset-gpu = <0xff>;
+	swtp {
+		debounce = <0x7d000>;
+		deb-gpios = <0x1e 0x38 0x0>;
+		interrupts = <0x38 0x4 0x38 0x0>;
+		ant_sw_gpios = <0x1e 0x48 0x0>;
+		interrupt-parent = <0x1e>;
+		compatible = "mediatek, swtp-eint";
+		status = "okay";
+		phandle = <0xab>;
 	};
 
-	therm_ctrl@1100b000 {
-		compatible = "mediatek,therm_ctrl";
-		reg = <0 0x1100b000 0 0x1000>;
-		interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&infracfg_ao CLK_IFR_THERM>;
-		clock-names = "therm-main";
+	dvfsrc@10012000 {
+		compatible = "mediatek,dvfsrc";
+		reg = <0x0 0x10012000 0x0 0x1000 0x0 0x110780 0x0 0x80>;
+		phandle = <0xa1>;
 	};
 
-	tboard_thermistor1: thermal-sensor1 {
-		compatible = "mediatek,mtboard-thermistor1";
-		io-channels = <&auxadc 0>;
-		io-channel-names = "thermistor-ch0";
+	gpufreq {
+		clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent", "subsys_mfg_cg", "mtcmos_mfg_async", "mtcmos_mfg", "mtcmos_mfg_core0", "mtcmos_mfg_core1";
+		clocks = <0x12 0x54 0x12 0x26 0x12 0x6 0x55 0x0 0x22 0x9 0x22 0x4 0x22 0x7 0x22 0x8>;
+		compatible = "mediatek,mt6768-gpufreq";
 	};
 
-	tboard_thermistor2: thermal-sensor2 {
-		compatible = "mediatek,mtboard-thermistor2";
-		io-channels = <&auxadc 1>;
-		io-channel-names = "thermistor-ch1";
+	rt9465_slave_chr {
+		interrupts = <0x2a 0x2 0x2a 0x0>;
+		interrupt-parent = <0x1e>;
+		compatible = "richtek,rt9465";
+		status = "okay";
+		phandle = <0xd8>;
 	};
 
-	drcc: drcc {
-		compatible = "mediatek,drcc";
-		state = <255>;
-		drcc0_Vref = <255>;
-		drcc1_Vref = <255>;
-		drcc2_Vref = <255>;
-		drcc3_Vref = <255>;
-		drcc4_Vref = <255>;
-		drcc5_Vref = <255>;
-		drcc6_Vref = <255>;
-		drcc7_Vref = <255>;
-		drcc0_Hwgatepct = <255>;
-		drcc1_Hwgatepct = <255>;
-		drcc2_Hwgatepct = <255>;
-		drcc3_Hwgatepct = <255>;
-		drcc4_Hwgatepct = <255>;
-		drcc5_Hwgatepct = <255>;
-		drcc6_Hwgatepct = <255>;
-		drcc7_Hwgatepct = <255>;
-		drcc0_Code = <255>;
-		drcc1_Code = <255>;
-		drcc2_Code = <255>;
-		drcc3_Code = <255>;
-		drcc4_Code = <255>;
-		drcc5_Code = <255>;
-		drcc6_Code = <255>;
-		drcc7_Code = <255>;
+	chn_emi@1021a000 {
+		compatible = "mediatek,chn_emi";
+		reg = <0x0 0x1021a000 0x0 0x1000>;
 	};
 
-	btif@1100c000 {
-		compatible = "mediatek,btif";
-			/*btif base*/
-		reg = <0 0x1100c000 0 0x1000>,
-			/*btif tx dma base*/
-			<0 0x11000b80 0 0x80>,
-			/*btif rx dma base*/
-			<0 0x11000c00 0 0x80>;
-			/*btif irq, IRQS_Sync ID, btif_irq_b*/
-		interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_LOW>,
-			/*btif tx dma irq*/
-			<GIC_SPI 115 IRQ_TYPE_LEVEL_LOW>,
-			/*btif rx dma irq*/
-			<GIC_SPI 141 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&infracfg_ao CLK_IFR_BTIF>,
-			/*btif clock*/
-			<&infracfg_ao CLK_IFR_AP_DMA>;
-			/*ap dma clock*/
-		clock-names = "btifc","apdmac";
-	};
-
-	consys: consys@18002000 {
-		compatible = "mediatek,mt6768-consys";
-		#address-cells = <2>;
-		#size-cells = <2>;
-			/*CONN_MCU_CONFIG_BASE */
-		reg = <0 0x18002000 0 0x1000>,
-			/*TOP_RGU_BASE */
-		    <0 0x10007000 0 0x0100>,
-			/*INFRACFG_AO_BASE */
-		    <0 0x10001000 0 0x1000>,
-			/*SPM_BASE */
-		    <0 0x10006000 0 0x1000>,
-			/*CONN_HIF_ON_BASE */
-		    <0 0x18007000 0 0x1000>,
-			/*CONN_TOP_MISC_OFF_BASE */
-		    <0 0x180b1000 0 0x1000>,
-			/*CONN_MCU_CFG_ON_BASE */
-		    <0 0x180a3000 0 0x1000>,
-			/*CONN_MCU_CIRQ_BASE */
-		    <0 0x180a5000 0 0x800>,
-			/*CONN_TOP_MISC_ON_BASE */
-		    <0 0x180c1000 0 0x1000>,
-			/*CONN_HIF_PDMA_BASE */
-		    <0 0x18004000 0 0x1000>;
-			/*BGF_EINT */
-		interrupts = <GIC_SPI 284 IRQ_TYPE_LEVEL_LOW>,
-			/*WDT_EINT */
-			   <GIC_SPI 78 IRQ_TYPE_LEVEL_LOW>,
-			/*conn2ap_sw_irq*/
-			   <GIC_SPI 287 IRQ_TYPE_EDGE_RISING>;
-		clocks = <&scpsys SCP_SYS_CONN>;
-		clock-names = "conn";
-		wifi_ant_swap_gpio = <&pio 108 0x0>;
+	disp_rsz0@14015000 {
+		interrupts = <0x0 0x125 0x8>;
+		compatible = "mediatek,disp_rsz0";
+		reg = <0x0 0x14015000 0x0 0x1000>;
+	};
+
+	fingerprint {
+		pinctrl-4 = <0xfb>;
+		pinctrl-names = "default", "reset_high", "reset_low", "spi_cs_low", "spi_cs_high";
+		pinctrl-2 = <0xf9>;
+		pinctrl-0 = <0xf7>;
+		interrupts = <0x8 0x2 0x8 0x0>;
+		fpc,gpio_irq = <0x1e 0x8 0x0>;
+		interrupt-parent = <0x1e>;
+		pinctrl-3 = <0xfa>;
+		compatible = "mediatek,goodix-fp", "mediatek,fpc1022_irq";
+		pinctrl-1 = <0xf8>;
+		status = "okay";
+		phandle = <0xa9>;
 	};
 
-	disp_pwm@1100e000 {
-		compatible = "mediatek,disp_pwm";
-		reg = <0 0x1100e000 0 0x1000>;
+	md_ccif3@1023f000 {
+		compatible = "mediatek,md_ccif3";
+		reg = <0x0 0x1023f000 0x0 0x1000>;
 	};
 
-	spi1:spi1@11010000 {
-		compatible = "mediatek,mt6765-spi";
-		mediatek,pad-select = <0>;
-		reg = <0 0x11010000 0 0x1000>;
-		interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
-			 <&topckgen CLK_TOP_SPI_SEL>,
-			 <&infracfg_ao CLK_IFR_SPI1>;
-		clock-names = "parent-clk", "sel-clk", "spi-clk";
+	dbg_apmcu_mp0@0d510000 {
+		compatible = "mediatek,dbg_apmcu_mp0";
+		reg = <0x0 0xd510000 0x0 0x1000>;
 	};
 
-	spi2:spi2@11012000 {
-		compatible = "mediatek,mt6765-spi";
-		mediatek,pad-select = <0>;
-		reg = <0 0x11012000 0 0x1000>;
-		interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
-			 <&topckgen CLK_TOP_SPI_SEL>,
-			 <&infracfg_ao CLK_IFR_SPI2>;
-		clock-names = "parent-clk", "sel-clk", "spi-clk";
+	dbg_apmcu_mp1@0d820000 {
+		compatible = "mediatek,dbg_apmcu_mp1";
+		reg = <0x0 0xd820000 0x0 0x1000>;
 	};
 
-	spi3:spi3@11013000 {
-		compatible = "mediatek,mt6765-spi";
-		mediatek,pad-select = <0>;
-		reg = <0 0x11013000 0 0x1000>;
-		interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
-			 <&topckgen CLK_TOP_SPI_SEL>,
-			 <&infracfg_ao CLK_IFR_SPI3>;
-		clock-names = "parent-clk", "sel-clk", "spi-clk";
+	iocfg_2@10002400 {
+		compatible = "mediatek,iocfg_2";
+		reg = <0x0 0x10002400 0x0 0x200>;
 	};
 
-	spi4:spi4@11014000 {
-		compatible = "mediatek,mt6765-spi";
-		mediatek,pad-select = <0>;
-		reg = <0 0x11014000 0 0x1000>;
-		interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
-			 <&topckgen CLK_TOP_SPI_SEL>,
-			 <&infracfg_ao CLK_IFR_SPI4>;
-		clock-names = "parent-clk", "sel-clk", "spi-clk";
+	mdcldmaout_ao@10015400 {
+		compatible = "mediatek,mdcldmaout_ao";
+		reg = <0x0 0x10015400 0x0 0x400>;
 	};
 
-	spi5:spi5@11015000 {
-		compatible = "mediatek,mt6765-spi";
-		mediatek,pad-select = <0>;
-		reg = <0 0x11015000 0 0x1000>;
-		interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
-			 <&topckgen CLK_TOP_SPI_SEL>,
-			 <&infracfg_ao CLK_IFR_SPI5>;
-		clock-names = "parent-clk", "sel-clk", "spi-clk";
+	fdvt@1502b000 {
+		clock-names = "FD_CLK_IMG_FDVT";
+		interrupts = <0x0 0x111 0x8>;
+		clocks = <0x57 0x2>;
+		compatible = "mediatek,fdvt";
+		reg = <0x0 0x1502b000 0x0 0x1000>;
 	};
 
-	imp_iic@11017000 {
-		compatible = "mediatek,imp_iic";
-		reg = <0 0x11017000 0 0x1000>;
+	sleep_reg_md@1000f000 {
+		compatible = "mediatek,sleep_reg_md";
+		reg = <0x0 0x1000f000 0x0 0x1000>;
 	};
 
-	nfi@11018000 {
-		compatible = "mediatek,nfi";
-		reg = <0 0x11018000 0 0x1000>;
+	cam2@1a004000 {
+		interrupts = <0x0 0xfb 0x8>;
+		compatible = "mediatek,cam2";
+		reg = <0x0 0x1a004000 0x0 0x1000>;
 	};
 
-	nfiecc@11019000 {
-		compatible = "mediatek,nfiecc";
-		reg = <0 0x11019000 0 0x1000>;
+	cache_parity {
+		interrupts = <0x0 0x16 0x4 0x0 0x17 0x4 0x0 0x18 0x4 0x0 0x19 0x4 0x0 0x1a 0x4 0x0 0x1b 0x4 0x0 0x1c 0x4 0x0 0x1d 0x4 0x0 0x13 0x4>;
+		compatible = "mediatek,cache_parity";
+		irq_config = <0x0 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x1 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x2 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x3 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x4 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x5 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x6 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x7 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x400 0xc8c0 0x1000000 0xc8c0 0xc 0xc8c8 0x1>;
+		reg = <0x0 0xc530000 0x0 0x10000>;
+		version = <0x1>;
+		err_level = <0x1>;
 	};
 
-	usb0@11200000 {
-		compatible = "mediatek,mt6768-usb20";
-		reg = <0 0x11200000 0 0x10000>,
-			<0 0x11CC0000 0 0x10000>;
-		interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_LOW>;
-		mode = <2>;
-		multipoint = <1>;
-		num_eps = <16>;
-		clocks = <&infracfg_ao CLK_IFR_ICUSB>,
-			<&topckgen CLK_TOP_USB_TOP_SEL>,
-			<&topckgen CLK_TOP_UNIVPLL3_D4>;
-		clock-names = "usb0",
-			"usb0_clk_top_sel",
-			"usb0_clk_univpll3_d4";
-	};
-
-	msdc0: msdc@11230000 {
-		compatible = "mediatek,msdc";
-		reg = <0 0x11230000 0 0x10000>;
-		interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_LOW>;
+	io_cfg_rm@10002800 {
+		compatible = "mediatek,io_cfg_rm";
+		reg = <0x0 0x10002800 0x0 0x200>;
+		phandle = <0x19>;
 	};
 
-	msdc1: msdc@11240000 {
-		compatible = "mediatek,msdc";
-		reg = <0 0x11240000 0 0x10000>;
-		interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_LOW>;
+	ddrphy@10015000 {
+		compatible = "mediatek,ddrphy";
+		reg = <0x0 0x10015000 0x0 0x1000>;
 	};
 
-	msdc0_top@11cd0000 {
-		compatible = "mediatek,msdc0_top";
-		reg = <0 0x11cd0000 0 0x1000>;
+	topckgen_ao@1001b000 {
+		compatible = "mediatek,topckgen_ao";
+		reg = <0x0 0x1001b000 0x0 0x1000>;
 	};
 
-	msdc1_top@11c90000 {
-		compatible = "mediatek,msdc1_top";
-		reg = <0 0x11c90000 0 0x1000>;
+	accdet {
+		headset-four-key-threshold = <0x0 0x3a 0x79 0xc0 0x190>;
+		headset-mode-setting = <0x500 0x500 0x1 0x1f0 0x800 0x800 0x20 0x44>;
+		accdet-mic-vol = <0x6>;
+		headset-three-key-threshold-CDD = <0x0 0x79 0xc0 0x258>;
+		headset-three-key-threshold = <0x0 0x50 0xdc 0x190>;
+		headset-eint-level-pol = <0x8>;
+		compatible = "mediatek,pmic-accdet";
+		status = "okay";
+		phandle = <0xaa>;
+		accdet-mic-mode = <0x1>;
+		accdet-plugout-debounce = <0x1>;
 	};
 
-	usb1p_sif@11210000 {
-		compatible = "mediatek,usb1p_sif";
-		reg = <0 0x11210000 0 0x10000>;
+	msdc1_top@11c90000 {
+		compatible = "mediatek,msdc1_top";
+		reg = <0x0 0x11c90000 0x0 0x1000>;
 	};
 
-	audio: audio@11220000 {
-		compatible = "mediatek,audio", "syscon";
-		reg = <0 0x11220000 0 0x1000>;
-		#clock-cells = <1>;
+	mcucfg@0c530000 {
+		compatible = "mediatek,mcucfg";
+		reg = <0x0 0xc530000 0x0 0x10000>;
+		phandle = <0xa2>;
 	};
 
-	afe: mt6768-afe-pcm@11220000 {
-		compatible = "mediatek,mt6768-sound";
-		reg = <0 0x11220000 0 0x1000>;
-		interrupts = <GIC_SPI 169 IRQ_TYPE_LEVEL_LOW>;
-		topckgen = <&topckgen>;
-		apmixed = <&apmixed>;
-
-		clocks = <&audio CLK_AUDIO_AFE>,
-			<&audio CLK_AUDIO_DAC>,
-			<&audio CLK_AUDIO_DAC_PREDIS>,
-			<&audio CLK_AUDIO_ADC>,
-			<&audio CLK_AUDIO_22M>,
-			<&audio CLK_AUDIO_24M>,
-			<&audio CLK_AUDIO_APLL_TUNER>,
-			<&audio CLK_AUDIO_TML>,
-			<&infracfg_ao CLK_IFR_AUDIO>,
-			<&infracfg_ao CLK_IFR_AUDIO_26M_BCLK>,
-			<&topckgen CLK_TOP_AUDIO_SEL>,
-			<&topckgen CLK_TOP_AUD_INTBUS_SEL>,
-			<&topckgen CLK_TOP_SYSPLL1_D4>,
-			<&topckgen CLK_TOP_AUD_1_SEL>,
-			<&topckgen CLK_TOP_APLL1>,
-			<&topckgen CLK_TOP_AUD_ENGEN1_SEL>,
-			<&topckgen CLK_TOP_APLL1_D8>,
-			<&topckgen CLK_TOP_I2S0_M_SEL>,
-			<&topckgen CLK_TOP_I2S1_M_SEL>,
-			<&topckgen CLK_TOP_I2S2_M_SEL>,
-			<&topckgen CLK_TOP_I2S3_M_SEL>,
-			<&topckgen CLK_TOP_APLL12_DIV0>,
-			<&topckgen CLK_TOP_APLL12_DIV1>,
-			<&topckgen CLK_TOP_APLL12_DIV2>,
-			<&topckgen CLK_TOP_APLL12_DIV3>,
-			<&apmixed CLK_APMIXED_APLL1>,
-			<&clk26m>;
-		clock-names = "aud_afe_clk",
-			"aud_dac_clk",
-			"aud_dac_predis_clk",
-			"aud_adc_clk",
-			"aud_apll22m_clk",
-			"aud_apll24m_clk",
-			"aud_apll1_tuner_clk",
-			"aud_tml_clk",
-			"aud_infra_axi_clk",
-			"aud_infra_26m_clk",
-			"top_mux_audio",
-			"top_mux_audio_int",
-			"top_sys_pll1_d4",
-			"top_mux_aud_1",
-			"top_apll1_ck",
-			"top_mux_aud_eng1",
-			"top_apll1_d8",
-			"top_i2s0_m_sel",
-			"top_i2s1_m_sel",
-			"top_i2s2_m_sel",
-			"top_i2s3_m_sel",
-			"top_apll12_div0",
-			"top_apll12_div1",
-			"top_apll12_div2",
-			"top_apll12_div3",
-			"apmixed_apll1",
-			"top_clk26m_clk";
-		pinctrl-names = "aud_clk_mosi_off",
-			"aud_clk_mosi_on",
-			"aud_clk_miso_off",
-			"aud_clk_miso_on",
-			"aud_dat_mosi_off",
-			"aud_dat_mosi_on",
-			"aud_dat_miso_off",
-			"aud_dat_miso_on",
-			"aud_gpio_i2s0_off",
-			"aud_gpio_i2s0_on",
-			"aud_gpio_i2s1_off",
-			"aud_gpio_i2s1_on",
-			"aud_gpio_i2s2_off",
-			"aud_gpio_i2s2_on",
-			"aud_gpio_i2s3_off",
-			"aud_gpio_i2s3_on",
-			"vow_dat_miso_off",
-			"vow_dat_miso_on",
-			"vow_clk_miso_off",
-			"vow_clk_miso_on";
-		pinctrl-0 = <&aud_clk_mosi_off>;
-		pinctrl-1 = <&aud_clk_mosi_on>;
-		pinctrl-2 = <&aud_clk_miso_off>;
-		pinctrl-3 = <&aud_clk_miso_on>;
-		pinctrl-4 = <&aud_dat_mosi_off>;
-		pinctrl-5 = <&aud_dat_mosi_on>;
-		pinctrl-6 = <&aud_dat_miso_off>;
-		pinctrl-7 = <&aud_dat_miso_on>;
-		pinctrl-8 = <&aud_gpio_i2s0_off>;
-		pinctrl-9 = <&aud_gpio_i2s0_on>;
-		pinctrl-10 = <&aud_gpio_i2s1_off>;
-		pinctrl-11 = <&aud_gpio_i2s1_on>;
-		pinctrl-12 = <&aud_gpio_i2s2_off>;
-		pinctrl-13 = <&aud_gpio_i2s2_on>;
-		pinctrl-14 = <&aud_gpio_i2s3_off>;
-		pinctrl-15 = <&aud_gpio_i2s3_on>;
-		pinctrl-16 = <&vow_dat_miso_off>;
-		pinctrl-17 = <&vow_dat_miso_on>;
-		pinctrl-18 = <&vow_clk_miso_off>;
-		pinctrl-19 = <&vow_clk_miso_on>;
-	};
-
-	mt6358_snd: mt6358_snd {
-		compatible = "mediatek,mt6358-sound";
-		mediatek,pwrap-regmap = <&pwrap>;
+	dbg_cti@0d020000 {
+		compatible = "mediatek,dbg_cti";
+		reg = <0x0 0xd020000 0x0 0x10000>;
+	};
+
+	chosen {
+		atag,videolfb-fps = <0x1770>;
+		dfd,cache_dump_support = <0x1>;
+		dfd,base_addr_msb = <0x100000>;
+		atag,two_sec_reboot = [30];
+		atag,imix_r = <0xaa000000>;
+		non_secure_sram = <0xdc1000 0x440000>;
+		atag,mem = <0x6000000 0x2004254 0x0 0x0 0x0 0x0 0x6000000 0x2004254 0x0 0x0 0x0 0x0>;
+		linux,initrd-end = <0x49671f9a>;
+		atag,videolfb-fb_base_l = "~`P";
+		atag,fg_swocv_i = [31 38];
+		atag,videolfb-islcm_inited = <0x0>;
+		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram vmalloc=400M slub_debug=OFZPU swiotlb=noforce cgroup.memory=nosocket,nokmem firmware_class.path=/vendor/firmware page_owner=on loop.max_part=7 has_battery_removed=1 pcba_config=5 ramoops.mem_address=0x4d010000 ramoops.mem_size=0xe0000 ramoops.pmsg_size=0x10000 ramoops.console_size=0x40000 bootopt=64S3,32N2,64N2 buildvariant=userdebug root=/dev/ram mtk_printk_ctrl.disable_uart=1 :bklic=24 lcd_bias_ic=I5 LCM_name=ft8719_fhdp_dsi_vdo_huaxing_j19_lcm_drv ro.boot.lcm_white_point=302319 tp_lockdown_info=534232014a193100 gpt=1 usb2jtag_mode=0";
+		atag,videolfb-lcmname = "hx83112b_fhdp_dsi_cmd_auo_rt5081_drv";
+		atag,videolfb-fb_base_h = <0x0>;
+		ccci,modem_info_v2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+		atag,boot = <0x3000000 0x2080041 0x2000000>;
+		kaslr-seed = <0x0 0x0>;
+		atag,masp = <0x16000000 0x66080041 0x11000000 0x11000000 0x1000000 0x0 0x3120d5a4 0x179a30fe 0x6d848dee 0x387c5696 0x31413532 0x41333637 0x43423132 0x43343538 0xd1d93cd4 0x53265e94 0x0 0x0 0x0 0x0 0x0 0x0>;
+		plat_dbg_info,key = <0xd8a3 0xe31c 0xdb45>;
+		mrdump,ddr_rsv = "yes";
+		plat_dbg_info,base = <0x10e40c 0x10e458 0x10e474>;
+		atag,fg_swocv_v = [34 33 37 31 33];
+		plat_dbg_info,max = <0x3>;
+		mrdump,cblock = <0x10e800 0x1400>;
+		atag,devinfo = <0xc8000000 0x0 0x0 0x0 0x0 0x330000 0x1000000 0x2 0x9000000 0x7070000 0x7070000 0x400ab56 0x40040000 0x9a1a7c9c 0xf875281b 0x10de68a8 0xc0a9ab9d 0x0 0xca0000 0x7070000 0x7070000 0x7070000 0x0 0x5000000 0x0 0x0 0x0 0x8000000 0x4e000000 0x7070000 0x0 0x9000000 0x0 0x83400300 0x78000000 0x3000000 0x3000000 0x0 0x0 0x0 0x0 0x0 0x0 0x7070000 0x0 0x0 0x0 0x0 0x7070000 0x7070000 0xaa000000 0x40000000 0x0 0x0 0x0 0xc412514 0x6a486a48 0xc412514 0x10662514 0x3004348 0x0 0x0 0x43440000 0x6332515 0x0 0x22970000 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7070000 0x0 0x0 0x0 0x0 0xd1d93cd4 0x5f2d24d9 0x7bf5373c 0x3b5468e9 0x53265e94 0xf78ae5e2 0x2a2d6550 0xefc6c691 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7070000 0x7070000 0x794d9d02 0x4ed19e9b 0x6ad2a9 0x38d79c63 0xa2949a6b 0xc018218c 0xe4191a80 0x15000000 0x0 0x0 0x0 0xb8d7c06b 0xc06b 0x0 0x509f3e05 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7070000 0x7070000 0x7070000 0x0 0x0 0x0 0x0 0x0 0x80f8c8d8 0xbdf6de00 0x50fd0d 0x0 0x8783 0xd01 0x0 0x7070000 0x7070000 0x7070000 0x7070000 0x7070000 0x7070000 0x7070000 0x7070000 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7070000 0x7070000 0x7070000 0x7070000 0x7070000 0x7070000 0x7070000 0x7070000 0x7070000 0x7070000 0x7070000 0x7070000 0x7070000 0x7070000 0x7070000 0x7070000 0x7070000 0x7070000 0x7070000 0x248f838a 0x3a36807 0xb66d5e8f 0x2ec27495 0x329d32ac 0xde05b704 0xb390cd60 0x88c848c3>;
+		atag,chipid = <0x6000000 0x7070000 0x8a0000 0xca0000 0x0>;
+		linux,initrd-start = <0x47c80000>;
+		phandle = <0x64>;
+		atag,ptp = <0x6000000 0x8004154 0x0 0x0 0x0 0x0>;
+		log_store = <0xe71000 0x10000>;
+		plat_dbg_info,size = <0x4c 0x1c 0x10>;
+		atag,boot_voltage = <0x34343237>;
+		atag,videolfb-islcmfound = <0x1>;
+		atag,videolfb-vramSize = <0x17e8000>;
+		dfd,base_addr = <0x0 0x40100000>;
+		atag,mdinfo = <0x3000000 0x6080041 0x0>;
+		atag,videolfb = <0x9b7d 0x0 0x1000000 0x7f170000 0x2502 0x66743837 0x31395f66 0x6864705f 0x6473695f 0x76646f5f 0x68756178 0x696e675f 0x6a31395f 0x6c636d5f 0x64727600 0x10de68a8>;
+		atag,shutdown_time = <0x31313930>;
+		ram_console = <0xdc1000 0x80000 0x1000000 0xc00a0000>;
 	};
 
-	sound: sound {
-		compatible = "mediatek,mt6768-mt6358-sound";
-		mediatek,audio-codec = <&mt6358_snd>;
-		mediatek,platform = <&afe>;
-		mtk_spk_i2s_out = <3>;
-		mtk_spk_i2s_in = <0>;
-		/* mtk_spk_i2s_mck = <3>; */
-		mediatek,speaker-codec {
-			sound-dai = <&speaker_amp>;
-		};
+	lastbus@10001000 {
+		compatible = "mediatek,lastbus-v1";
+		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10003000 0x0 0x1000>;
 	};
 
-	snd_scp_spk: snd_scp_spk {
-		compatible = "mediatek,snd_scp_spk";
+	bpi_bsi_slv0@1021e000 {
+		compatible = "mediatek,bpi_bsi_slv0";
+		reg = <0x0 0x1021e000 0x0 0x1000>;
 	};
 
 	audio_sram@11221000 {
-		compatible = "mediatek,audio_sram";
-		reg = <0 0x11221000 0 0x9000>;
-		prefer_mode = <1>;
-		mode_size = <0x6c00 0x9000>;
+		prefer_mode = <0x1>;
 		block_size = <0x1000>;
+		mode_size = <0x6c00 0x9000>;
+		compatible = "mediatek,audio_sram";
+		reg = <0x0 0x11221000 0x0 0x9000>;
 	};
 
-	mtk-btcvsd-snd@18050000 {
-		compatible = "mediatek,mtk-btcvsd-snd";
-		reg=<0 0x18050000 0 0x1000>, /*PKV_PHYSICAL_BASE*/
-		    <0 0x18080000 0 0x10000>; /*SRAM_BANK2*/
-		interrupts = <GIC_SPI 283 IRQ_TYPE_LEVEL_LOW>;
-		mediatek,infracfg = <&infracfg_ao>;
-		/*INFRA MISC, conn_bt_cvsd_mask*/
-		/*cvsd_mcu_read, write, packet_indicator*/
-		mediatek,offset =<0xf00 0x800 0x140 0x144 0x148>;
-		disable_write_silence = <0>;
-	};
-
-	mt_soc_playback_offload {
-		compatible = "mediatek,mt_soc_offload_common";
+	camb_set@1a00d000 {
+		compatible = "mediatek,camb_set";
+		reg = <0x0 0x1a00d000 0x0 0x1000>;
 	};
 
-	mipi_rx_ana_csi0a: mipi_rx_ana_csi0a@11c10000 {
-		compatible = "mediatek,mipi_rx_ana_csi0a", "syscon";
-		reg = <0 0x11c10000 0 0x1000>;
-		#clock-cells = <1>;
+	spi4@11014000 {
+		clock-names = "parent-clk", "sel-clk", "spi-clk";
+		interrupts = <0x0 0x74 0x8>;
+		clocks = <0x12 0xb 0x12 0x5b 0x21 0x41>;
+		compatible = "mediatek,mt6765-spi";
+		reg = <0x0 0x11014000 0x0 0x1000>;
+		phandle = <0xc3>;
+		mediatek,pad-select = <0x0>;
 	};
 
-	mipi_rx_ana_csi0b: mipi_rx_ana_csi0b@11c11000 {
-		compatible = "mediatek,mipi_rx_ana_csi0b", "syscon";
-		reg = <0 0x11c11000 0 0x1000>;
-		#clock-cells = <1>;
+	disp_ccorr0@14010000 {
+		interrupts = <0x0 0xea 0x8>;
+		compatible = "mediatek,disp_ccorr0";
+		reg = <0x0 0x14010000 0x0 0x1000>;
 	};
 
-	mipi_rx_ana_csi1a: mipi_rx_ana_csi1a@11c12000 {
-		compatible = "mediatek,mipi_rx_ana_csi1a", "syscon";
-		reg = <0 0x11c12000 0 0x1000>;
-		#clock-cells = <1>;
+	serial@11003000 {
+		clock-names = "baud", "bus";
+		interrupts = <0x0 0x71 0x8>;
+		clocks = <0x13 0x21 0x17>;
+		dma-names = "tx", "rx";
+		compatible = "mediatek,mt6577-uart";
+		reg = <0x0 0x11003000 0x0 0x1000>;
+		phandle = <0xaf>;
+		dmas = <0x30 0x2 0x30 0x3>;
 	};
 
-	mipi_rx_ana_csi1b: mipi_rx_ana_csi1b@11c13000 {
-		compatible = "mediatek,mipi_rx_ana_csi1b", "syscon";
-		reg = <0 0x11c13000 0 0x1000>;
-		#clock-cells = <1>;
+	ap_ccif3@1023e000 {
+		interrupts = <0x0 0xa3 0x8>;
+		compatible = "mediatek,ap_ccif3";
+		reg = <0x0 0x1023e000 0x0 0x1000>;
 	};
 
-	mipi_rx_ana_csi2a: mipi_rx_ana_csi2a@11c14000 {
-		compatible = "mediatek,mipi_rx_ana_csi2a", "syscon";
-		reg = <0 0x11c14000 0 0x1000>;
-		#clock-cells = <1>;
+	disp_rdma0@1400d000 {
+		interrupts = <0x0 0xe7 0x8>;
+		compatible = "mediatek,disp_rdma0";
+		reg = <0x0 0x1400d000 0x0 0x1000>;
 	};
 
-	mipi_rx_ana_csi2b: mipi_rx_ana_csi2b@11c15000 {
-		compatible = "mediatek,mipi_rx_ana_csi2b", "syscon";
-		reg = <0 0x11c15000 0 0x1000>;
-		#clock-cells = <1>;
-	};
+	i2c7@11004000 {
+		clock-div = <0x5>;
+		rsel_cfg = <0x90>;
+		eh_cfg = <0x30>;
+		#address-cells = <0x1>;
+		scl-gpio-id = <0xaf>;
+		sda-gpio-id = <0xb0>;
+		clock-names = "main", "dma";
+		id = <0x7>;
+		interrupts = <0x0 0x6e 0x8>;
+		clocks = <0x21 0xb 0x21 0x26>;
+		#size-cells = <0x0>;
+		clock-frequency = <0x61a80>;
+		compatible = "mediatek,i2c";
+		reg = <0x0 0x11004000 0x0 0x1000 0x0 0x11000680 0x0 0x180>;
+		mem_len = <0x200>;
+		aed = <0x1a>;
+		mediatek,use-open-drain;
+		phandle = <0xb8>;
+		gpio_start = <0x10002600>;
+		pu_cfg = <0x60>;
 
-	mipi_tx0@11c80000 {
-		compatible = "mediatek,mipi_tx0";
-		reg = <0 0x11c80000 0 0x10000>;
-	};
+		speaker_amp@34 {
+			compatible = "mediatek,speaker_amp";
+			status = "okay";
+			reg = <0x34>;
+			phandle = <0x14c>;
+		};
 
-	efusec@11ce0000 {
-		compatible = "mediatek,efusec";
-		reg = <0 0x11ce0000 0 0x10000>;
-	};
+		usb_type_c@60 {
+			compatible = "mediatek,usb_type_c";
+			status = "okay";
+			reg = <0x60>;
+			phandle = <0x14b>;
+		};
 
-	mfg_cfg: mfg_cfg@13000000 {
-		compatible = "mediatek,mfgcfg", "syscon";
-		reg = <0 0x13000000 0 0x1000>;
-		#clock-cells = <1>;
-	};
+		smb1351-charger@55 {
+			cv = <0x4313e0>;
+			ichg = <0x1b7740>;
+			safety_timer = <0xc>;
+			qcom,bc12_supported;
+			mivr = <0x44aa20>;
+			interrupts = <0x14 0x2 0x14 0x0>;
+			en_st;
+			interrupt-parent = <0x1e>;
+			ieoc = <0x30d40>;
+			charger_name = "primary_chg";
+			compatible = "qcom,smb1351_charger";
+			en_wdt;
+			qcom,recharge-disabled;
+			reg = <0x55>;
+		};
 
-	mali@13040000 {
-		compatible = "mediatek,mali", "arm,mali-midgard", "arm,mali-bifrost";
-		reg = <0 0x13040000 0 0x4000>;
-		interrupts =
-			<GIC_SPI 274 IRQ_TYPE_LEVEL_LOW>,
-			<GIC_SPI 275 IRQ_TYPE_LEVEL_LOW>,
-			<GIC_SPI 276 IRQ_TYPE_LEVEL_LOW>,
-			<GIC_SPI 277 IRQ_TYPE_LEVEL_LOW>,
-			<GIC_SPI 278 IRQ_TYPE_LEVEL_LOW>;
-		interrupt-names =
-			"GPU",
-			"MMU",
-			"JOB",
-			"EVENT",
-			"PWR";
-	};
+		fusb303@21 {
+			fusb303,autosink-threshold = <0x1>;
+			fusb303,host-current = <0x2>;
+			interrupts = <0x29 0x2>;
+			interrupt-parent = <0x1e>;
+			fusb303,cc-debounce-time = <0x3>;
+			fusb303,drp-duty-time = <0x0>;
+			compatible = "on,fusb303";
+			status = "ok";
+			fusb303,drp-toggle-time = <0x1>;
+			reg = <0x21>;
+			fusb303,init-mode = <0x14>;
+			fusb303,int-gpio = <0x1e 0x29 0x0>;
+		};
 
-	gpufreq {
-		compatible = "mediatek,mt6768-gpufreq";
-		clocks =
-			<&topckgen CLK_TOP_MFG_SEL>,	   /* clk_mux */
-			<&topckgen CLK_TOP_MFGPLL>,        /* gpupll  */
-			<&topckgen CLK_TOP_SYSPLL_D3>,     /* syspll_d3, 364Mhz */
-			<&mfg_cfg CLK_MFGCFG_BG3D>,
-			<&scpsys SCP_SYS_MFG_ASYNC>,
-			<&scpsys SCP_SYS_MFG>,
-			<&scpsys SCP_SYS_MFG_CORE0>,
-			<&scpsys SCP_SYS_MFG_CORE1>;
-		clock-names =
-			"clk_mux",
-			"clk_main_parent",
-			"clk_sub_parent",
-			"subsys_mfg_cg",
-			"mtcmos_mfg_async",
-			"mtcmos_mfg",
-			"mtcmos_mfg_core0",
-			"mtcmos_mfg_core1";
-	};
-
-	mmsys_config: mmsys_config@14000000 {
-		compatible = "mediatek,mmsys_config", "syscon";
-		reg = <0 0x14000000 0 0x1000>;
-		interrupts = <GIC_SPI 240 IRQ_TYPE_LEVEL_LOW>;
-		#clock-cells = <1>;
-		clocks = <&mmsys_config CLK_MM_CAM_MDP>,
-				<&mmsys_config CLK_MM_IMG_DL_RELAY>,
-				<&mmsys_config CLK_MM_IMG_DL_ASYNC_TOP>;
-		clock-names = "CAM_MDP", "IMG_DL_RELAY", "IMG_DL_ASYNC_TOP";
-	};
+		aw87519@58 {
+			reset-gpio = <0x1e 0x16 0x0>;
+			compatible = "awinic,aw87519_pa";
+			status = "okay";
+			reg = <0x58>;
+		};
 
-	disp_mutex0: disp_mutex0@14001000 {
-		compatible = "mediatek,disp_mutex0";
-		reg = <0 0x14001000 0 0x1000>;
-		interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_LOW>;
+		smb1351_charger@55 {
+			compatible = "mediatek,smb1351_charger";
+			status = "okay";
+			reg = <0x55>;
+			phandle = <0x14d>;
+		};
 	};
 
 	smi_common@14002000 {
-		compatible = "mediatek,smi_common";
-		reg = <0 0x14002000 0 0x1000>;
-		mediatek,smi-id = <5>;
-		clocks = <&scpsys SCP_SYS_DIS>,
-		       <&mmsys_config CLK_MM_SMI_COMM0>,
-		       <&mmsys_config CLK_MM_SMI_COMM1>,
-		       <&mmsys_config CLK_MM_SMI_COMMON>;
 		clock-names = "scp-dis", "mm-comm0", "mm-comm1", "mm-common";
-		mmsys_config = <&mmsys_config>;
+		clocks = <0x22 0x3 0x24 0x15 0x24 0x16 0x24 0x13>;
+		mediatek,smi-id = <0x5>;
+		compatible = "mediatek,smi_common";
+		mmsys_config = <0x24>;
+		reg = <0x0 0x14002000 0x0 0x1000>;
+	};
+
+	type_c_port0 {
+		mt6370pd,intr_gpio = <0x1e 0x29 0x0>;
+		rt-tcpc,role_def = <0x4>;
+		rt1711pd,intr_gpio_num = <0x29>;
+		mt-tcpc,notifier_supply_num = <0x3>;
+		mt-tcpc,name = "type_c_port0";
+		mt-tcpc,rp_level = <0x0>;
+		rt1711pd,intr_gpio = <0x1e 0x29 0x0>;
+		rt-tcpc,notifier_supply_num = <0x3>;
+		rt-tcpc,vconn_supply = <0x1>;
+		tcpc-dual,supported_modes = <0x0>;
+		mt-tcpc,role_def = <0x4>;
+		rt-tcpc,rp_level = <0x0>;
+		rt-tcpc,name = "type_c_port0";
+		phandle = <0xe6>;
+		mt6370pd,usb_switch_gpio_num = <0x5b>;
+		mt6370pd,intr_gpio_num = <0x29>;
+		mt-tcpc,vconn_supply = <0x1>;
+		mt6370pd,usb_switch_gpio = <0x1e 0x5b 0x0>;
+
+		dpm_caps {
+			pr_check = <0x0>;
+			attemp_discover_id;
+			local_vconn_supply;
+			local_usb_comm;
+			attemp_enter_dp_mode;
+			local_dr_power;
+			pr_check_gp_source;
+			local_no_suspend;
+			dr_check = <0x0>;
+			attemp_discover_cable;
+			local_dr_data;
+		};
+
+		pd-data {
+			pd,charging_policy = <0x21>;
+			pd,pid = <0x5081>;
+			pd,source-cap-ext = <0x171129cf 0x0 0x102 0x0 0x0 0x2000000>;
+			pd,vid = <0x29cf>;
+			pd,mfrs = "RichtekTCPC";
+			pd,id-vdo-size = <0x3>;
+			pd,source-pdo-size = <0x1>;
+			pd,id-vdo-data = <0xd10029cf 0x0 0x10000>;
+			bat,nr = <0x1>;
+			pd,source-pdo-data = <0x19032>;
+			pd,sink-pdo-size = <0x2>;
+			pd,sink-pdo-data = <0x190c8 0xc0761e3c>;
+			pd,country_nr = <0x0>;
+
+			bat-info0 {
+				bat,pid = <0x1711>;
+				bat,design_cap = <0xbb8>;
+				bat,vid = <0x29cf>;
+				bat,mfrs = "bat1";
+			};
+		};
 	};
 
-	mmdvfs_pmqos {
-		compatible = "mediatek,mmdvfs_pmqos";
-		mm_step0 = <457 1 0 3>;
-		mm_step1 = <312 1 0 4>;
-		mm_step2 = <228 1 0 5>;
-		venc_step0 = <457 1 1 3>;
-		venc_step1 = <416 1 1 6>;
-		venc_step2 = <312 1 1 4>;
-		cam_step0 = <546 1 2 7>;
-		cam_step1 = <312 1 2 4>;
-		cam_step2 = <228 1 2 5>;
-		vopp_steps = <0 1 3>;
-		disp_freq = "mm_step0", "mm_step1", "mm_step2";
-		mdp_freq = "mm_step0", "mm_step1", "mm_step2";
-		cam_freq = "cam_step0","cam_step1","cam_step2";
-		img_freq = "mm_step0","mm_step1","mm_step2";
-		vdec_freq = "mm_step0","mm_step1","mm_step2";
-		venc_freq = "venc_step0","venc_step1","venc_step2";
-		clocks = <&topckgen CLK_TOP_MM_SEL>,	/* 0 */
-			<&topckgen CLK_TOP_VENC_SEL>,		/* 1 */
-			<&topckgen CLK_TOP_CAM_SEL>,		/* 2 */
-			<&topckgen CLK_TOP_MMPLL>,			/* 3 */
-			<&topckgen CLK_TOP_UNIVPLL1_D2>,	/* 4 */
-			<&topckgen CLK_TOP_MMPLL_D2>,		/* 5 */
-			<&topckgen CLK_TOP_UNIVPLL_D3>,		/* 6 */
-			<&topckgen CLK_TOP_SYSPLL_D2>;		/* 7 */
-		clock-names = "mmdvfs_clk_mm_sel_ck",	/* 0 */
-			"mmdvfs_clk_venc_sel_ck",			/* 1 */
-			"mmdvfs_clk_cam_sel_ck",			/* 2 */
-			"mmdvfs_clk_mmpll_ck",				/* 3 */
-			"mmdvfs_clk_univpll1_d2_ck",		/* 4 */
-			"mmdvfs_clk_mmpll_d2_ck",			/* 5 */
-			"mmdvfs_clk_univpll_d3_ck",			/* 6 */
-			"mmdvfs_clk_syspll_d2_ck";			/* 7 */
-	};
-
-	smi_larb0: smi_larb0@14003000 {
-		compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
-		reg = <0 0x14003000 0 0x1000>;
-		mediatek,smi-id = <0>;
-		clocks = <&scpsys SCP_SYS_DIS>,
-		       <&mmsys_config CLK_MM_SMI_LARB0>;
-		clock-names = "scp-dis", "mm-larb0";
+	infracfg_ao@10001000 {
+		interrupts = <0x0 0x47 0x1>;
+		#clock-cells = <0x1>;
+		compatible = "mediatek,infracfg_ao", "syscon";
+		reg = <0x0 0x10001000 0x0 0x1000>;
+		phandle = <0x21>;
 	};
 
-	mdp_rdma0: mdp_rdma0@14004000 {
-		compatible = "mediatek,mdp_rdma0";
-		reg = <0 0x14004000 0 0x1000>;
-		interrupts = <GIC_SPI 224 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&mmsys_config CLK_MM_MDP_RDMA0>;
-		clock-names = "MDP_RDMA0";
+	apcldmaout@1021b400 {
+		compatible = "mediatek,apcldmaout";
+		reg = <0x0 0x1021b400 0x0 0x100>;
 	};
 
-	mdp_ccorr: mdp_ccorr0@14005000 {
-		compatible = "mediatek,mdp_ccorr0";
-		reg = <0 0x14005000 0 0x1000>;
-		interrupts = <GIC_SPI 239 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&mmsys_config CLK_MM_MDP_CCORR0>;
-		clock-names = "MDP_CCORR";
+	cama_set@1a00c000 {
+		compatible = "mediatek,cama_set";
+		reg = <0x0 0x1a00c000 0x0 0x1000>;
 	};
 
-	mdp_rsz0: mdp_rsz0@14006000 {
-		compatible = "mediatek,mdp_rsz0";
-		reg = <0 0x14006000 0 0x1000>;
-		interrupts = <GIC_SPI 225 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&mmsys_config CLK_MM_MDP_RSZ0>;
-		clock-names = "MDP_RSZ0";
+	mipi_rx_ana_csi1b@11c13000 {
+		#clock-cells = <0x1>;
+		compatible = "mediatek,mipi_rx_ana_csi1b", "syscon";
+		reg = <0x0 0x11c13000 0x0 0x1000>;
+		phandle = <0x61>;
+	};
+
+	msdc@11230000 {
+		clk_src = [01];
+		pinctl_hs400 = <0x32>;
+		clock-names = "msdc0-clock", "msdc0-hclock", "msdc0-aes-clock";
+		mmc-hs200-1_8v;
+		bus-width = <0x8>;
+		non-removable;
+		no-sdio;
+		mmc-hs400-1_8v;
+		interrupts = <0x0 0x64 0x8>;
+		clocks = <0x21 0x4c 0x21 0x1c 0x21 0x44>;
+		bootable;
+		vmmc-supply = <0x35>;
+		index = [00];
+		no-sd;
+		mmc-ddr-1_8v;
+		compatible = "mediatek,msdc";
+		status = "okay";
+		pinctl = <0x31>;
+		reg = <0x0 0x11230000 0x0 0x10000>;
+		phandle = <0xc5>;
+		max-frequency = <0xbebc200>;
+		pinctl_hs200 = <0x33>;
+		cap-mmc-highspeed;
+		register_setting = <0x34>;
+		host_function = [00];
 	};
 
-	mdp_rsz1: mdp_rsz1@14007000 {
-		compatible = "mediatek,mdp_rsz1";
-		reg = <0 0x14007000 0 0x1000>;
-		interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&mmsys_config CLK_MM_MDP_RSZ1>;
-		clock-names = "MDP_RSZ1";
+	smi_larb3@1a002000 {
+		clock-names = "scp-cam", "mm-cam", "cam-larb3";
+		clocks = <0x22 0xa 0x24 0x19 0x58 0x0>;
+		mediatek,smi-id = <0x3>;
+		compatible = "mediatek,smi_larb3", "mediatek,smi_larb";
+		reg = <0x0 0x1a002000 0x0 0x1000>;
+		phandle = <0xcc>;
 	};
 
-	mdp_wdma0: mdp_wdma0@14008000 {
-		compatible = "mediatek,mdp_wdma0";
-		reg = <0 0x14008000 0 0x1000>;
-		interrupts = <GIC_SPI 229 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&mmsys_config CLK_MM_MDP_WDMA0>;
-		clock-names = "MDP_WDMA";
+	dbg_apmcu_mp0@0d620000 {
+		compatible = "mediatek,dbg_apmcu_mp0";
+		reg = <0x0 0xd620000 0x0 0x1000>;
 	};
 
-	mdp_wrot0: mdp_wrot0@14009000 {
-		compatible = "mediatek,mdp_wrot0";
-		reg = <0 0x14009000 0 0x1000>;
-		interrupts = <GIC_SPI 228 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&mmsys_config CLK_MM_MDP_WROT0>;
-		clock-names = "MDP_WROT0";
+	nfiecc@11019000 {
+		compatible = "mediatek,nfiecc";
+		reg = <0x0 0x11019000 0x0 0x1000>;
 	};
 
-	mdp_tdshp0: mdp_tdshp0@1400a000 {
-		compatible = "mediatek,mdp_tdshp0";
-		reg = <0 0x1400a000 0 0x1000>;
-		clocks = <&mmsys_config CLK_MM_MDP_TDSHP0>;
-		clock-names = "MDP_TDSHP";
+	camb_inner@1a015000 {
+		compatible = "mediatek,camb_inner";
+		reg = <0x0 0x1a015000 0x0 0x1000>;
 	};
 
-	disp_ovl0@1400b000 {
-		compatible = "mediatek,disp_ovl0";
-		reg = <0 0x1400b000 0 0x1000>;
-		interrupts = <GIC_SPI 230 IRQ_TYPE_LEVEL_LOW>;
+	cam_set@1a00b000 {
+		compatible = "mediatek,cam_set";
+		reg = <0x0 0x1a00b000 0x0 0x1000>;
 	};
 
-	disp_rdma0@1400d000 {
-		compatible = "mediatek,disp_rdma0";
-		reg = <0 0x1400d000 0 0x1000>;
-		interrupts = <GIC_SPI 231 IRQ_TYPE_LEVEL_LOW>;
+	dbg_apmcu_mp1@0d930000 {
+		compatible = "mediatek,dbg_apmcu_mp1";
+		reg = <0x0 0xd930000 0x0 0x1000>;
 	};
 
-	disp_wdma0@1400e000 {
-		compatible = "mediatek,disp_wdma0";
-		reg = <0 0x1400e000 0 0x1000>;
-		interrupts = <GIC_SPI 232 IRQ_TYPE_LEVEL_LOW>;
+	mobicore {
+		interrupts = <0x0 0x129 0x1>;
+		compatible = "trustonic,mobicore";
 	};
 
-	disp_color0: disp_color0@1400f000 {
-		compatible = "mediatek,disp_color0";
-		reg = <0 0x1400f000 0 0x1000>;
-		interrupts = <GIC_SPI 233 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&mmsys_config CLK_MM_DISP_COLOR0>;
-		clock-names = "MDP_COLOR";
+	md_attr_node {
+		mediatek,md_product_name_model_id = <0xf0f0f0f>;
+		compatible = "mediatek,md_attr_node";
+		mediatek,md_drdi_rf_set_idx = <0xf0f0f0f>;
 	};
 
-	disp_ccorr0@14010000 {
-		compatible = "mediatek,disp_ccorr0";
-		reg = <0 0x14010000 0 0x1000>;
-		interrupts = <GIC_SPI 234 IRQ_TYPE_LEVEL_LOW>;
+	mm_mutex@14016000 {
+		compatible = "mediatek,mm_mutex";
+		reg = <0x0 0x14016000 0x0 0x1000>;
 	};
 
 	disp_aal0@14011000 {
+		interrupts = <0x0 0xeb 0x8>;
 		compatible = "mediatek,disp_aal0";
-		reg = <0 0x14011000 0 0x1000>;
-		interrupts = <GIC_SPI 235 IRQ_TYPE_LEVEL_LOW>;
+		reg = <0x0 0x14011000 0x0 0x1000>;
 	};
 
-	disp_gamma0@14012000 {
-		compatible = "mediatek,disp_gamma0";
-		reg = <0 0x14012000 0 0x1000>;
-		interrupts = <GIC_SPI 236 IRQ_TYPE_LEVEL_LOW>;
+	dbg_apmcu_mp1@0da20000 {
+		compatible = "mediatek,dbg_apmcu_mp1";
+		reg = <0x0 0xda20000 0x0 0x1000>;
 	};
 
-	disp_dither0@14013000 {
-		compatible = "mediatek,disp_dither0";
-		reg = <0 0x14013000 0 0x1000>;
-		interrupts = <GIC_SPI 237 IRQ_TYPE_LEVEL_LOW>;
+	venc_jpg@17030000 {
+		clock-names = "MT_CG_VENC_JPGENC";
+		interrupts = <0x0 0xf5 0x8>;
+		clocks = <0x5d 0x2>;
+		compatible = "mediatek,venc_jpg";
+		reg = <0x0 0x17030000 0x0 0x10000>;
 	};
 
-	dsi0@14014000 {
-		compatible = "mediatek,dsi0";
-		reg = <0 0x14014000 0 0x1000>;
-		interrupts = <GIC_SPI 238 IRQ_TYPE_LEVEL_LOW>;
+	smart_pa {
+		interrupts = <0x50 0x2 0x50 0x0>;
+		interrupt-parent = <0x1e>;
+		status = "okay";
+		phandle = <0xdf>;
 	};
 
-	disp_ovl0_2l@1400c000 {
-		compatible = "mediatek,disp_ovl0_2l";
-		reg = <0 0x1400c000 0 0x1000>;
-		interrupts = <GIC_SPI 242 IRQ_TYPE_LEVEL_LOW>;
+	mcdi@0010fc00 {
+		mediatek,enabled = <0x1>;
+		compatible = "mediatek,mt6768-mcdi";
+		reg = <0x0 0x10fc00 0x0 0x800 0x0 0xc53a000 0x0 0x1000>;
+		phandle = <0x6a>;
 	};
 
-	disp_rsz0@14015000 {
-		compatible = "mediatek,disp_rsz0";
-		reg = <0 0x14015000 0 0x1000>;
-		interrupts = <GIC_SPI 293 IRQ_TYPE_LEVEL_LOW>;
+	mbist@17070000 {
+		compatible = "mediatek,mbist";
+		reg = <0x0 0x17070000 0x0 0x10000>;
 	};
 
-	mtkfb: mtkfb@0 {
-		compatible = "mediatek,mtkfb";
+	board_id {
+		hw_id-gpios = <0x1e 0x9e 0x0>;
+		io-channels = <0x23 0x3>;
+		compatible = "mediatek,board_id";
+		status = "okay";
+		board_id2-gpios = <0x1e 0x5 0x0>;
+		phandle = <0xe0>;
+		board_id3-gpios = <0x1e 0x6 0x0>;
+		io-channel-names = "board_id-channel";
 	};
 
-	dispsys {
-		compatible = "mediatek,dispsys";
-		mediatek,larb = <&smi_larb0>;
-		clocks = <&scpsys SCP_SYS_DIS>,
-			<&mmsys_config CLK_MM_SMI_COMMON>,
-			<&mmsys_config CLK_MM_SMI_LARB0>,
-			<&mmsys_config CLK_MM_SMI_COMM0>,
-			<&mmsys_config CLK_MM_SMI_COMM1>,
-			<&mmsys_config CLK_MM_DISP_OVL0>,
-			<&mmsys_config CLK_MM_DISP_OVL0_2L>,
-			<&mmsys_config CLK_MM_DISP_RDMA0>,
-			<&mmsys_config CLK_MM_DISP_WDMA0>,
-			<&mmsys_config CLK_MM_DISP_COLOR0>,
-			<&mmsys_config CLK_MM_DISP_CCORR0>,
-			<&mmsys_config CLK_MM_DISP_AAL0>,
-			<&mmsys_config CLK_MM_DISP_GAMMA0>,
-			<&mmsys_config CLK_MM_DISP_DITHER0>,
-			<&mmsys_config CLK_MM_DSI0>,
-			<&mmsys_config CLK_MM_DIG_DSI>,
-			<&mmsys_config CLK_MM_IMG_DL_RELAY>,
-			<&mmsys_config CLK_MM_F26M_HRTWT>,
-			<&mmsys_config CLK_MM_DISP_RSZ0>,
-			<&apmixed CLK_APMIXED_MIPID0_26M>,
-			<&topckgen CLK_TOP_DISP_PWM_SEL>,
-			<&infracfg_ao CLK_IFR_DISP_PWM>,
-			<&clk26m>,
-			<&topckgen CLK_TOP_UNIVPLL2_D4>,
-			<&topckgen CLK_TOP_ULPOSC1_D2>,
-			<&topckgen CLK_TOP_ULPOSC1_D8>;
-
-		clock-names = "MMSYS_MTCMOS",
-			"MMSYS_SMI_COMMON",
-			"MMSYS_SMI_LARB0",
-			"MMSYS_GALS_COMM0",
-			"MMSYS_GALS_COMM1",
-			"MMSYS_DISP_OVL0",
-			"MMSYS_DISP_OVL0_2L",
-			"MMSYS_DISP_RDMA0",
-			"MMSYS_DISP_WDMA0",
-			"MMSYS_DISP_COLOR0",
-			"MMSYS_DISP_CCORR0",
-			"MMSYS_DISP_AAL0",
-			"MMSYS_DISP_GAMMA0",
-			"MMSYS_DISP_DITHER0",
-			"MMSYS_DSI0_MM_CK",
-			"MMSYS_DSI0_IF_CK",
-			"MMSYS_IMG_DL_RELAY",
-			"MMSYS_26M",
-			"MMSYS_DISP_RSZ0",
-			"APMIXED_MIPI_26M",
-			"TOP_MUX_DISP_PWM",
-			"DISP_PWM",
-			"TOP_26M",
-			"TOP_UNIVPLL2_D4",
-			"TOP_ULPOSC1_D2",
-			"TOP_ULPOSC1_D8";
-	};
-
-	dsi_te: dsi_te {
-		compatible = "mediatek, dsi_te-eint";
-		status = "disabled";
+	cam1@1a003000 {
+		interrupts = <0x0 0xfa 0x8>;
+		compatible = "mediatek,cam1";
+		reg = <0x0 0x1a003000 0x0 0x1000>;
 	};
 
-	mm_mutex@14016000 {
-		compatible = "mediatek,mm_mutex";
-		reg = <0 0x14016000 0 0x1000>;
+	md1_sim2_hot_plug_eint {
+		debounce = <0x1 0x2710>;
+		interrupts = <0x1 0x8>;
+		src_pin = <0x1 0x2>;
+		compatible = "mediatek,md1_sim2_hot_plug_eint-eint";
+		sockettype = <0x1 0x0>;
+		status = "okay";
+		phandle = <0xe4>;
+		dedicated = <0x1 0x0>;
 	};
 
-	imgsys: imgsys@15020000 {
-		compatible = "mediatek,imgsys", "syscon";
-		reg = <0 0x15020000 0 0x1000>;
-		#clock-cells = <1>;
-		/* Camera CCF */
-		clocks = <&scpsys SCP_SYS_DIS>,
-			<&scpsys SCP_SYS_ISP>,
-			<&scpsys SCP_SYS_CAM>,
-			<&imgsys CLK_IMG_DIP>,
-			<&camsys CLK_CAM>,
-			<&camsys CLK_CAMTG>,
-			<&camsys CLK_CAM_SENINF>,
-			<&camsys CLK_CAMSV0>,
-			<&camsys CLK_CAMSV1>,
-			<&camsys CLK_CAMSV2>;
-		clock-names = "ISP_SCP_SYS_DIS",
-			"ISP_SCP_SYS_ISP",
-			"ISP_SCP_SYS_CAM",
-			"ISP_CLK_IMG_DIP",
-			"ISP_CLK_CAM",
-			"ISP_CLK_CAMTG",
-			"ISP_CLK_CAM_SENINF",
-			"ISP_CLK_CAMSV0",
-			"ISP_CLK_CAMSV1",
-			"ISP_CLK_CAMSV2";
+	pmu {
+		interrupts = <0x1 0x7 0x8>;
+		interrupt-parent = <0x11>;
+		compatible = "arm,armv8-pmuv3";
 	};
 
-	dip1@15022000 {
-		compatible = "mediatek,dip1";
-		reg = <0 0x15022000 0 0x3000>;
-		interrupts = <GIC_SPI 270 IRQ_TYPE_LEVEL_LOW>;
-	};
-	fdvt@1502b000 {
-		compatible = "mediatek,fdvt";
-		reg = <0 0x1502b000 0 0x1000>;
-		interrupts = <GIC_SPI 273 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&imgsys CLK_IMG_FDVT>;
-		clock-names = "FD_CLK_IMG_FDVT";
+	efuse_dbg@10004000 {
+		compatible = "mediatek,efuse_dbg";
+		reg = <0x0 0x10004000 0x0 0x1000>;
 	};
 
-	dpe@15028000 {
-		compatible = "mediatek,dpe";
-		reg = <0 0x15028000 0 0x1000>;
-		interrupts = <GIC_SPI 271 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&imgsys CLK_IMG_DPE>;
-		clock-names = "DPE_CG_IMG_DPE";
+	intpol-controller@0 {
+		interrupt-parent = <0x11>;
+		compatible = "mediatek,mt6577-sysirq";
+		#interrupt-cells = <0x3>;
+		reg = <0x0 0xc53a650 0x0 0x50>;
+		phandle = <0x1>;
+		interrupt-controller;
 	};
 
-	smi_larb2: smi_larb2@15021000 {
-		compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
-		reg = <0 0x15021000 0 0x1000>;
-		mediatek,smi-id = <2>;
-		clocks = <&scpsys SCP_SYS_ISP>,
-			<&mmsys_config CLK_MM_SMI_IMG>, <&imgsys CLK_IMG_LARB2>;
-		clock-names = "scp-isp", "mm-img", "img-larb2";
-	};
+	cpus {
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
 
-	vcu: vcu@16000000 {
-		compatible = "mediatek-vcu";
-		mediatek,vcuid = <0>;
-		mediatek,vcuname = "vcu";
-		reg = <0 0x16000000 0 0x40000>,	    /* VDEC_BASE */
-			 <0 0x17020000 0 0x10000>,  /* VENC_BASE */
-			 <0 0x19002000 0 0x1000>;   /* VENC_LT */
-#ifdef CONFIG_MTK_IOMMU_V2
-		iommus = <&iommu M4U_PORT_HW_VDEC_MC_EXT>;
-#endif
-		mediatek,mailbox-gce = <&gce_mbox>;
-		mboxes = <&gce_mbox 1 0 CMDQ_THR_PRIO_1>,
-			<&gce_mbox 5 0 CMDQ_THR_PRIO_1>;
-		gce-event-names = "venc_eof",
-			"venc_cmdq_pause_done",
-			"venc_mb_done",
-			"venc_128B_cnt_done";
-
-		gce-events =  <&gce_mbox CMDQ_EVENT_VENC_FRAME_DONE>,
-			<&gce_mbox CMDQ_EVENT_VENC_PAUSE_DONE>,
-			<&gce_mbox CMDQ_EVENT_VENC_MB_DONE>,
-			<&gce_mbox CMDQ_EVENT_VENC_128BYTE_CNT_DONE>;
-
-	};
-
-	vdec_gcon: vdec_gcon@16000000 {
-		compatible = "mediatek,vdec_gcon", "syscon";
-		reg = <0 0x16000000 0 0x1000>,		/* VDEC_SYS */
-			 <0 0x16025000 0 0x1000>;		/* VDEC_MISC */
-#ifdef CONFIG_MTK_IOMMU_V2
-		iommus = <&iommu M4U_PORT_HW_VDEC_MC_EXT>;
-#endif
-		mediatek,larb = <&smi_larb1>;
-		interrupts = <GIC_SPI 246 IRQ_TYPE_LEVEL_LOW>;
-		mediatek,vcu = <&vcu>;
-
-		clocks =
-			<&scpsys SCP_SYS_DIS>,
-			<&scpsys SCP_SYS_VDEC>,
-			<&vdec_gcon CLK_VDEC_CKEN>;
-		clock-names =
-			"MT_SCP_SYS_DIS",
-			"MT_SCP_SYS_VDE",
-			"MT_CG_VDEC";
-		#clock-cells = <1>;
-	};
-
-	smi_larb1: smi_larb1@16010000 {
-		compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
-		reg = <0 0x16010000 0 0x1000>;
-		interrupts = <GIC_SPI 247 IRQ_TYPE_LEVEL_LOW>;
-		mediatek,smi-id = <1>;
-		clocks = <&scpsys SCP_SYS_VDEC>,
-			<&mmsys_config CLK_MM_SMI_VDEC>,
-			<&vdec_gcon CLK_VDEC_LARB1_CKEN>;
-		clock-names = "scp-vdec", "mm-vdec", "vdec-larb1";
-	};
+		cpu@000 {
+			clock-frequency = <0x65633340>;
+			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x0>;
+			enable-method = "psci";
+			phandle = <0x9>;
+		};
 
-	vdec@16020000 {
-		compatible = "mediatek,vdec";
-		reg = <0 0x16020000 0 0x10000>;
-		interrupts = <GIC_SPI 246 IRQ_TYPE_LEVEL_LOW>;
-	};
+		cpu@103 {
+			clock-frequency = <0x8166d4c0>;
+			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
+			device_type = "cpu";
+			compatible = "arm,cortex-a75";
+			reg = <0x700>;
+			enable-method = "psci";
+			phandle = <0x10>;
+		};
 
-	reserve@16030000 {
-		compatible = "mediatek,reserve";
-		reg = <0 0x16030000 0 0x10000>;
-	};
+		cpu@101 {
+			clock-frequency = <0x65633340>;
+			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x500>;
+			enable-method = "psci";
+			phandle = <0xe>;
+		};
 
-	vdec_mbist_ctrl@16001000 {
-		compatible = "mediatek,vdec_mbist_ctrl";
-		reg = <0 0x16001000 0 0x1000>;
-	};
+		idle-states {
+			entry-method = "arm,psci";
 
-	venc_gcon: venc_gcon@17000000 {
-		compatible = "mediatek,venc_gcon", "syscon";
-		reg = <0 0x17000000 0 0x1000>,
-			<0 0x17020000 0 0x1000>;
-#ifdef CONFIG_MTK_IOMMU_V2
-		iommus = <&iommu M4U_PORT_VENC_RD_COMV>;
-#endif
-		mediatek,larb = <&smi_larb4>;
-		interrupts = <GIC_SPI 243 IRQ_TYPE_LEVEL_LOW>;
-		mediatek,vcu = <&vcu>;
-
-		clocks =
-			<&scpsys SCP_SYS_DIS>,
-			<&scpsys SCP_SYS_VENC>,
-			<&venc_gcon CLK_VENC_SET1_VENC>;
-		clock-names =
-			"MT_SCP_SYS_DIS",
-			"MT_SCP_SYS_VEN",
-			"MT_CG_VENC";
-		#clock-cells = <1>;
-	};
-
-	smi_larb4: smi_larb4@17010000 {
-		compatible = "mediatek,smi_larb4", "mediatek,smi_larb";
-		reg = <0 0x17010000 0 0x1000>;
-		mediatek,smi-id = <4>;
-		clocks = <&scpsys SCP_SYS_VENC>,
-		       <&mmsys_config CLK_MM_SMI_VENC>,
-		       <&venc_gcon CLK_VENC_SET1_VENC>,
-		       <&venc_gcon CLK_VENC_SET2_JPGENC>;
-		clock-names = "scp-venc", "mm-venc", "venc-venc", "venc-jpgenc";
-	};
+			idlebus26m {
+				entry-latency-us = <0x320>;
+				exit-latency-us = <0x3e8>;
+				arm,psci-suspend-param = <0x1010004>;
+				compatible = "arm,idle-state";
+				status = "okay";
+				phandle = <0x7>;
+				min-residency-us = <0x7d0>;
+			};
 
-#ifdef CONFIG_MTK_IOMMU_V2
-	ion: iommu {
-		compatible = "mediatek,ion";
-		iommus = <&iommu M4U_PORT_DISP_RDMA0>;
-	};
-
-	pseudo_m4u {
-		compatible = "mediatek,mt-pseudo_m4u";
-		iommus = <&iommu M4U_PORT_DISP_RDMA0>;
-	};
-
-	pseudo_m4u-larb0 {
-		compatible = "mediatek,mt-pseudo_m4u-port";
-		mediatek,larbid = <0>;
-		iommus = <&iommu M4U_PORT_DISP_OVL0>,
-			 <&iommu M4U_PORT_DISP_2L_OVL0_LARB0>,
-			 <&iommu M4U_PORT_DISP_RDMA0>,
-			 <&iommu M4U_PORT_DISP_WDMA0>,
-			 <&iommu M4U_PORT_MDP_RDMA0>,
-			 <&iommu M4U_PORT_MDP_WDMA0>,
-			 <&iommu M4U_PORT_MDP_WROT0>,
-			 <&iommu M4U_PORT_DISP_FAKE0>;
-	};
-
-	pseudo_m4u-larb1 {
-		compatible = "mediatek,mt-pseudo_m4u-port";
-		mediatek,larbid = <1>;
-		iommus = <&iommu M4U_PORT_HW_VDEC_MC_EXT>,
-			 <&iommu M4U_PORT_HW_VDEC_PP_EXT>,
-			 <&iommu M4U_PORT_HW_VDEC_VLD_EXT>,
-			 <&iommu M4U_PORT_HW_VDEC_VLD2_EXT>,
-			 <&iommu M4U_PORT_HW_VDEC_AVC_MV_EXT>,
-			 <&iommu M4U_PORT_HW_VDEC_PRED_RD_EXT>,
-			 <&iommu M4U_PORT_HW_VDEC_PRED_WR_EXT>,
-			 <&iommu M4U_PORT_HW_VDEC_PPWRAP_EXT>,
-			 <&iommu M4U_PORT_HW_VDEC_TILE_EXT>;
-	};
-
-	pseudo_m4u-larb2 {
-		compatible = "mediatek,mt-pseudo_m4u-port";
-		mediatek,larbid = <2>;
-		iommus = <&iommu M4U_PORT_CAM_IMGI>,
-			 <&iommu M4U_PORT_CAM_IMG2O>,
-			 <&iommu M4U_PORT_CAM_IMG3O>,
-			 <&iommu M4U_PORT_CAM_VIPI>,
-			 <&iommu M4U_PORT_CAM_LCEI>,
-			 <&iommu M4U_PORT_CAM_FD_RP>,
-			 <&iommu M4U_PORT_CAM_FD_WR>,
-			 <&iommu M4U_PORT_CAM_FD_RB>,
-			 <&iommu M4U_PORT_CAM_DPE_RDMA>,
-			 <&iommu M4U_PORT_CAM_DPE_WDMA>,
-			 <&iommu M4U_PORT_CAM_RSC_RDMA>,
-			 <&iommu M4U_PORT_CAM_RSC_WDMA>;
-	};
-
-	pseudo_m4u-larb3 {
-		compatible = "mediatek,mt-pseudo_m4u-port";
-		mediatek,larbid = <3>;
-		iommus = <&iommu M4U_PORT_CAM_IMGO>,
-			<&iommu M4U_PORT_CAM_RRZO>,
-			<&iommu M4U_PORT_CAM_AAO>,
-			<&iommu M4U_PORT_CAM_AFO>,
-			<&iommu M4U_PORT_CAM_LSCI0>,
-			<&iommu M4U_PORT_CAM_LSCI1>,
-			<&iommu M4U_PORT_CAM_PDO>,
-			<&iommu M4U_PORT_CAM_BPCI>,
-			<&iommu M4U_PORT_CAM_LCSO>,
-			<&iommu M4U_PORT_CAM_RSSO_A>,
-			<&iommu M4U_PORT_CAM_RSSO_B>,
-			<&iommu M4U_PORT_CAM_UFEO>,
-			<&iommu M4U_PORT_CAM_SOC0>,
-			<&iommu M4U_PORT_CAM_SOC1>,
-			<&iommu M4U_PORT_CAM_SOC2>,
-			<&iommu M4U_PORT_CAM_CCUI>,
-			<&iommu M4U_PORT_CAM_CCUO>,
-			<&iommu M4U_PORT_CAM_CACI>,
-			<&iommu M4U_PORT_CAM_RAWI_A>,
-			<&iommu M4U_PORT_CAM_RAWI_B>,
-			<&iommu M4U_PORT_CAM_CCUG>;
-	};
-
-	pseudo_m4u-larb4 {
-		compatible = "mediatek,mt-pseudo_m4u-port";
-		mediatek,larbid = <4>;
-		iommus = <&iommu M4U_PORT_VENC_RCPU>,
-			<&iommu M4U_PORT_VENC_REC>,
-			<&iommu M4U_PORT_VENC_BSDMA>,
-			<&iommu M4U_PORT_VENC_SV_COMV>,
-			<&iommu M4U_PORT_VENC_RD_COMV>,
-			<&iommu M4U_PORT_JPGENC_RDMA>,
-			<&iommu M4U_PORT_JPGENC_BSDMA>,
-			<&iommu M4U_PORT_VENC_CUR_LUMA>,
-			<&iommu M4U_PORT_VENC_CUR_CHROMA>,
-			<&iommu M4U_PORT_VENC_REF_LUMA>,
-			<&iommu M4U_PORT_VENC_REF_CHROMA>;
-	};
-
-	pseudo_m4u-ccu {
-		compatible = "mediatek,mt-pseudo_m4u-port";
-		mediatek,larbid = <CCU_PSEUDO_LARBID>;
-		iommus = <&iommu M4U_PORT_CAM_CCUG>,
-			<&iommu M4U_PORT_CAM_CCUO>,
-			<&iommu M4U_PORT_CAM_CCUI>;
-	};
-
-	pseudo_m4u-misc {
-		compatible = "mediatek,mt-pseudo_m4u-port";
-		mediatek,larbid = <MISC_PSEUDO_LARBID>;
-		iommus = <&iommu M4U_PORT_DISP_FAKE0>;
-	};
-
-#endif
-	venc@17020000 {
-		compatible = "mediatek,venc";
-		reg = <0 0x17020000 0 0x10000>;
-		interrupts = <GIC_SPI 243 IRQ_TYPE_LEVEL_LOW>;
-	};
+			mcdi-cluster {
+				entry-latency-us = <0x258>;
+				exit-latency-us = <0x258>;
+				arm,psci-suspend-param = <0x1010001>;
+				compatible = "arm,idle-state";
+				phandle = <0x4>;
+				min-residency-us = <0x4b0>;
+			};
 
-	venc_jpg@17030000 {
-		compatible = "mediatek,venc_jpg";
-		reg = <0 0x17030000 0 0x10000>;
-		interrupts = <GIC_SPI 245 IRQ_TYPE_LEVEL_LOW>;
-		clocks =
-			<&venc_gcon CLK_VENC_SET2_JPGENC>;
-		clock-names =
-			"MT_CG_VENC_JPGENC";
-	};
+			idledram {
+				entry-latency-us = <0x320>;
+				exit-latency-us = <0x3e8>;
+				arm,psci-suspend-param = <0x1010002>;
+				compatible = "arm,idle-state";
+				status = "okay";
+				phandle = <0x5>;
+				min-residency-us = <0x7d0>;
+			};
 
-	mbist@17040000 {
-		compatible = "mediatek,mbist";
-		reg = <0 0x17040000 0 0x10000>;
-	};
+			idlesyspll {
+				entry-latency-us = <0x320>;
+				exit-latency-us = <0x3e8>;
+				arm,psci-suspend-param = <0x1010003>;
+				compatible = "arm,idle-state";
+				status = "okay";
+				phandle = <0x6>;
+				min-residency-us = <0x7d0>;
+			};
 
-	mbist@17050000 {
-		compatible = "mediatek,mbist";
-		reg = <0 0x17050000 0 0x10000>;
-	};
+			standby {
+				entry-latency-us = <0x258>;
+				exit-latency-us = <0x258>;
+				arm,psci-suspend-param = <0x1>;
+				compatible = "arm,idle-state";
+				phandle = <0x2>;
+				min-residency-us = <0x4b0>;
+			};
 
-	mbist@17060000 {
-		compatible = "mediatek,mbist";
-		reg = <0 0x17060000 0 0x10000>;
-	};
+			suspend {
+				entry-latency-us = <0x320>;
+				exit-latency-us = <0x3e8>;
+				arm,psci-suspend-param = <0x1010005>;
+				compatible = "arm,idle-state";
+				phandle = <0x8>;
+				min-residency-us = <0x7d0>;
+			};
 
-	mbist@17070000 {
-		compatible = "mediatek,mbist";
-		reg = <0 0x17070000 0 0x10000>;
-	};
+			mcdi-cpu {
+				entry-latency-us = <0x258>;
+				exit-latency-us = <0x258>;
+				arm,psci-suspend-param = <0x10001>;
+				compatible = "arm,idle-state";
+				phandle = <0x3>;
+				min-residency-us = <0x4b0>;
+			};
+		};
 
-	wifi@18000000 {
-		compatible = "mediatek,wifi";
-		reg = <0 0x18000000 0 0x100000>;
-		interrupts = <GIC_SPI 285 IRQ_TYPE_LEVEL_LOW>;
-		memory-region = <&wifi_mem>;
-	};
+		cpu@003 {
+			clock-frequency = <0x65633340>;
+			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x300>;
+			enable-method = "psci";
+			phandle = <0xc>;
+		};
 
-	camsys: camsys@1a000000 {
-		compatible = "mediatek,camsys", "syscon";
-		reg = <0 0x1a000000  0 0x1000>;
-		#clock-cells = <1>;
-	};
+		cpu-map {
 
-	smi_larb3: smi_larb3@1a002000 {
-		compatible = "mediatek,smi_larb3", "mediatek,smi_larb";
-		reg = <0 0x1a002000 0 0x1000>;
-		mediatek,smi-id = <3>;
-		clocks = <&scpsys SCP_SYS_CAM>, <&mmsys_config CLK_MM_SMI_CAM>,
-			<&camsys CLK_CAM_LARB3>;
-		clock-names = "scp-cam", "mm-cam", "cam-larb3";
-	};
+			cluster0 {
 
-	cam1@1a003000 {
-		compatible = "mediatek,cam1";
-		reg = <0 0x1a003000 0 0x1000>;
-		interrupts = <GIC_SPI 250 IRQ_TYPE_LEVEL_LOW>;
-	};
+				doe {
+					phandle = <0x65>;
+				};
 
-	cam2@1a004000  {
-		compatible = "mediatek,cam2";
-		reg = <0 0x1a004000  0 0x1000>;
-		interrupts = <GIC_SPI 251 IRQ_TYPE_LEVEL_LOW>;
-	};
+				core5 {
+					cpu = <0xe>;
+				};
 
-	cam3@1a005000 {
-		compatible = "mediatek,cam3";
-		reg = <0 0x1a005000 0 0x1000>;
-		interrupts = <GIC_SPI 252 IRQ_TYPE_LEVEL_LOW>;
-	};
+				core3 {
+					cpu = <0xc>;
+				};
 
-	cam_set@1a00b000 {
-		compatible = "mediatek,cam_set";
-		reg = <0 0x1a00b000 0 0x1000>;
-	};
+				core1 {
+					cpu = <0xa>;
+				};
 
-	cama_set@1a00c000 {
-		compatible = "mediatek,cama_set";
-		reg = <0 0x1a00c000 0 0x1000>;
-	};
+				core4 {
+					cpu = <0xd>;
+				};
 
-	camb_set@1a00d000 {
-		compatible = "mediatek,camb_set";
-		reg = <0 0x1a00d000 0 0x1000>;
-	};
+				core2 {
+					cpu = <0xb>;
+				};
 
-	cam_inner@1a013000 {
-		compatible = "mediatek,cam_inner";
-		reg = <0 0x1a013000 0 0x1000>;
-	};
+				core0 {
+					cpu = <0x9>;
+				};
+			};
 
-	cama_inner@1a014000 {
-		compatible = "mediatek,cama_inner";
-		reg = <0 0x1a014000 0 0x1000>;
-	};
+			cluster1 {
 
-	camb_inner@1a015000 {
-		compatible = "mediatek,camb_inner";
-		reg = <0 0x1a015000 0 0x1000>;
-	};
+				doe {
+					phandle = <0x66>;
+				};
 
-	cam_clear@1a01b000 {
-		compatible = "mediatek,cam_clear";
-		reg = <0 0x1a01b000 0 0x1000>;
-	};
+				core1 {
+					cpu = <0x10>;
+				};
 
-	cama_clear@1a01c000 {
-		compatible = "mediatek,cama_clear";
-		reg = <0 0x1a01c000 0 0x1000>;
-	};
+				core0 {
+					cpu = <0xf>;
+				};
+			};
+		};
 
-	camb_clear@1a01d000 {
-		compatible = "mediatek,camb_clear";
-		reg = <0 0x1a01d000 0 0x1000>;
-	};
+		cpu@001 {
+			clock-frequency = <0x65633340>;
+			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x100>;
+			enable-method = "psci";
+			phandle = <0xa>;
+		};
 
-	cama_ext@1a024000 {
-		compatible = "mediatek,cama_ext";
-		reg = <0 0x1a024000 0 0x1000>;
-	};
+		cpu@102 {
+			clock-frequency = <0x8166d4c0>;
+			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
+			device_type = "cpu";
+			compatible = "arm,cortex-a75";
+			reg = <0x600>;
+			enable-method = "psci";
+			phandle = <0xf>;
+		};
 
-	camb_ext@1a025000 {
-		compatible = "mediatek,camb_ext";
-		reg = <0 0x1a025000 0 0x1000>;
+		cpu@100 {
+			clock-frequency = <0x65633340>;
+			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x400>;
+			enable-method = "psci";
+			phandle = <0xd>;
+		};
+
+		cpu@002 {
+			clock-frequency = <0x65633340>;
+			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
+			device_type = "cpu";
+			compatible = "arm,cortex-a55";
+			reg = <0x200>;
+			enable-method = "psci";
+			phandle = <0xb>;
+		};
 	};
 
-	seninf1@1a040000 {
-		compatible = "mediatek,seninf1";
-		reg = <0 0x1a040000 0 0x1000>;
+	__symbols__ {
+		i2c3 = "/i2c3@1100f000";
+		mipi_rx_ana_csi1a = "/mipi_rx_ana_csi1a@11c12000";
+		msdc0_pins_default = "/pinctrl/msdc0@default";
+		tboard_thermistor1 = "/thermal-sensor1";
+		pwrap = "/pwrap@1000d000";
+		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
+		mt_pmic_vmch_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmch";
+		dvfsp = "/dvfsp@00110800";
+		mipi_rx_ana_csi0a = "/mipi_rx_ana_csi0a@11c10000";
+		mt_pmic_vcore_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vcore";
+		mt_pmic_vsim2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsim2";
+		io_cfg_bl = "/io_cfg_bl@10002600";
+		mt_pmic_vmc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmc";
+		touch = "/touch";
+		spi2 = "/spi2@11012000";
+		io_cfg_rt = "/io_cfg_rt@10002c00";
+		mt_pmic_vrf18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf18";
+		dfd_cache = "/dfd_cache";
+		idlebus26m = "/cpus/idle-states/idlebus26m";
+		pmic_auxadc = "/pwrap@1000d000/mt6358-pmic/mt635x-auxadc";
+		scpsys = "/scpsys@10001000";
+		mt_pmic_vproc11_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc11";
+		mt_pmic_vaux18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaux18";
+		i2c1 = "/i2c1@11008000";
+		hwrng = "/hwrng";
+		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
+		lk_charger = "/lk_charger";
+		charger = "/charger";
+		cpu7 = "/cpus/cpu@103";
+		spi0 = "/spi0@1100a000";
+		clk32k = "/clocks/clk32k";
+		idledram = "/cpus/idle-states/idledram";
+		mt_pmic_vpa_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vpa";
+		mt_pmic_vemc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vemc";
+		afe = "/mt6768-afe-pcm@11220000";
+		rt1711_typec = "/type_c_port0";
+		camsys = "/camsys@1a000000";
+		audio = "/audio@11220000";
+		mt_pmic_vefuse_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vefuse";
+		gpio = "/gpio@10005000";
+		mdp_rdma0 = "/mdp_rdma0@14004000";
+		smi_larb4 = "/smi_larb4@17010000";
+		bat_gm30 = "/battery";
+		apuart1 = "/serial@11003000";
+		io_cfg_lm = "/io_cfg_lm@10002200";
+		irq_nfc = "/irq_nfc";
+		cpu5 = "/cpus/cpu@101";
+		mt_pmic_vs1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs1";
+		flashlights_led191 = "/flashlights_led191";
+		mt_pmic_vsram_proc11_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc11";
+		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
+		mt_pmic_va09_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va09";
+		io_cfg_lb = "/io_cfg_lb@10002400";
+		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
+		clk26m = "/clocks/clk26m";
+		i2c8 = "/i2c8@11005000";
+		irtx_pwm = "/irtx_pwm";
+		msdc0_pins_hs200 = "/pinctrl/msdc0@hs200";
+		vdec_gcon = "/vdec_gcon@16000000";
+		toprgu = "/toprgu@10007000";
+		sysirq = "/intpol-controller@0";
+		smi_larb2 = "/smi_larb2@15021000";
+		mt_pmic_vproc12_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc12";
+		mt6370_pmu = "/mt6370_pmu_dts";
+		gce_mbox = "/gce_mbox@10238000";
+		mt6358_misc = "/pwrap@1000d000/mt6358-pmic/mt6358_misc";
+		vcu = "/vcu@16000000";
+		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
+		msdc1_pins_default = "/pinctrl/msdc1@default";
+		mdp_tdshp0 = "/mdp_tdshp0@1400a000";
+		cpu3 = "/cpus/cpu@003";
+		idlesyspll = "/cpus/idle-states/idlesyspll";
+		reverse_low = "/pinctrl/reverse_low";
+		drcc = "/drcc";
+		mt_pmic_vcn33_wifi_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_wifi";
+		msdc1_register_setting_default = "/pinctrl/msdc1@register_default";
+		i2c6 = "/i2c6@1100d000";
+		i2c_common = "/i2c_common";
+		gic = "/interrupt-controller";
+		subpmic_pmu_eint = "/mt6370_pmu_eint";
+		mt_pmic_vcama1_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcama1";
+		imgsys = "/imgsys@15020000";
+		mt_pmic_vbif28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vbif28";
+		msdc0_register_setting_default = "/pinctrl/msdc0@register_default";
+		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
+		mt_pmic_vibr_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vibr";
+		smi_larb0 = "/smi_larb0@14003000";
+		dvfsrc = "/dvfsrc@10012000";
+		spi5 = "/spi5@11015000";
+		flashlight_core = "/flashlight_core";
+		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
+		cpu1 = "/cpus/cpu@001";
+		mipi_rx_ana_csi2b = "/mipi_rx_ana_csi2b@11c15000";
+		flashlights_mt6370 = "/flashlights_mt6370";
+		mdp_rsz1 = "/mdp_rsz1@14007000";
+		mt_cpufreq = "/mt_cpufreq";
+		gce = "/gce@10238000";
+		msdc0 = "/msdc@11230000";
+		apdma = "/dma-controller@11000980";
+		mt_pmic_vsram_others_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_others";
+		mdp_ccorr = "/mdp_ccorr0@14005000";
+		mt_pmic_vs2_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs2";
+		i2c4 = "/i2c4@11011000";
+		mipi_rx_ana_csi1b = "/mipi_rx_ana_csi1b@11c13000";
+		mt_pmic_vdram1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vdram1";
+		consys = "/consys@18002000";
+		tboard_thermistor2 = "/thermal-sensor2";
+		mcucfg = "/mcucfg@0c530000";
+		mt_pmic_vfe28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vfe28";
+		reverse_high = "/pinctrl/reverse_high";
+		STANDBY = "/cpus/idle-states/standby";
+		mt_pmic_vio18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio18";
+		mt_pmic_vsim1_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsim1";
+		mt6370_typec = "/type_c_port0";
+		mipi_rx_ana_csi0b = "/mipi_rx_ana_csi0b@11c11000";
+		mdp_wdma0 = "/mdp_wdma0@14008000";
+		io_cfg_rm = "/io_cfg_rm@10002800";
+		memory_ssmr_features = "/memory-ssmr-features";
+		mt_pmic_va12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va12";
+		SUSPEND = "/cpus/idle-states/suspend";
+		spi3 = "/spi3@11013000";
+		mt_pmic_vaud28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaud28";
+		io_cfg_rb = "/io_cfg_rb@10002a00";
+		msdc1_pins_sdr50 = "/pinctrl/msdc1@sdr50";
+		pd_adapter = "/pd_adapter";
+		aud_dat_miso_on = "/pinctrl/aud_dat_miso_on";
+		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
+		i2c2 = "/i2c2@11009000";
+		pmic = "/pwrap@1000d000/mt6358-pmic/mt-pmic";
+		mrdump_ext_rst = "/mrdump_ext_rst";
+		keypad = "/kp@10010000";
+		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
+		mt_pmic_vgpu_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vgpu";
+		mfg_cfg = "/mfg_cfg@13000000";
+		timer = "/timer";
+		pwraph = "/pwraphal@";
+		odm = "/odm";
+		spi1 = "/spi1@11010000";
+		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
+		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
+		reserved_memory = "/reserved-memory";
+		mt_pmic_vcn18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn18";
+		msdc1_pins_ddr50 = "/pinctrl/msdc1@ddr50";
+		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
+		i2c0 = "/i2c0@11007000";
+		mt6358_snd = "/mt6358_snd";
+		mt_pmic_vcamd_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcamd";
+		mt_pmic_vrf12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf12";
+		msdc0_pins_hs400 = "/pinctrl/msdc0@hs400";
+		cpu6 = "/cpus/cpu@102";
+		sound = "/sound";
+		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
+		MCDI_CLUSTER = "/cpus/idle-states/mcdi-cluster";
+		mt_pmic_vdram2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vdram2";
+		mt_pmic_vio28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio28";
+		aud_dat_miso_off = "/pinctrl/aud_dat_miso_off";
+		swtp = "/swtp";
+		mtkfb = "/mtkfb@0";
+		rt9465_slave_chr = "/rt9465_slave_chr";
+		gpio_usage_mapping = "/gpio";
+		pericfg = "/pericfg@10003000";
+		mmsys_config = "/mmsys_config@14000000";
+		main_pmic = "/pwrap@1000d000/mt6358-pmic";
+		eint = "/apirq@1000b000";
+		mcdi = "/mcdi@0010fc00";
+		accdet = "/accdet";
+		smi_larb3 = "/smi_larb3@1a002000";
+		kd_camera_hw1 = "/kd_camera_hw1@1a040000";
+		gce_mbox_svp = "/gce_mbox_svp@10238000";
+		mdp_wrot0 = "/mdp_wrot0@14009000";
+		chosen = "/chosen";
+		mt_pmic_vcn33_bt_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_bt";
+		apuart0 = "/serial@11002000";
+		cpu4 = "/cpus/cpu@100";
+		mt_pmic_vcamio_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcamio";
+		msdc1_pins_sdr104 = "/pinctrl/msdc1@sdr104";
+		mt6358_rtc = "/pwrap@1000d000/mt6358-pmic/mt6358_rtc";
+		mt_pmic_vldo28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vldo28";
+		io_cfg_lt = "/io_cfg_lt@10002000";
+		mt_pmic_vsram_proc12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc12";
+		i2c7 = "/i2c7@11004000";
+		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
+		cpu_dbgapb = "/cpu_dbgapb@0e010000";
+		mt_pmic_vmodem_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vmodem";
+		topckgen = "/topckgen@10000000";
+		mt6358regulator = "/pwrap@1000d000/mt6358-pmic/mt6358regulator";
+		venc_gcon = "/venc_gcon@17000000";
+		apmixed = "/apmixed@1000c000";
+		smi_larb1 = "/smi_larb1@16010000";
+		smart_pa = "/smart_pa";
+		sleep = "/sleep@10006000";
+		mt_pmic_vsram_gpu_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_gpu";
+		auxadc = "/auxadc@11001000";
+		mt_pmic_vcn28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn28";
+		aud_clk_miso_off = "/pinctrl/aud_clk_miso_off";
+		board_id = "/board_id";
+		pio = "/pinctrl";
+		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
+		disp_mutex0 = "/disp_mutex0@14001000";
+		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
+		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
+		cpu2 = "/cpus/cpu@002";
+		tcpc_pd = "/tcpc_pd_eint";
+		msdc1 = "/msdc@11240000";
+		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
+		i2c5 = "/i2c5@11016000";
+		snd_scp_spk = "/snd_scp_spk";
+		aud_clk_miso_on = "/pinctrl/aud_clk_miso_on";
+		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
+		blk_thermal = "/blk_thermal";
+		MCDI_CPU = "/cpus/idle-states/mcdi-cpu";
+		mt_pmic_vxo22_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vxo22";
+		mt_pmic_vcama2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcama2";
+		dsi_te = "/dsi_te";
+		eem_fsm = "/eem_fsm@1100b000";
+		spi4 = "/spi4@11014000";
+		md_auxadc = "/md_auxadc";
+		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
+		mdcldma = "/mdcldma@10014000";
+		infracfg_ao = "/infracfg_ao@10001000";
+		dcm = "/dcm";
+		cpu0 = "/cpus/cpu@000";
+		mt_charger = "/mt_charger";
+		mipi_rx_ana_csi2a = "/mipi_rx_ana_csi2a@11c14000";
+		radio_md_cfg = "/radio_md_cfg";
+		goodix_fp = "/fingerprint";
+		mdp_rsz0 = "/mdp_rsz0@14006000";
+		disp_color0 = "/disp_color0@1400f000";
+		io_cfg_tl = "/io_cfg_tl@10002e00";
+		mt_pmic_vusb_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vusb";
+		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
 	};
 
-	seninf2@1a041000 {
-		compatible = "mediatek,seninf2";
-		reg = <0 0x1a041000 0 0x1000>;
+	dbg_apmcu_mp0@0d410000 {
+		compatible = "mediatek,dbg_apmcu_mp0";
+		reg = <0x0 0xd410000 0x0 0x1000>;
 	};
 
-	seninf3@1a042000 {
-		compatible = "mediatek,seninf3";
-		reg = <0 0x1a042000 0 0x1000>;
+	gpio@10005000 {
+		gpio_init_default = <0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x1 0x1 0x1 0x2 0x0 0x0 0x0 0x1 0x0 0x1 0x3 0x0 0x1 0x0 0x0 0x0 0x1 0x4 0x0 0x1 0x0 0x0 0x0 0x0 0x5 0x0 0x0 0x0 0x0 0x0 0x0 0x6 0x0 0x0 0x0 0x0 0x0 0x0 0x7 0x0 0x1 0x0 0x0 0x0 0x0 0x8 0x0 0x0 0x0 0x1 0x0 0x0 0x9 0x0 0x0 0x0 0x1 0x0 0x1 0xa 0x0 0x0 0x0 0x1 0x0 0x1 0xb 0x1 0x0 0x0 0x1 0x0 0x0 0xc 0x1 0x1 0x0 0x1 0x0 0x0 0xd 0x2 0x0 0x0 0x1 0x0 0x0 0xe 0x2 0x1 0x0 0x0 0x0 0x0 0xf 0x2 0x1 0x0 0x0 0x0 0x0 0x10 0x2 0x1 0x0 0x0 0x0 0x0 0x11 0x0 0x1 0x0 0x0 0x0 0x1 0x12 0x0 0x0 0x0 0x1 0x1 0x1 0x13 0x0 0x0 0x0 0x1 0x1 0x1 0x14 0x0 0x0 0x0 0x1 0x1 0x1 0x15 0x0 0x0 0x0 0x1 0x0 0x0 0x16 0x2 0x1 0x1 0x1 0x0 0x0 0x17 0x0 0x0 0x0 0x1 0x1 0x0 0x18 0x0 0x1 0x0 0x0 0x0 0x0 0x19 0x2 0x1 0x1 0x0 0x0 0x0 0x1a 0x2 0x1 0x0 0x0 0x0 0x0 0x1b 0x2 0x1 0x0 0x0 0x0 0x0 0x1c 0x2 0x0 0x0 0x0 0x0 0x0 0x1d 0x0 0x0 0x0 0x1 0x0 0x0 0x1e 0x0 0x1 0x0 0x0 0x0 0x0 0x1f 0x0 0x1 0x0 0x1 0x0 0x0 0x20 0x1 0x0 0x0 0x0 0x0 0x0 0x21 0x1 0x1 0x1 0x0 0x0 0x0 0x22 0x1 0x1 0x0 0x0 0x0 0x0 0x23 0x1 0x1 0x0 0x0 0x0 0x0 0x24 0x0 0x1 0x1 0x0 0x0 0x0 0x25 0x0 0x1 0x1 0x0 0x0 0x0 0x26 0x0 0x1 0x1 0x0 0x0 0x0 0x27 0x0 0x0 0x0 0x1 0x1 0x1 0x28 0x2 0x0 0x0 0x1 0x0 0x0 0x29 0x0 0x0 0x0 0x1 0x1 0x1 0x2a 0x0 0x0 0x0 0x1 0x1 0x1 0x2b 0x0 0x1 0x1 0x1 0x1 0x0 0x2c 0x1 0x0 0x0 0x1 0x0 0x0 0x2d 0x0 0x1 0x0 0x0 0x0 0x0 0x2e 0x1 0x0 0x0 0x1 0x1 0x0 0x2f 0x1 0x0 0x0 0x1 0x1 0x0 0x30 0x1 0x0 0x0 0x1 0x1 0x1 0x31 0x1 0x0 0x0 0x1 0x1 0x1 0x32 0x1 0x0 0x0 0x1 0x1 0x1 0x33 0x1 0x0 0x0 0x1 0x1 0x1 0x34 0x0 0x0 0x0 0x1 0x0 0x0 0x35 0x1 0x0 0x0 0x1 0x0 0x0 0x36 0x1 0x0 0x0 0x1 0x0 0x0 0x37 0x1 0x0 0x0 0x1 0x0 0x0 0x38 0x0 0x0 0x0 0x0 0x0 0x0 0x39 0x1 0x0 0x0 0x1 0x0 0x0 0x3a 0x0 0x0 0x0 0x1 0x0 0x0 0x3b 0x1 0x0 0x0 0x1 0x0 0x0 0x3c 0x1 0x0 0x0 0x1 0x0 0x0 0x3d 0x1 0x0 0x0 0x1 0x0 0x0 0x3e 0x1 0x0 0x0 0x1 0x0 0x0 0x3f 0x1 0x0 0x0 0x1 0x0 0x0 0x40 0x1 0x0 0x0 0x1 0x0 0x0 0x41 0x1 0x0 0x0 0x1 0x0 0x0 0x42 0x1 0x0 0x0 0x1 0x0 0x0 0x43 0x1 0x0 0x0 0x1 0x0 0x0 0x44 0x1 0x0 0x0 0x1 0x0 0x0 0x45 0x1 0x0 0x0 0x1 0x0 0x0 0x46 0x1 0x0 0x0 0x1 0x0 0x0 0x47 0x1 0x0 0x0 0x1 0x0 0x0 0x48 0x1 0x0 0x0 0x1 0x0 0x0 0x49 0x0 0x1 0x0 0x1 0x0 0x0 0x4a 0x1 0x0 0x0 0x1 0x0 0x0 0x4b 0x1 0x0 0x0 0x1 0x0 0x0 0x4c 0x1 0x0 0x0 0x1 0x0 0x0 0x4d 0x1 0x0 0x0 0x1 0x0 0x0 0x4e 0x1 0x0 0x0 0x1 0x0 0x0 0x4f 0x0 0x0 0x0 0x1 0x0 0x1 0x50 0x0 0x0 0x0 0x1 0x1 0x1 0x51 0x2 0x0 0x0 0x1 0x1 0x1 0x52 0x1 0x0 0x0 0x1 0x1 0x1 0x53 0x1 0x0 0x0 0x1 0x1 0x1 0x54 0x2 0x0 0x0 0x1 0x1 0x1 0x55 0x2 0x0 0x0 0x1 0x0 0x0 0x56 0x2 0x1 0x0 0x0 0x0 0x0 0x57 0x2 0x1 0x0 0x0 0x0 0x0 0x58 0x2 0x1 0x0 0x0 0x0 0x0 0x59 0x1 0x0 0x0 0x1 0x1 0x1 0x5a 0x1 0x0 0x0 0x1 0x1 0x1 0x5b 0x0 0x0 0x0 0x0 0x0 0x0 0x5c 0x0 0x1 0x0 0x1 0x0 0x0 0x5d 0x1 0x0 0x0 0x1 0x1 0x0 0x5e 0x0 0x1 0x0 0x0 0x0 0x0 0x5f 0x1 0x0 0x0 0x1 0x1 0x0 0x60 0x1 0x1 0x0 0x0 0x0 0x0 0x61 0x0 0x1 0x0 0x0 0x0 0x0 0x62 0x0 0x1 0x0 0x0 0x0 0x0 0x63 0x1 0x1 0x0 0x0 0x0 0x0 0x64 0x1 0x1 0x0 0x0 0x0 0x0 0x65 0x0 0x1 0x0 0x0 0x0 0x0 0x66 0x0 0x1 0x0 0x0 0x0 0x0 0x67 0x1 0x0 0x0 0x1 0x1 0x1 0x68 0x1 0x0 0x0 0x1 0x1 0x1 0x69 0x1 0x0 0x0 0x1 0x1 0x1 0x6a 0x1 0x0 0x0 0x1 0x1 0x1 0x6b 0x0 0x1 0x0 0x0 0x0 0x0 0x6c 0x1 0x1 0x0 0x0 0x0 0x0 0x6d 0x0 0x1 0x0 0x0 0x0 0x0 0x6e 0x0 0x1 0x0 0x0 0x0 0x0 0x6f 0x1 0x1 0x0 0x0 0x0 0x0 0x70 0x0 0x1 0x0 0x0 0x0 0x0 0x71 0x0 0x0 0x0 0x1 0x0 0x0 0x72 0x0 0x0 0x0 0x1 0x0 0x0 0x73 0x0 0x0 0x0 0x1 0x0 0x0 0x74 0x0 0x0 0x0 0x1 0x0 0x0 0x75 0x0 0x0 0x0 0x1 0x0 0x0 0x76 0x0 0x0 0x0 0x1 0x0 0x0 0x77 0x0 0x0 0x0 0x1 0x0 0x0 0x78 0x0 0x0 0x0 0x1 0x0 0x0 0x79 0x0 0x0 0x0 0x1 0x0 0x0 0x86 0x1 0x0 0x0 0x1 0x0 0x1 0x87 0x1 0x1 0x0 0x0 0x0 0x0 0x88 0x1 0x1 0x0 0x0 0x0 0x0 0x89 0x1 0x1 0x0 0x0 0x0 0x0 0x8a 0x1 0x1 0x0 0x0 0x0 0x0 0x8b 0x1 0x1 0x0 0x0 0x0 0x0 0x8c 0x1 0x0 0x0 0x1 0x0 0x0 0x8d 0x1 0x0 0x0 0x1 0x0 0x0 0x8e 0x1 0x0 0x0 0x1 0x0 0x0 0x8f 0x1 0x0 0x0 0x1 0x0 0x0 0x90 0x1 0x0 0x0 0x1 0x0 0x0 0x91 0x1 0x1 0x0 0x0 0x0 0x0 0x92 0x1 0x1 0x0 0x0 0x0 0x0 0x93 0x1 0x1 0x0 0x0 0x0 0x0 0x94 0x1 0x1 0x0 0x0 0x0 0x0 0x95 0x1 0x1 0x0 0x0 0x0 0x0 0x96 0x4 0x0 0x0 0x1 0x1 0x0 0x97 0x4 0x1 0x0 0x0 0x0 0x0 0x98 0x0 0x1 0x0 0x1 0x0 0x0 0x99 0x0 0x1 0x0 0x1 0x0 0x0 0x9a 0x1 0x1 0x0 0x0 0x0 0x0 0x9b 0x1 0x0 0x0 0x1 0x1 0x0 0x9c 0x1 0x1 0x0 0x0 0x0 0x0 0x9d 0x1 0x1 0x0 0x0 0x0 0x0 0x9e 0x0 0x0 0x0 0x0 0x0 0x0 0x9f 0x0 0x1 0x0 0x0 0x0 0x0 0xa0 0x0 0x1 0x0 0x0 0x0 0x0 0xa1 0x1 0x0 0x0 0x1 0x1 0x1 0xa2 0x1 0x0 0x0 0x1 0x1 0x1 0xa3 0x1 0x0 0x0 0x1 0x1 0x1 0xa4 0x1 0x0 0x0 0x1 0x1 0x1 0xa5 0x0 0x1 0x0 0x0 0x0 0x0 0xa6 0x0 0x1 0x0 0x0 0x0 0x0 0xa7 0x1 0x0 0x0 0x1 0x0 0x0 0xa8 0x1 0x0 0x0 0x1 0x0 0x0 0xa9 0x0 0x1 0x0 0x0 0x0 0x0 0xaa 0x1 0x0 0x0 0x1 0x1 0x1 0xab 0x1 0x1 0x0 0x0 0x0 0x1 0xac 0x1 0x1 0x0 0x0 0x0 0x0 0xad 0x1 0x1 0x0 0x0 0x0 0x0 0xae 0x1 0x0 0x0 0x1 0x1 0x0 0xaf 0x1 0x0 0x0 0x1 0x1 0x1 0xb0 0x1 0x0 0x0 0x1 0x1 0x1 0xb2 0x0 0x0 0x0 0x1 0x0 0x0 0xb3 0x0 0x1 0x0 0x0 0x0 0x0 0xb4 0x0 0x0 0x0 0x1 0x0 0x0 0xb5 0x0 0x0 0x0 0x1 0x0 0x0 0xb6 0x0 0x0 0x0 0x1 0x0 0x0 0xb7 0x0 0x0 0x0 0x1 0x0 0x0 0xb8 0x0 0x0 0x0 0x1 0x0 0x0 0xb9 0x0 0x0 0x0 0x1 0x0 0x0 0xba 0x0 0x0 0x0 0x1 0x0 0x0>;
+		compatible = "mediatek,gpio";
+		reg = <0x0 0x10005000 0x0 0x1000>;
+		phandle = <0x14>;
 	};
 
-	seninf4@1a043000 {
-		compatible = "mediatek,seninf4";
-		reg = <0 0x1a043000 0 0x1000>;
+	apcldmamisc@1021b900 {
+		compatible = "mediatek,apcldmamisc";
+		reg = <0x0 0x1021b900 0x0 0x400>;
 	};
 
-	kd_camera_hw1: kd_camera_hw1@1a040000 {
-		compatible = "mediatek,camera_hw";
-		reg = <0 0x1a040000 0 0x1000>;
-		/* SENINF_ADDR */
-		/* Camera Common Clock Framework (CCF) */
-		clocks = <&topckgen CLK_TOP_CAMTG_SEL>,
-		<&topckgen CLK_TOP_CAMTG1_SEL>,
-		<&topckgen CLK_TOP_CAMTG2_SEL>,
-		<&topckgen CLK_TOP_CAMTG3_SEL>,
-		<&topckgen CLK_TOP_USB20_192M_D32>,
-		<&topckgen CLK_TOP_USB20_192M_D16>,
-		<&topckgen CLK_TOP_UNIVPLL2_D32>,
-		<&topckgen CLK_TOP_USB20_192M_D4>,
-		<&topckgen CLK_TOP_UNIVPLL2_D8>,
-		<&topckgen CLK_TOP_USB20_192M_D8>,
-		<&clk26m>,
-		<&camsys CLK_CAM_SENINF>,
-		<&apmixed CLK_APMIXED_MIPIC0_26M>,
-		<&apmixed CLK_APMIXED_MIPIC1_26M>,
-		<&mipi_rx_ana_csi0a CLK_MIPI0A_CSR_CSI_EN_0A>,
-		<&mipi_rx_ana_csi0b CLK_MIPI0B_CSR_CSI_EN_0B>,
-		<&mipi_rx_ana_csi1a CLK_MIPI1A_CSR_CSI_EN_1A>,
-		<&mipi_rx_ana_csi1b CLK_MIPI1B_CSR_CSI_EN_1B>,
-		<&mipi_rx_ana_csi2a CLK_MIPI2A_CSR_CSI_EN_2A>,
-		<&mipi_rx_ana_csi2b CLK_MIPI2B_CSR_CSI_EN_2B>,
-		<&topckgen CLK_TOP_CAMTM_SEL>,
-		<&topckgen CLK_TOP_UNIVPLL2_D2>,
-		<&scpsys SCP_SYS_CAM>;
-
-
-		clock-names = "CLK_TOP_CAMTG_SEL",
-			"CLK_TOP_CAMTG1_SEL",
-			"CLK_TOP_CAMTG2_SEL",
-			"CLK_TOP_CAMTG3_SEL",
-			"CLK_MCLK_6M",
-			"CLK_MCLK_12M",
-			"CLK_MCLK_13M",
-			"CLK_MCLK_48M",
-			"CLK_MCLK_52M",
-			"CLK_MCLK_24M",
-			"CLK_MCLK_26M",
-			"CLK_CAM_SENINF_CG",
-			"CLK_MIPI_C0_26M_CG",
-			"CLK_MIPI_C1_26M_CG",
-			"CLK_MIPI_ANA_0A_CG",
-			"CLK_MIPI_ANA_0B_CG",
-			"CLK_MIPI_ANA_1A_CG",
-			"CLK_MIPI_ANA_1B_CG",
-			"CLK_MIPI_ANA_2A_CG",
-			"CLK_MIPI_ANA_2B_CG",
-			"CLK_TOP_CAMTM_SEL_CG",
-			"CLK_TOP_CAMTM_208_CG",
-			"CLK_SCP_SYS_CAM";
-	};
-
-	flashlight_core: flashlight_core {
-		compatible = "mediatek,flashlight_core";
+	sramrom@10214000 {
+		compatible = "mediatek,sramrom";
+		reg = <0x0 0x10214000 0x0 0x1000>;
 	};
 
-	flashlights_led191: flashlights_led191 {
-		compatible = "mediatek,flashlights_led191";
-		decouple = <0>;
-		channel@1 {
-			type = <0>;
-			ct = <0>;
-			part = <0>;
+	reserved-memory {
+		#address-cells = <0x2>;
+		#size-cells = <0x2>;
+		ranges;
+		phandle = <0x67>;
+
+		mblock-9-tee-reserved {
+			compatible = "mediatek,tee-reserved";
+			reg = <0x0 0x70000000 0x0 0x5000000>;
+			no-map;
 		};
-		channel@2 {
-			type = <0>;
-			ct = <1>;
-			part = <0>;
+
+		mblock-5-atf-ramdump-reserved {
+			compatible = "mediatek,atf-ramdump-reserved";
+			reg = <0x0 0xbff70000 0x0 0x80000>;
+			no-map;
 		};
-	};
-	flashlights_mt6370: flashlights_mt6370 {
-		compatible = "mediatek,flashlights_mt6370";
-		decouple = <0>;
-		channel@1 {
-			type = <0>;
-			ct = <0>;
-			part = <0>;
+
+		zone-movable-cma-memory {
+			alignment = <0x0 0x1000000>;
+			alloc-ranges = <0x0 0xc0000000 0x4 0x0>;
+			compatible = "mediatek,zone_movable_cma";
+			size = <0x0 0x2d000000>;
 		};
-		channel@2 {
-			type = <0>;
-			ct = <1>;
-			part = <0>;
+
+		mblock-3-log_store {
+			compatible = "mediatek,log_store";
+			reg = <0x0 0x7ffc0000 0x0 0x40000>;
 		};
-	};
 
-	camsv1@1a050000 {
-		compatible = "mediatek,camsv1";
-		reg = <0 0x1a050000 0 0x1000>;
-		interrupts = <GIC_SPI 258 IRQ_TYPE_LEVEL_LOW>;
-	};
+		mblock-4-atf-reserved {
+			compatible = "mediatek,atf-reserved";
+			reg = <0x0 0x4ce00000 0x0 0x60000>;
+			no-map;
+		};
 
-	camsv2@1a051000 {
-		compatible = "mediatek,camsv2";
-		reg = <0 0x1a051000 0 0x1000>;
-		interrupts = <GIC_SPI 259 IRQ_TYPE_LEVEL_LOW>;
-	};
+		mblock-7-tee-secmem {
+			compatible = "mediatek,tee-secmem";
+			reg = <0x0 0x7fc00000 0x0 0x200000>;
+			no-map;
+		};
 
-	camsv3@1a052000 {
-		compatible = "mediatek,camsv3";
-		reg = <0 0x1a052000 0 0x1000>;
-		interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_LOW>;
-	};
+		soter-shared-mem {
+			alignment = <0x0 0x1000000>;
+			alloc-ranges = <0x0 0x40000000 0x0 0x50000000>;
+			compatible = "microtrust,shared_mem";
+			size = <0x0 0xa00000>;
+			no-map;
+		};
 
-	camsv4@1a053000 {
-		compatible = "mediatek,camsv4";
-		reg = <0 0x1a053000 0 0x1000>;
-		interrupts = <GIC_SPI 257 IRQ_TYPE_LEVEL_LOW>;
-	};
+		wifi-reserve-memory {
+			alignment = <0x0 0x1000000>;
+			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
+			compatible = "mediatek,wifi-reserve-memory";
+			size = <0x0 0x300000>;
+			no-map;
+		};
 
-	ccu@1a0b1000 {
-		compatible = "mediatek,ccu";
-		reg = <0 0x1a0b1000 0 0x10000>;
-		interrupts = <GIC_SPI 261 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&camsys CLK_CAM_CCU>,
-			<&scpsys SCP_SYS_CAM>;
-		clock-names = "CCU_CLK_CAM_CCU",
-			"CAM_PWR";
-#ifdef CONFIG_MTK_IOMMU_V2
-		iommus = <&iommu M4U_PORT_CAM_CCUG>;
-#endif
-	};
-
-	/* ATF logger SW IRQ number 328  = 32 + 296 */
-	atf_logger {
-		compatible = "mediatek,atf_logger";
-		interrupts = <GIC_SPI 296 IRQ_TYPE_EDGE_RISING>;
-	};
+		reserve-memory-sspm_share {
+			alignment = <0x0 0x10000>;
+			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
+			compatible = "mediatek,reserve-memory-sspm_share";
+			size = <0x0 0x510000>;
+			status = <0x6f6b6179>;
+			no-map;
+		};
 
-	/* AMMS SW IRQ number GIC:99 DTS:67*/
-	amms_control {
-		compatible = "mediatek,amms";
-		interrupts = <GIC_SPI 305 IRQ_TYPE_EDGE_RISING>;
-	};
+		zmc-default {
+			alignment = <0x0 0x1000000>;
+			alloc-ranges = <0x0 0xc0000000 0x4 0x0>;
+			compatible = "mediatek,zone_movable_cma";
+			size = <0x0 0x2d000000>;
+			status = "disabled";
+		};
 
-	odm: odm {
-		compatible = "simple-bus";
-		/* reserved for overlay by odm */
-	};
+		mblock-2-dramc-rk1 {
+			compatible = "mediatek,dramc-rk1";
+			reg = <0x1 0x3ffff000 0x0 0x1000>;
+			no-map;
+		};
 
-	memory_ssmr_features: memory-ssmr-features {
-		compatible = "mediatek,memory-ssmr-features";
-		svp-size = <0 0x10000000>;
-		iris-recognition-size = <0 0x10000000>;
-		2d_fr-size = <0 0>;
-		tui-size = <0 0x4000000>;
-		wfd-size = <0 0x4000000>;
-		prot-sharedmem-size = <0 0x8000000>;
-		ta-elf-size = <0 0x1000000>;
-		ta-stack-heap-size = <0 0x6000000>;
-		sdsp-tee-sharedmem-size = <0 0x1000000>;
-		sdsp-firmware-size = <0 0x1000000>;
-	};
-
-	radio_md_cfg: radio_md_cfg {
-		compatible = "mediatek,radio_md_cfg";
-	};
+		mblock-11-ram_console {
+			compatible = "mediatek,ram_console";
+			reg = <0x0 0x4d000000 0x0 0x10000>;
+			no-map;
+		};
 
+		mblock-6-atf-log-reserved {
+			compatible = "mediatek,atf-log-reserved";
+			reg = <0x0 0xbfe00000 0x0 0x40000>;
+			no-map;
+		};
 
+		mblock-8-SSPM-reserved {
+			compatible = "mediatek,SSPM-reserved";
+			reg = <0x0 0x7ff00000 0x0 0xc0000>;
+			no-map;
+		};
 
-	mt_charger: mt_charger {
-		compatible = "mediatek,mt-charger";
-	};
+		mblock-1-dramc-rk0 {
+			compatible = "mediatek,dramc-rk0";
+			reg = <0x0 0xbffff000 0x0 0x1000>;
+			no-map;
+		};
 
-	lk_charger: lk_charger {
-		compatible = "mediatek,lk_charger";
-		enable_anime;
-		/* enable_pe_plus; */
-		enable_pd20_reset;
-		power_path_support;
-		max_charger_voltage = <15000000>;
-		fast_charge_voltage = <3000000>;
+		consys-reserve-memory {
+			alignment = <0x0 0x1000000>;
+			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
+			compatible = "mediatek,consys-reserve-memory";
+			size = <0x0 0x400000>;
+			no-map;
+		};
 
-		/* charging current */
-		usb_charger_current = <500000>;
-		ac_charger_current = <2050000>;
-		ac_charger_input_current = <3200000>;
-		non_std_ac_charger_current = <500000>;
-		charging_host_charger_current = <1500000>;
-		ta_ac_charger_current = <3000000>;
-		pd_charger_current = <500000>;
+		mblock-12-pstore {
+			compatible = "mediatek,pstore";
+			reg = <0x0 0x4d010000 0x0 0xe0000>;
+			no-map;
+		};
 
-		/* battery temperature protection */
-		temp_t4_threshold = <50>;
-		temp_t3_threshold = <45>;
-		temp_t1_threshold = <0>;
-	};
+		mblock-14-framebuffer {
+			compatible = "mediatek,framebuffer";
+			reg = <0x0 0x7d9b0000 0x0 0x2250000>;
+			no-map;
+		};
 
-	charger: charger {
-		compatible = "mediatek,charger";
-		algorithm_name = "SwitchCharging";
-		/* enable_sw_jeita; */
-		/* enable_pe_plus; */
-		/* enable_pe_2; */
-		/* enable_pe_3; */
-		/* enable_pe_4; */
-		enable_type_c;
-		power_path_support;
-		enable_dynamic_mivr;
-		disable_pd_dual;
+		mblock-13-minirdump {
+			compatible = "mediatek,minirdump";
+			reg = <0x0 0x4d0f0000 0x0 0x10000>;
+			no-map;
+		};
 
-		/* common */
-		battery_cv = <4350000>;
-		max_charger_voltage = <15000000>;
-		min_charger_voltage = <4600000>;
-
-		/* dynamic mivr */
-		min_charger_voltage_1 = <4400000>;
-		min_charger_voltage_2 = <4200000>;
-		max_dmivr_charger_current = <1400000>;
-
-		/* charging current */
-		usb_charger_current_suspend = <0>;
-		usb_charger_current_unconfigured = <70000>;
-		usb_charger_current_configured = <500000>;
-		usb_charger_current = <500000>;
-		ac_charger_current = <2050000>;
-		ac_charger_input_current = <3200000>;
-		non_std_ac_charger_current = <500000>;
-		charging_host_charger_current = <1500000>;
-		apple_1_0a_charger_current = <650000>;
-		apple_2_1a_charger_current = <800000>;
-		ta_ac_charger_current = <3000000>;
-
-		/* sw jeita */
-		jeita_temp_above_t4_cv = <4240000>;
-		jeita_temp_t3_to_t4_cv = <4240000>;
-		jeita_temp_t2_to_t3_cv = <4340000>;
-		jeita_temp_t1_to_t2_cv = <4240000>;
-		jeita_temp_t0_to_t1_cv = <4040000>;
-		jeita_temp_below_t0_cv = <4040000>;
-		temp_t4_thres = <50>;
-		temp_t4_thres_minus_x_degree = <47>;
-		temp_t3_thres = <45>;
-		temp_t3_thres_minus_x_degree = <39>;
-		temp_t2_thres = <10>;
-		temp_t2_thres_plus_x_degree = <16>;
-		temp_t1_thres = <0>;
-		temp_t1_thres_plus_x_degree = <6>;
-		temp_t0_thres = <0>;
-		temp_t0_thres_plus_x_degree = <0>;
-		temp_neg_10_thres = <0>;
-
-		/* battery temperature protection */
-		enable_min_charge_temp;
-		min_charge_temp = <0>;
-		min_charge_temp_plus_x_degree = <6>;
-		max_charge_temp = <50>;
-		max_charge_temp_minus_x_degree = <47>;
-
-
-		/* PE */
-		pe_ichg_level_threshold = <1000000>; /* uA */
-		ta_ac_12v_input_current = <3200000>;
-		ta_ac_9v_input_current = <3200000>;
-		ta_ac_7v_input_current = <3200000>;
-
-		/* PE 2.0 */
-		pe20_ichg_level_threshold = <1000000>; /* uA */
-		ta_start_battery_soc = <0>;
-		ta_stop_battery_soc = <85>;
-
-		/* PE 4.0 */
-		high_temp_to_leave_pe40 = <46>;
-		high_temp_to_enter_pe40 = <39>;
-		low_temp_to_leave_pe40 = <10>;
-		low_temp_to_enter_pe40 = <16>;
-
-		/* PE 4.0 single charger*/
-		pe40_single_charger_input_current = <3000000>;
-		pe40_single_charger_current = <3000000>;
-
-		/* PE 4.0 dual charger*/
-		pe40_dual_charger_input_current = <3000000>;
-		pe40_dual_charger_chg1_current = <2000000>;
-		pe40_dual_charger_chg2_current = <2000000>;
-		pe40_stop_battery_soc = <80>;
-
-		/* PE 4.0 cable impedance (mohm) */
-		pe40_r_cable_1a_lower = <518>;
-		pe40_r_cable_2a_lower = <383>;
-		pe40_r_cable_3a_lower = <245>;
-
-		/* dual charger */
-		chg1_ta_ac_charger_current = <1500000>;
-		chg2_ta_ac_charger_current = <1500000>;
-		slave_mivr_diff = <100000>;
-		dual_polling_ieoc = <450000>;
-
-		/* cable measurement impedance */
-		cable_imp_threshold = <699>;
-		vbat_cable_imp_threshold = <3900000>; /* uV */
-
-		/* bif */
-		bif_threshold1 = <4250000>;
-		bif_threshold2 = <4300000>;
-		bif_cv_under_threshold2 = <4450000>;
-
-		/* PD */
-		pd_vbus_low_bound = <5000000>;
-		pd_vbus_upper_bound = <5000000>;
-		pd_ichg_level_threshold = <1000000>; /* uA */
-		pd_stop_battery_soc = <80>;
-
-		ibus_err = <14>;
-		vsys_watt = <5000000>;
-	};
-
-	pd_adapter: pd_adapter {
-		compatible = "mediatek,pd_adapter";
-		adapter_name = "pd_adapter";
+		reserve-memory-scp_share {
+			alignment = <0x0 0x1000000>;
+			alloc-ranges = <0x0 0x40000000 0x0 0x50000000>;
+			compatible = "mediatek,reserve-memory-scp_share";
+			size = <0x0 0xd00000>;
+			no-map;
+		};
+
+		ion-carveout-heap {
+			alignment = <0x0 0x1000>;
+			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
+			compatible = "mediatek,ion-carveout-heap";
+			size = <0x0 0x4000>;
+			no-map;
+		};
+
+		mblock-10-tee-log-reserved {
+			compatible = "mediatek,tee-log-reserved";
+			reg = <0x0 0xbfc00000 0x0 0x20000>;
+			no-map;
+		};
 	};
 
-	rt9465_slave_chr: rt9465_slave_chr {
-		compatible = "richtek,rt9465";
+	dbg_mdsys1@0d0c0000 {
+		compatible = "mediatek,dbg_mdsys1";
+		reg = <0x0 0xd0c0000 0x0 0x40000>;
 	};
 
-	rt-pd-manager {
-		compatible = "mediatek,rt-pd-manager";
+	disp_pwm@1100e000 {
+		compatible = "mediatek,disp_pwm";
+		reg = <0x0 0x1100e000 0x0 0x1000>;
 	};
 
-	subpmic_pmu_eint: mt6370_pmu_eint {
+	pmic_clock_buffer_ctrl {
+		mediatek,clkbuf-driving-current = <0x1 0x1 0x1 0x1 0x1 0x1 0x1>;
+		mediatek,clkbuf-quantity = <0x7>;
+		mediatek,clkbuf-config = <0x2 0x1 0x1 0x2 0x0 0x0 0x0>;
+		compatible = "mediatek,pmic_clock_buffer";
+		status = "okay";
+		phandle = <0xdc>;
 	};
 
-	tcpc_pd: tcpc_pd_eint {
+	snd_scp_spk {
+		compatible = "mediatek,snd_scp_spk";
+		phandle = <0xc8>;
 	};
 
-	irtx_pwm:irtx_pwm {
-		compatible = "mediatek,irtx-pwm";
-		pwm_ch = <0>;
-		pwm_data_invert = <0>;
+	disp_color0@1400f000 {
+		clock-names = "MDP_COLOR";
+		interrupts = <0x0 0xe9 0x8>;
+		clocks = <0x24 0xc>;
+		compatible = "mediatek,disp_color0";
+		reg = <0x0 0x1400f000 0x0 0x1000>;
+		phandle = <0x2b>;
 	};
 
-	pmic_clock_buffer_ctrl: pmic_clock_buffer_ctrl {
-		compatible = "mediatek,pmic_clock_buffer";
-		mediatek,clkbuf-quantity = <7>;
-		mediatek,clkbuf-config = <2 1 1 2 0 0 0>;
-		mediatek,clkbuf-driving-current = <1 1 1 1 1 1 1>;
+	spi3@11013000 {
+		clock-names = "parent-clk", "sel-clk", "spi-clk";
+		interrupts = <0x0 0x92 0x8>;
+		clocks = <0x12 0xb 0x12 0x5b 0x21 0x38>;
+		compatible = "mediatek,mt6765-spi";
+		reg = <0x0 0x11013000 0x0 0x1000>;
+		phandle = <0xc2>;
+		mediatek,pad-select = <0x0>;
 	};
 
-	touch: touch {
-		compatible = "mediatek,touch";
+	camb_clear@1a01d000 {
+		compatible = "mediatek,camb_clear";
+		reg = <0x0 0x1a01d000 0x0 0x1000>;
 	};
-	xiaomi_touch{
-		compatible = "xiaomi-touch";
-		status = "ok";
-		touch,name = "xiaomi-touch";
-    };
-/*
-	nfc:nfc {
-		compatible = "mediatek,nfc-gpio-v2";
-		gpio-rst = <159>;
-		gpio-rst-std = <&pio 159 0x0>;
-		gpio-irq = <9>;
-		gpio-irq-std = <&pio 9 0x0>;
-	};*/
-
-	irq_nfc: irq_nfc {
-		compatible = "mediatek,irq_nfc-eint";
+
+	mdcldma@10014000 {
+		mediatek,cldma_capability = <0x6>;
+		clock-names = "scp-sys-md1-main", "infra-cldma-bclk", "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md";
+		interrupts = <0x0 0xb4 0x4 0x0 0xa4 0x8 0x0 0xa5 0x8 0x0 0x4b 0x2>;
+		clocks = <0x22 0x0 0x21 0x32 0x21 0x29 0x21 0x2c 0x21 0x23 0x21 0x24 0x21 0x51 0x21 0x52>;
+		compatible = "mediatek,mdcldma";
+		mediatek,md_id = <0x0>;
+		reg = <0x0 0x10014000 0x0 0x1000 0x0 0x1021b000 0x0 0x1000 0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
+		phandle = <0xa4>;
 	};
-	/* NFC end */
 
-	smart_pa: smart_pa {
+	hacc@1000a000 {
+		interrupts = <0x0 0xcb 0x8>;
+		compatible = "mediatek,hacc";
+		reg = <0x0 0x1000a000 0x0 0x1000>;
 	};
 
-    board_id: board_id {
-		compatible = "mediatek,board_id";
+	dbg_apmcu_mp0@0d730000 {
+		compatible = "mediatek,dbg_apmcu_mp0";
+		reg = <0x0 0xd730000 0x0 0x1000>;
 	};
 
-	blk_thermal: blk_thermal {
+	blk_thermal {
+		io-channels = <0x23 0x4>;
 		compatible = "mediatek,blk_thermal_ntc";
-		io-channels = <&auxadc 4>;
-		io-channel-names = "blk_thermal-channel";
 		status = "okay";
+		phandle = <0xe1>;
+		io-channel-names = "blk_thermal-channel";
 	};
-	gpio_usage_mapping:gpio {
-		compatible = "mediatek,gpio_usage_mapping";
+
+	infra_dbgsystop_cpu0@0e000000 {
+		compatible = "mediatek,infra_dbgsystop_cpu0";
+		reg = <0x0 0xe000000 0x0 0x100000>;
 	};
 
-	md1_sim1_hot_plug_eint: md1_sim1_hot_plug_eint {
+	sspm@10440000 {
+		reg-names = "cfgreg", "mbox0_base", "mbox0_ctrl", "mbox1_base", "mbox1_ctrl", "mbox2_base", "mbox2_ctrl", "mbox3_base", "mbox3_ctrl", "mbox4_base", "mbox4_ctrl";
+		interrupts = <0x0 0xd7 0x4 0x0 0xda 0x4 0x0 0xdb 0x4 0x0 0xdc 0x4 0x0 0xdd 0x4 0x0 0xde 0x4>;
+		compatible = "mediatek,sspm";
+		interrupt-names = "ipc", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
+		reg = <0x0 0x10440000 0x0 0x10000 0x0 0x10450000 0x0 0x100 0x0 0x10451000 0x0 0x8 0x0 0x10460000 0x0 0x100 0x0 0x10461000 0x0 0x8 0x0 0x10470000 0x0 0x100 0x0 0x10471000 0x0 0x8 0x0 0x10480000 0x0 0x100 0x0 0x10481000 0x0 0x8 0x0 0x10490000 0x0 0x100 0x0 0x10491000 0x0 0x8>;
 	};
 
-	md1_sim2_hot_plug_eint: md1_sim2_hot_plug_eint {
+	dxcc_sec@10210000 {
+		interrupts = <0x0 0xb1 0x4>;
+		compatible = "mediatek,dxcc_sec";
+		reg = <0x0 0x10210000 0x0 0x1000>;
 	};
-};
 
-&i2c7 {
-	speaker_amp: speaker_amp@34 {
-		status = "disable";
+	mipi_rx_ana_csi1a@11c12000 {
+		#clock-cells = <0x1>;
+		compatible = "mediatek,mipi_rx_ana_csi1a", "syscon";
+		reg = <0x0 0x11c12000 0x0 0x1000>;
+		phandle = <0x60>;
 	};
-};
 
-&pio {
-	aud_clk_mosi_off: aud_clk_mosi_off {
-		pins_cmd0_dat {
-			pinmux = <PINMUX_GPIO136__FUNC_GPIO136>,
-				 <PINMUX_GPIO137__FUNC_GPIO137>;
-		};
+	dbg_apmcu_mp1@0db30000 {
+		compatible = "mediatek,dbg_apmcu_mp1";
+		reg = <0x0 0xdb30000 0x0 0x1000>;
 	};
 
-	aud_clk_mosi_on: aud_clk_mosi_on {
-		pins_cmd0_dat {
-			pinmux = <PINMUX_GPIO136__FUNC_AUD_CLK_MOSI>;
-			input-schmitt-enable;
-		};
-		pins_cmd1_dat {
-			pinmux = <PINMUX_GPIO137__FUNC_AUD_SYNC_MOSI>;
-			input-schmitt-enable;
-		};
+	disp_ovl0@1400b000 {
+		interrupts = <0x0 0xe6 0x8>;
+		compatible = "mediatek,disp_ovl0";
+		reg = <0x0 0x1400b000 0x0 0x1000>;
 	};
 
-	aud_clk_miso_off: aud_clk_miso_off {
-		pins_cmd0_dat {
-			pinmux = <PINMUX_GPIO140__FUNC_GPIO140>,
-				 <PINMUX_GPIO141__FUNC_GPIO141>;
-		};
+	io_cfg_bl@10002600 {
+		compatible = "mediatek,io_cfg_bl";
+		reg = <0x0 0x10002600 0x0 0x200>;
+		phandle = <0x18>;
 	};
 
-	aud_clk_miso_on: aud_clk_miso_on {
-		pins_cmd0_dat {
-			pinmux = <PINMUX_GPIO140__FUNC_AUD_CLK_MISO>;
-			input-schmitt-enable;
-		};
-		pins_cmd1_dat {
-			pinmux = <PINMUX_GPIO141__FUNC_AUD_SYNC_MISO>;
-			input-schmitt-enable;
+	i2c5@11016000 {
+		clock-div = <0x5>;
+		rsel_cfg = <0x90>;
+		eh_cfg = <0x30>;
+		mediatek,use-push-pull;
+		#address-cells = <0x1>;
+		scl-gpio-id = <0x30>;
+		sda-gpio-id = <0x31>;
+		clock-names = "main", "dma";
+		id = <0x5>;
+		interrupts = <0x0 0x93 0x8>;
+		clocks = <0x21 0xb 0x21 0x26>;
+		#size-cells = <0x0>;
+		clock-frequency = <0x33e140>;
+		compatible = "mediatek,i2c";
+		reg = <0x0 0x11016000 0x0 0x1000 0x0 0x11000580 0x0 0x80>;
+		mem_len = <0x200>;
+		aed = <0x1a>;
+		phandle = <0xb6>;
+		gpio_start = <0x10002600>;
+		pu_cfg = <0x60>;
+
+		subpmic_pmu@34 {
+			compatible = "mediatek,subpmic_pmu";
+			status = "okay";
+			reg = <0x34>;
+			phandle = <0x14a>;
 		};
 	};
 
-	aud_dat_mosi_off: aud_dat_mosi_off {
-		pins_cmd0_dat {
-			pinmux = <PINMUX_GPIO136__FUNC_GPIO136>;
-			input-enable;
-			slew-rate = <0>;
-			bias-disable;
-		};
-		pins_cmd1_dat {
-			pinmux = <PINMUX_GPIO137__FUNC_GPIO137>;
-			input-enable;
-			slew-rate = <0>;
-			bias-disable;
-		};
-		pins_cmd2_dat {
-			pinmux = <PINMUX_GPIO138__FUNC_GPIO138>;
-			input-enable;
-			slew-rate = <0>;
-			bias-disable;
-		};
-		pins_cmd3_dat {
-			pinmux = <PINMUX_GPIO139__FUNC_GPIO139>;
-			input-enable;
-			slew-rate = <0>;
-			bias-pull-down;
-		};
+	dsi0@14014000 {
+		interrupts = <0x0 0xee 0x8>;
+		compatible = "mediatek,dsi0";
+		reg = <0x0 0x14014000 0x0 0x1000>;
 	};
 
-	aud_dat_mosi_on: aud_dat_mosi_on {
-		pins_cmd0_dat {
-			pinmux = <PINMUX_GPIO136__FUNC_AUD_CLK_MOSI>;
-			//input-schmitt-enable;
-			drive-strength = <3>;
-		};
-		pins_cmd1_dat {
-			pinmux = <PINMUX_GPIO137__FUNC_AUD_SYNC_MOSI>;
-			//input-schmitt-enable;
-			drive-strength = <3>;
-		};
-		pins_cmd2_dat {
-			pinmux = <PINMUX_GPIO138__FUNC_AUD_DAT_MOSI0>;
-			//input-schmitt-enable;
-			drive-strength = <3>;
-		};
-		pins_cmd3_dat {
-			pinmux = <PINMUX_GPIO139__FUNC_AUD_DAT_MOSI1>;
-			//input-schmitt-enable;
-			drive-strength = <3>;
-		};
+	dsi_te {
+		interrupts = <0x2c 0x1 0x2c 0x1>;
+		interrupt-parent = <0x1e>;
+		compatible = "mediatek, dsi_te-eint";
+		status = "okay";
+		phandle = <0xca>;
 	};
 
-	aud_dat_miso_off: aud_dat_miso_off {
-		pins_cmd0_dat {
-			pinmux = <PINMUX_GPIO140__FUNC_GPIO140>;
-			input-enable;
-			slew-rate = <0>;
-			bias-disable;
-		};
-		pins_cmd1_dat {
-			pinmux = <PINMUX_GPIO141__FUNC_GPIO141>;
-			input-enable;
-			slew-rate = <0>;
-			bias-disable;
-		};
-		pins_cmd2_dat {
-			pinmux = <PINMUX_GPIO142__FUNC_GPIO142>;
-			input-enable;
-			slew-rate = <0>;
-			bias-disable;
-		};
-		pins_cmd3_dat {
-			pinmux = <PINMUX_GPIO143__FUNC_GPIO143>;
-			input-enable;
-			slew-rate = <0>;
-			bias-disable;
-		};
+	btif@1100c000 {
+		clock-names = "btifc", "apdmac";
+		interrupts = <0x0 0x85 0x8 0x0 0x73 0x8 0x0 0x8d 0x8>;
+		clocks = <0x21 0x1a 0x21 0x26>;
+		compatible = "mediatek,btif";
+		reg = <0x0 0x1100c000 0x0 0x1000 0x0 0x11000b80 0x0 0x80 0x0 0x11000c00 0x0 0x80>;
 	};
 
-	aud_dat_miso_on: aud_dat_miso_on {
-		pins_cmd0_dat {
-			pinmux = <PINMUX_GPIO140__FUNC_AUD_CLK_MISO>;
-			//input-schmitt-enable;
-			drive-strength = <3>;
-		};
-		pins_cmd1_dat {
-			pinmux = <PINMUX_GPIO141__FUNC_AUD_SYNC_MISO>;
-			//input-schmitt-enable;
-			drive-strength = <3>;
-		};
-		pins_cmd2_dat {
-			pinmux = <PINMUX_GPIO142__FUNC_AUD_DAT_MISO0>;
-			//input-schmitt-enable;
-			drive-strength = <3>;
-		};
-		pins_cmd3_dat {
-			pinmux = <PINMUX_GPIO143__FUNC_AUD_DAT_MISO1>;
-			//input-schmitt-enable;
-			drive-strength = <3>;
-		};
+	iocfg_4@10002800 {
+		compatible = "mediatek,iocfg_4";
+		reg = <0x0 0x10002800 0x0 0x200>;
 	};
 
-	aud_gpio_i2s0_off: aud_gpio_i2s0_off {
-		pins_cmd_dat {
-			pinmux = <PINMUX_GPIO40__FUNC_GPIO40>;
-		};
+	gce_mbox_svp@10238000 {
+		clock-names = "gce", "gce-timer";
+		interrupts = <0x0 0xaa 0x8 0x0 0xab 0x8>;
+		clocks = <0x21 0x9 0x21 0x18>;
+		#mbox-cells = <0x3>;
+		compatible = "mediatek,mailbox-gce-svp";
+		reg = <0x0 0x10238000 0x0 0x4000>;
+		phandle = <0x2f>;
 	};
 
-	aud_gpio_i2s0_on: aud_gpio_i2s0_on {
-		pins_cmd_dat {
-			pinmux = <PINMUX_GPIO40__FUNC_I2S0_DI>;
-		};
+	mcupm_sram1@10218000 {
+		compatible = "mediatek,mcupm_sram1";
+		reg = <0x0 0x10218000 0x0 0x1000>;
 	};
 
-	aud_gpio_i2s1_off: aud_gpio_i2s1_off {
+	seninf4@1a043000 {
+		compatible = "mediatek,seninf4";
+		reg = <0x0 0x1a043000 0x0 0x1000>;
 	};
 
-	aud_gpio_i2s1_on: aud_gpio_i2s1_on {
+	interrupt-controller {
+		#address-cells = <0x2>;
+		#redistributor-regions = <0x1>;
+		interrupts = <0x1 0x9 0x4>;
+		#size-cells = <0x2>;
+		interrupt-parent = <0x11>;
+		compatible = "arm,gic-v3";
+		#interrupt-cells = <0x3>;
+		reg = <0x0 0xc000000 0x0 0x40000 0x0 0xc040000 0x0 0x200000 0x0 0xc53a650 0x0 0x50>;
+		phandle = <0x11>;
+		interrupt-controller;
 	};
 
-	aud_gpio_i2s2_off: aud_gpio_i2s2_off {
+	md_auxadc {
+		io-channels = <0x23 0x2>;
+		compatible = "mediatek,md_auxadc";
+		phandle = <0xa5>;
+		io-channel-names = "md-channel";
 	};
 
-	aud_gpio_i2s2_on: aud_gpio_i2s2_on {
+	chipid@08000000 {
+		compatible = "mediatek,chipid";
+		reg = <0x0 0x8000000 0x0 0x4 0x0 0x8000004 0x0 0x4 0x0 0x8000008 0x0 0x4 0x0 0x800000c 0x0 0x4>;
 	};
 
-	aud_gpio_i2s3_off: aud_gpio_i2s3_off {
-		pins_cmd_dat {
-			pinmux = <PINMUX_GPIO37__FUNC_GPIO37>,
-				 <PINMUX_GPIO38__FUNC_GPIO38>,
-				 <PINMUX_GPIO36__FUNC_GPIO36>;
-		};
+	dcm {
+		compatible = "mediatek,dcm";
+		phandle = <0x70>;
 	};
 
-	aud_gpio_i2s3_on: aud_gpio_i2s3_on {
-		pins_cmd_dat {
-			pinmux = <PINMUX_GPIO37__FUNC_I2S3_LRCK>,
-				 <PINMUX_GPIO38__FUNC_I2S3_DO>,
-				 <PINMUX_GPIO36__FUNC_I2S3_BCK>;
-		};
+	mt_charger {
+		compatible = "mediatek,mt-charger";
+		phandle = <0xd4>;
 	};
 
-	vow_dat_miso_off: vow_dat_miso_off {
-		pins_cmd1_dat {
-			pinmux = <PINMUX_GPIO142__FUNC_GPIO142>;
-		};
+	memory {
+		tee_reserved_mem = <0xe0bf 0x0 0x400 0x0>;
+		lca_reserved_mem = <0x0 0x0 0x0 0x0>;
+		device_type = "memory";
+		orig_dram_info = <0x2000000 0x0 0x40 0x0 0x80 0x0 0xc0 0x0 0x80 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+		mblock_info = <0xf000000 0x0 0x40 0x0 0x800 0x0 0x0 0x0 0xc84b 0x0 0x0 0x0 0x0 0x0 0xd04b 0x0 0x3800 0x0 0x0 0x0 0x284c 0x0 0x1800 0x0 0x0 0x0 0x804c 0x0 0x6000 0x0 0x0 0x0 0xe64c 0x0 0x1a00 0x0 0x0 0x0 0x104d 0x0 0xf000 0x0 0x0 0x0 0x56 0x0 0x1a 0x0 0x0 0x0 0x75 0x0 0x9b07 0x0 0x0 0x0 0xe07f 0x0 0x1000 0x0 0x0 0x0 0x80 0x0 0xc03f 0x0 0x0 0x0 0xc2bf 0x0 0x1e00 0x0 0x0 0x0 0xe4bf 0x0 0x1300 0x0 0x0 0x0 0xffbf 0x0 0xf00000 0x0 0x0 0x0 0xc0 0x0 0xf0ff7f 0x0 0x1000000 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x99999999 0x2000000 0x15000000 0x0 0xf0ffbf 0x0 0x100000 0x0 0x0 0x6472616d 0x632d726b 0x30006472 0x616d632d 0x726b3100 0x6472616d 0x632d726b 0x32006472 0x616d632d 0x726b3300 0x5b455252 0x4f525d20 0x30782578 0x3a0a0020 0x20206d6f 0x64756c65 0x20202020 0x3a203078 0x25780a00 0x2020206c 0x6576656c 0x315f6572 0x723a2030 0x7825780a 0x202020 0x6c657665 0x6c325f65 0x72723a20 0x30782578 0xa005354 0x2f465400 0x4853005b 0x0 0xf0ff3f 0x1000000 0x100000 0x0 0x0 0x6472616d 0x632d726b 0x31006472 0x616d632d 0x726b3200 0x6472616d 0x632d726b 0x33005b45 0x52524f52 0x5d203078 0x25783a0a 0x202020 0x6d6f6475 0x6c652020 0x20203a20 0x30782578 0xa002020 0x206c6576 0x656c315f 0x6572723a 0x20307825 0x780a0020 0x20206c65 0x76656c32 0x5f657272 0x3a203078 0x25780a00 0x53542f46 0x54004853 0x5b4932 0x435d2025 0x643a2069 0x0 0xfc7f 0x0 0x400 0x0 0x1000000 0x6c6f675f 0x73746f72 0x65002573 0x3a647261 0x6d206c6f 0x6720616c 0x6c6f6361 0x74696f6e 0x20657272 0x6f72210a 0x25733a 0x7372616d 0x5f686561 0x64657220 0x30782578 0x2c736967 0x20307825 0x782c2073 0x72616d5f 0x6472616d 0x5f627566 0x66203078 0x25782c20 0x6275665f 0x61646472 0x20307825 0x780a0025 0x733a2063 0x6865636b 0x206f6e63 0x652c2073 0x69672076 0x0 0xe04c 0x0 0x600 0x0 0x0 0x6174662d 0x72657365 0x72766564 0x617466 0x5f647261 0x6d5f7265 0x733a3078 0x25782c20 0x73686f75 0x6c643a30 0x7825782c 0x20617373 0x65727421 0xa002f68 0x6f6d652f 0x776f726b 0x2f6c616e 0x63656c6f 0x742d722d 0x73746162 0x6c652d62 0x75696c64 0x2d6e6f72 0x6d616c2f 0x76656e64 0x6f722f6d 0x65646961 0x74656b2f 0x70726f70 0x72696574 0x6172792f 0x626f6f74 0x0 0xf7bf 0x0 0x800 0x0 0x0 0x6174662d 0x72616d64 0x756d702d 0x72657365 0x72766564 0x617466 0x2d6c6f67 0x2d726573 0x65727665 0x64002573 0x20466169 0x6c20746f 0x20616c6c 0x6f636174 0x65206174 0x66206c6f 0x67206275 0x66666572 0x3a203078 0x25782c20 0x30782578 0xa002573 0x205b425d 0x5352414d 0x524f4d20 0x5345435f 0x41444452 0x3a307825 0x782c2053 0x45435f41 0x44445231 0x3a307825 0x0 0xe0bf 0x0 0x400 0x0 0x0 0x6174662d 0x6c6f672d 0x72657365 0x72766564 0x257320 0x4661696c 0x20746f20 0x616c6c6f 0x63617465 0x20617466 0x206c6f67 0x20627566 0x6665723a 0x20307825 0x782c2030 0x7825780a 0x257320 0x5b425d53 0x52414d52 0x4f4d2053 0x45435f41 0x4444523a 0x30782578 0x2c205345 0x435f4144 0x4452313a 0x30782578 0x2c205345 0x435f4144 0x4452323a 0x30782578 0xa005b54 0x0 0xc07f 0x0 0x2000 0x0 0x0 0x7465652d 0x7365636d 0x656d005b 0x25735d20 0x6d626c6f 0x636b2072 0x65736572 0x76652066 0x61696c65 0x64210a00 0x5b25735d 0x20307825 0x782d3078 0x25780a00 0x5b25735d 0x20736563 0x6d656d20 0x74616773 0x20617265 0x206e6f74 0x20707265 0x70617265 0x64210a00 0x5b25735d 0x20307825 0x782d3078 0x25782028 0x72657329 0xa005b25 0x735d206e 0x6f207370 0x61636520 0x0 0xf07f 0x0 0xc00 0x0 0x0 0x5353504d 0x2d726573 0x65727665 0x64002573 0x20535350 0x4d207061 0x72742e20 0x6e6f7420 0x666f756e 0x640a0025 0x73205353 0x504d2070 0x6172742e 0x206c6f61 0x64206661 0x696c0a00 0x25732053 0x53504d20 0x70617274 0x6974696f 0x6e206d69 0x7373696e 0x67202d20 0x504d3a30 0x7825782c 0x20444d3a 0x30782578 0x20284030 0x78257829 0xa002573 0x20576172 0x6e696e67 0x0 0x70 0x0 0x5 0x0 0x0 0x7465652d 0x72657365 0x72766564 0x257320 0x4661696c 0x20746f20 0x616c6c6f 0x63617465 0x20736563 0x75726520 0x6d656d6f 0x72792061 0x74206669 0x78656420 0x61646472 0x6573733a 0x20307825 0x780a005b 0x545a5f49 0x4e49545d 0x746565 0x2d6c6f67 0x2d726573 0x65727665 0x64004661 0x696c2074 0x6f20616c 0x6c6f6361 0x74652074 0x6565206c 0x6f672062 0x75666665 0x0 0xc0bf 0x0 0x200 0x0 0x0 0x7465652d 0x6c6f672d 0x72657365 0x72766564 0x466169 0x6c20746f 0x20616c6c 0x6f636174 0x65207465 0x65206c6f 0x67206275 0x66666572 0x3a203078 0x25782c20 0x30782578 0xa002573 0x20466169 0x6c20746f 0x20616c6c 0x6f636174 0x65207365 0x63757265 0x206d656d 0x6f72793a 0x20307825 0x782c2030 0x7825780a 0x617466 0x2d726573 0x65727665 0x64006174 0x665f6472 0x0 0x84c 0x0 0x2000 0x0 0x1000000 0x706c2d62 0x6f6f7461 0x72670070 0x6c5f626f 0x6f746172 0x675f7265 0x733a3078 0x25782c20 0x73686f75 0x6c643a30 0x7825782c 0x20617373 0x65727421 0xa002f68 0x6f6d652f 0x776f726b 0x2f6c616e 0x63656c6f 0x742d722d 0x73746162 0x6c652d62 0x75696c64 0x2d6e6f72 0x6d616c2f 0x76656e64 0x6f722f6d 0x65646961 0x74656b2f 0x70726f70 0x72696574 0x6172792f 0x626f6f74 0x0 0x4d 0x0 0x100 0x0 0x0 0x72616d5f 0x636f6e73 0x6f6c6500 0x25732046 0x4154414c 0x3a25730a 0x52414d 0x5f434f4e 0x534f4c45 0x726573 0x65727665 0x20647261 0x6d206d65 0x6d6f7279 0x20666169 0x6c656400 0x7073746f 0x72650072 0x65736572 0x76652070 0x73746f72 0x65206d65 0x6d6f7279 0x20666169 0x6c656400 0x6d696e69 0x7264756d 0x70007265 0x73657276 0x65206d69 0x6e697264 0x756d7020 0x0 0x14d 0x0 0xe00 0x0 0x0 0x7073746f 0x72650072 0x65736572 0x76652070 0x73746f72 0x65206d65 0x6d6f7279 0x20666169 0x6c656400 0x6d696e69 0x7264756d 0x70007265 0x73657276 0x65206d69 0x6e697264 0x756d7020 0x6d656d6f 0x72792066 0x61696c65 0x64002573 0x20776474 0x20737461 0x74757320 0x28307825 0x78293d30 0x7825780a 0x257320 0x7573696e 0x67205352 0x414d0a00 0x25732075 0x73696e67 0x0 0xf4d 0x0 0x100 0x0 0x0 0x6d696e69 0x7264756d 0x70007265 0x73657276 0x65206d69 0x6e697264 0x756d7020 0x6d656d6f 0x72792066 0x61696c65 0x64002573 0x20776474 0x20737461 0x74757320 0x28307825 0x78293d30 0x7825780a 0x257320 0x7573696e 0x67205352 0x414d0a00 0x25732075 0x73696e67 0x20445241 0x4d0a0025 0x73206465 0x66207479 0x70653a25 0x640a005b 0x706c5d20 0x756e6b6e 0x6f776e20 0x0 0x404c 0x0 0x4000 0x0 0x0 0x6c6b5f61 0x6464725f 0x6d620000 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x4e 0x0 0x8 0x0 0x0 0x73637261 0x7463685f 0x61646472 0x5f6d6200 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x9b7d 0x0 0x2502 0x0 0x0 0x6672616d 0x65627566 0x66657200 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x9b7c 0x0 0x1 0x0 0x0 0x6c6f676f 0x5f64625f 0x61646472 0x5f706100 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0xc84b 0x0 0x800 0x0 0x1000000 0x6474625f 0x6b65726e 0x656c5f61 0x6464725f 0x6d620000 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x840 0x0 0xc007 0x0 0x0 0x6b65726e 0x656c5f61 0x6464725f 0x6d620000 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0xc847 0x0 0x4 0x0 0x0 0x72616d64 0x69736b5f 0x61646472 0x5f6d6200 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+		reg = <0x0 0x40000000 0x1 0x0>;
 	};
 
-	vow_dat_miso_on: vow_dat_miso_on {
-		pins_cmd1_dat {
-			pinmux = <PINMUX_GPIO142__FUNC_VOW_DAT_MISO>;
-		};
+	dbg_apmcu_mp0@0d520000 {
+		compatible = "mediatek,dbg_apmcu_mp0";
+		reg = <0x0 0xd520000 0x0 0x1000>;
 	};
 
-	vow_clk_miso_off: vow_clk_miso_off {
-		pins_cmd3_dat {
-			pinmux = <PINMUX_GPIO143__FUNC_GPIO143>;
-		};
+	gauge_timer {
+		compatible = "mediatek,gauge_timer_service";
 	};
 
-	vow_clk_miso_on: vow_clk_miso_on {
-		pins_cmd3_dat {
-			pinmux = <PINMUX_GPIO143__FUNC_VOW_CLK_MISO>;
-		};
+	radio_md_cfg {
+		compatible = "mediatek,radio_md_cfg";
+		phandle = <0xd3>;
 	};
 
+	mt6358_gauge {
+		gauge_name = "gauge";
+		compatible = "mediatek,mt6358_gauge";
+		alias_name = "MT6358";
+	};
 
-	reverse_high: reverse_high {
-		pins_cmd_dat {
-			pinmux = <PINMUX_GPIO91__FUNC_GPIO91>;
-			slew-rate = <1>;
-			output-high;
-		};
+	dbg_apmcu_mp1@0d830000 {
+		compatible = "mediatek,dbg_apmcu_mp1";
+		reg = <0x0 0xd830000 0x0 0x1000>;
 	};
 
-	reverse_low: reverse_low {
-		pins_cmd_dat {
-			pinmux = <PINMUX_GPIO91__FUNC_GPIO91>;
-			slew-rate = <1>;
-			output-low;
-		};
+	audio@11220000 {
+		#clock-cells = <0x1>;
+		compatible = "mediatek,audio", "syscon";
+		reg = <0x0 0x11220000 0x0 0x1000>;
+		phandle = <0x3e>;
+	};
+
+	md_ccif0@1020a000 {
+		compatible = "mediatek,md_ccif0";
+		reg = <0x0 0x1020a000 0x0 0x1000>;
+	};
+
+	infra_dbgsystop_cpu1@0e100000 {
+		compatible = "mediatek,infra_dbgsystop_cpu1";
+		reg = <0x0 0xe100000 0x0 0x100000>;
 	};
-};
 
-/* move shiva tp dts config to here to avoid boot up error */
-#ifdef CONFIG_TARGET_PRODUCT_SHIVACOMMON
-&spi0 {
-	status = "ok";
-
-	/* Novatek device tree node */
-	novatek36672@0 {
-	compatible = "novatek36672,NVT-ts-spi","focaltech8719P,FTS-ts-spi";
-	reg = <0>; //Same as CS ID
-	status = "ok";
-
-	spi-max-frequency = <8000000>;	//4800000,9600000,15000000,19200000
-	novatek,reset-gpio = <&pio 92 0x00>;
-	novatek,irq-gpio = <&pio 1 0x2001>;
-
-	/* 525 */
-	//novatek,swrst-n8-addr = <0x01F01A>;
-
-	/* 672A, 525B, 675, 526, 672C */
-	novatek,swrst-n8-addr = <0x03F0FE>;
-	novatek,spi-rd-fast-addr = <0x03F310>;
-
-	/* MP */
-		novatek,mp-support-dt;
-
-		novatek-mp-criteria-5932@0 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			compatible = "novatek-mp-criteria-5932";
-
-			/* MP Config */
-			IC_X_CFG_SIZE = <16>;
-			IC_Y_CFG_SIZE = <36>;
-			IC_KEY_CFG_SIZE = <4>;
-			X_Channel = <16>;
-			Y_Channel = <36>;
-			AIN_X = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15>;
-			AIN_Y = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
-						18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35>;
-			AIN_KEY = <0 1 2 0xFF>;
-
-			/* MP Criteria */
-			PS_Config_Lmt_Short_Rawdata_P = <
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000	14000
-				14008 14008 14008>;
-
-			PS_Config_Lmt_Short_Rawdata_N = <
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300	11300
-				10000 10000 10000>;
-
-			PS_Config_Lmt_Open_Rawdata_P = <
-				2674	4147	4159	4212	4166	4193	3576	65535	65535	3653	4213	4269	4239	4318	4215	2773
-				4095	4182	4119	4177	4127	4160	4110	4264	4218	4207	4161	4208	4180	4257	4226	4231
-				4204	4208	4147	4201	4151	4192	4141	4168	4168	4237	4194	4240	4216	4291	4253	4321
-				4178	4212	4152	4208	4156	4197	4140	4166	4175	4241	4206	4249	4227	4297	4263	4310
-				4201	4224	4168	4220	4160	4201	4146	4173	4194	4260	4226	4265	4246	4314	4276	4326
-				4201	4230	4177	4229	4168	4208	4150	4174	4191	4254	4221	4262	4243	4309	4273	4330
-				4211	4245	4187	4239	4179	4224	4163	4187	4206	4264	4236	4279	4258	4324	4288	4320
-				4212	4246	4189	4239	4182	4225	4163	4187	4212	4268	4243	4287	4265	4328	4296	4324
-				4221	4234	4178	4226	4171	4217	4154	4175	4210	4265	4240	4286	4260	4321	4287	4329
-				4221	4243	4188	4232	4178	4222	4157	4184	4232	4272	4234	4296	4269	4325	4293	4324
-				4203	4248	4196	4236	4178	4225	4159	4189	4234	4278	4239	4300	4277	4335	4297	4325
-				4208	4253	4204	4246	4187	4231	4165	4196	4235	4278	4239	4301	4274	4330	4293	4324
-				4208	4248	4198	4239	4182	4227	4159	4189	4231	4273	4239	4301	4272	4330	4295	4321
-				4211	4257	4204	4244	4185	4232	4163	4201	4240	4282	4249	4311	4277	4334	4295	4307
-				4202	4236	4197	4234	4174	4218	4151	4194	4237	4282	4248	4310	4276	4334	4288	4287
-				4207	4243	4199	4239	4178	4222	4161	4201	4225	4265	4235	4296	4258	4320	4271	4284
-				4193	4235	4192	4230	4170	4213	4152	4208	4204	4253	4222	4284	4249	4306	4253	4284
-				4194	4224	4183	4222	4163	4208	4147	4201	4213	4253	4222	4283	4243	4302	4248	4287
-				4188	4229	4183	4222	4163	4208	4147	4199	4207	4250	4221	4282	4239	4297	4244	4273
-				4165	4224	4178	4218	4157	4204	4144	4196	4202	4241	4213	4273	4230	4290	4234	4272
-				4168	4206	4156	4197	4137	4185	4126	4177	4191	4239	4204	4263	4220	4279	4218	4272
-				4166	4192	4146	4183	4121	4166	4112	4157	4185	4237	4202	4259	4213	4276	4213	4260
-				4149	4191	4140	4179	4117	4166	4113	4164	4180	4236	4201	4257	4213	4272	4217	4239
-				4132	4179	4128	4168	4103	4152	4100	4151	4173	4231	4194	4251	4203	4262	4206	4236
-				4130	4169	4121	4165	4103	4150	4099	4149	4156	4216	4173	4229	4184	4239	4184	4221
-				4119	4150	4103	4145	4083	4133	4085	4133	4155	4212	4173	4229	4180	4236	4182	4212
-				4108	4155	4103	4146	4083	4133	4084	4133	4136	4199	4155	4211	4165	4216	4163	4206
-				4089	4131	4080	4119	4057	4114	4061	4112	4122	4185	4138	4192	4146	4199	4150	4191
-				4094	4116	4062	4103	4041	4095	4044	4093	4116	4178	4133	4188	4145	4196	4147	4170
-				4074	4099	4047	4089	4027	4080	4027	4076	4098	4159	4114	4171	4130	4180	4132	4157
-				4058	4089	4033	4076	4017	4072	4023	4074	4072	4133	4089	4145	4103	4154	4107	4145
-				3738	4081	3731	4070	3714	4064	3717	4062	3765	4126	3776	4136	3792	4142	3797	4128
-				3736	3751	3699	3743	3685	3733	3689	3741	3754	3806	3765	3823	3782	3832	3788	3835
-				3728	3737	3686	3731	3672	3719	3677	3724	3733	3785	3743	3802	3759	3810	3770	3864
-				3610	3719	3667	3712	3655	3700	3663	3712	3718	3768	3727	3785	3740	3792	3752	3714
-				2202	3661	3672	3721	3661	3708	3666	3716	3740	3787	3747	3808	3765	3813	3713	2301
-				5120 5120 5120>;
-
-			PS_Config_Lmt_Open_Rawdata_N = <
-				1537	2384	2390	2421	2395	2410	2055	(-65535)	(-65535)	2100	2422	2454	2436	2482	2422	1594
-				2354	2403	2368	2400	2372	2391	2363	2451	2425	2418	2392	2419	2403	2446	2429	2432
-				2417	2419	2384	2414	2386	2409	2380	2395	2395	2436	2411	2437	2423	2466	2444	2484
-				2401	2421	2387	2419	2389	2412	2379	2395	2400	2438	2417	2442	2430	2470	2450	2477
-				2414	2427	2395	2425	2391	2414	2383	2398	2411	2449	2429	2452	2441	2479	2457	2487
-				2414	2431	2400	2430	2395	2419	2385	2399	2409	2445	2426	2449	2438	2476	2456	2489
-				2420	2440	2406	2436	2402	2427	2392	2406	2417	2451	2435	2460	2447	2485	2465	2483
-				2421	2441	2408	2436	2403	2428	2392	2406	2421	2453	2438	2464	2452	2487	2469	2485
-				2426	2433	2401	2429	2398	2424	2387	2400	2419	2452	2437	2463	2449	2484	2464	2488
-				2426	2438	2407	2433	2401	2427	2390	2405	2433	2455	2433	2469	2454	2486	2468	2485
-				2416	2441	2411	2435	2401	2428	2390	2408	2433	2459	2436	2471	2458	2492	2470	2486
-				2419	2444	2417	2441	2406	2432	2394	2411	2434	2459	2436	2472	2457	2489	2468	2485
-				2419	2441	2413	2436	2403	2430	2390	2408	2432	2456	2436	2472	2455	2489	2468	2484
-				2420	2446	2417	2439	2406	2433	2392	2414	2437	2461	2442	2478	2458	2491	2468	2476
-				2415	2435	2412	2433	2399	2425	2386	2411	2436	2461	2441	2477	2457	2491	2465	2464
-				2418	2438	2414	2436	2401	2427	2392	2414	2428	2452	2434	2469	2447	2483	2454	2463
-				2410	2434	2409	2431	2397	2422	2387	2419	2417	2444	2427	2463	2442	2475	2444	2463
-				2411	2427	2404	2427	2392	2419	2384	2414	2422	2444	2427	2462	2438	2473	2441	2464
-				2407	2430	2404	2427	2392	2419	2384	2414	2418	2443	2426	2461	2436	2470	2439	2456
-				2394	2427	2401	2425	2390	2417	2381	2411	2415	2438	2422	2456	2431	2465	2433	2455
-				2395	2417	2389	2412	2378	2406	2371	2400	2409	2436	2417	2450	2425	2460	2425	2455
-				2395	2409	2383	2404	2368	2395	2363	2390	2406	2436	2415	2448	2422	2457	2422	2449
-				2384	2409	2379	2402	2366	2395	2364	2393	2403	2435	2414	2446	2422	2455	2424	2436
-				2375	2402	2373	2395	2358	2387	2357	2386	2398	2432	2411	2444	2416	2449	2417	2435
-				2373	2396	2368	2394	2358	2385	2356	2384	2389	2423	2398	2430	2405	2436	2405	2426
-				2368	2385	2358	2382	2346	2376	2348	2376	2388	2421	2398	2430	2403	2435	2403	2421
-				2361	2388	2358	2383	2346	2376	2347	2376	2377	2414	2388	2420	2394	2423	2392	2417
-				2350	2374	2345	2368	2332	2365	2334	2363	2369	2406	2379	2409	2383	2414	2385	2409
-				2353	2365	2335	2358	2322	2354	2325	2352	2365	2401	2376	2407	2382	2411	2384	2397
-				2341	2356	2326	2350	2314	2345	2314	2343	2355	2390	2365	2398	2373	2403	2375	2390
-				2333	2350	2318	2343	2308	2341	2312	2341	2341	2376	2350	2382	2358	2387	2360	2382
-				2149	2346	2144	2339	2135	2336	2136	2335	2164	2371	2171	2377	2179	2381	2182	2373
-				2147	2156	2126	2152	2118	2146	2120	2150	2157	2187	2164	2198	2173	2203	2177	2204
-				2143	2148	2119	2144	2111	2138	2114	2141	2146	2176	2152	2185	2160	2190	2167	2221
-				2075	2138	2108	2133	2100	2127	2106	2133	2137	2165	2142	2176	2149	2179	2157	2135
-				1265	2104	2111	2138	2104	2131	2107	2135	2149	2176	2154	2189	2164	2192	2134	1322
-				(-511) (-511) (-511)>;
-
-			PS_Config_Lmt_FW_Rawdata_P = <
-				2052	2052	2067	2067	2072	2057	2068	2059	2077	2061	2043	2089	2041	2046	2094	2080
-				2078	2035	2024	2083	2089	2024	2011	2095	2093	2046	2054	2095	2041	2047	2074	2073
-				2052	2082	2046	2067	2061	2056	2065	2056	2078	2052	2041	2063	2072	2044	2070	2043
-				2054	2077	2077	2046	2067	2072	2044	2048	2072	2056	2070	2069	2052	2043	2067	2038
-				2055	2056	2093	2038	2090	2067	2074	2086	2081	2054	2083	2041	2067	2074	2065	2077
-				2047	2087	2103	2083	2026	2115	2104	2112	2052	2102	2033	2096	2034	2102	2055	2026
-				2061	2091	2016	2130	2003	2051	2009	2076	2043	1999	2098	2042	2102	2042	2064	2017
-				2015	2057	2099	2054	2056	2070	2055	2068	2077	2029	2085	2050	2077	2054	2085	2078
-				2018	2055	2055	2039	2082	2065	2054	2080	2061	2112	2070	2031	2069	2089	2069	2015
-				2072	2059	2083	2099	2044	2052	2051	2048	2026	2085	2034	2099	2029	2087	2078	2068
-				2055	2068	2056	2043	2064	2026	2065	2076	2056	2081	2046	2037	2061	2069	2052	2073
-				2055	2065	2047	2060	2060	2034	2067	2069	2089	2103	2028	2025	2085	2093	2026	2063
-				2044	2064	2050	2067	2038	2025	2039	2051	2063	2047	2074	2063	2060	2051	2051	2064
-				2037	2057	2073	2093	2038	2034	2061	2098	2072	2089	2054	2051	2055	2044	2070	2005
-				2025	2026	2076	2028	2093	2090	2031	2086	2096	2093	2061	2054	2067	2054	2069	2044
-				2047	2064	2059	2060	2039	2037	2074	2081	2086	2083	2050	2022	2087	2063	2035	2042
-				2050	2061	2082	2031	2065	2073	2070	2059	2035	2100	2026	2033	2103	2030	2057	2038
-				2059	2064	2056	2082	2078	2082	2047	2074	2076	2059	2073	2050	2061	2085	2031	2059
-				2055	2041	2077	2069	2090	2070	2029	2068	2043	2052	2067	2080	2043	2065	2055	2089
-				2021	2067	2083	2048	2056	2065	2085	2042	2064	2052	2073	2081	2050	2074	2063	2063
-				2056	2056	2031	2085	2035	2056	2061	2061	2039	2061	2050	2046	2063	2052	2076	2025
-				2054	2082	2060	2064	2056	2102	2073	2078	2061	2081	2055	2057	2065	2037	2070	2059
-				2030	2057	2044	2086	2030	2029	2078	2100	2096	2018	2102	2020	2082	2099	2038	2050
-				2060	2081	2037	2090	2034	2072	2089	2015	2041	2041	2072	2035	2048	2094	2047	2050
-				2042	2102	2034	2046	2034	2074	2037	2052	2042	2052	2041	2063	2055	2052	2043	2037
-				2013	2039	2067	2057	2067	2059	2056	2078	2074	2095	2060	2102	2069	2057	2072	2070
-				2031	2080	2035	2080	2048	2072	2064	2085	2064	2082	2070	2073	2087	2082	2041	2065
-				2048	2051	2052	2057	2082	2037	2067	2065	2090	2051	2077	2050	2048	2083	2044	2090
-				2033	2060	2067	2070	2080	2051	2039	2096	2044	2080	2030	2077	2046	2082	2052	2046
-				2047	2074	2024	2087	2041	2061	2096	2069	2059	2055	2064	2068	2082	2041	2035	2060
-				2044	2093	2050	2068	2034	2050	2060	2051	2067	2096	2068	2093	2052	2035	2100	2103
-				2077	2022	2070	2042	2076	2007	2022	2024	2044	2081	2043	2041	2063	2072	2034	2070
-				2074	2060	2096	2050	2065	2056	2087	2041	2052	2057	2060	2078	2048	2085	2082	2059
-				2076	2100	2078	2026	2113	2022	2009	2047	2061	2051	2054	2089	2103	2065	2016	2060
-				2061	2044	2074	2061	2093	2061	2050	2042	2077	2086	2094	2024	2087	2030	2077	2050
-				2078	2060	2018	2035	2074	2030	2078	2064	2073	2048	2038	2076	2090	2048	2068	2065
-				2560 2560 2560>;
-
-			PS_Config_Lmt_FW_Rawdata_N = <
-				1105	1105	1113	1113	1115	1108	1113	1108	1118	1110	1100	1124	1099	1101	1127	1120
-				1119	1096	1089	1122	1124	1089	1082	1128	1127	1101	1106	1128	1099	1102	1117	1116
-				1105	1121	1101	1113	1110	1107	1112	1107	1119	1105	1099	1110	1115	1101	1115	1100
-				1106	1118	1118	1101	1113	1115	1101	1103	1115	1107	1115	1114	1105	1100	1113	1097
-				1106	1107	1127	1097	1125	1113	1117	1123	1120	1106	1122	1099	1113	1117	1112	1118
-				1102	1124	1132	1122	1091	1138	1133	1137	1105	1131	1094	1129	1095	1131	1106	1091
-				1110	1126	1085	1147	1078	1104	1082	1117	1100	1076	1129	1099	1131	1099	1111	1086
-				1085	1108	1130	1106	1107	1115	1106	1113	1118	1092	1122	1103	1118	1106	1122	1119
-				1087	1106	1106	1098	1121	1112	1106	1120	1110	1137	1115	1094	1114	1124	1114	1085
-				1115	1108	1122	1130	1101	1105	1104	1103	1091	1122	1095	1130	1092	1124	1119	1113
-				1106	1113	1107	1100	1111	1091	1112	1117	1107	1120	1101	1096	1110	1114	1105	1116
-				1106	1112	1102	1109	1109	1095	1113	1114	1124	1132	1092	1090	1122	1127	1091	1110
-				1101	1111	1103	1113	1097	1090	1098	1104	1110	1102	1117	1110	1109	1104	1104	1111
-				1096	1108	1116	1127	1097	1095	1110	1129	1115	1124	1106	1104	1106	1101	1115	1080
-				1090	1091	1117	1092	1127	1125	1094	1123	1129	1127	1110	1106	1113	1106	1114	1101
-				1102	1111	1108	1109	1098	1096	1117	1120	1123	1122	1103	1089	1124	1110	1096	1099
-				1103	1110	1121	1094	1112	1116	1115	1108	1096	1131	1091	1094	1132	1093	1108	1097
-				1108	1111	1107	1121	1119	1121	1102	1117	1117	1108	1116	1103	1110	1122	1094	1108
-				1106	1099	1118	1114	1125	1115	1092	1113	1100	1105	1113	1120	1100	1112	1106	1124
-				1088	1113	1122	1103	1107	1112	1122	1099	1111	1105	1116	1120	1103	1117	1110	1110
-				1107	1107	1094	1122	1096	1107	1110	1110	1098	1110	1103	1101	1110	1105	1117	1090
-				1106	1121	1109	1111	1107	1131	1116	1119	1110	1120	1106	1108	1112	1096	1115	1108
-				1093	1108	1101	1123	1093	1092	1119	1131	1129	1087	1131	1087	1121	1130	1097	1103
-				1109	1120	1096	1125	1095	1115	1124	1085	1099	1099	1115	1096	1103	1127	1102	1103
-				1099	1131	1095	1101	1095	1117	1096	1105	1099	1105	1099	1110	1106	1105	1100	1096
-				1084	1098	1113	1108	1113	1108	1107	1119	1117	1128	1109	1131	1114	1108	1115	1115
-				1094	1120	1096	1120	1103	1115	1111	1122	1111	1121	1115	1116	1124	1121	1099	1112
-				1103	1104	1105	1108	1121	1096	1113	1112	1125	1104	1118	1103	1103	1122	1101	1125
-				1094	1109	1113	1115	1120	1104	1098	1129	1101	1120	1093	1118	1101	1121	1105	1101
-				1102	1117	1089	1124	1099	1110	1129	1114	1108	1106	1111	1113	1121	1099	1096	1109
-				1101	1127	1103	1113	1095	1103	1109	1104	1113	1129	1113	1127	1105	1096	1131	1132
-				1118	1089	1115	1099	1117	1080	1089	1089	1101	1120	1100	1099	1110	1115	1095	1115
-				1117	1109	1129	1103	1112	1107	1124	1099	1105	1108	1109	1119	1103	1122	1121	1108
-				1117	1131	1119	1091	1138	1089	1082	1102	1110	1104	1106	1124	1132	1112	1085	1109
-				1110	1101	1117	1110	1127	1110	1103	1099	1118	1123	1127	1089	1124	1093	1118	1103
-				1119	1109	1087	1096	1117	1093	1119	1111	1116	1103	1097	1117	1125	1103	1113	1112
-				240 240 240>;
-
-			PS_Config_Lmt_FW_CC_P = <
-				112	125	124	122	121	120	119	65535	65535	125	122	122	122	124	124	110
-				126	115	112	110	110	110	110	110	115	114	111	110	111	112	112	115
-				135	112	110	109	107	107	107	107	112	112	110	107	110	110	110	115
-				122	112	111	110	110	109	109	109	114	112	110	110	111	111	112	117
-				119	112	111	110	109	107	107	107	112	111	110	110	110	111	112	115
-				120	114	112	111	110	110	110	110	114	112	111	110	112	112	114	116
-				120	111	110	109	107	107	107	107	111	111	110	109	110	111	111	116
-				120	112	111	110	110	109	110	109	112	112	110	110	111	112	112	119
-				117	112	111	110	109	107	109	107	112	111	110	110	110	111	112	115
-				119	112	112	111	110	110	110	110	115	112	112	111	112	112	114	115
-				119	110	110	109	107	106	107	107	111	110	109	109	110	110	111	116
-				120	111	110	110	107	107	107	107	111	110	110	109	110	110	112	120
-				116	111	110	110	107	107	107	109	110	110	110	110	110	112	112	116
-				117	112	112	111	110	110	110	111	112	112	112	112	112	114	115	119
-				116	110	110	107	107	107	107	110	110	110	110	110	110	111	112	117
-				119	112	111	110	109	110	110	111	111	111	110	110	111	112	112	119
-				115	111	110	110	107	107	109	110	112	110	110	110	111	112	112	115
-				117	112	112	111	109	109	110	111	112	111	110	110	111	112	114	117
-				115	111	110	109	106	107	107	109	109	109	107	107	109	110	111	117
-				117	112	110	110	107	107	109	110	112	110	110	110	110	111	112	120
-				115	111	110	109	109	109	109	109	111	110	109	110	110	111	112	117
-				116	112	112	110	110	110	110	110	112	111	110	110	112	112	114	120
-				116	110	110	107	107	107	107	109	110	110	109	109	110	110	112	119
-				117	111	111	110	109	109	110	111	111	110	109	110	111	112	112	122
-				115	111	110	109	107	109	109	110	110	110	109	109	111	111	112	120
-				116	114	112	111	110	111	112	112	112	112	111	112	112	115	115	121
-				115	111	110	109	107	109	110	111	109	110	109	110	110	111	112	121
-				119	112	112	110	110	110	111	112	110	111	110	111	112	112	115	122
-				115	112	111	110	109	110	111	112	110	110	110	110	112	112	114	121
-				117	114	114	111	110	111	112	114	111	112	111	112	112	115	116	122
-				116	111	110	109	107	109	109	111	110	110	109	110	111	112	115	122
-				117	114	112	111	110	111	112	114	110	111	110	112	112	114	115	125
-				115	112	110	110	109	110	111	112	110	110	110	110	112	112	115	122
-				117	114	112	112	110	111	114	115	111	111	111	112	114	115	117	140
-				115	112	110	110	109	109	114	112	109	109	109	110	111	112	115	115
-				112	124	122	122	121	122	126	126	124	122	124	124	125	126	128	120
-				314 314 314>;
-
-			PS_Config_Lmt_FW_CC_N = <
-				69	76	76	75	74	73	72	(-65535)	(-65535)	76	75	75	75	76	76	67
-				77	70	69	67	67	67	67	67	70	69	68	67	68	69	69	70
-				82	69	67	66	66	66	66	66	69	69	67	66	67	67	67	70
-				75	69	68	67	67	66	66	66	69	69	67	67	68	68	69	72
-				72	69	68	67	66	66	66	66	69	68	67	67	67	68	69	70
-				73	69	69	68	67	67	67	67	69	69	68	67	69	69	69	71
-				73	68	67	66	66	66	66	66	68	68	67	66	67	68	68	71
-				73	69	68	67	67	66	67	66	69	69	67	67	68	69	69	72
-				72	69	68	67	66	66	66	66	69	68	67	67	67	68	69	70
-				72	69	69	68	67	67	67	67	70	69	69	68	69	69	69	70
-				72	67	67	66	66	65	66	66	68	67	66	66	67	67	68	71
-				73	68	67	67	66	66	66	66	68	67	67	66	67	67	69	73
-				71	68	67	67	66	66	66	66	67	67	67	67	67	69	69	71
-				72	69	69	68	67	67	67	68	69	69	69	69	69	69	70	72
-				71	67	67	66	66	66	66	67	67	67	67	67	67	68	69	72
-				72	69	68	67	66	67	67	68	68	68	67	67	68	69	69	72
-				70	68	67	67	66	66	66	67	69	67	67	67	68	69	69	70
-				72	69	69	68	66	66	67	68	69	68	67	67	68	69	69	72
-				70	68	67	66	65	66	66	66	66	66	66	66	66	67	68	72
-				72	69	67	67	66	66	66	67	69	67	67	67	67	68	69	73
-				70	68	67	66	66	66	66	66	68	67	66	67	67	68	69	72
-				71	69	69	67	67	67	67	67	69	68	67	67	69	69	69	73
-				71	67	67	66	66	66	66	66	67	67	66	66	67	67	69	72
-				72	68	68	67	66	66	67	68	68	67	66	67	68	69	69	75
-				70	68	67	66	66	66	66	67	67	67	66	66	68	68	69	73
-				71	69	69	68	67	68	69	69	69	69	68	69	69	70	70	74
-				70	68	67	66	66	66	67	68	66	67	66	67	67	68	69	74
-				72	69	69	67	67	67	68	69	67	68	67	68	69	69	70	75
-				70	69	68	67	66	67	68	69	67	67	67	67	69	69	69	74
-				72	69	69	68	67	68	69	69	68	69	68	69	69	70	71	75
-				71	68	67	66	66	66	66	68	67	67	66	67	68	69	70	75
-				72	69	69	68	67	68	69	69	67	68	67	69	69	69	70	76
-				70	69	67	67	66	67	68	69	67	67	67	67	69	69	70	75
-				72	69	69	69	67	68	69	70	68	68	68	69	69	70	72	85
-				70	69	67	67	66	66	69	69	66	66	66	67	68	69	70	70
-				69	76	75	75	74	75	77	77	76	75	76	76	76	77	79	73
-				0 0 0>;
-
-			PS_Config_Lmt_FW_Diff_P = <
-				50	50	50	50	50	50	50	65535	65535	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				75 75 75>;
-
-			PS_Config_Lmt_FW_Diff_N = <
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-65535)	(-65535)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-75) (-75) (-75)>;
-
-			PS_Config_Diff_Test_Frame = <50>;
-		};
-
-		/*for Xiaomi J19 672A BOE6.53" DJN module*/
-		novatek-mp-criteria-5939@0 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			compatible = "novatek-mp-criteria-5939";
-
-			/* MP Config */
-			IC_X_CFG_SIZE = <18>;
-			IC_Y_CFG_SIZE = <36>;
-			IC_KEY_CFG_SIZE = <4>;
-			X_Channel = <18>;
-			Y_Channel = <36>;
-			AIN_X = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17>;
-			AIN_Y = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
-						18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35>;
-			AIN_KEY = <0 1 2 0xFF>;
-
-			/* MP Criteria */
-			PS_Config_Lmt_Short_Rawdata_P = <
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008>;
-
-			PS_Config_Lmt_Short_Rawdata_N = <
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
-				10000 10000 10000>;
-
-			PS_Config_Lmt_Open_Rawdata_P = <
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120 5120
-				5120 5120 5120>;
-
-			PS_Config_Lmt_Open_Rawdata_N = <
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511) (-511)
-				(-511) (-511) (-511)>;
-
-			PS_Config_Lmt_FW_Rawdata_P = <
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560 2560
-				2560 2560 2560>;
-
-			PS_Config_Lmt_FW_Rawdata_N = <
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
-				240 240 240>;
-
-			PS_Config_Lmt_FW_CC_P = <
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314 314
-				314 314 314>;
-
-			PS_Config_Lmt_FW_CC_N = <
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-				0 0 0>;
-
-			PS_Config_Lmt_FW_Diff_P = <
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75
-				75 75 75>;
-
-			PS_Config_Lmt_FW_Diff_N = <
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75) (-75)
-				(-75) (-75) (-75)>;
-
-			PS_Config_Diff_Test_Frame = <50>;
-		};
-/*for Xiaomi J19 672D BOE6.53" DJN module*/
-		novatek-mp-criteria-5944@0 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			compatible = "novatek-mp-criteria-5944";
-
-			/* MP Config */
-			IC_X_CFG_SIZE = <18>;
-			IC_Y_CFG_SIZE = <36>;
-			IC_KEY_CFG_SIZE = <4>;
-			X_Channel = <18>;
-			Y_Channel = <36>;
-			AIN_X = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17>;
-			AIN_Y = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
-						18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35>;
-			AIN_KEY = <0 1 2 0xFF>;
-
-			/* MP Criteria */
-			PS_Config_Lmt_Short_Rawdata_P = <
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008 14008
-				14008 14008 14008>;
-
-			PS_Config_Lmt_Short_Rawdata_N = <
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100 10100
-				10000 10000 10000>;
-
-			PS_Config_Lmt_Open_Rawdata_P = <
-				3279	3431	3560	3650	3693	3720	3756	3672	65535	65535	3620	3696	3665	3633	3599	3546	3445	3289
-				3220	3506	3613	3720	3769	3801	3854	3482	3938	3800	3374	3711	3682	3651	3625	3580	3525	3247
-				3259	3520	3598	3688	3731	3756	3795	3826	3893	3762	3731	3700	3667	3633	3598	3550	3490	3240
-				3420	3520	3618	3730	3787	3825	3865	3913	3952	3767	3738	3713	3686	3653	3622	3583	3524	3485
-				3448	3496	3590	3674	3725	3762	3795	3830	3892	3794	3763	3730	3683	3653	3613	3557	3508	3465
-				3518	3576	3682	3780	3846	3888	3926	3965	4003	3871	3791	3765	3728	3711	3685	3646	3612	3570
-				3511	3548	3637	3718	3780	3804	3840	3870	3944	3829	3788	3758	3728	3700	3667	3616	3576	3528
-				3536	3543	3681	3783	3857	3892	3938	3973	4017	3885	3758	3759	3735	3709	3689	3648	3623	3585
-				3517	3563	3636	3730	3793	3822	3853	3893	3961	3821	3779	3742	3704	3675	3643	3598	3552	3517
-				3543	3606	3690	3801	3878	3921	3963	4008	4036	3871	3791	3760	3730	3704	3675	3639	3597	3571
-				3531	3573	3611	3730	3809	3844	3874	3906	3970	3835	3797	3717	3716	3685	3651	3598	3555	3525
-				3588	3647	3727	3819	3909	3948	3983	4017	4047	3919	3839	3801	3767	3752	3725	3688	3654	3633
-				3602	3644	3709	3783	3861	3892	3926	3948	4008	3844	3811	3767	3734	3697	3667	3630	3588	3567
-				3609	3671	3749	3829	3927	3965	4012	4046	4073	3902	3840	3797	3758	3730	3707	3682	3657	3636
-				3623	3675	3730	3762	3879	3912	3945	3972	4017	3833	3805	3769	3681	3679	3653	3619	3580	3562
-				3588	3658	3728	3814	3906	3949	3998	4032	4049	3860	3811	3784	3723	3689	3665	3637	3606	3595
-				3560	3529	3563	3601	3623	3665	3710	3744	3780	3979	3930	3892	3829	3793	3703	3619	3536	3471
-				3618	3598	3640	3693	3710	3774	3825	3864	3903	3983	3940	3912	3857	3816	3753	3682	3609	3611
-				3605	3577	3611	3637	3633	3679	3724	3753	3783	3921	3884	3847	3800	3752	3692	3611	3548	3542
-				3611	3591	3643	3685	3713	3745	3797	3825	3864	3969	3931	3902	3853	3823	3752	3678	3612	3611
-				3602	3578	3608	3640	3660	3674	3720	3745	3779	3907	3865	3840	3795	3760	3682	3616	3542	3538
-				3571	3559	3608	3662	3695	3685	3773	3807	3846	3906	3874	3844	3801	3763	3662	3630	3556	3560
-				3531	3518	3559	3590	3613	3633	3675	3707	3738	3870	3828	3800	3742	3710	3634	3557	3482	3480
-				3576	3577	3623	3669	3700	3725	3766	3802	3843	3900	3857	3832	3779	3753	3685	3616	3546	3556
-				3552	3545	3584	3609	3632	3640	3678	3700	3734	3861	3819	3787	3738	3706	3647	3562	3499	3492
-				3549	3553	3606	3646	3679	3693	3710	3766	3812	3867	3826	3795	3752	3720	3671	3563	3531	3527
-				3499	3506	3541	3577	3594	3604	3634	3654	3692	3795	3758	3732	3686	3653	3599	3520	3448	3441
-				3499	3510	3563	3616	3646	3661	3706	3731	3772	3816	3776	3751	3707	3672	3629	3556	3478	3478
-				3447	3455	3499	3528	3546	3564	3595	3587	3650	3749	3711	3688	3630	3599	3553	3466	3370	3385
-				3471	3492	3555	3595	3625	3648	3681	3696	3739	3791	3745	3727	3679	3655	3619	3541	3464	3465
-				3420	3426	3480	3503	3524	3536	3569	3576	3618	3716	3682	3654	3609	3577	3542	3461	3385	3366
-				3440	3461	3531	3569	3595	3612	3651	3664	3697	3716	3671	3646	3605	3581	3557	3482	3415	3395
-				3367	3387	3441	3472	3492	3507	3539	3552	3571	3641	3612	3590	3543	3515	3482	3413	3332	3282
-				3032	3378	3450	3501	3532	3553	3595	3620	3644	3647	3598	3578	3532	3500	3471	3410	3332	2996
-				3011	3303	3368	3427	3448	3472	3499	3513	3549	3569	3538	3511	3461	3427	3392	3342	3272	2971
-				3108	3286	3413	3483	3514	3548	3581	3609	3639	3620	3562	3535	3487	3465	3433	3394	3283	3111
-				5120 5120 5120>;
-
-			PS_Config_Lmt_Open_Rawdata_N = <
-				1309	1355	1403	1440	1459	1469	1486	1465	(-65535)	(-65535)	1451	1470	1451	1432	1412	1385	1346	1297
-				1288	1378	1421	1464	1484	1497	1519	1392	1565	1519	1355	1469	1456	1444	1432	1412	1388	1301
-				1319	1403	1437	1474	1490	1497	1512	1525	1556	1502	1487	1471	1452	1436	1420	1399	1372	1294
-				1359	1394	1433	1481	1505	1521	1540	1562	1581	1496	1475	1459	1443	1428	1415	1399	1373	1361
-				1366	1384	1421	1456	1477	1490	1505	1519	1549	1511	1497	1481	1462	1450	1435	1411	1388	1374
-				1394	1416	1460	1500	1528	1545	1563	1583	1602	1541	1506	1492	1475	1466	1453	1433	1419	1405
-				1388	1401	1439	1473	1500	1508	1525	1540	1576	1525	1508	1495	1484	1471	1454	1430	1411	1396
-				1399	1405	1459	1501	1535	1551	1572	1588	1608	1552	1502	1500	1490	1477	1466	1447	1436	1423
-				1413	1429	1459	1498	1524	1537	1549	1567	1597	1528	1511	1495	1479	1468	1454	1436	1417	1406
-				1418	1440	1475	1522	1554	1571	1588	1609	1622	1553	1519	1505	1491	1481	1469	1456	1436	1430
-				1409	1423	1444	1493	1528	1541	1556	1571	1603	1543	1529	1498	1494	1482	1465	1439	1418	1411
-				1428	1448	1485	1526	1568	1588	1603	1619	1635	1565	1530	1513	1498	1491	1481	1465	1452	1450
-				1429	1443	1472	1504	1538	1549	1564	1573	1603	1542	1529	1511	1496	1481	1466	1448	1430	1424
-				1439	1462	1497	1534	1578	1594	1614	1628	1641	1565	1539	1521	1502	1487	1475	1461	1446	1443
-				1455	1473	1496	1514	1562	1575	1590	1601	1622	1553	1541	1525	1492	1490	1478	1461	1446	1448
-				1445	1471	1501	1539	1580	1600	1625	1642	1651	1564	1543	1529	1502	1486	1472	1457	1447	1451
-				1443	1418	1433	1448	1459	1475	1496	1513	1532	1624	1603	1585	1558	1541	1498	1459	1422	1411
-				1460	1439	1457	1481	1492	1516	1537	1556	1576	1634	1614	1602	1577	1559	1527	1493	1460	1471
-				1467	1444	1460	1473	1475	1492	1510	1522	1538	1610	1592	1576	1553	1532	1501	1464	1436	1445
-				1466	1448	1470	1487	1499	1513	1538	1550	1567	1624	1608	1593	1571	1559	1526	1493	1465	1475
-				1469	1446	1459	1474	1484	1492	1513	1524	1538	1604	1585	1572	1553	1538	1501	1470	1435	1444
-				1456	1440	1461	1483	1496	1495	1531	1545	1564	1606	1591	1579	1560	1546	1503	1484	1449	1461
-				1461	1445	1463	1476	1486	1492	1509	1522	1536	1592	1574	1561	1538	1526	1492	1456	1421	1432
-				1469	1457	1477	1498	1513	1525	1546	1563	1583	1609	1593	1586	1561	1550	1519	1487	1456	1471
-				1467	1452	1471	1484	1493	1498	1514	1523	1539	1598	1580	1563	1538	1524	1496	1456	1425	1435
-				1464	1452	1475	1491	1507	1514	1526	1549	1571	1595	1576	1563	1542	1527	1505	1462	1444	1455
-				1462	1451	1465	1479	1484	1487	1499	1508	1526	1579	1561	1550	1530	1516	1493	1457	1426	1435
-				1450	1442	1462	1487	1502	1513	1535	1546	1566	1592	1574	1562	1542	1526	1508	1473	1436	1449
-				1441	1430	1450	1465	1475	1484	1500	1499	1528	1561	1544	1534	1510	1497	1477	1438	1396	1414
-				1454	1451	1477	1495	1508	1519	1534	1541	1561	1581	1562	1554	1535	1525	1508	1469	1433	1445
-				1455	1444	1469	1478	1488	1492	1505	1509	1529	1549	1534	1525	1507	1495	1483	1447	1414	1418
-				1442	1438	1469	1486	1499	1506	1524	1531	1544	1560	1538	1527	1510	1501	1493	1459	1429	1435
-				1431	1426	1451	1463	1472	1476	1490	1497	1509	1522	1508	1499	1480	1468	1453	1426	1390	1384
-				1288	1414	1447	1471	1484	1495	1514	1526	1538	1532	1510	1501	1483	1472	1461	1435	1402	1278
-				1286	1392	1421	1446	1456	1466	1478	1484	1500	1508	1495	1483	1462	1450	1435	1412	1379	1268
-				1337	1406	1463	1496	1511	1525	1541	1553	1568	1542	1517	1507	1488	1480	1465	1447	1396	1328
-				(-511) (-511) (-511)>;
-
-			PS_Config_Lmt_FW_Rawdata_P = <
-				1064	1141	1132	1090	1143	1100	1106	1128	65535	65535	1085	1090	1096	1111	1071	1093	1078	1078
-				1093	1118	1107	1132	1114	1124	1103	1110	1100	1118	1096	1092	1104	1092	1100	1100	1100	1129
-				1107	1134	1134	1128	1128	1120	1134	1124	1100	1120	1096	1125	1115	1110	1108	1096	1097	1117
-				1100	1097	1080	1093	1104	1108	1111	1134	1110	1118	1125	1120	1122	1107	1113	1121	1132	1092
-				1089	1134	1152	1157	1143	1142	1149	1138	1086	1113	1138	1099	1106	1132	1104	1115	1099	1139
-				1114	1127	1139	1134	1124	1134	1142	1099	1141	1113	1127	1106	1127	1096	1125	1108	1097	1106
-				1110	1115	1115	1107	1103	1096	1103	1100	1117	1121	1106	1111	1092	1134	1114	1110	1114	1114
-				1087	1093	1089	1096	1104	1103	1097	1108	1100	1120	1124	1129	1121	1104	1122	1122	1120	1108
-				1089	1117	1135	1110	1129	1118	1143	1085	1124	1120	1131	1120	1108	1097	1114	1110	1127	1128
-				1134	1082	1083	1087	1075	1110	1092	1136	1096	1092	1100	1065	1082	1069	1079	1090	1085	1118
-				1138	1087	1092	1086	1083	1104	1093	1135	1101	1120	1125	1122	1117	1113	1128	1131	1138	1120
-				1092	1134	1135	1146	1135	1157	1141	1093	1149	1110	1087	1087	1085	1099	1090	1099	1103	1139
-				1103	1143	1141	1115	1149	1101	1099	1103	1131	1101	1131	1071	1068	1062	1066	1059	1051	1141
-				1118	1125	1141	1118	1132	1128	1136	1104	1136	1114	1121	1106	1101	1094	1104	1087	1083	1160
-				1090	1152	1153	1131	1132	1066	1066	1073	1129	1101	1122	1111	1117	1125	1124	1107	1090	1107
-				1148	1101	1090	1120	1107	1080	1097	1120	1148	1114	1113	1118	1115	1094	1099	1113	1118	1100
-				1099	1101	1092	1082	1094	1110	1113	1103	1099	1107	1103	1092	1106	1099	1107	1089	1104	1107
-				1113	1107	1113	1118	1106	1113	1115	1110	1093	1115	1107	1104	1104	1108	1114	1111	1087	1132
-				1089	1146	1135	1135	1125	1122	1145	1127	1143	1145	1111	1122	1103	1086	1107	1092	1111	1108
-				1092	1122	1121	1124	1104	1108	1118	1115	1150	1117	1125	1120	1101	1118	1128	1118	1120	1111
-				1087	1143	1124	1135	1128	1134	1125	1127	1097	1073	1122	1092	1159	1178	1157	1169	1155	1125
-				1092	1083	1090	1092	1086	1099	1101	1100	1111	1129	1128	1121	1111	1115	1118	1113	1128	1085
-				1125	1115	1125	1135	1124	1139	1129	1142	1145	1108	1111	1115	1125	1131	1120	1121	1128	1111
-				1145	1117	1142	1135	1143	1141	1108	1099	1101	1127	1104	1100	1122	1103	1100	1100	1083	1142
-				1129	1104	1101	1110	1131	1128	1113	1117	1142	1113	1128	1132	1110	1107	1106	1097	1101	1103
-				1113	1149	1139	1135	1136	1134	1138	1156	1135	1139	1094	1103	1128	1127	1121	1138	1121	1121
-				1120	1106	1117	1136	1100	1139	1090	1101	1101	1103	1097	1104	1108	1103	1106	1113	1125	1106
-				1131	1110	1114	1135	1138	1128	1134	1127	1120	1122	1106	1113	1094	1107	1093	1093	1099	1120
-				1115	1103	1057	1157	1155	1149	1135	1152	1122	1087	1107	1104	1103	1107	1106	1117	1108	1100
-				1163	1075	1059	1132	1072	1148	1103	1124	1068	1092	1124	1127	1107	1121	1115	1121	1115	1092
-				1124	1107	1103	1115	1114	1118	1121	1128	1122	1127	1117	1106	1127	1122	1128	1113	1103	1099
-				1107	1114	1127	1117	1117	1111	1114	1113	1122	1106	1078	1083	1075	1076	1082	1127	1083	1114
-				1106	1143	1097	1156	1145	1148	1118	1143	1131	1120	1096	1131	1118	1103	1118	1122	1128	1134
-				1080	1120	1129	1114	1128	1110	1118	1115	1113	1122	1120	1078	1120	1127	1127	1073	1092	1092
-				1113	1108	1111	1135	1142	1136	1135	1146	1132	1097	1142	1092	1087	1111	1104	1121	1117	1094
-				1121	1092	1096	1086	1092	1076	1101	1128	1122	1117	1106	1121	1128	1108	1100	1075	1099	1113
-				2560 2560 2560>;
-
-			PS_Config_Lmt_FW_Rawdata_N = <
-				456	489	485	467	490	471	474	483	(-65535)	(-65535)	465	467	469	476	459	468	462	462
-				468	479	474	485	477	481	472	475	471	479	469	468	473	468	471	471	471	484
-				474	486	486	483	483	480	486	481	471	480	469	482	478	475	475	469	470	478
-				471	470	463	468	473	475	476	486	475	479	482	480	481	474	477	480	485	468
-				466	486	493	496	490	489	492	487	465	477	487	471	474	485	473	478	471	488
-				477	483	488	486	481	486	489	471	489	477	483	474	483	469	482	475	470	474
-				475	478	478	474	472	469	472	471	478	480	474	476	468	486	477	475	477	477
-				466	468	466	469	473	472	470	475	471	480	481	484	480	473	481	481	480	475
-				466	478	486	475	484	479	490	465	481	480	484	480	475	470	477	475	483	483
-				486	463	464	466	460	475	468	487	469	468	471	456	463	458	462	467	465	479
-				487	466	468	465	464	473	468	486	472	480	482	481	478	477	483	484	487	480
-				468	486	486	491	486	496	489	468	492	475	466	466	465	471	467	471	472	488
-				472	490	489	478	492	472	471	472	484	472	484	459	457	455	457	454	450	489
-				479	482	489	479	485	483	487	473	487	477	480	474	472	469	473	466	464	497
-				467	493	494	484	485	457	457	460	484	472	481	476	478	482	481	474	467	474
-				492	472	467	480	474	463	470	480	492	477	477	479	478	469	471	477	479	471
-				471	472	468	463	469	475	477	472	471	474	472	468	474	471	474	466	473	474
-				477	474	477	479	474	477	478	475	468	478	474	473	473	475	477	476	466	485
-				466	491	486	486	482	481	490	483	490	490	476	481	472	465	474	468	476	475
-				468	481	480	481	473	475	479	478	493	478	482	480	472	479	483	479	480	476
-				466	490	481	486	483	486	482	483	470	460	481	468	496	505	496	501	495	482
-				468	464	467	468	465	471	472	471	476	484	483	480	476	478	479	477	483	465
-				482	478	482	486	481	488	484	489	490	475	476	478	482	484	480	480	483	476
-				490	478	489	486	490	489	475	471	472	483	473	471	481	472	471	471	464	489
-				484	473	472	475	484	483	477	478	489	477	483	485	475	474	474	470	472	472
-				477	492	488	486	487	486	487	495	486	488	469	472	483	483	480	487	480	480
-				480	474	478	487	471	488	467	472	472	472	470	473	475	472	474	477	482	474
-				484	475	477	486	487	483	486	483	480	481	474	477	469	474	468	468	471	480
-				478	472	453	496	495	492	486	493	481	466	474	473	472	474	474	478	475	471
-				498	460	454	485	459	492	472	481	457	468	481	483	474	480	478	480	478	468
-				481	474	472	478	477	479	480	483	481	483	478	474	483	481	483	477	472	471
-				474	477	483	478	478	476	477	477	481	474	462	464	460	461	463	483	464	477
-				474	490	470	495	490	492	479	490	484	480	469	484	479	472	479	481	483	486
-				463	480	484	477	483	475	479	478	477	481	480	462	480	483	483	460	468	468
-				477	475	476	486	489	487	486	491	485	470	489	468	466	476	473	480	478	469
-				480	468	469	465	468	461	472	483	481	478	474	480	483	475	471	460	471	477
-				240 240 240>;
-
-			PS_Config_Lmt_FW_CC_P = <
-				34	34	34	34	34	34	34	34	65535	65535	34	34	34	34	34	34	34	34
-				34	33	34	33	33	34	34	34	35	35	34	34	34	34	34	34	34	34
-				34	33	33	33	33	34	33	34	34	34	34	33	33	33	33	33	33	34
-				34	33	34	34	33	34	34	34	34	34	33	33	33	33	33	33	33	34
-				34	33	33	33	33	33	33	33	34	34	34	33	34	33	33	33	33	34
-				34	34	34	34	34	34	34	34	35	34	34	34	34	34	34	34	34	34
-				34	33	33	34	33	34	34	34	34	34	34	33	34	33	33	33	34	34
-				34	34	34	34	33	34	34	34	35	34	34	34	34	34	34	34	34	34
-				34	34	33	33	33	34	33	34	34	35	34	34	34	33	33	33	34	34
-				34	34	34	34	34	34	34	34	35	34	34	34	34	34	34	34	34	34
-				34	34	33	34	33	34	34	34	34	34	34	33	33	33	33	33	33	34
-				34	33	33	33	33	34	34	34	35	34	34	34	34	33	34	33	33	34
-				34	33	33	33	33	34	34	34	34	35	34	34	34	33	34	34	34	34
-				34	34	34	34	33	34	34	34	35	35	34	34	34	33	34	34	34	34
-				34	33	33	33	33	34	34	34	34	35	34	34	34	33	33	33	33	34
-				34	33	34	34	34	34	34	34	35	35	34	34	34	34	34	33	33	34
-				34	33	33	33	33	33	33	33	33	34	33	33	33	33	33	33	33	34
-				34	34	34	34	34	34	34	34	34	34	34	34	34	33	33	33	34	34
-				34	33	33	33	33	33	33	33	33	34	33	33	33	33	33	33	33	34
-				34	34	33	33	33	33	34	34	34	34	34	34	33	33	34	34	34	34
-				34	33	33	33	33	33	33	33	33	34	33	33	33	33	33	33	33	34
-				34	34	33	33	33	33	34	34	34	34	33	33	33	33	33	33	33	34
-				34	34	33	33	33	33	33	33	34	34	33	33	33	33	33	33	33	34
-				34	34	33	33	33	33	33	34	34	34	34	34	33	33	34	34	34	34
-				34	33	33	33	33	33	33	33	34	34	33	33	33	33	33	33	33	34
-				34	33	33	33	33	33	33	33	34	34	33	33	33	33	33	33	33	34
-				34	33	33	33	33	33	33	33	34	34	33	33	33	33	33	33	33	34
-				34	33	33	33	33	33	33	33	34	34	33	34	33	33	33	34	34	34
-				34	33	33	33	33	33	33	33	34	34	33	33	33	33	33	33	33	34
-				34	33	34	33	34	33	33	33	35	34	33	33	33	34	33	34	33	34
-				34	33	33	33	33	33	33	33	34	34	33	33	33	33	33	33	33	34
-				34	33	33	33	33	33	33	33	34	34	33	34	33	33	33	34	34	34
-				34	33	33	33	33	33	33	33	34	34	33	33	33	33	33	33	33	34
-				34	33	34	33	34	33	34	34	35	34	33	33	33	33	33	34	33	34
-				34	33	33	33	33	33	33	33	34	34	33	33	33	33	33	33	33	34
-				34	34	34	33	34	34	34	34	35	34	33	33	33	33	33	34	34	34
-				314 314 314>;
-
-			PS_Config_Lmt_FW_CC_N = <
-				15	15	15	15	15	15	15	15	(-65535)	(-65535)	15	15	15	15	15	15	15	15
-				15	14	15	14	14	15	15	15	16	16	15	15	15	15	15	15	15	15
-				15	14	14	14	14	15	14	15	15	15	15	14	14	14	14	14	14	15
-				15	14	15	15	14	15	15	15	15	15	14	14	14	14	14	14	14	15
-				15	14	14	14	14	14	14	14	15	15	15	14	15	14	14	14	14	15
-				15	15	15	15	15	15	15	15	16	15	15	15	15	15	15	15	15	15
-				15	14	14	15	14	15	15	15	15	15	15	14	15	14	14	14	15	15
-				15	15	15	15	14	15	15	15	16	15	15	15	15	15	15	15	15	15
-				15	15	14	14	14	15	14	15	15	16	15	15	15	14	14	14	15	15
-				15	15	15	15	15	15	15	15	16	15	15	15	15	15	15	15	15	15
-				15	15	14	15	14	15	15	15	15	15	15	14	14	14	14	14	14	15
-				15	14	14	14	14	15	15	15	16	15	15	15	15	14	15	14	14	15
-				15	14	14	14	14	15	15	15	15	16	15	15	15	14	15	15	15	15
-				15	15	15	15	14	15	15	15	16	16	15	15	15	14	15	15	15	15
-				15	14	14	14	14	15	15	15	15	16	15	15	15	14	14	14	14	15
-				15	14	15	15	15	15	15	15	16	16	15	15	15	15	15	14	14	15
-				15	14	14	14	14	14	14	14	14	15	14	14	14	14	14	14	14	15
-				15	15	15	15	15	15	15	15	15	15	15	15	15	14	14	14	15	15
-				15	14	14	14	14	14	14	14	14	15	14	14	14	14	14	14	14	15
-				15	15	14	14	14	14	15	15	15	15	15	15	14	14	15	15	15	15
-				15	14	14	14	14	14	14	14	14	15	14	14	14	14	14	14	14	15
-				15	15	14	14	14	14	15	15	15	15	14	14	14	14	14	14	14	15
-				15	15	14	14	14	14	14	14	15	15	14	14	14	14	14	14	14	15
-				15	15	14	14	14	14	14	15	15	15	15	15	14	14	15	15	15	15
-				15	14	14	14	14	14	14	14	15	15	14	14	14	14	14	14	14	15
-				15	14	14	14	14	14	14	14	15	15	14	14	14	14	14	14	14	15
-				15	14	14	14	14	14	14	14	15	15	14	14	14	14	14	14	14	15
-				15	14	14	14	14	14	14	14	15	15	14	15	14	14	14	15	15	15
-				15	14	14	14	14	14	14	14	15	15	14	14	14	14	14	14	14	15
-				15	14	15	14	15	14	14	14	16	15	14	14	14	15	14	15	14	15
-				15	14	14	14	14	14	14	14	15	15	14	14	14	14	14	14	14	15
-				15	14	14	14	14	14	14	14	15	15	14	15	14	14	14	15	15	15
-				15	14	14	14	14	14	14	14	15	15	14	14	14	14	14	14	14	15
-				15	14	15	14	15	14	15	15	16	15	14	14	14	14	14	15	14	15
-				15	14	14	14	14	14	14	14	15	15	14	14	14	14	14	14	14	15
-				15	15	15	14	15	15	15	15	16	15	14	14	14	14	14	15	15	15
-				0 0 0>;
-
-			PS_Config_Lmt_FW_Diff_P = <
-				50	50	50	50	50	50	50	50	65535	65535	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50	50
-				75 75 75>;
-
-			PS_Config_Lmt_FW_Diff_N = <
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-65535)	(-65535)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)	(-50)
-				(-75) (-75) (-75)>;
-
-			PS_Config_Diff_Test_Frame = <50>;
-		};
-
-	};
-
-	/*
-	focaltech@0 {
-			compatible = "focaltech8719P,FTS-ts-spi";
-			reg = <0>;
-			spi-max-frequency = <8000000>;
-			interrupt-parent = <&pio>;
-			interrupts = <1 0x2>;
-			focaltech,reset-gpio = <&pio 92 0x00>;
-			focaltech,irq-gpio = <&pio 1 0x2001>;
-			focaltech,max-touch-number = <10>;
-			focaltech,display-coords =  <0 0 1080 2340>;
-		};
-	*/
+	utos {
+		interrupts = <0x0 0x12b 0x1 0x0 0x12c 0x1>;
+		compatible = "microtrust,utos";
+	};
 };
-#endif
-
-
-#include "mediatek/mt6358.dtsi"
-#include "mediatek/cust_mt6768_msdc.dtsi"
-#include "mediatek/mt6370.dtsi"
-#include "mediatek/mt6370_pd.dtsi"
-#ifdef CONFIG_CHARGER_RT9471
-#include "mediatek/rt9471.dtsi"
-#endif
-#ifdef CONFIG_TCPC_RT1711H
-#include "mediatek/tcpc_config.dtsi"
-#endif
-#ifdef CONFIG_MTK_ENABLE_GENIEZONE
-#include "mediatek/trusty.dtsi"
-#endif
