// Seed: 2072230703
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    output id_5,
    input logic id_6
    , id_7
);
  assign id_1 = 1'b0 ? id_2 : 1'd0;
endmodule
