// Seed: 2230878426
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  tri id_4;
  assign id_4 = 1'h0;
  module_2 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input supply1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
  always_comb @(1) begin : LABEL_0
    if (1 < 1) begin : LABEL_0
      wait (1);
    end else disable id_5;
  end
endmodule
module module_0 (
    module_2,
    id_1,
    id_2,
    id_3
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  always @(1 or posedge 1) begin : LABEL_0
    if (id_2) id_4 = 1;
    else id_4 = id_2;
  end
endmodule
