{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478678946140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478678946143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 09 15:09:05 2016 " "Processing started: Wed Nov 09 15:09:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478678946143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678946143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2i_150_Default -c DE2i_150_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2i_150_Default -c DE2i_150_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678946143 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1478678946574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawscore.v 1 1 " "Found 1 design units, including 1 entities, in source file drawscore.v" { { "Info" "ISGN_ENTITY_NAME" "1 DrawScore " "Found entity 1: DrawScore" {  } { { "DrawScore.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawScore.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960955 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DrawOnBackground.v(33) " "Verilog HDL information at DrawOnBackground.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "DrawOnBackground.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawOnBackground.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1478678960961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawonbackground.v 1 1 " "Found 1 design units, including 1 entities, in source file drawonbackground.v" { { "Info" "ISGN_ENTITY_NAME" "1 DrawOnBackground " "Found entity 1: DrawOnBackground" {  } { { "DrawOnBackground.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawOnBackground.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960961 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DrawItem.v(34) " "Verilog HDL information at DrawItem.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "DrawItem.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawItem.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1478678960964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawitem.v 1 1 " "Found 1 design units, including 1 entities, in source file drawitem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DrawItem " "Found entity 1: DrawItem" {  } { { "DrawItem.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawItem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960964 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DrawBackground.v(30) " "Verilog HDL information at DrawBackground.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "DrawBackground.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawBackground.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1478678960965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawbackground.v 1 1 " "Found 1 design units, including 1 entities, in source file drawbackground.v" { { "Info" "ISGN_ENTITY_NAME" "1 DrawBackground " "Found entity 1: DrawBackground" {  } { { "DrawBackground.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawBackground.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterxy.v 1 1 " "Found 1 design units, including 1 entities, in source file counterxy.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterXY " "Found entity 1: counterXY" {  } { { "CounterXY.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/CounterXY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern.v 1 1 " "Found 1 design units, including 1 entities, in source file pattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pattern " "Found entity 1: Pattern" {  } { { "Pattern.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/Pattern.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statuschecker.v 1 1 " "Found 1 design units, including 1 entities, in source file statuschecker.v" { { "Info" "ISGN_ENTITY_NAME" "1 StatusChecker " "Found entity 1: StatusChecker" {  } { { "StatusChecker.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/StatusChecker.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960969 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DrawPipes2.v(53) " "Verilog HDL information at DrawPipes2.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "DrawPipes2.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawPipes2.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1478678960970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawpipes2.v 1 1 " "Found 1 design units, including 1 entities, in source file drawpipes2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DrawPipes2 " "Found entity 1: DrawPipes2" {  } { { "DrawPipes2.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawPipes2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960970 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DrawPipes.v(35) " "Verilog HDL information at DrawPipes.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "DrawPipes.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawPipes.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1478678960972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawpipes.v 1 1 " "Found 1 design units, including 1 entities, in source file drawpipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 DrawPipes " "Found entity 1: DrawPipes" {  } { { "DrawPipes.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawPipes.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960973 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DrawBird.v(50) " "Verilog HDL information at DrawBird.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "DrawBird.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawBird.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1478678960976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawbird.v 1 1 " "Found 1 design units, including 1 entities, in source file drawbird.v" { { "Info" "ISGN_ENTITY_NAME" "1 DrawBird " "Found entity 1: DrawBird" {  } { { "DrawBird.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawBird.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960976 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2i_150_Default.v(424) " "Verilog HDL warning at DE2i_150_Default.v(424): extended using \"x\" or \"z\"" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 424 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1478678960977 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2i_150_Default.v(433) " "Verilog HDL warning at DE2i_150_Default.v(433): extended using \"x\" or \"z\"" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 433 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1478678960977 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2i_150_Default.v(434) " "Verilog HDL warning at DE2i_150_Default.v(434): extended using \"x\" or \"z\"" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 434 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1478678960977 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE2i_150_Default DE2i_150_Default.v(205) " "Verilog Module Declaration warning at DE2i_150_Default.v(205): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE2i_150_Default\"" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 205 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_default.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_default.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2i_150_Default " "Found entity 1: DE2i_150_Default" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960984 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_controller.v(48) " "Verilog HDL information at vga_controller.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "vga_controller.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/vga_controller.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1478678960985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/img_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data_frame.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data_frame.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data_frame " "Found entity 1: img_data_frame" {  } { { "img_data_frame.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/img_data_frame.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_index.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_index " "Found entity 1: bird_index" {  } { { "bird_index.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/bird_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_data.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_data " "Found entity 1: bird_data" {  } { { "bird_data.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/bird_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file drawpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 DrawPipe " "Found entity 1: DrawPipe" {  } { { "DrawPipe.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawPipe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678960994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678960994 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_Pipes_off TopModule.v(46) " "Verilog HDL Implicit Net warning at TopModule.v(46): created implicit net for \"R_Pipes_off\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960994 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_Pipes2_off TopModule.v(46) " "Verilog HDL Implicit Net warning at TopModule.v(46): created implicit net for \"R_Pipes2_off\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_Bird_off TopModule.v(46) " "Verilog HDL Implicit Net warning at TopModule.v(46): created implicit net for \"R_Bird_off\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_Bird_on TopModule.v(51) " "Verilog HDL Implicit Net warning at TopModule.v(51): created implicit net for \"R_Bird_on\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G_Bird_on TopModule.v(51) " "Verilog HDL Implicit Net warning at TopModule.v(51): created implicit net for \"G_Bird_on\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_Bird_on TopModule.v(51) " "Verilog HDL Implicit Net warning at TopModule.v(51): created implicit net for \"B_Bird_on\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G_Bird_off TopModule.v(51) " "Verilog HDL Implicit Net warning at TopModule.v(51): created implicit net for \"G_Bird_off\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_Bird_off TopModule.v(51) " "Verilog HDL Implicit Net warning at TopModule.v(51): created implicit net for \"B_Bird_off\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_Pipes_on TopModule.v(53) " "Verilog HDL Implicit Net warning at TopModule.v(53): created implicit net for \"R_Pipes_on\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G_Pipes_on TopModule.v(53) " "Verilog HDL Implicit Net warning at TopModule.v(53): created implicit net for \"G_Pipes_on\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_Pipes_on TopModule.v(53) " "Verilog HDL Implicit Net warning at TopModule.v(53): created implicit net for \"B_Pipes_on\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G_Pipes_off TopModule.v(53) " "Verilog HDL Implicit Net warning at TopModule.v(53): created implicit net for \"G_Pipes_off\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_Pipes_off TopModule.v(53) " "Verilog HDL Implicit Net warning at TopModule.v(53): created implicit net for \"B_Pipes_off\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_Pipes2_on TopModule.v(54) " "Verilog HDL Implicit Net warning at TopModule.v(54): created implicit net for \"R_Pipes2_on\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G_Pipes2_on TopModule.v(54) " "Verilog HDL Implicit Net warning at TopModule.v(54): created implicit net for \"G_Pipes2_on\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_Pipes2_on TopModule.v(54) " "Verilog HDL Implicit Net warning at TopModule.v(54): created implicit net for \"B_Pipes2_on\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G_Pipes2_off TopModule.v(54) " "Verilog HDL Implicit Net warning at TopModule.v(54): created implicit net for \"G_Pipes2_off\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_Pipes2_off TopModule.v(54) " "Verilog HDL Implicit Net warning at TopModule.v(54): created implicit net for \"B_Pipes2_off\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_Item_on TopModule.v(62) " "Verilog HDL Implicit Net warning at TopModule.v(62): created implicit net for \"R_Item_on\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G_Item_on TopModule.v(62) " "Verilog HDL Implicit Net warning at TopModule.v(62): created implicit net for \"G_Item_on\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_Item_on TopModule.v(62) " "Verilog HDL Implicit Net warning at TopModule.v(62): created implicit net for \"B_Item_on\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_Item_off TopModule.v(62) " "Verilog HDL Implicit Net warning at TopModule.v(62): created implicit net for \"R_Item_off\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G_Item_off TopModule.v(62) " "Verilog HDL Implicit Net warning at TopModule.v(62): created implicit net for \"G_Item_off\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_Item_off TopModule.v(62) " "Verilog HDL Implicit Net warning at TopModule.v(62): created implicit net for \"B_Item_off\"" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LCD_BLON DE2i_150_Default.v(418) " "Verilog HDL Implicit Net warning at DE2i_150_Default.v(418): created implicit net for \"LCD_BLON\"" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 418 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FL_DQ DE2i_150_Default.v(429) " "Verilog HDL Implicit Net warning at DE2i_150_Default.v(429): created implicit net for \"FL_DQ\"" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 429 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SRAM_DQ DE2i_150_Default.v(436) " "Verilog HDL Implicit Net warning at DE2i_150_Default.v(436): created implicit net for \"SRAM_DQ\"" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 436 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clks DrawPipe.v(18) " "Verilog HDL Implicit Net warning at DrawPipe.v(18): created implicit net for \"Clks\"" {  } { { "DrawPipe.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawPipe.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_Pipes2_off DrawPipe.v(20) " "Verilog HDL Implicit Net warning at DrawPipe.v(20): created implicit net for \"R_Pipes2_off\"" {  } { { "DrawPipe.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawPipe.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_Pipes_on DrawPipe.v(21) " "Verilog HDL Implicit Net warning at DrawPipe.v(21): created implicit net for \"R_Pipes_on\"" {  } { { "DrawPipe.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawPipe.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G_Pipes_on DrawPipe.v(21) " "Verilog HDL Implicit Net warning at DrawPipe.v(21): created implicit net for \"G_Pipes_on\"" {  } { { "DrawPipe.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawPipe.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_Pipes_on DrawPipe.v(21) " "Verilog HDL Implicit Net warning at DrawPipe.v(21): created implicit net for \"B_Pipes_on\"" {  } { { "DrawPipe.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawPipe.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G_Pipes_off DrawPipe.v(21) " "Verilog HDL Implicit Net warning at DrawPipe.v(21): created implicit net for \"G_Pipes_off\"" {  } { { "DrawPipe.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawPipe.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960997 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_Pipes_off DrawPipe.v(21) " "Verilog HDL Implicit Net warning at DrawPipe.v(21): created implicit net for \"B_Pipes_off\"" {  } { { "DrawPipe.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawPipe.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960997 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_Pipes2_on DrawPipe.v(22) " "Verilog HDL Implicit Net warning at DrawPipe.v(22): created implicit net for \"R_Pipes2_on\"" {  } { { "DrawPipe.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawPipe.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960997 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G_Pipes2_on DrawPipe.v(22) " "Verilog HDL Implicit Net warning at DrawPipe.v(22): created implicit net for \"G_Pipes2_on\"" {  } { { "DrawPipe.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawPipe.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960997 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_Pipes2_on DrawPipe.v(22) " "Verilog HDL Implicit Net warning at DrawPipe.v(22): created implicit net for \"B_Pipes2_on\"" {  } { { "DrawPipe.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawPipe.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960997 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G_Pipes2_off DrawPipe.v(22) " "Verilog HDL Implicit Net warning at DrawPipe.v(22): created implicit net for \"G_Pipes2_off\"" {  } { { "DrawPipe.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawPipe.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960997 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_Pipes2_off DrawPipe.v(22) " "Verilog HDL Implicit Net warning at DrawPipe.v(22): created implicit net for \"B_Pipes2_off\"" {  } { { "DrawPipe.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DrawPipe.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678960997 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(151) " "Verilog HDL Instantiation warning at vga_controller.v(151): instance has no name" {  } { { "vga_controller.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/vga_controller.v" 151 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1478678961114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2i_150_Default " "Elaborating entity \"DE2i_150_Default\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478678961201 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD_BLON DE2i_150_Default.v(418) " "Verilog HDL or VHDL warning at DE2i_150_Default.v(418): object \"LCD_BLON\" assigned a value but never read" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478678961203 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FL_DQ DE2i_150_Default.v(429) " "Verilog HDL or VHDL warning at DE2i_150_Default.v(429): object \"FL_DQ\" assigned a value but never read" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 429 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SRAM_DQ DE2i_150_Default.v(436) " "Verilog HDL or VHDL warning at DE2i_150_Default.v(436): object \"SRAM_DQ\" assigned a value but never read" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 DE2i_150_Default.v(429) " "Verilog HDL assignment warning at DE2i_150_Default.v(429): truncated value with size 8 to match size of target (1)" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 DE2i_150_Default.v(436) " "Verilog HDL assignment warning at DE2i_150_Default.v(436): truncated value with size 16 to match size of target (1)" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE2i_150_Default.v(218) " "Output port \"DRAM_ADDR\" at DE2i_150_Default.v(218) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE2i_150_Default.v(219) " "Output port \"DRAM_BA\" at DE2i_150_Default.v(219) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM DE2i_150_Default.v(225) " "Output port \"DRAM_DQM\" at DE2i_150_Default.v(225) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 225 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_DATA DE2i_150_Default.v(247) " "Output port \"ENET_TX_DATA\" at DE2i_150_Default.v(247) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 247 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FS_ADDR DE2i_150_Default.v(263) " "Output port \"FS_ADDR\" at DE2i_150_Default.v(263) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 263 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16..0\] DE2i_150_Default.v(320) " "Output port \"LEDR\[16..0\]\" at DE2i_150_Default.v(320) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE2i_150_Default.v(220) " "Output port \"DRAM_CAS_N\" at DE2i_150_Default.v(220) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE2i_150_Default.v(221) " "Output port \"DRAM_CKE\" at DE2i_150_Default.v(221) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE2i_150_Default.v(222) " "Output port \"DRAM_CLK\" at DE2i_150_Default.v(222) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE2i_150_Default.v(223) " "Output port \"DRAM_CS_N\" at DE2i_150_Default.v(223) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE2i_150_Default.v(226) " "Output port \"DRAM_RAS_N\" at DE2i_150_Default.v(226) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE2i_150_Default.v(227) " "Output port \"DRAM_WE_N\" at DE2i_150_Default.v(227) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 227 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_GTX_CLK DE2i_150_Default.v(234) " "Output port \"ENET_GTX_CLK\" at DE2i_150_Default.v(234) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_MDC DE2i_150_Default.v(237) " "Output port \"ENET_MDC\" at DE2i_150_Default.v(237) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N DE2i_150_Default.v(239) " "Output port \"ENET_RST_N\" at DE2i_150_Default.v(239) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_EN DE2i_150_Default.v(248) " "Output port \"ENET_TX_EN\" at DE2i_150_Default.v(248) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_ER DE2i_150_Default.v(249) " "Output port \"ENET_TX_ER\" at DE2i_150_Default.v(249) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2i_150_Default.v(255) " "Output port \"FL_CE_N\" at DE2i_150_Default.v(255) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961204 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2i_150_Default.v(256) " "Output port \"FL_OE_N\" at DE2i_150_Default.v(256) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 256 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961205 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2i_150_Default.v(258) " "Output port \"FL_WE_N\" at DE2i_150_Default.v(258) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 258 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961205 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE2i_150_Default.v(259) " "Output port \"FL_WP_N\" at DE2i_150_Default.v(259) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 259 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961205 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RESET_N DE2i_150_Default.v(260) " "Output port \"FL_RESET_N\" at DE2i_150_Default.v(260) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 260 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961205 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_SCLK DE2i_150_Default.v(269) " "Output port \"G_SENSOR_SCLK\" at DE2i_150_Default.v(269) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961205 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 DE2i_150_Default.v(288) " "Output port \"HSMC_CLKOUT0\" at DE2i_150_Default.v(288) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961205 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_I2C_SCLK DE2i_150_Default.v(294) " "Output port \"HSMC_I2C_SCLK\" at DE2i_150_Default.v(294) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961205 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2i_150_Default.v(302) " "Output port \"I2C_SCLK\" at DE2i_150_Default.v(302) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 302 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961205 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2i_150_Default.v(330) " "Output port \"SMA_CLKOUT\" at DE2i_150_Default.v(330) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 330 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961205 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSC_N DE2i_150_Default.v(333) " "Output port \"SSRAM_ADSC_N\" at DE2i_150_Default.v(333) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 333 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961205 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSP_N DE2i_150_Default.v(334) " "Output port \"SSRAM_ADSP_N\" at DE2i_150_Default.v(334) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 334 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961205 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADV_N DE2i_150_Default.v(335) " "Output port \"SSRAM_ADV_N\" at DE2i_150_Default.v(335) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 335 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961205 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_CLK DE2i_150_Default.v(337) " "Output port \"SSRAM_CLK\" at DE2i_150_Default.v(337) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 337 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961205 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_GW_N DE2i_150_Default.v(338) " "Output port \"SSRAM_GW_N\" at DE2i_150_Default.v(338) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 338 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961205 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_OE_N DE2i_150_Default.v(339) " "Output port \"SSRAM_OE_N\" at DE2i_150_Default.v(339) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 339 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961205 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_WE_N DE2i_150_Default.v(340) " "Output port \"SSRAM_WE_N\" at DE2i_150_Default.v(340) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 340 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961206 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM0_CE_N DE2i_150_Default.v(341) " "Output port \"SSRAM0_CE_N\" at DE2i_150_Default.v(341) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 341 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961206 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM1_CE_N DE2i_150_Default.v(342) " "Output port \"SSRAM1_CE_N\" at DE2i_150_Default.v(342) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 342 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961206 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS DE2i_150_Default.v(356) " "Output port \"UART_RTS\" at DE2i_150_Default.v(356) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 356 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961206 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2i_150_Default.v(358) " "Output port \"UART_TXD\" at DE2i_150_Default.v(358) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961206 "|DE2i_150_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE2i_150_Default.v(367) " "Output port \"VGA_SYNC_N\" at DE2i_150_Default.v(367) has no driver" {  } { { "DE2i_150_Default.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 367 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1478678961206 "|DE2i_150_Default"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u0 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u0\"" {  } { { "DE2i_150_Default.v" "u0" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u0\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u0\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/SEG7_LUT_8.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "DE2i_150_Default.v" "r0" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(11) " "Verilog HDL assignment warning at Reset_Delay.v(11): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/Reset_Delay.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478678961212 "|DE2i_150_Default|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:u4 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:u4\"" {  } { { "DE2i_150_Default.v" "u4" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961213 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 9 vga_controller.v(25) " "Verilog HDL assignment warning at vga_controller.v(25): truncated value with size 19 to match size of target (9)" {  } { { "vga_controller.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/vga_controller.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478678961215 "|DE2i_150_Default|vga_controller:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 10 vga_controller.v(26) " "Verilog HDL assignment warning at vga_controller.v(26): truncated value with size 19 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/vga_controller.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478678961215 "|DE2i_150_Default|vga_controller:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_controller.v(62) " "Verilog HDL assignment warning at vga_controller.v(62): truncated value with size 32 to match size of target (8)" {  } { { "vga_controller.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/vga_controller.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478678961215 "|DE2i_150_Default|vga_controller:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(99) " "Verilog HDL assignment warning at vga_controller.v(99): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/vga_controller.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478678961215 "|DE2i_150_Default|vga_controller:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(100) " "Verilog HDL assignment warning at vga_controller.v(100): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/vga_controller.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478678961215 "|DE2i_150_Default|vga_controller:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(102) " "Verilog HDL assignment warning at vga_controller.v(102): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/vga_controller.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478678961215 "|DE2i_150_Default|vga_controller:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:u4\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:u4\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/vga_controller.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961216 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478678961217 "|DE2i_150_Default|vga_controller:u4|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1478678961217 "|DE2i_150_Default|vga_controller:u4|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data vga_controller:u4\|img_data:img_data_inst " "Elaborating entity \"img_data\" for hierarchy \"vga_controller:u4\|img_data:img_data_inst\"" {  } { { "vga_controller.v" "img_data_inst" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/vga_controller.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:u4\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:u4\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "altsyncram_component" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/img_data.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:u4\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:u4\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/img_data.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:u4\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:u4\|img_data:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VGA_DATA/img_data_logo.mif " "Parameter \"init_file\" = \"./VGA_DATA/img_data_logo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961263 ""}  } { { "img_data.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/img_data.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1478678961263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mod1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mod1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mod1 " "Found entity 1: altsyncram_mod1" {  } { { "db/altsyncram_mod1.tdf" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/db/altsyncram_mod1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678961368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678961368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mod1 vga_controller:u4\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_mod1:auto_generated " "Elaborating entity \"altsyncram_mod1\" for hierarchy \"vga_controller:u4\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_mod1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4ea.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4ea.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4ea " "Found entity 1: decode_4ea" {  } { { "db/decode_4ea.tdf" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/db/decode_4ea.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678961426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678961426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4ea vga_controller:u4\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_mod1:auto_generated\|decode_4ea:rden_decode " "Elaborating entity \"decode_4ea\" for hierarchy \"vga_controller:u4\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_mod1:auto_generated\|decode_4ea:rden_decode\"" {  } { { "db/altsyncram_mod1.tdf" "rden_decode" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/db/altsyncram_mod1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsb " "Found entity 1: mux_rsb" {  } { { "db/mux_rsb.tdf" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/db/mux_rsb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678961505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678961505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsb vga_controller:u4\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_mod1:auto_generated\|mux_rsb:mux2 " "Elaborating entity \"mux_rsb\" for hierarchy \"vga_controller:u4\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_mod1:auto_generated\|mux_rsb:mux2\"" {  } { { "db/altsyncram_mod1.tdf" "mux2" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/db/altsyncram_mod1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:u4\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:u4\|img_index:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/vga_controller.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:u4\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:u4\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/img_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:u4\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:u4\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/img_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:u4\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:u4\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VGA_DATA/index_logo.mif " "Parameter \"init_file\" = \"./VGA_DATA/index_logo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961556 ""}  } { { "img_index.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/img_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1478678961556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5bd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5bd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5bd1 " "Found entity 1: altsyncram_5bd1" {  } { { "db/altsyncram_5bd1.tdf" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/db/altsyncram_5bd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678961614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678961614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5bd1 vga_controller:u4\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_5bd1:auto_generated " "Elaborating entity \"altsyncram_5bd1\" for hierarchy \"vga_controller:u4\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_5bd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_data vga_controller:u4\|bird_data:bir_data_inst " "Elaborating entity \"bird_data\" for hierarchy \"vga_controller:u4\|bird_data:bir_data_inst\"" {  } { { "vga_controller.v" "bir_data_inst" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/vga_controller.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:u4\|bird_data:bir_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:u4\|bird_data:bir_data_inst\|altsyncram:altsyncram_component\"" {  } { { "bird_data.v" "altsyncram_component" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/bird_data.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:u4\|bird_data:bir_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:u4\|bird_data:bir_data_inst\|altsyncram:altsyncram_component\"" {  } { { "bird_data.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/bird_data.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:u4\|bird_data:bir_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:u4\|bird_data:bir_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VGA_DATA/bird_data.mif " "Parameter \"init_file\" = \"./VGA_DATA/bird_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961636 ""}  } { { "bird_data.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/bird_data.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1478678961636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_abd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_abd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_abd1 " "Found entity 1: altsyncram_abd1" {  } { { "db/altsyncram_abd1.tdf" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/db/altsyncram_abd1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678961740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678961740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_abd1 vga_controller:u4\|bird_data:bir_data_inst\|altsyncram:altsyncram_component\|altsyncram_abd1:auto_generated " "Elaborating entity \"altsyncram_abd1\" for hierarchy \"vga_controller:u4\|bird_data:bir_data_inst\|altsyncram:altsyncram_component\|altsyncram_abd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_index vga_controller:u4\|bird_index:bird_index_inst " "Elaborating entity \"bird_index\" for hierarchy \"vga_controller:u4\|bird_index:bird_index_inst\"" {  } { { "vga_controller.v" "bird_index_inst" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/vga_controller.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:u4\|bird_index:bird_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:u4\|bird_index:bird_index_inst\|altsyncram:altsyncram_component\"" {  } { { "bird_index.v" "altsyncram_component" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/bird_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:u4\|bird_index:bird_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:u4\|bird_index:bird_index_inst\|altsyncram:altsyncram_component\"" {  } { { "bird_index.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/bird_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:u4\|bird_index:bird_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:u4\|bird_index:bird_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VGA_DATA/bird_index.mif " "Parameter \"init_file\" = \"./VGA_DATA/bird_index.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478678961795 ""}  } { { "bird_index.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/bird_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1478678961795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lad1 " "Found entity 1: altsyncram_lad1" {  } { { "db/altsyncram_lad1.tdf" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/db/altsyncram_lad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478678961851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678961851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lad1 vga_controller:u4\|bird_index:bird_index_inst\|altsyncram:altsyncram_component\|altsyncram_lad1:auto_generated " "Elaborating entity \"altsyncram_lad1\" for hierarchy \"vga_controller:u4\|bird_index:bird_index_inst\|altsyncram:altsyncram_component\|altsyncram_lad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopModule vga_controller:u4\|TopModule:comb_580 " "Elaborating entity \"TopModule\" for hierarchy \"vga_controller:u4\|TopModule:comb_580\"" {  } { { "vga_controller.v" "comb_580" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/vga_controller.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RLayer3 TopModule.v(78) " "Verilog HDL or VHDL warning at TopModule.v(78): object \"RLayer3\" assigned a value but never read" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478678961855 "|DE2i_150_Default|vga_controller:u4|TopModule:comb_580"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GLayer3 TopModule.v(79) " "Verilog HDL or VHDL warning at TopModule.v(79): object \"GLayer3\" assigned a value but never read" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478678961855 "|DE2i_150_Default|vga_controller:u4|TopModule:comb_580"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BLayer3 TopModule.v(80) " "Verilog HDL or VHDL warning at TopModule.v(80): object \"BLayer3\" assigned a value but never read" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1478678961855 "|DE2i_150_Default|vga_controller:u4|TopModule:comb_580"}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "R_Score_on TopModule.v(58) " "Verilog HDL Port Connection error at TopModule.v(58): output or inout port \"R_Score_on\" must be connected to a structural net expression" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 58 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1478678961859 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "G_Score_on TopModule.v(58) " "Verilog HDL Port Connection error at TopModule.v(58): output or inout port \"G_Score_on\" must be connected to a structural net expression" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 58 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1478678961859 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "B_Score_on TopModule.v(58) " "Verilog HDL Port Connection error at TopModule.v(58): output or inout port \"B_Score_on\" must be connected to a structural net expression" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 58 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1478678961859 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "R_Score_off TopModule.v(58) " "Verilog HDL Port Connection error at TopModule.v(58): output or inout port \"R_Score_off\" must be connected to a structural net expression" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 58 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1478678961859 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "G_Score_off TopModule.v(58) " "Verilog HDL Port Connection error at TopModule.v(58): output or inout port \"G_Score_off\" must be connected to a structural net expression" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 58 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1478678961859 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "B_Score_off TopModule.v(58) " "Verilog HDL Port Connection error at TopModule.v(58): output or inout port \"B_Score_off\" must be connected to a structural net expression" {  } { { "TopModule.v" "" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/TopModule.v" 58 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1478678961859 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "vga_controller:u4\|TopModule:comb_580 " "Can't elaborate user hierarchy \"vga_controller:u4\|TopModule:comb_580\"" {  } { { "vga_controller.v" "comb_580" { Text "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/vga_controller.v" 151 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478678961860 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.map.smsg " "Generated suppressed messages file E:/User/DriveOne/OneDrive/Nam IV/Verilog-HDL/Assigment/DE2i_150_VGA/DE2i_150_Default.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678961974 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 98 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "899 " "Peak virtual memory: 899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478678962039 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 09 15:09:22 2016 " "Processing ended: Wed Nov 09 15:09:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478678962039 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478678962039 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478678962039 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678962039 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 98 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 98 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478678962642 ""}
