Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Sep 01 20:01:35 2023
| Host         : DESKTOP-GD656IR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.905        0.000                      0                13951        0.012        0.000                      0                13951        4.020        0.000                       0                  7745  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
CLK                       {0.000 41.666}       83.333          12.000          
  clk_out1_clk_generator  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_generator  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                        16.667        0.000                       0                     1  
  clk_out1_clk_generator        0.905        0.000                      0                13951        0.012        0.000                      0                13951        4.020        0.000                       0                  7741  
  clkfbout_clk_generator                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_generator
  To Clock:  clk_out1_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 4.940ns (55.533%)  route 3.956ns (44.467%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.653    -0.840    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y6           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.215     1.375 f  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[12]
                         net (fo=70, routed)          1.753     3.128    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_93
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.124     3.252 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_16/O
                         net (fo=2, routed)           0.426     3.678    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_16_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.802 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_20/O
                         net (fo=1, routed)           0.000     3.802    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_20_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.203 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.203    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[6]_i_10_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.317    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_10_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.651 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_10/O[1]
                         net (fo=4, routed)           1.126     5.777    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_10_n_6
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.329     6.106 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_14/O
                         net (fo=1, routed)           0.650     6.756    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_14_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I1_O)        0.326     7.082 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_8__0/O
                         net (fo=1, routed)           0.000     7.082    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_8__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.615 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.615    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_1__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.732 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.732    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.055 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[17]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.055    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS[16]
    SLICE_X60Y20         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.507     8.531    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X60Y20         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[16]/C
                         clock pessimism              0.563     9.094    
                         clock uncertainty           -0.243     8.852    
    SLICE_X60Y20         FDRE (Setup_fdre_C_D)        0.109     8.961    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[16]
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 5.078ns (57.727%)  route 3.719ns (42.273%))
  Logic Levels:           11  (CARRY4=8 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.653    -0.840    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y6           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.215     1.375 r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[11]
                         net (fo=68, routed)          1.419     2.794    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_94
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.124     2.918 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_40/O
                         net (fo=1, routed)           0.000     2.918    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_40_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.468 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.468    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_32_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.582 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.582    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_24_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.804 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_13/O[0]
                         net (fo=3, routed)           1.028     4.832    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_13_n_7
    SLICE_X64Y15         LUT3 (Prop_lut3_I1_O)        0.323     5.155 f  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_23/O
                         net (fo=3, routed)           0.484     5.638    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_23_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I0_O)        0.328     5.966 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_6/O
                         net (fo=2, routed)           0.788     6.754    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_6_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.280 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[15]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.956 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[17]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.956    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL[17]
    SLICE_X63Y21         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.507     8.531    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X63Y21         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[17]/C
                         clock pessimism              0.563     9.094    
                         clock uncertainty           -0.243     8.852    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)        0.062     8.914    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 4.856ns (55.109%)  route 3.956ns (44.891%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.653    -0.840    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y6           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.215     1.375 f  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[12]
                         net (fo=70, routed)          1.753     3.128    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_93
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.124     3.252 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_16/O
                         net (fo=2, routed)           0.426     3.678    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_16_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.802 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_20/O
                         net (fo=1, routed)           0.000     3.802    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_20_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.203 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.203    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[6]_i_10_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.317    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_10_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.651 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_10/O[1]
                         net (fo=4, routed)           1.126     5.777    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_10_n_6
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.329     6.106 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_14/O
                         net (fo=1, routed)           0.650     6.756    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_14_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I1_O)        0.326     7.082 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_8__0/O
                         net (fo=1, routed)           0.000     7.082    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_8__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.615 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.615    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_1__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.732 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.732    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.971 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[17]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.971    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS[17]
    SLICE_X60Y20         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.507     8.531    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X60Y20         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[17]/C
                         clock pessimism              0.563     9.094    
                         clock uncertainty           -0.243     8.852    
    SLICE_X60Y20         FDRE (Setup_fdre_C_D)        0.109     8.961    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 4.836ns (55.007%)  route 3.956ns (44.993%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.653    -0.840    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y6           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.215     1.375 f  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[12]
                         net (fo=70, routed)          1.753     3.128    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_93
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.124     3.252 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_16/O
                         net (fo=2, routed)           0.426     3.678    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_16_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.802 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_20/O
                         net (fo=1, routed)           0.000     3.802    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_20_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.203 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.203    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[6]_i_10_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.317    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_10_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.651 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_10/O[1]
                         net (fo=4, routed)           1.126     5.777    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_10_n_6
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.329     6.106 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_14/O
                         net (fo=1, routed)           0.650     6.756    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_14_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I1_O)        0.326     7.082 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_8__0/O
                         net (fo=1, routed)           0.000     7.082    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_8__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.615 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.615    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_1__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.732 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.732    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.951 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[17]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.951    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS[15]
    SLICE_X60Y20         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.507     8.531    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X60Y20         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[15]/C
                         clock pessimism              0.563     9.094    
                         clock uncertainty           -0.243     8.852    
    SLICE_X60Y20         FDRE (Setup_fdre_C_D)        0.109     8.961    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[15]
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 4.823ns (54.940%)  route 3.956ns (45.060%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.653    -0.840    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y6           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.215     1.375 f  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[12]
                         net (fo=70, routed)          1.753     3.128    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_93
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.124     3.252 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_16/O
                         net (fo=2, routed)           0.426     3.678    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_16_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.802 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_20/O
                         net (fo=1, routed)           0.000     3.802    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_20_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.203 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.203    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[6]_i_10_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.317    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_10_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.651 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_10/O[1]
                         net (fo=4, routed)           1.126     5.777    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_10_n_6
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.329     6.106 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_14/O
                         net (fo=1, routed)           0.650     6.756    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_14_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I1_O)        0.326     7.082 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_8__0/O
                         net (fo=1, routed)           0.000     7.082    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_8__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.615 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.615    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_1__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.938 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.938    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS[12]
    SLICE_X60Y19         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.507     8.531    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X60Y19         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[12]/C
                         clock pessimism              0.563     9.094    
                         clock uncertainty           -0.243     8.852    
    SLICE_X60Y19         FDRE (Setup_fdre_C_D)        0.109     8.961    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_Krasavietz_class2_0/vin_b0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 4.438ns (50.678%)  route 4.319ns (49.322%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.561    -0.932    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    SLICE_X34Y11         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/vin_b0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/vin_b0_reg[2]/Q
                         net (fo=8, routed)           0.693     0.280    pqn_ctrl_0/PQN_Krasavietz_class2_0/vin_b0[2]
    SLICE_X34Y12         LUT2 (Prop_lut2_I0_O)        0.124     0.404 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0[17]_i_33__1/O
                         net (fo=1, routed)           0.000     0.404    pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0[17]_i_33__1_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.937 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.937    pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0_reg[17]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.054 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.054    pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0_reg[17]_i_16_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.308 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0_reg[17]_i_14/CO[0]
                         net (fo=38, routed)          0.738     2.046    pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0_reg[17]_i_14_n_3
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.393     2.439 f  pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0[15]_i_21__2/O
                         net (fo=2, routed)           0.714     3.153    pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0[15]_i_21__2_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I5_O)        0.332     3.485 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0[15]_i_13__2/O
                         net (fo=2, routed)           0.660     4.145    pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0[15]_i_13__2_n_0
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.124     4.269 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0[15]_i_17__2/O
                         net (fo=1, routed)           0.000     4.269    pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0[15]_i_17__2_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.819 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0_reg[15]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     4.819    pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0_reg[15]_i_10__2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.153 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0_reg[17]_i_5__2/O[1]
                         net (fo=2, routed)           0.862     6.014    pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0_reg[17]_i_5__2_n_6
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.303     6.317 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0[15]_i_3__2/O
                         net (fo=2, routed)           0.652     6.969    pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0[15]_i_3__2_n_0
    SLICE_X15Y16         LUT4 (Prop_lut4_I3_O)        0.124     7.093 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0[15]_i_7__2/O
                         net (fo=1, routed)           0.000     7.093    pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0[15]_i_7__2_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.491 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.491    pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0_reg[15]_i_1__2_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.825 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0_reg[17]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     7.825    pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0[17]
    SLICE_X15Y17         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.442     8.466    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    SLICE_X15Y17         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0_reg[17]/C
                         clock pessimism              0.563     9.029    
                         clock uncertainty           -0.243     8.787    
    SLICE_X15Y17         FDRE (Setup_fdre_C_D)        0.062     8.849    pqn_ctrl_0/PQN_Krasavietz_class2_0/qout_b0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.849    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vin_b0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 4.284ns (48.954%)  route 4.467ns (51.046%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.550    -0.943    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X46Y22         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/vin_b0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  pqn_ctrl_0/PQN_NP2426_class1_0/vin_b0_reg[7]/Q
                         net (fo=5, routed)           0.662     0.237    pqn_ctrl_0/PQN_NP2426_class1_0/vin_b0[7]
    SLICE_X51Y22         LUT2 (Prop_lut2_I1_O)        0.124     0.361 r  pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0[17]_i_44__0/O
                         net (fo=1, routed)           0.000     0.361    pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0[17]_i_44__0_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.911 r  pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000     0.911    pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[17]_i_33_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.139 r  pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[17]_i_18__0/CO[2]
                         net (fo=54, routed)          1.012     2.152    pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[17]_i_18__0_n_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I3_O)        0.308     2.460 r  pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0[15]_i_22/O
                         net (fo=3, routed)           0.457     2.917    pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0[15]_i_22_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.332     3.249 r  pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0[11]_i_11__0/O
                         net (fo=1, routed)           0.617     3.866    pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0[11]_i_11__0_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.251 r  pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[11]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     4.251    pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[11]_i_10__0_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.473 r  pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[15]_i_10__0/O[0]
                         net (fo=2, routed)           1.249     5.722    pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[15]_i_10__0_n_7
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.293     6.015 r  pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0[11]_i_4__0/O
                         net (fo=2, routed)           0.469     6.484    pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0[11]_i_4__0_n_0
    SLICE_X43Y22         LUT4 (Prop_lut4_I3_O)        0.326     6.810 r  pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0[11]_i_8__0/O
                         net (fo=1, routed)           0.000     6.810    pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0[11]_i_8__0_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.360 r  pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.360    pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[11]_i_1__0_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.474 r  pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.474    pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[15]_i_1__0_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.808 r  pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[17]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.808    pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0[17]
    SLICE_X43Y24         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.430     8.454    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X43Y24         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[17]/C
                         clock pessimism              0.563     9.017    
                         clock uncertainty           -0.243     8.775    
    SLICE_X43Y24         FDRE (Setup_fdre_C_D)        0.062     8.837    pqn_ctrl_0/PQN_NP2426_class1_0/nout_b0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.837    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 4.815ns (54.899%)  route 3.956ns (45.101%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.653    -0.840    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y6           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.215     1.375 f  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[12]
                         net (fo=70, routed)          1.753     3.128    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_93
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.124     3.252 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_16/O
                         net (fo=2, routed)           0.426     3.678    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_16_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.802 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_20/O
                         net (fo=1, routed)           0.000     3.802    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[6]_i_20_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.203 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.203    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[6]_i_10_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.317    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_10_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.651 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_10/O[1]
                         net (fo=4, routed)           1.126     5.777    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_10_n_6
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.329     6.106 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_14/O
                         net (fo=1, routed)           0.650     6.756    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_14_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I1_O)        0.326     7.082 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_8__0/O
                         net (fo=1, routed)           0.000     7.082    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0[10]_i_8__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.615 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.615    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[10]_i_1__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.930 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.930    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS[14]
    SLICE_X60Y19         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.507     8.531    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X60Y19         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]/C
                         clock pessimism              0.563     9.094    
                         clock uncertainty           -0.243     8.852    
    SLICE_X60Y19         FDRE (Setup_fdre_C_D)        0.109     8.961    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vS_b0_reg[14]
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 4.967ns (57.187%)  route 3.719ns (42.813%))
  Logic Levels:           11  (CARRY4=8 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.653    -0.840    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y6           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.215     1.375 r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[11]
                         net (fo=68, routed)          1.419     2.794    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_94
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.124     2.918 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_40/O
                         net (fo=1, routed)           0.000     2.918    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_40_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.468 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.468    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_32_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.582 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.582    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_24_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.804 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_13/O[0]
                         net (fo=3, routed)           1.028     4.832    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_13_n_7
    SLICE_X64Y15         LUT3 (Prop_lut3_I1_O)        0.323     5.155 f  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_23/O
                         net (fo=3, routed)           0.484     5.638    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_23_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I0_O)        0.328     5.966 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_6/O
                         net (fo=2, routed)           0.788     6.754    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_6_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.280 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[15]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.845 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[17]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.845    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL[16]
    SLICE_X63Y21         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.507     8.531    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X63Y21         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[16]/C
                         clock pessimism              0.563     9.094    
                         clock uncertainty           -0.243     8.852    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)        0.062     8.914    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[16]
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 4.964ns (57.172%)  route 3.719ns (42.828%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.653    -0.840    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y6           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.215     1.375 r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[11]
                         net (fo=68, routed)          1.419     2.794    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_94
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.124     2.918 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_40/O
                         net (fo=1, routed)           0.000     2.918    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_40_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.468 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.468    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_32_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.582 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.582    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_24_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.804 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_13/O[0]
                         net (fo=3, routed)           1.028     4.832    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_13_n_7
    SLICE_X64Y15         LUT3 (Prop_lut3_I1_O)        0.323     5.155 f  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_23/O
                         net (fo=3, routed)           0.484     5.638    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_23_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I0_O)        0.328     5.966 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_6/O
                         net (fo=2, routed)           0.788     6.754    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[3]_i_6_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.280 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[3]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.842 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.842    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL[13]
    SLICE_X63Y20         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.508     8.532    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X63Y20         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[13]/C
                         clock pessimism              0.563     9.095    
                         clock uncertainty           -0.243     8.853    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.062     8.915    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[13]
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  1.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/qout_b0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/PORT_qout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.562%)  route 0.207ns (59.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.553    -0.611    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X37Y21         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/qout_b0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  pqn_ctrl_0/PQN_NP2426_class1_0/qout_b0_reg[0]/Q
                         net (fo=1, routed)           0.207    -0.263    pqn_ctrl_0/PQN_NP2426_class1_0/qout_b0_reg_n_0_[0]
    SLICE_X35Y18         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/PORT_qout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.822    -0.849    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X35Y18         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/PORT_qout_reg[0]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.072    -0.275    pqn_ctrl_0/PQN_NP2426_class1_0/PORT_qout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/LN2_s_sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/TXD_DATA2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.201%)  route 0.228ns (61.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.565    -0.599    pqn_ctrl_0/clk_out1
    SLICE_X48Y50         FDRE                                         r  pqn_ctrl_0/LN2_s_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  pqn_ctrl_0/LN2_s_sum_reg[2]/Q
                         net (fo=3, routed)           0.228    -0.230    pqn_ctrl_0/LN2_s_sum[2]
    SLICE_X49Y49         FDRE                                         r  pqn_ctrl_0/TXD_DATA2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.837    -0.834    pqn_ctrl_0/clk_out1
    SLICE_X49Y49         FDRE                                         r  pqn_ctrl_0/TXD_DATA2_reg[2]/C
                         clock pessimism              0.507    -0.327    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.070    -0.257    pqn_ctrl_0/TXD_DATA2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/sout_b0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/PORT_sout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.559%)  route 0.225ns (61.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.567    -0.597    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X53Y49         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/sout_b0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pqn_ctrl_0/PQN_NP2426_class1_0/sout_b0_reg[0]/Q
                         net (fo=1, routed)           0.225    -0.231    pqn_ctrl_0/PQN_NP2426_class1_0/sout_b0_reg_n_0_[0]
    SLICE_X55Y50         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/PORT_sout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.835    -0.835    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X55Y50         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/PORT_sout_reg[0]/C
                         clock pessimism              0.507    -0.328    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.066    -0.262    pqn_ctrl_0/PQN_NP2426_class1_0/PORT_sout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/LN3_s_sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/LN3_s_sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.367ns (84.427%)  route 0.068ns (15.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.567    -0.597    pqn_ctrl_0/clk_out1
    SLICE_X50Y49         FDRE                                         r  pqn_ctrl_0/LN3_s_sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  pqn_ctrl_0/LN3_s_sum_reg[1]/Q
                         net (fo=2, routed)           0.067    -0.366    pqn_ctrl_0/PQN_NP2426_class1_0/DI[1]
    SLICE_X50Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150    -0.216 r  pqn_ctrl_0/PQN_NP2426_class1_0/LN3_s_sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.215    pqn_ctrl_0/PQN_NP2426_class1_0/LN3_s_sum_reg[3]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.162 r  pqn_ctrl_0/PQN_NP2426_class1_0/LN3_s_sum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.162    pqn_ctrl_0/PQN_NP2426_class1_0_n_8
    SLICE_X50Y50         FDRE                                         r  pqn_ctrl_0/LN3_s_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.835    -0.835    pqn_ctrl_0/clk_out1
    SLICE_X50Y50         FDRE                                         r  pqn_ctrl_0/LN3_s_sum_reg[4]/C
                         clock pessimism              0.507    -0.328    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134    -0.194    pqn_ctrl_0/LN3_s_sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_Krasavietz_class2_0/nout_b0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_Krasavietz_class2_0/PORT_nout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.248%)  route 0.218ns (60.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.561    -0.603    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    SLICE_X35Y9          FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/nout_b0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/nout_b0_reg[6]/Q
                         net (fo=1, routed)           0.218    -0.244    pqn_ctrl_0/PQN_Krasavietz_class2_0/nout_b0_reg_n_0_[6]
    SLICE_X38Y11         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/PORT_nout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.830    -0.841    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    SLICE_X38Y11         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/PORT_nout_reg[6]/C
                         clock pessimism              0.502    -0.339    
    SLICE_X38Y11         FDRE (Hold_fdre_C_D)         0.063    -0.276    pqn_ctrl_0/PQN_Krasavietz_class2_0/PORT_nout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_Krasavietz_class2_0/nout_b0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_Krasavietz_class2_0/PORT_nout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.248%)  route 0.218ns (60.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.561    -0.603    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    SLICE_X35Y9          FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/nout_b0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/nout_b0_reg[7]/Q
                         net (fo=1, routed)           0.218    -0.244    pqn_ctrl_0/PQN_Krasavietz_class2_0/nout_b0_reg_n_0_[7]
    SLICE_X38Y11         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/PORT_nout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.830    -0.841    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    SLICE_X38Y11         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/PORT_nout_reg[7]/C
                         clock pessimism              0.502    -0.339    
    SLICE_X38Y11         FDRE (Hold_fdre_C_D)         0.063    -0.276    pqn_ctrl_0/PQN_Krasavietz_class2_0/PORT_nout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/KC_s_sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/KC_s_sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.342ns (83.106%)  route 0.070ns (16.894%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.564    -0.600    pqn_ctrl_0/clk_out1
    SLICE_X36Y49         FDRE                                         r  pqn_ctrl_0/KC_s_sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  pqn_ctrl_0/KC_s_sum_reg[1]/Q
                         net (fo=2, routed)           0.069    -0.390    pqn_ctrl_0/PQN_KC_0/KC_s_sum[1]
    SLICE_X36Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.243 r  pqn_ctrl_0/PQN_KC_0/KC_s_sum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.242    pqn_ctrl_0/PQN_KC_0/KC_s_sum_reg[3]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.188 r  pqn_ctrl_0/PQN_KC_0/KC_s_sum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.188    pqn_ctrl_0/PQN_KC_0_n_12
    SLICE_X36Y50         FDRE                                         r  pqn_ctrl_0/KC_s_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.830    -0.840    pqn_ctrl_0/clk_out1
    SLICE_X36Y50         FDRE                                         r  pqn_ctrl_0/KC_s_sum_reg[4]/C
                         clock pessimism              0.507    -0.333    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105    -0.228    pqn_ctrl_0/KC_s_sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_PN_sin_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_PN_0/sin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.793%)  route 0.242ns (63.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.593    -0.571    pqn_ctrl_0/clk_out1
    SLICE_X61Y52         FDRE                                         r  pqn_ctrl_0/PQN_PN_sin_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  pqn_ctrl_0/PQN_PN_sin_reg[6]/Q
                         net (fo=1, routed)           0.242    -0.188    pqn_ctrl_0/PQN_PN_0/PQN_PN_sin_reg[17][6]
    SLICE_X61Y49         FDRE                                         r  pqn_ctrl_0/PQN_PN_0/sin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.865    -0.806    pqn_ctrl_0/PQN_PN_0/clk_out1
    SLICE_X61Y49         FDRE                                         r  pqn_ctrl_0/PQN_PN_0/sin_reg[6]/C
                         clock pessimism              0.507    -0.299    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.071    -0.228    pqn_ctrl_0/PQN_PN_0/sin_reg[6]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_Krasavietz_class2_0/nin_b0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_Krasavietz_class2_0/nout_b0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.735%)  route 0.161ns (39.265%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.561    -0.603    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    SLICE_X36Y10         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/nin_b0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/nin_b0_reg[7]/Q
                         net (fo=2, routed)           0.161    -0.301    pqn_ctrl_0/PQN_Krasavietz_class2_0/nin_b0[7]
    SLICE_X35Y9          LUT4 (Prop_lut4_I2_O)        0.045    -0.256 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/nout_b0[7]_i_6__4/O
                         net (fo=1, routed)           0.000    -0.256    pqn_ctrl_0/PQN_Krasavietz_class2_0/nout_b0[7]_i_6__4_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.193 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/nout_b0_reg[7]_i_1__5/O[3]
                         net (fo=1, routed)           0.000    -0.193    pqn_ctrl_0/PQN_Krasavietz_class2_0/nout_b0[7]
    SLICE_X35Y9          FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/nout_b0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.830    -0.841    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    SLICE_X35Y9          FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/nout_b0_reg[7]/C
                         clock pessimism              0.502    -0.339    
    SLICE_X35Y9          FDRE (Hold_fdre_C_D)         0.105    -0.234    pqn_ctrl_0/PQN_Krasavietz_class2_0/nout_b0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_MBON_0/vout_b0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_MBON_0/PORT_vout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.366%)  route 0.206ns (55.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.561    -0.603    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X38Y38         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/vout_b0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  pqn_ctrl_0/PQN_MBON_0/vout_b0_reg[3]/Q
                         net (fo=3, routed)           0.206    -0.233    pqn_ctrl_0/PQN_MBON_0/vout_b0_reg_n_0_[3]
    SLICE_X35Y37         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/PORT_vout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.827    -0.844    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X35Y37         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/PORT_vout_reg[3]/C
                         clock pessimism              0.502    -0.342    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.066    -0.276    pqn_ctrl_0/PQN_MBON_0/PORT_vout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10     blk_mem_KC_I_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10     blk_mem_KC_I_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9      blk_mem_KC_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9      blk_mem_KC_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10     blk_mem_KC_sr_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10     blk_mem_KC_sr_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y24     blk_mem_LNPN_I_exci_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y24     blk_mem_LNPN_I_exci_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y25     blk_mem_LNPN_I_inhi_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y25     blk_mem_LNPN_I_inhi_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y37     pqn_ctrl_0/PQN_APL_nin_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y41     pqn_ctrl_0/PQN_APL_nin_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y43     pqn_ctrl_0/PQN_APL_nin_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y45     pqn_ctrl_0/PQN_APL_nin_reg[15]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y39     pqn_ctrl_0/PQN_APL_nin_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y39     pqn_ctrl_0/PQN_APL_nin_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y42     pqn_ctrl_0/PQN_APL_nin_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y35     pqn_ctrl_0/PQN_APL_nin_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_generator_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_generator_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBOUT



