{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627012926534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627012926545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 00:02:06 2021 " "Processing started: Fri Jul 23 00:02:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627012926545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627012926545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB6_Part2_VHDL_ROM -c LAB6_Part2_VHDL_ROM " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB6_Part2_VHDL_ROM -c LAB6_Part2_VHDL_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627012926545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627012927210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627012927210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_rom_vhdl_init.vhd 1 0 " "Found 1 design units, including 0 entities, in source file board_rom_vhdl_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOARD_ROM_VHDL_INIT " "Found design unit 1: BOARD_ROM_VHDL_INIT" {  } { { "board_ROM_vhdl_init.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/board_ROM_vhdl_init.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627012937932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627012937932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_vhdl_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file board_vhdl_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOARD_VHDL_ROM-behavior " "Found design unit 1: BOARD_VHDL_ROM-behavior" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/board_vhdl_ROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627012937935 ""} { "Info" "ISGN_ENTITY_NAME" "1 BOARD_VHDL_ROM " "Found entity 1: BOARD_VHDL_ROM" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/board_vhdl_ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627012937935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627012937935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_part2_vhdl_rom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6_part2_vhdl_rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB6_Part2_VHDL_ROM " "Found entity 1: LAB6_Part2_VHDL_ROM" {  } { { "LAB6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627012937936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627012937936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comb2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comb2-behavior " "Found design unit 1: comb2-behavior" {  } { { "comb2.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/comb2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627012937938 ""} { "Info" "ISGN_ENTITY_NAME" "1 comb2 " "Found entity 1: comb2" {  } { { "comb2.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/comb2.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627012937938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627012937938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB6_Part2_VHDL_ROM " "Elaborating entity \"LAB6_Part2_VHDL_ROM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627012938043 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst23 " "Primitive \"WIRE\" of instance \"inst23\" not used" {  } { { "LAB6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { { 720 1160 1208 752 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1627012938044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 74283:inst17 " "Elaborating entity \"74283\" for hierarchy \"74283:inst17\"" {  } { { "LAB6_Part2_VHDL_ROM.bdf" "inst17" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { { 352 1112 1216 528 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74283:inst17 " "Elaborated megafunction instantiation \"74283:inst17\"" {  } { { "LAB6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { { 352 1112 1216 528 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 74283:inst17\|f74283:sub " "Elaborating entity \"f74283\" for hierarchy \"74283:inst17\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938085 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74283:inst17\|f74283:sub 74283:inst17 " "Elaborated megafunction instantiation \"74283:inst17\|f74283:sub\", which is child of megafunction instantiation \"74283:inst17\"" {  } { { "74283.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "LAB6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { { 352 1112 1216 528 "inst17" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 74153:inst99 " "Elaborating entity \"74153\" for hierarchy \"74153:inst99\"" {  } { { "LAB6_Part2_VHDL_ROM.bdf" "inst99" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { { 520 120 240 744 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74153:inst99 " "Elaborated megafunction instantiation \"74153:inst99\"" {  } { { "LAB6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { { 520 120 240 744 "inst99" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOARD_VHDL_ROM BOARD_VHDL_ROM:inst34 " "Elaborating entity \"BOARD_VHDL_ROM\" for hierarchy \"BOARD_VHDL_ROM:inst34\"" {  } { { "LAB6_Part2_VHDL_ROM.bdf" "inst34" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { { 848 1512 1672 960 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst32 " "Elaborating entity \"74161\" for hierarchy \"74161:inst32\"" {  } { { "LAB6_Part2_VHDL_ROM.bdf" "inst32" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { { 824 1208 1328 1008 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst32 " "Elaborated megafunction instantiation \"74161:inst32\"" {  } { { "LAB6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { { 824 1208 1328 1008 "inst32" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst32\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"74161:inst32\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938238 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst32\|f74161:sub 74161:inst32 " "Elaborated megafunction instantiation \"74161:inst32\|f74161:sub\", which is child of megafunction instantiation \"74161:inst32\"" {  } { { "74161.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "LAB6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { { 824 1208 1328 1008 "inst32" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb2 comb2:inst7 " "Elaborating entity \"comb2\" for hierarchy \"comb2:inst7\"" {  } { { "LAB6_Part2_VHDL_ROM.bdf" "inst7" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { { 376 1424 1584 616 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 74157:inst15 " "Elaborating entity \"74157\" for hierarchy \"74157:inst15\"" {  } { { "LAB6_Part2_VHDL_ROM.bdf" "inst15" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { { 96 1400 1520 288 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74157:inst15 " "Elaborated megafunction instantiation \"74157:inst15\"" {  } { { "LAB6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { { 96 1400 1520 288 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst8 " "Elaborating entity \"74151\" for hierarchy \"74151:inst8\"" {  } { { "LAB6_Part2_VHDL_ROM.bdf" "inst8" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { { 912 104 224 1136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst8 " "Elaborated megafunction instantiation \"74151:inst8\"" {  } { { "LAB6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { { 912 104 224 1136 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 74151:inst8\|f74151:sub " "Elaborating entity \"f74151\" for hierarchy \"74151:inst8\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938320 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74151:inst8\|f74151:sub 74151:inst8 " "Elaborated megafunction instantiation \"74151:inst8\|f74151:sub\", which is child of megafunction instantiation \"74151:inst8\"" {  } { { "74151.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "LAB6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { { 912 104 224 1136 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst10 " "Elaborating entity \"74151\" for hierarchy \"74151:inst10\"" {  } { { "LAB6_Part2_VHDL_ROM.bdf" "inst10" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { { 904 912 1032 1128 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst10 " "Elaborated megafunction instantiation \"74151:inst10\"" {  } { { "LAB6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { { 904 912 1032 1128 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012938333 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "28 " "Ignored 28 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "8 " "Ignored 8 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1627012938870 ""} { "Info" "IMLS_MLS_IGNORED_CASCADE" "8 " "Ignored 8 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1627012938870 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "12 " "Ignored 12 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1627012938870 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1627012938870 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BOARD_VHDL_ROM:inst34\|D\[3\] INPUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BOARD_VHDL_ROM:inst34\|D\[3\]\" to the node \"INPUT\[3\]\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1627012941842 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BOARD_VHDL_ROM:inst34\|D\[2\] INPUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BOARD_VHDL_ROM:inst34\|D\[2\]\" to the node \"INPUT\[2\]\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1627012941842 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BOARD_VHDL_ROM:inst34\|D\[1\] INPUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BOARD_VHDL_ROM:inst34\|D\[1\]\" to the node \"INPUT\[1\]\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1627012941842 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BOARD_VHDL_ROM:inst34\|D\[0\] INPUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BOARD_VHDL_ROM:inst34\|D\[0\]\" to the node \"INPUT\[0\]\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1627012941842 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1627012941842 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BOARD_VHDL_ROM:inst34\|D\[3\] 74161:inst32\|f74161:sub\|109 " "Converted the fan-out from the tri-state buffer \"BOARD_VHDL_ROM:inst34\|D\[3\]\" to the node \"74161:inst32\|f74161:sub\|109\" into an OR gate" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627012941842 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BOARD_VHDL_ROM:inst34\|D\[2\] 74157:inst15\|22 " "Converted the fan-out from the tri-state buffer \"BOARD_VHDL_ROM:inst34\|D\[2\]\" to the node \"74157:inst15\|22\" into an OR gate" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627012941842 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BOARD_VHDL_ROM:inst34\|D\[1\] 74157:inst15\|23 " "Converted the fan-out from the tri-state buffer \"BOARD_VHDL_ROM:inst34\|D\[1\]\" to the node \"74157:inst15\|23\" into an OR gate" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627012941842 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BOARD_VHDL_ROM:inst34\|D\[0\] 74157:inst15\|24 " "Converted the fan-out from the tri-state buffer \"BOARD_VHDL_ROM:inst34\|D\[0\]\" to the node \"74157:inst15\|24\" into an OR gate" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627012941842 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1627012941842 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DIR\[3\] GND " "Pin \"DIR\[3\]\" is stuck at GND" {  } { { "LAB6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/Garett Bowman/Dropbox/quartus proj/Lab6/Part2 Rom/LAB6_Part2_VHDL_ROM.bdf" { { 224 672 848 240 "DIR\[3..0\]" "" } { 136 1624 1680 153 "DIR\[1\]" "" } { 264 1576 1616 281 "DIR\[0\]" "" } { 152 1520 1561 169 "DIR\[2\]" "" } { 168 1520 1565 185 "DIR\[1\]" "" } { 184 1520 1570 201 "DIR\[0\]" "" } { 40 1528 1568 57 "DIR\[2\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627012941917 "|LAB6_Part2_VHDL_ROM|DIR[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627012941917 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627012942004 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627012942601 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627012942601 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627012942693 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627012942693 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627012942693 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627012942693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627012942722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 00:02:22 2021 " "Processing ended: Fri Jul 23 00:02:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627012942722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627012942722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627012942722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627012942722 ""}
