// Seed: 1535254044
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4,
    output logic id_5
);
  logic id_6;
  assign id_6 = id_2[1];
  logic id_7;
  initial id_6 = id_4[1 : 1];
endmodule
