Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue May  9 18:15:01 2023
| Host         : 9S716V512033ZM6000009 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file digilent_arty_timing_summary_routed.rpt -pb digilent_arty_timing_summary_routed.pb -rpx digilent_arty_timing_summary_routed.rpx -warn_on_violation
| Design       : digilent_arty
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                                                                  1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           1           
SYNTH-10   Warning           Wide multiplier                                                                                        20          
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-18  Warning           Missing input or output delay                                                                          1           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  1           
XDCB-3     Warning           Same clock mentioned in multiple groups in the same set_clock_groups command                           1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                                                                      16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.516       -0.680                      2                37145        0.036        0.000                      0                37145        0.264        0.000                       0                  8021  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 16.667}       33.333          30.000          
  soc_crg_clkout1             {0.000 20.000}       40.000          25.000          
  soc_crg_clkout2             {0.000 4.167}        8.333           120.000         
  soc_crg_clkout3             {2.083 6.250}        8.333           120.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.030        0.000                      0                    7        0.445        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                  -0.516       -0.680                      2                37124        0.036        0.000                      0                37124       15.417        0.000                       0                  7916  
  soc_crg_clkout1                                                                                                                                                              37.845        0.000                       0                     2  
  soc_crg_clkout2                                                                                                                                                               6.178        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               6.178        0.000                       0                     4  
  soc_crg_clkout4                   1.236        0.000                      0                   14        0.131        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           soc_crg_clkout0  clk100           
(none)                            soc_crg_clkout0  
(none)           soc_crg_clkout0  soc_crg_clkout0  
(none)                            soc_crg_clkout4  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                  
----------                  ----------                  --------                  
(none)                      soc_builder_basesoc_pll_fb                              
(none)                      soc_crg_clkout0                                         
(none)                      soc_crg_clkout1                                         
(none)                      soc_crg_clkout2                                         
(none)                      soc_crg_clkout3                                         
(none)                      soc_crg_clkout4                                         
(none)                                                  clk100                      
(none)                                                  soc_crg_clkout0             
(none)                                                  soc_crg_clkout2             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.030ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.456ns (21.785%)  route 1.637ns (78.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 18.195 - 10.000 ) 
    Source Clock Delay      (SCD):    8.701ns
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           2.706     8.701    soc_crg_clkin
    SLICE_X67Y87         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.456     9.157 r  FDCE/Q
                         net (fo=1, routed)           1.637    10.794    soc_builder_basesoc_reset0
    SLICE_X62Y94         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    15.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    15.573 r  clk100_inst/O
                         net (fo=9, routed)           2.622    18.195    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.722    18.918    
                         clock uncertainty           -0.035    18.883    
    SLICE_X62Y94         FDCE (Setup_fdce_C_D)       -0.058    18.825    FDCE_1
  -------------------------------------------------------------------
                         required time                         18.825    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                  8.030    

Slack (MET) :             8.163ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.478ns (29.860%)  route 1.123ns (70.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 18.195 - 10.000 ) 
    Source Clock Delay      (SCD):    9.060ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           3.064     9.060    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.478     9.538 r  FDCE_5/Q
                         net (fo=1, routed)           1.123    10.661    soc_builder_basesoc_reset5
    SLICE_X62Y94         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    15.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    15.573 r  clk100_inst/O
                         net (fo=9, routed)           2.622    18.195    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.864    19.060    
                         clock uncertainty           -0.035    19.025    
    SLICE_X62Y94         FDCE (Setup_fdce_C_D)       -0.201    18.824    FDCE_6
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  8.163    

Slack (MET) :             8.185ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.518ns (29.574%)  route 1.234ns (70.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 18.195 - 10.000 ) 
    Source Clock Delay      (SCD):    9.060ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           3.064     9.060    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.518     9.578 r  FDCE_3/Q
                         net (fo=1, routed)           1.234    10.811    soc_builder_basesoc_reset3
    SLICE_X62Y94         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    15.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    15.573 r  clk100_inst/O
                         net (fo=9, routed)           2.622    18.195    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.864    19.060    
                         clock uncertainty           -0.035    19.025    
    SLICE_X62Y94         FDCE (Setup_fdce_C_D)       -0.028    18.997    FDCE_4
  -------------------------------------------------------------------
                         required time                         18.997    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  8.185    

Slack (MET) :             8.203ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.518ns (30.167%)  route 1.199ns (69.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 18.195 - 10.000 ) 
    Source Clock Delay      (SCD):    9.060ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           3.064     9.060    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.518     9.578 r  FDCE_2/Q
                         net (fo=1, routed)           1.199    10.777    soc_builder_basesoc_reset2
    SLICE_X62Y94         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    15.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    15.573 r  clk100_inst/O
                         net (fo=9, routed)           2.622    18.195    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.864    19.060    
                         clock uncertainty           -0.035    19.025    
    SLICE_X62Y94         FDCE (Setup_fdce_C_D)       -0.045    18.980    FDCE_3
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  8.203    

Slack (MET) :             8.216ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.518ns (30.371%)  route 1.188ns (69.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 18.195 - 10.000 ) 
    Source Clock Delay      (SCD):    9.060ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           3.064     9.060    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.518     9.578 r  FDCE_1/Q
                         net (fo=1, routed)           1.188    10.765    soc_builder_basesoc_reset1
    SLICE_X62Y94         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    15.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    15.573 r  clk100_inst/O
                         net (fo=9, routed)           2.622    18.195    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.864    19.060    
                         clock uncertainty           -0.035    19.025    
    SLICE_X62Y94         FDCE (Setup_fdce_C_D)       -0.043    18.982    FDCE_2
  -------------------------------------------------------------------
                         required time                         18.982    
                         arrival time                         -10.765    
  -------------------------------------------------------------------
                         slack                                  8.216    

Slack (MET) :             8.236ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.478ns (31.060%)  route 1.061ns (68.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 18.195 - 10.000 ) 
    Source Clock Delay      (SCD):    9.060ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           3.064     9.060    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.478     9.538 r  FDCE_6/Q
                         net (fo=1, routed)           1.061    10.599    soc_builder_basesoc_reset6
    SLICE_X62Y94         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    15.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    15.573 r  clk100_inst/O
                         net (fo=9, routed)           2.622    18.195    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.864    19.060    
                         clock uncertainty           -0.035    19.025    
    SLICE_X62Y94         FDCE (Setup_fdce_C_D)       -0.190    18.835    FDCE_7
  -------------------------------------------------------------------
                         required time                         18.835    
                         arrival time                         -10.599    
  -------------------------------------------------------------------
                         slack                                  8.236    

Slack (MET) :             8.359ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.518ns (32.579%)  route 1.072ns (67.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 18.195 - 10.000 ) 
    Source Clock Delay      (SCD):    9.060ns
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           3.064     9.060    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.518     9.578 r  FDCE_4/Q
                         net (fo=1, routed)           1.072    10.650    soc_builder_basesoc_reset4
    SLICE_X62Y94         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    15.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    15.573 r  clk100_inst/O
                         net (fo=9, routed)           2.622    18.195    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.864    19.060    
                         clock uncertainty           -0.035    19.025    
    SLICE_X62Y94         FDCE (Setup_fdce_C_D)       -0.016    19.009    FDCE_5
  -------------------------------------------------------------------
                         required time                         19.009    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                  8.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.141ns (18.695%)  route 0.613ns (81.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.891ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           1.226     2.974    soc_crg_clkin
    SLICE_X67Y87         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.141     3.115 r  FDCE/Q
                         net (fo=1, routed)           0.613     3.728    soc_builder_basesoc_reset0
    SLICE_X62Y94         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           1.580     3.891    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.697     3.194    
    SLICE_X62Y94         FDCE (Hold_fdce_C_D)         0.089     3.283    FDCE_1
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.164ns (28.132%)  route 0.419ns (71.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.891ns
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.761ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           1.381     3.130    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.164     3.294 r  FDCE_4/Q
                         net (fo=1, routed)           0.419     3.713    soc_builder_basesoc_reset4
    SLICE_X62Y94         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           1.580     3.891    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.761     3.130    
    SLICE_X62Y94         FDCE (Hold_fdce_C_D)         0.060     3.190    FDCE_5
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.148ns (27.409%)  route 0.392ns (72.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.891ns
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.761ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           1.381     3.130    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.148     3.278 r  FDCE_6/Q
                         net (fo=1, routed)           0.392     3.670    soc_builder_basesoc_reset6
    SLICE_X62Y94         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           1.580     3.891    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.761     3.130    
    SLICE_X62Y94         FDCE (Hold_fdce_C_D)         0.010     3.140    FDCE_7
  -------------------------------------------------------------------
                         required time                         -3.140    
                         arrival time                           3.670    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.164ns (27.059%)  route 0.442ns (72.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.891ns
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.761ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           1.381     3.130    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.164     3.294 r  FDCE_2/Q
                         net (fo=1, routed)           0.442     3.736    soc_builder_basesoc_reset2
    SLICE_X62Y94         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           1.580     3.891    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.761     3.130    
    SLICE_X62Y94         FDCE (Hold_fdce_C_D)         0.076     3.206    FDCE_3
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.736    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.164ns (26.342%)  route 0.459ns (73.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.891ns
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.761ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           1.381     3.130    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.164     3.294 r  FDCE_1/Q
                         net (fo=1, routed)           0.459     3.753    soc_builder_basesoc_reset1
    SLICE_X62Y94         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           1.580     3.891    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.761     3.130    
    SLICE_X62Y94         FDCE (Hold_fdce_C_D)         0.076     3.206    FDCE_2
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.753    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.164ns (26.052%)  route 0.466ns (73.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.891ns
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.761ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           1.381     3.130    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.164     3.294 r  FDCE_3/Q
                         net (fo=1, routed)           0.466     3.760    soc_builder_basesoc_reset3
    SLICE_X62Y94         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           1.580     3.891    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.761     3.130    
    SLICE_X62Y94         FDCE (Hold_fdce_C_D)         0.063     3.193    FDCE_4
  -------------------------------------------------------------------
                         required time                         -3.193    
                         arrival time                           3.760    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.148ns (22.952%)  route 0.497ns (77.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.891ns
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.761ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           1.381     3.130    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.148     3.278 r  FDCE_5/Q
                         net (fo=1, routed)           0.497     3.775    soc_builder_basesoc_reset5
    SLICE_X62Y94         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           1.580     3.891    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.761     3.130    
    SLICE_X62Y94         FDCE (Hold_fdce_C_D)         0.000     3.130    FDCE_6
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.775    
  -------------------------------------------------------------------
                         slack                                  0.645    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X67Y87    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X62Y94    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X62Y94    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X62Y94    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X62Y94    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X62Y94    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X62Y94    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X62Y94    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X67Y87    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X67Y87    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y94    FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y94    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y94    FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y94    FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y94    FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y94    FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X67Y87    FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X67Y87    FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y94    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y94    FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y94    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y94    FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y94    FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y94    FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            2  Failing Endpoints,  Worst Slack       -0.516ns,  Total Violation       -0.680ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.516ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        33.510ns  (logic 18.958ns (56.573%)  route 14.552ns (43.426%))
  Logic Levels:           52  (CARRY4=33 DSP48E1=3 LUT2=3 LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.088ns = ( 43.421 - 33.333 ) 
    Source Clock Delay      (SCD):    11.089ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.849    11.089    Cfu/CONV_1D/out
    SLICE_X78Y37         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y37         FDRE (Prop_fdre_C_Q)         0.518    11.607 f  Cfu/CONV_1D/output_shift_reg[0]/Q
                         net (fo=58, routed)          0.823    12.430    Cfu/CONV_1D/QUANT/RDBP/Q[0]
    SLICE_X79Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.554 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_88/O
                         net (fo=1, routed)           0.000    12.554    Cfu/CONV_1D/QUANT/RDBP/op1_i_88_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.086 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.086    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X79Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.200 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.200    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.314 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.314    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.428 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.033    14.460    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X80Y37         LUT5 (Prop_lut5_I2_O)        0.124    14.584 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.437    15.021    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X81Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.145 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.590    15.735    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X80Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.859 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.745    16.605    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X78Y34         LUT6 (Prop_lut6_I4_O)        0.124    16.729 r  Cfu/CONV_1D/QUANT/op1_i_19/O
                         net (fo=2, routed)           0.949    17.678    Cfu/CONV_1D/QUANT/op1_i_19_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    21.529 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.531    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.244 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.246    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    24.764 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           1.058    25.822    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X80Y45         LUT3 (Prop_lut3_I1_O)        0.124    25.946 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.830    26.776    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X78Y45         LUT4 (Prop_lut4_I3_O)        0.124    26.900 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    26.900    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.433 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.433    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.756 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           1.049    28.805    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X78Y52         LUT4 (Prop_lut4_I2_O)        0.306    29.111 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.111    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.569 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.936    30.505    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X77Y49         LUT3 (Prop_lut3_I1_O)        0.332    30.837 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10/O
                         net (fo=1, routed)           0.000    30.837    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.369 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.370    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.484 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.484    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X77Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.598 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.598    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.712 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.712    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X77Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.826 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.826    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.940 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.940    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.253 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.923    33.176    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X84Y53         LUT2 (Prop_lut2_I1_O)        0.306    33.482 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.482    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.995 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.995    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.112 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X84Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.229 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.229    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.346 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.346    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.463 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.463    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.580 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.580    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.697 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.697    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.020 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_i_1/O[1]
                         net (fo=2, routed)           0.526    35.546    Cfu/CONV_1D/QUANT/RDBP/threshold[29]
    SLICE_X83Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    36.235 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.069    37.304    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    37.428 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.428    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.941 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.941    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.058 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.058    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.175 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.175    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.292 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.292    Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3_n_0
    SLICE_X76Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.409 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.409    Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3_n_0
    SLICE_X76Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.526 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.526    Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3_n_0
    SLICE_X76Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.849 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.595    39.444    Cfu/CONV_1D/RDBP_ret[25]
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.306    39.750 r  Cfu/CONV_1D/ret[27]_i_6/O
                         net (fo=1, routed)           0.000    39.750    Cfu/CONV_1D/ret[27]_i_6_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.300 r  Cfu/CONV_1D/ret_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.300    Cfu/CONV_1D/QUANT/RDBP/ret_reg[31][0]
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.539 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[31]_i_10/O[2]
                         net (fo=5, routed)           0.935    41.474    Cfu/CONV_1D/RDBP_ret_offseted[30]
    SLICE_X70Y60         LUT4 (Prop_lut4_I1_O)        0.302    41.776 r  Cfu/CONV_1D/ret[31]_i_25/O
                         net (fo=1, routed)           0.000    41.776    Cfu/CONV_1D/ret[31]_i_25_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    42.152 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.210    43.362    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X69Y58         LUT6 (Prop_lut6_I2_O)        0.124    43.486 r  Cfu/CONV_1D/ret[5]_i_3/O
                         net (fo=1, routed)           0.264    43.750    VexRiscv/ret_reg[5]_0[1]
    SLICE_X69Y58         LUT5 (Prop_lut5_I3_O)        0.124    43.874 r  VexRiscv/ret[5]_i_2/O
                         net (fo=1, routed)           0.575    44.449    VexRiscv/ret[5]_i_2_n_0
    SLICE_X69Y59         LUT3 (Prop_lut3_I0_O)        0.150    44.599 r  VexRiscv/ret[5]_i_1/O
                         net (fo=1, routed)           0.000    44.599    Cfu/CONV_1D/ret_reg[5]_0
    SLICE_X69Y59         FDRE                                         r  Cfu/CONV_1D/ret_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    38.806    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    38.906 r  clk100_inst/O
                         net (fo=9, routed)           0.915    39.822    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.905 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.914 r  BUFG/O
                         net (fo=7921, routed)        1.507    43.421    Cfu/CONV_1D/out
    SLICE_X69Y59         FDRE                                         r  Cfu/CONV_1D/ret_reg[5]/C
                         clock pessimism              0.667    44.088    
                         clock uncertainty           -0.080    44.008    
    SLICE_X69Y59         FDRE (Setup_fdre_C_D)        0.075    44.083    Cfu/CONV_1D/ret_reg[5]
  -------------------------------------------------------------------
                         required time                         44.083    
                         arrival time                         -44.599    
  -------------------------------------------------------------------
                         slack                                 -0.516    

Slack (VIOLATED) :        -0.164ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        33.112ns  (logic 18.932ns (57.175%)  route 14.180ns (42.825%))
  Logic Levels:           52  (CARRY4=33 DSP48E1=3 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.088ns = ( 43.421 - 33.333 ) 
    Source Clock Delay      (SCD):    11.089ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.849    11.089    Cfu/CONV_1D/out
    SLICE_X78Y37         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y37         FDRE (Prop_fdre_C_Q)         0.518    11.607 f  Cfu/CONV_1D/output_shift_reg[0]/Q
                         net (fo=58, routed)          0.823    12.430    Cfu/CONV_1D/QUANT/RDBP/Q[0]
    SLICE_X79Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.554 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_88/O
                         net (fo=1, routed)           0.000    12.554    Cfu/CONV_1D/QUANT/RDBP/op1_i_88_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.086 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.086    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X79Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.200 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.200    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.314 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.314    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.428 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.033    14.460    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X80Y37         LUT5 (Prop_lut5_I2_O)        0.124    14.584 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.437    15.021    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X81Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.145 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.590    15.735    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X80Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.859 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.745    16.605    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X78Y34         LUT6 (Prop_lut6_I4_O)        0.124    16.729 r  Cfu/CONV_1D/QUANT/op1_i_19/O
                         net (fo=2, routed)           0.949    17.678    Cfu/CONV_1D/QUANT/op1_i_19_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    21.529 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.531    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.244 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.246    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    24.764 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           1.058    25.822    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X80Y45         LUT3 (Prop_lut3_I1_O)        0.124    25.946 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.830    26.776    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X78Y45         LUT4 (Prop_lut4_I3_O)        0.124    26.900 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    26.900    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.433 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.433    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.756 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           1.049    28.805    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X78Y52         LUT4 (Prop_lut4_I2_O)        0.306    29.111 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.111    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.569 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.936    30.505    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X77Y49         LUT3 (Prop_lut3_I1_O)        0.332    30.837 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10/O
                         net (fo=1, routed)           0.000    30.837    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.369 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.370    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.484 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.484    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X77Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.598 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.598    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.712 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.712    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X77Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.826 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.826    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.940 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.940    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.253 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.923    33.176    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X84Y53         LUT2 (Prop_lut2_I1_O)        0.306    33.482 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.482    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.995 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.995    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.112 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X84Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.229 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.229    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.346 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.346    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.463 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.463    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.580 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.580    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.697 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.697    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.020 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_i_1/O[1]
                         net (fo=2, routed)           0.526    35.546    Cfu/CONV_1D/QUANT/RDBP/threshold[29]
    SLICE_X83Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    36.235 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.069    37.304    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    37.428 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.428    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.941 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.941    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.058 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.058    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.175 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.175    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.292 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.292    Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3_n_0
    SLICE_X76Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.409 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.409    Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3_n_0
    SLICE_X76Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.526 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.526    Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3_n_0
    SLICE_X76Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.849 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.595    39.444    Cfu/CONV_1D/RDBP_ret[25]
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.306    39.750 r  Cfu/CONV_1D/ret[27]_i_6/O
                         net (fo=1, routed)           0.000    39.750    Cfu/CONV_1D/ret[27]_i_6_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.300 r  Cfu/CONV_1D/ret_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.300    Cfu/CONV_1D/QUANT/RDBP/ret_reg[31][0]
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.539 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[31]_i_10/O[2]
                         net (fo=5, routed)           0.935    41.474    Cfu/CONV_1D/RDBP_ret_offseted[30]
    SLICE_X70Y60         LUT4 (Prop_lut4_I1_O)        0.302    41.776 r  Cfu/CONV_1D/ret[31]_i_25/O
                         net (fo=1, routed)           0.000    41.776    Cfu/CONV_1D/ret[31]_i_25_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    42.152 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.059    43.211    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X69Y59         LUT6 (Prop_lut6_I2_O)        0.124    43.335 r  Cfu/CONV_1D/ret[0]_i_3/O
                         net (fo=1, routed)           0.149    43.484    VexRiscv/ret_reg[5]_0[0]
    SLICE_X69Y59         LUT6 (Prop_lut6_I5_O)        0.124    43.608 r  VexRiscv/ret[0]_i_2/O
                         net (fo=1, routed)           0.469    44.077    VexRiscv/ret[0]_i_2_n_0
    SLICE_X69Y59         LUT3 (Prop_lut3_I0_O)        0.124    44.201 r  VexRiscv/ret[0]_i_1/O
                         net (fo=1, routed)           0.000    44.201    Cfu/CONV_1D/ret_reg[0]_0
    SLICE_X69Y59         FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    38.806    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    38.906 r  clk100_inst/O
                         net (fo=9, routed)           0.915    39.822    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.905 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.914 r  BUFG/O
                         net (fo=7921, routed)        1.507    43.421    Cfu/CONV_1D/out
    SLICE_X69Y59         FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/C
                         clock pessimism              0.667    44.088    
                         clock uncertainty           -0.080    44.008    
    SLICE_X69Y59         FDRE (Setup_fdre_C_D)        0.029    44.037    Cfu/CONV_1D/ret_reg[0]
  -------------------------------------------------------------------
                         required time                         44.037    
                         arrival time                         -44.201    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.544ns  (logic 18.697ns (57.451%)  route 13.847ns (42.549%))
  Logic Levels:           49  (CARRY4=32 DSP48E1=3 LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.087ns = ( 43.420 - 33.333 ) 
    Source Clock Delay      (SCD):    11.089ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.849    11.089    Cfu/CONV_1D/out
    SLICE_X78Y37         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y37         FDRE (Prop_fdre_C_Q)         0.518    11.607 f  Cfu/CONV_1D/output_shift_reg[0]/Q
                         net (fo=58, routed)          0.823    12.430    Cfu/CONV_1D/QUANT/RDBP/Q[0]
    SLICE_X79Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.554 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_88/O
                         net (fo=1, routed)           0.000    12.554    Cfu/CONV_1D/QUANT/RDBP/op1_i_88_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.086 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.086    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X79Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.200 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.200    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.314 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.314    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.428 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.033    14.460    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X80Y37         LUT5 (Prop_lut5_I2_O)        0.124    14.584 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.437    15.021    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X81Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.145 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.590    15.735    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X80Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.859 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.745    16.605    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X78Y34         LUT6 (Prop_lut6_I4_O)        0.124    16.729 r  Cfu/CONV_1D/QUANT/op1_i_19/O
                         net (fo=2, routed)           0.949    17.678    Cfu/CONV_1D/QUANT/op1_i_19_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    21.529 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.531    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.244 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.246    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    24.764 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           1.058    25.822    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X80Y45         LUT3 (Prop_lut3_I1_O)        0.124    25.946 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.830    26.776    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X78Y45         LUT4 (Prop_lut4_I3_O)        0.124    26.900 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    26.900    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.433 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.433    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.756 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           1.049    28.805    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X78Y52         LUT4 (Prop_lut4_I2_O)        0.306    29.111 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.111    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.569 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.936    30.505    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X77Y49         LUT3 (Prop_lut3_I1_O)        0.332    30.837 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10/O
                         net (fo=1, routed)           0.000    30.837    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.369 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.370    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.484 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.484    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X77Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.598 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.598    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.712 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.712    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X77Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.826 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.826    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.940 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.940    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.253 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.923    33.176    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X84Y53         LUT2 (Prop_lut2_I1_O)        0.306    33.482 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.482    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.995 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.995    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.112 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X84Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.229 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.229    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.346 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.346    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.463 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.463    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.580 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.580    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.697 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.697    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.020 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_i_1/O[1]
                         net (fo=2, routed)           0.526    35.546    Cfu/CONV_1D/QUANT/RDBP/threshold[29]
    SLICE_X83Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    36.235 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.069    37.304    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    37.428 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.428    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.941 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.941    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.058 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.058    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.175 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.175    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.498 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.595    39.093    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X72Y58         LUT2 (Prop_lut2_I0_O)        0.306    39.399 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    39.399    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X72Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.949 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.949    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X72Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.063 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.063    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X72Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.177 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.177    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.399 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[0]
                         net (fo=5, routed)           1.125    41.525    Cfu/CONV_1D/RDBP_ret_offseted[24]
    SLICE_X71Y58         LUT4 (Prop_lut4_I0_O)        0.299    41.824 r  Cfu/CONV_1D/ret[31]_i_37/O
                         net (fo=1, routed)           0.000    41.824    Cfu/CONV_1D/ret[31]_i_37_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.356 r  Cfu/CONV_1D/ret_reg[31]_i_9/CO[3]
                         net (fo=32, routed)          1.153    43.509    Cfu/CONV_1D/p_0_in_0
    SLICE_X69Y61         LUT6 (Prop_lut6_I4_O)        0.124    43.633 r  Cfu/CONV_1D/ret[14]_i_1/O
                         net (fo=1, routed)           0.000    43.633    Cfu/CONV_1D/quanted_acc[14]
    SLICE_X69Y61         FDRE                                         r  Cfu/CONV_1D/ret_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    38.806    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    38.906 r  clk100_inst/O
                         net (fo=9, routed)           0.915    39.822    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.905 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.914 r  BUFG/O
                         net (fo=7921, routed)        1.506    43.420    Cfu/CONV_1D/out
    SLICE_X69Y61         FDRE                                         r  Cfu/CONV_1D/ret_reg[14]/C
                         clock pessimism              0.667    44.087    
                         clock uncertainty           -0.080    44.007    
    SLICE_X69Y61         FDRE (Setup_fdre_C_D)        0.029    44.036    Cfu/CONV_1D/ret_reg[14]
  -------------------------------------------------------------------
                         required time                         44.036    
                         arrival time                         -43.633    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.554ns  (logic 18.684ns (57.393%)  route 13.870ns (42.607%))
  Logic Levels:           50  (CARRY4=33 DSP48E1=3 LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.090ns = ( 43.423 - 33.333 ) 
    Source Clock Delay      (SCD):    11.089ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.849    11.089    Cfu/CONV_1D/out
    SLICE_X78Y37         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y37         FDRE (Prop_fdre_C_Q)         0.518    11.607 f  Cfu/CONV_1D/output_shift_reg[0]/Q
                         net (fo=58, routed)          0.823    12.430    Cfu/CONV_1D/QUANT/RDBP/Q[0]
    SLICE_X79Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.554 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_88/O
                         net (fo=1, routed)           0.000    12.554    Cfu/CONV_1D/QUANT/RDBP/op1_i_88_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.086 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.086    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X79Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.200 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.200    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.314 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.314    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.428 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.033    14.460    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X80Y37         LUT5 (Prop_lut5_I2_O)        0.124    14.584 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.437    15.021    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X81Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.145 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.590    15.735    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X80Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.859 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.745    16.605    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X78Y34         LUT6 (Prop_lut6_I4_O)        0.124    16.729 r  Cfu/CONV_1D/QUANT/op1_i_19/O
                         net (fo=2, routed)           0.949    17.678    Cfu/CONV_1D/QUANT/op1_i_19_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    21.529 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.531    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.244 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.246    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    24.764 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           1.058    25.822    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X80Y45         LUT3 (Prop_lut3_I1_O)        0.124    25.946 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.830    26.776    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X78Y45         LUT4 (Prop_lut4_I3_O)        0.124    26.900 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    26.900    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.433 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.433    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.756 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           1.049    28.805    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X78Y52         LUT4 (Prop_lut4_I2_O)        0.306    29.111 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.111    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.569 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.936    30.505    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X77Y49         LUT3 (Prop_lut3_I1_O)        0.332    30.837 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10/O
                         net (fo=1, routed)           0.000    30.837    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.369 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.370    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.484 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.484    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X77Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.598 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.598    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.712 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.712    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X77Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.826 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.826    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.940 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.940    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.253 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.923    33.176    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X84Y53         LUT2 (Prop_lut2_I1_O)        0.306    33.482 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.482    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.995 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.995    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.112 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X84Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.229 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.229    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.346 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.346    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.463 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.463    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.580 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.580    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.697 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.697    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.020 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_i_1/O[1]
                         net (fo=2, routed)           0.526    35.546    Cfu/CONV_1D/QUANT/RDBP/threshold[29]
    SLICE_X83Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    36.235 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.069    37.304    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    37.428 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.428    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.941 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.941    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.058 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.058    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.175 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.175    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.292 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.292    Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3_n_0
    SLICE_X76Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.409 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.409    Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3_n_0
    SLICE_X76Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.526 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.526    Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3_n_0
    SLICE_X76Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.849 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.595    39.444    Cfu/CONV_1D/RDBP_ret[25]
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.306    39.750 r  Cfu/CONV_1D/ret[27]_i_6/O
                         net (fo=1, routed)           0.000    39.750    Cfu/CONV_1D/ret[27]_i_6_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.300 r  Cfu/CONV_1D/ret_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.300    Cfu/CONV_1D/QUANT/RDBP/ret_reg[31][0]
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.539 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[31]_i_10/O[2]
                         net (fo=5, routed)           0.935    41.474    Cfu/CONV_1D/RDBP_ret_offseted[30]
    SLICE_X70Y60         LUT4 (Prop_lut4_I1_O)        0.302    41.776 r  Cfu/CONV_1D/ret[31]_i_25/O
                         net (fo=1, routed)           0.000    41.776    Cfu/CONV_1D/ret[31]_i_25_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    42.152 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.367    43.519    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X70Y56         LUT6 (Prop_lut6_I2_O)        0.124    43.643 r  Cfu/CONV_1D/ret[16]_i_1/O
                         net (fo=1, routed)           0.000    43.643    Cfu/CONV_1D/quanted_acc[16]
    SLICE_X70Y56         FDRE                                         r  Cfu/CONV_1D/ret_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    38.806    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    38.906 r  clk100_inst/O
                         net (fo=9, routed)           0.915    39.822    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.905 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.914 r  BUFG/O
                         net (fo=7921, routed)        1.509    43.423    Cfu/CONV_1D/out
    SLICE_X70Y56         FDRE                                         r  Cfu/CONV_1D/ret_reg[16]/C
                         clock pessimism              0.667    44.090    
                         clock uncertainty           -0.080    44.010    
    SLICE_X70Y56         FDRE (Setup_fdre_C_D)        0.077    44.087    Cfu/CONV_1D/ret_reg[16]
  -------------------------------------------------------------------
                         required time                         44.087    
                         arrival time                         -43.643    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.484ns  (logic 18.697ns (57.557%)  route 13.787ns (42.443%))
  Logic Levels:           49  (CARRY4=32 DSP48E1=3 LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.088ns = ( 43.421 - 33.333 ) 
    Source Clock Delay      (SCD):    11.089ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.849    11.089    Cfu/CONV_1D/out
    SLICE_X78Y37         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y37         FDRE (Prop_fdre_C_Q)         0.518    11.607 f  Cfu/CONV_1D/output_shift_reg[0]/Q
                         net (fo=58, routed)          0.823    12.430    Cfu/CONV_1D/QUANT/RDBP/Q[0]
    SLICE_X79Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.554 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_88/O
                         net (fo=1, routed)           0.000    12.554    Cfu/CONV_1D/QUANT/RDBP/op1_i_88_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.086 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.086    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X79Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.200 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.200    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.314 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.314    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.428 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.033    14.460    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X80Y37         LUT5 (Prop_lut5_I2_O)        0.124    14.584 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.437    15.021    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X81Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.145 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.590    15.735    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X80Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.859 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.745    16.605    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X78Y34         LUT6 (Prop_lut6_I4_O)        0.124    16.729 r  Cfu/CONV_1D/QUANT/op1_i_19/O
                         net (fo=2, routed)           0.949    17.678    Cfu/CONV_1D/QUANT/op1_i_19_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    21.529 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.531    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.244 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.246    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    24.764 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           1.058    25.822    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X80Y45         LUT3 (Prop_lut3_I1_O)        0.124    25.946 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.830    26.776    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X78Y45         LUT4 (Prop_lut4_I3_O)        0.124    26.900 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    26.900    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.433 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.433    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.756 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           1.049    28.805    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X78Y52         LUT4 (Prop_lut4_I2_O)        0.306    29.111 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.111    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.569 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.936    30.505    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X77Y49         LUT3 (Prop_lut3_I1_O)        0.332    30.837 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10/O
                         net (fo=1, routed)           0.000    30.837    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.369 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.370    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.484 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.484    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X77Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.598 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.598    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.712 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.712    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X77Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.826 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.826    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.940 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.940    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.253 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.923    33.176    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X84Y53         LUT2 (Prop_lut2_I1_O)        0.306    33.482 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.482    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.995 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.995    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.112 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X84Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.229 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.229    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.346 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.346    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.463 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.463    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.580 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.580    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.697 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.697    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.020 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_i_1/O[1]
                         net (fo=2, routed)           0.526    35.546    Cfu/CONV_1D/QUANT/RDBP/threshold[29]
    SLICE_X83Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    36.235 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.069    37.304    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    37.428 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.428    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.941 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.941    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.058 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.058    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.175 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.175    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.498 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.595    39.093    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X72Y58         LUT2 (Prop_lut2_I0_O)        0.306    39.399 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    39.399    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X72Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.949 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.949    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X72Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.063 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.063    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X72Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.177 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.177    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.399 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[0]
                         net (fo=5, routed)           1.125    41.525    Cfu/CONV_1D/RDBP_ret_offseted[24]
    SLICE_X71Y58         LUT4 (Prop_lut4_I0_O)        0.299    41.824 r  Cfu/CONV_1D/ret[31]_i_37/O
                         net (fo=1, routed)           0.000    41.824    Cfu/CONV_1D/ret[31]_i_37_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.356 r  Cfu/CONV_1D/ret_reg[31]_i_9/CO[3]
                         net (fo=32, routed)          1.093    43.449    Cfu/CONV_1D/p_0_in_0
    SLICE_X69Y60         LUT6 (Prop_lut6_I4_O)        0.124    43.573 r  Cfu/CONV_1D/ret[8]_i_1/O
                         net (fo=1, routed)           0.000    43.573    Cfu/CONV_1D/quanted_acc[8]
    SLICE_X69Y60         FDRE                                         r  Cfu/CONV_1D/ret_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    38.806    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    38.906 r  clk100_inst/O
                         net (fo=9, routed)           0.915    39.822    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.905 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.914 r  BUFG/O
                         net (fo=7921, routed)        1.507    43.421    Cfu/CONV_1D/out
    SLICE_X69Y60         FDRE                                         r  Cfu/CONV_1D/ret_reg[8]/C
                         clock pessimism              0.667    44.088    
                         clock uncertainty           -0.080    44.008    
    SLICE_X69Y60         FDRE (Setup_fdre_C_D)        0.032    44.040    Cfu/CONV_1D/ret_reg[8]
  -------------------------------------------------------------------
                         required time                         44.040    
                         arrival time                         -43.573    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.490ns  (logic 18.697ns (57.547%)  route 13.793ns (42.453%))
  Logic Levels:           49  (CARRY4=32 DSP48E1=3 LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.087ns = ( 43.420 - 33.333 ) 
    Source Clock Delay      (SCD):    11.089ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.849    11.089    Cfu/CONV_1D/out
    SLICE_X78Y37         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y37         FDRE (Prop_fdre_C_Q)         0.518    11.607 f  Cfu/CONV_1D/output_shift_reg[0]/Q
                         net (fo=58, routed)          0.823    12.430    Cfu/CONV_1D/QUANT/RDBP/Q[0]
    SLICE_X79Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.554 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_88/O
                         net (fo=1, routed)           0.000    12.554    Cfu/CONV_1D/QUANT/RDBP/op1_i_88_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.086 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.086    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X79Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.200 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.200    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.314 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.314    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.428 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.033    14.460    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X80Y37         LUT5 (Prop_lut5_I2_O)        0.124    14.584 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.437    15.021    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X81Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.145 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.590    15.735    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X80Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.859 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.745    16.605    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X78Y34         LUT6 (Prop_lut6_I4_O)        0.124    16.729 r  Cfu/CONV_1D/QUANT/op1_i_19/O
                         net (fo=2, routed)           0.949    17.678    Cfu/CONV_1D/QUANT/op1_i_19_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    21.529 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.531    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.244 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.246    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    24.764 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           1.058    25.822    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X80Y45         LUT3 (Prop_lut3_I1_O)        0.124    25.946 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.830    26.776    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X78Y45         LUT4 (Prop_lut4_I3_O)        0.124    26.900 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    26.900    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.433 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.433    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.756 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           1.049    28.805    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X78Y52         LUT4 (Prop_lut4_I2_O)        0.306    29.111 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.111    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.569 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.936    30.505    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X77Y49         LUT3 (Prop_lut3_I1_O)        0.332    30.837 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10/O
                         net (fo=1, routed)           0.000    30.837    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.369 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.370    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.484 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.484    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X77Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.598 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.598    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.712 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.712    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X77Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.826 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.826    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.940 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.940    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.253 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.923    33.176    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X84Y53         LUT2 (Prop_lut2_I1_O)        0.306    33.482 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.482    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.995 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.995    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.112 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X84Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.229 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.229    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.346 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.346    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.463 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.463    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.580 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.580    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.697 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.697    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.020 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_i_1/O[1]
                         net (fo=2, routed)           0.526    35.546    Cfu/CONV_1D/QUANT/RDBP/threshold[29]
    SLICE_X83Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    36.235 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.069    37.304    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    37.428 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.428    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.941 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.941    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.058 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.058    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.175 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.175    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.498 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.595    39.093    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X72Y58         LUT2 (Prop_lut2_I0_O)        0.306    39.399 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    39.399    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X72Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.949 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.949    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X72Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.063 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.063    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X72Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.177 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.177    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.399 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[0]
                         net (fo=5, routed)           1.125    41.525    Cfu/CONV_1D/RDBP_ret_offseted[24]
    SLICE_X71Y58         LUT4 (Prop_lut4_I0_O)        0.299    41.824 r  Cfu/CONV_1D/ret[31]_i_37/O
                         net (fo=1, routed)           0.000    41.824    Cfu/CONV_1D/ret[31]_i_37_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.356 r  Cfu/CONV_1D/ret_reg[31]_i_9/CO[3]
                         net (fo=32, routed)          1.099    43.454    Cfu/CONV_1D/p_0_in_0
    SLICE_X70Y61         LUT6 (Prop_lut6_I4_O)        0.124    43.578 r  Cfu/CONV_1D/ret[28]_i_1/O
                         net (fo=1, routed)           0.000    43.578    Cfu/CONV_1D/quanted_acc[28]
    SLICE_X70Y61         FDRE                                         r  Cfu/CONV_1D/ret_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    38.806    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    38.906 r  clk100_inst/O
                         net (fo=9, routed)           0.915    39.822    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.905 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.914 r  BUFG/O
                         net (fo=7921, routed)        1.506    43.420    Cfu/CONV_1D/out
    SLICE_X70Y61         FDRE                                         r  Cfu/CONV_1D/ret_reg[28]/C
                         clock pessimism              0.667    44.087    
                         clock uncertainty           -0.080    44.007    
    SLICE_X70Y61         FDRE (Setup_fdre_C_D)        0.079    44.086    Cfu/CONV_1D/ret_reg[28]
  -------------------------------------------------------------------
                         required time                         44.086    
                         arrival time                         -43.578    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.484ns  (logic 18.697ns (57.558%)  route 13.787ns (42.442%))
  Logic Levels:           49  (CARRY4=32 DSP48E1=3 LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.087ns = ( 43.420 - 33.333 ) 
    Source Clock Delay      (SCD):    11.089ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.849    11.089    Cfu/CONV_1D/out
    SLICE_X78Y37         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y37         FDRE (Prop_fdre_C_Q)         0.518    11.607 f  Cfu/CONV_1D/output_shift_reg[0]/Q
                         net (fo=58, routed)          0.823    12.430    Cfu/CONV_1D/QUANT/RDBP/Q[0]
    SLICE_X79Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.554 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_88/O
                         net (fo=1, routed)           0.000    12.554    Cfu/CONV_1D/QUANT/RDBP/op1_i_88_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.086 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.086    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X79Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.200 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.200    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.314 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.314    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.428 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.033    14.460    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X80Y37         LUT5 (Prop_lut5_I2_O)        0.124    14.584 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.437    15.021    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X81Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.145 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.590    15.735    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X80Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.859 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.745    16.605    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X78Y34         LUT6 (Prop_lut6_I4_O)        0.124    16.729 r  Cfu/CONV_1D/QUANT/op1_i_19/O
                         net (fo=2, routed)           0.949    17.678    Cfu/CONV_1D/QUANT/op1_i_19_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    21.529 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.531    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.244 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.246    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    24.764 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           1.058    25.822    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X80Y45         LUT3 (Prop_lut3_I1_O)        0.124    25.946 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.830    26.776    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X78Y45         LUT4 (Prop_lut4_I3_O)        0.124    26.900 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    26.900    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.433 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.433    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.756 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           1.049    28.805    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X78Y52         LUT4 (Prop_lut4_I2_O)        0.306    29.111 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.111    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.569 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.936    30.505    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X77Y49         LUT3 (Prop_lut3_I1_O)        0.332    30.837 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10/O
                         net (fo=1, routed)           0.000    30.837    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.369 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.370    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.484 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.484    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X77Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.598 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.598    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.712 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.712    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X77Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.826 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.826    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.940 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.940    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.253 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.923    33.176    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X84Y53         LUT2 (Prop_lut2_I1_O)        0.306    33.482 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.482    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.995 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.995    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.112 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X84Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.229 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.229    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.346 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.346    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.463 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.463    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.580 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.580    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.697 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.697    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.020 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_i_1/O[1]
                         net (fo=2, routed)           0.526    35.546    Cfu/CONV_1D/QUANT/RDBP/threshold[29]
    SLICE_X83Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    36.235 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.069    37.304    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    37.428 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.428    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.941 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.941    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.058 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.058    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.175 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.175    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.498 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.595    39.093    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X72Y58         LUT2 (Prop_lut2_I0_O)        0.306    39.399 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    39.399    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X72Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.949 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.949    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X72Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.063 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.063    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X72Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.177 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.177    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.399 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[0]
                         net (fo=5, routed)           1.125    41.525    Cfu/CONV_1D/RDBP_ret_offseted[24]
    SLICE_X71Y58         LUT4 (Prop_lut4_I0_O)        0.299    41.824 r  Cfu/CONV_1D/ret[31]_i_37/O
                         net (fo=1, routed)           0.000    41.824    Cfu/CONV_1D/ret[31]_i_37_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.356 r  Cfu/CONV_1D/ret_reg[31]_i_9/CO[3]
                         net (fo=32, routed)          1.093    43.448    Cfu/CONV_1D/p_0_in_0
    SLICE_X70Y61         LUT6 (Prop_lut6_I4_O)        0.124    43.572 r  Cfu/CONV_1D/ret[18]_i_1/O
                         net (fo=1, routed)           0.000    43.572    Cfu/CONV_1D/quanted_acc[18]
    SLICE_X70Y61         FDRE                                         r  Cfu/CONV_1D/ret_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    38.806    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    38.906 r  clk100_inst/O
                         net (fo=9, routed)           0.915    39.822    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.905 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.914 r  BUFG/O
                         net (fo=7921, routed)        1.506    43.420    Cfu/CONV_1D/out
    SLICE_X70Y61         FDRE                                         r  Cfu/CONV_1D/ret_reg[18]/C
                         clock pessimism              0.667    44.087    
                         clock uncertainty           -0.080    44.007    
    SLICE_X70Y61         FDRE (Setup_fdre_C_D)        0.077    44.084    Cfu/CONV_1D/ret_reg[18]
  -------------------------------------------------------------------
                         required time                         44.084    
                         arrival time                         -43.572    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.480ns  (logic 18.697ns (57.565%)  route 13.783ns (42.435%))
  Logic Levels:           49  (CARRY4=32 DSP48E1=3 LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.087ns = ( 43.420 - 33.333 ) 
    Source Clock Delay      (SCD):    11.089ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.849    11.089    Cfu/CONV_1D/out
    SLICE_X78Y37         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y37         FDRE (Prop_fdre_C_Q)         0.518    11.607 f  Cfu/CONV_1D/output_shift_reg[0]/Q
                         net (fo=58, routed)          0.823    12.430    Cfu/CONV_1D/QUANT/RDBP/Q[0]
    SLICE_X79Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.554 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_88/O
                         net (fo=1, routed)           0.000    12.554    Cfu/CONV_1D/QUANT/RDBP/op1_i_88_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.086 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.086    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X79Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.200 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.200    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.314 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.314    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.428 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.033    14.460    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X80Y37         LUT5 (Prop_lut5_I2_O)        0.124    14.584 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.437    15.021    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X81Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.145 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.590    15.735    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X80Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.859 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.745    16.605    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X78Y34         LUT6 (Prop_lut6_I4_O)        0.124    16.729 r  Cfu/CONV_1D/QUANT/op1_i_19/O
                         net (fo=2, routed)           0.949    17.678    Cfu/CONV_1D/QUANT/op1_i_19_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    21.529 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.531    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.244 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.246    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    24.764 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           1.058    25.822    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X80Y45         LUT3 (Prop_lut3_I1_O)        0.124    25.946 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.830    26.776    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X78Y45         LUT4 (Prop_lut4_I3_O)        0.124    26.900 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    26.900    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.433 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.433    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.756 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           1.049    28.805    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X78Y52         LUT4 (Prop_lut4_I2_O)        0.306    29.111 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.111    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.569 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.936    30.505    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X77Y49         LUT3 (Prop_lut3_I1_O)        0.332    30.837 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10/O
                         net (fo=1, routed)           0.000    30.837    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.369 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.370    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.484 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.484    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X77Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.598 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.598    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.712 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.712    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X77Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.826 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.826    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.940 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.940    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.253 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.923    33.176    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X84Y53         LUT2 (Prop_lut2_I1_O)        0.306    33.482 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.482    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.995 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.995    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.112 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X84Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.229 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.229    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.346 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.346    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.463 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.463    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.580 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.580    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.697 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.697    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.020 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_i_1/O[1]
                         net (fo=2, routed)           0.526    35.546    Cfu/CONV_1D/QUANT/RDBP/threshold[29]
    SLICE_X83Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    36.235 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.069    37.304    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    37.428 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.428    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.941 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.941    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.058 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.058    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.175 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.175    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.498 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.595    39.093    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X72Y58         LUT2 (Prop_lut2_I0_O)        0.306    39.399 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    39.399    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X72Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.949 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.949    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X72Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.063 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.063    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X72Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.177 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.177    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.399 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[0]
                         net (fo=5, routed)           1.125    41.525    Cfu/CONV_1D/RDBP_ret_offseted[24]
    SLICE_X71Y58         LUT4 (Prop_lut4_I0_O)        0.299    41.824 r  Cfu/CONV_1D/ret[31]_i_37/O
                         net (fo=1, routed)           0.000    41.824    Cfu/CONV_1D/ret[31]_i_37_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.356 r  Cfu/CONV_1D/ret_reg[31]_i_9/CO[3]
                         net (fo=32, routed)          1.089    43.444    Cfu/CONV_1D/p_0_in_0
    SLICE_X70Y61         LUT6 (Prop_lut6_I4_O)        0.124    43.568 r  Cfu/CONV_1D/ret[23]_i_1/O
                         net (fo=1, routed)           0.000    43.568    Cfu/CONV_1D/quanted_acc[23]
    SLICE_X70Y61         FDRE                                         r  Cfu/CONV_1D/ret_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    38.806    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    38.906 r  clk100_inst/O
                         net (fo=9, routed)           0.915    39.822    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.905 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.914 r  BUFG/O
                         net (fo=7921, routed)        1.506    43.420    Cfu/CONV_1D/out
    SLICE_X70Y61         FDRE                                         r  Cfu/CONV_1D/ret_reg[23]/C
                         clock pessimism              0.667    44.087    
                         clock uncertainty           -0.080    44.007    
    SLICE_X70Y61         FDRE (Setup_fdre_C_D)        0.079    44.086    Cfu/CONV_1D/ret_reg[23]
  -------------------------------------------------------------------
                         required time                         44.086    
                         arrival time                         -43.568    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.481ns  (logic 18.697ns (57.563%)  route 13.784ns (42.437%))
  Logic Levels:           49  (CARRY4=32 DSP48E1=3 LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.087ns = ( 43.420 - 33.333 ) 
    Source Clock Delay      (SCD):    11.089ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.849    11.089    Cfu/CONV_1D/out
    SLICE_X78Y37         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y37         FDRE (Prop_fdre_C_Q)         0.518    11.607 f  Cfu/CONV_1D/output_shift_reg[0]/Q
                         net (fo=58, routed)          0.823    12.430    Cfu/CONV_1D/QUANT/RDBP/Q[0]
    SLICE_X79Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.554 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_88/O
                         net (fo=1, routed)           0.000    12.554    Cfu/CONV_1D/QUANT/RDBP/op1_i_88_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.086 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.086    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X79Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.200 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.200    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.314 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.314    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.428 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.033    14.460    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X80Y37         LUT5 (Prop_lut5_I2_O)        0.124    14.584 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.437    15.021    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X81Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.145 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.590    15.735    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X80Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.859 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.745    16.605    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X78Y34         LUT6 (Prop_lut6_I4_O)        0.124    16.729 r  Cfu/CONV_1D/QUANT/op1_i_19/O
                         net (fo=2, routed)           0.949    17.678    Cfu/CONV_1D/QUANT/op1_i_19_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    21.529 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.531    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.244 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.246    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    24.764 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           1.058    25.822    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X80Y45         LUT3 (Prop_lut3_I1_O)        0.124    25.946 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.830    26.776    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X78Y45         LUT4 (Prop_lut4_I3_O)        0.124    26.900 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    26.900    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.433 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.433    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.756 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           1.049    28.805    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X78Y52         LUT4 (Prop_lut4_I2_O)        0.306    29.111 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.111    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.569 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.936    30.505    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X77Y49         LUT3 (Prop_lut3_I1_O)        0.332    30.837 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10/O
                         net (fo=1, routed)           0.000    30.837    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.369 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.370    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.484 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.484    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X77Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.598 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.598    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.712 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.712    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X77Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.826 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.826    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.940 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.940    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.253 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.923    33.176    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X84Y53         LUT2 (Prop_lut2_I1_O)        0.306    33.482 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.482    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.995 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.995    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.112 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X84Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.229 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.229    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.346 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.346    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.463 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.463    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.580 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.580    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.697 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.697    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.020 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_i_1/O[1]
                         net (fo=2, routed)           0.526    35.546    Cfu/CONV_1D/QUANT/RDBP/threshold[29]
    SLICE_X83Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    36.235 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.069    37.304    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    37.428 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.428    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.941 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.941    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.058 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.058    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.175 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.175    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.498 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.595    39.093    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X72Y58         LUT2 (Prop_lut2_I0_O)        0.306    39.399 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    39.399    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X72Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.949 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.949    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X72Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.063 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.063    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X72Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.177 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.177    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.399 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[0]
                         net (fo=5, routed)           1.125    41.525    Cfu/CONV_1D/RDBP_ret_offseted[24]
    SLICE_X71Y58         LUT4 (Prop_lut4_I0_O)        0.299    41.824 r  Cfu/CONV_1D/ret[31]_i_37/O
                         net (fo=1, routed)           0.000    41.824    Cfu/CONV_1D/ret[31]_i_37_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.356 r  Cfu/CONV_1D/ret_reg[31]_i_9/CO[3]
                         net (fo=32, routed)          1.090    43.445    Cfu/CONV_1D/p_0_in_0
    SLICE_X70Y61         LUT6 (Prop_lut6_I4_O)        0.124    43.569 r  Cfu/CONV_1D/ret[19]_i_1/O
                         net (fo=1, routed)           0.000    43.569    Cfu/CONV_1D/quanted_acc[19]
    SLICE_X70Y61         FDRE                                         r  Cfu/CONV_1D/ret_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    38.806    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    38.906 r  clk100_inst/O
                         net (fo=9, routed)           0.915    39.822    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.905 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.914 r  BUFG/O
                         net (fo=7921, routed)        1.506    43.420    Cfu/CONV_1D/out
    SLICE_X70Y61         FDRE                                         r  Cfu/CONV_1D/ret_reg[19]/C
                         clock pessimism              0.667    44.087    
                         clock uncertainty           -0.080    44.007    
    SLICE_X70Y61         FDRE (Setup_fdre_C_D)        0.081    44.088    Cfu/CONV_1D/ret_reg[19]
  -------------------------------------------------------------------
                         required time                         44.088    
                         arrival time                         -43.569    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.422ns  (logic 18.684ns (57.628%)  route 13.738ns (42.372%))
  Logic Levels:           50  (CARRY4=33 DSP48E1=3 LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.089ns = ( 43.422 - 33.333 ) 
    Source Clock Delay      (SCD):    11.089ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.849    11.089    Cfu/CONV_1D/out
    SLICE_X78Y37         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y37         FDRE (Prop_fdre_C_Q)         0.518    11.607 f  Cfu/CONV_1D/output_shift_reg[0]/Q
                         net (fo=58, routed)          0.823    12.430    Cfu/CONV_1D/QUANT/RDBP/Q[0]
    SLICE_X79Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.554 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_88/O
                         net (fo=1, routed)           0.000    12.554    Cfu/CONV_1D/QUANT/RDBP/op1_i_88_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.086 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_72/CO[3]
                         net (fo=1, routed)           0.000    13.086    Cfu/CONV_1D/QUANT/RDBP/op1_i_72_n_0
    SLICE_X79Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.200 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.200    Cfu/CONV_1D/QUANT/RDBP/op1_i_60_n_0
    SLICE_X79Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.314 r  Cfu/CONV_1D/QUANT/RDBP/op1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.314    Cfu/CONV_1D/QUANT/RDBP/op1_i_48_n_0
    SLICE_X79Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.428 f  Cfu/CONV_1D/QUANT/RDBP/op1_i_38/CO[3]
                         net (fo=176, routed)         1.033    14.460    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X80Y37         LUT5 (Prop_lut5_I2_O)        0.124    14.584 f  Cfu/CONV_1D/QUANT/op1_i_69/O
                         net (fo=1, routed)           0.437    15.021    Cfu/CONV_1D/QUANT/op1_i_69_n_0
    SLICE_X81Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.145 f  Cfu/CONV_1D/QUANT/op1_i_57/O
                         net (fo=1, routed)           0.590    15.735    Cfu/CONV_1D/QUANT/op1_i_57_n_0
    SLICE_X80Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.859 f  Cfu/CONV_1D/QUANT/op1_i_39/O
                         net (fo=64, routed)          0.745    16.605    Cfu/CONV_1D/QUANT/op1_i_39_n_0
    SLICE_X78Y34         LUT6 (Prop_lut6_I4_O)        0.124    16.729 r  Cfu/CONV_1D/QUANT/op1_i_19/O
                         net (fo=2, routed)           0.949    17.678    Cfu/CONV_1D/QUANT/op1_i_19_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    21.529 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.531    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.244 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.246    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    24.764 r  Cfu/CONV_1D/QUANT/op1__2/P[6]
                         net (fo=2, routed)           1.058    25.822    Cfu/CONV_1D/QUANT/op1__2_n_99
    SLICE_X80Y45         LUT3 (Prop_lut3_I1_O)        0.124    25.946 r  Cfu/CONV_1D/QUANT/ad_r0_i_14/O
                         net (fo=2, routed)           0.830    26.776    Cfu/CONV_1D/QUANT/ad_r0_i_14_n_0
    SLICE_X78Y45         LUT4 (Prop_lut4_I3_O)        0.124    26.900 r  Cfu/CONV_1D/QUANT/ad_r0_i_18/O
                         net (fo=1, routed)           0.000    26.900    Cfu/CONV_1D/QUANT/ad_r0_i_18_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.433 r  Cfu/CONV_1D/QUANT/ad_r0_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.433    Cfu/CONV_1D/QUANT/ad_r0_i_3_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.756 r  Cfu/CONV_1D/QUANT/ad_r0_i_2/O[1]
                         net (fo=3, routed)           1.049    28.805    Cfu/CONV_1D/QUANT/a[30]
    SLICE_X78Y52         LUT4 (Prop_lut4_I2_O)        0.306    29.111 r  Cfu/CONV_1D/QUANT/p_1_out_carry_i_18/O
                         net (fo=1, routed)           0.000    29.111    Cfu/CONV_1D/QUANT/p_1_out_carry_i_18_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    29.569 f  Cfu/CONV_1D/QUANT/p_1_out_carry_i_13/CO[1]
                         net (fo=32, routed)          0.936    30.505    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry_i_7_0[0]
    SLICE_X77Y49         LUT3 (Prop_lut3_I1_O)        0.332    30.837 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10/O
                         net (fo=1, routed)           0.000    30.837    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_10_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.369 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.001    31.370    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__0_i_6_n_0
    SLICE_X77Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.484 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.484    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__1_i_6_n_0
    SLICE_X77Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.598 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.598    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__2_i_6_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.712 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.712    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__3_i_6_n_0
    SLICE_X77Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.826 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.826    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__4_i_6_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.940 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.940    Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__5_i_6_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.253 r  Cfu/CONV_1D/QUANT/SRDHM/p_1_out_carry__6_i_6/O[3]
                         net (fo=64, routed)          0.923    33.176    Cfu/CONV_1D/QUANT/RDBP/ret[31]_i_42[3]
    SLICE_X84Y53         LUT2 (Prop_lut2_I1_O)        0.306    33.482 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    33.482    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.995 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.995    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.112 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X84Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.229 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.229    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X84Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.346 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.346    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.463 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.463    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.580 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.580    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.697 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.697    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.020 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_i_1/O[1]
                         net (fo=2, routed)           0.526    35.546    Cfu/CONV_1D/QUANT/RDBP/threshold[29]
    SLICE_X83Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    36.235 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.069    37.304    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    37.428 r  Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    37.428    Cfu/CONV_1D/QUANT/RDBP/ret[3]_i_12_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.941 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.941    Cfu/CONV_1D/QUANT/RDBP/ret_reg[3]_i_3_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.058 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.058    Cfu/CONV_1D/QUANT/RDBP/ret_reg[7]_i_3_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.175 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.175    Cfu/CONV_1D/QUANT/RDBP/ret_reg[11]_i_3_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.292 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.292    Cfu/CONV_1D/QUANT/RDBP/ret_reg[15]_i_3_n_0
    SLICE_X76Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.409 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.409    Cfu/CONV_1D/QUANT/RDBP/ret_reg[19]_i_3_n_0
    SLICE_X76Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.526 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.526    Cfu/CONV_1D/QUANT/RDBP/ret_reg[23]_i_3_n_0
    SLICE_X76Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.849 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.595    39.444    Cfu/CONV_1D/RDBP_ret[25]
    SLICE_X72Y61         LUT2 (Prop_lut2_I0_O)        0.306    39.750 r  Cfu/CONV_1D/ret[27]_i_6/O
                         net (fo=1, routed)           0.000    39.750    Cfu/CONV_1D/ret[27]_i_6_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.300 r  Cfu/CONV_1D/ret_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.300    Cfu/CONV_1D/QUANT/RDBP/ret_reg[31][0]
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.539 r  Cfu/CONV_1D/QUANT/RDBP/ret_reg[31]_i_10/O[2]
                         net (fo=5, routed)           0.935    41.474    Cfu/CONV_1D/RDBP_ret_offseted[30]
    SLICE_X70Y60         LUT4 (Prop_lut4_I1_O)        0.302    41.776 r  Cfu/CONV_1D/ret[31]_i_25/O
                         net (fo=1, routed)           0.000    41.776    Cfu/CONV_1D/ret[31]_i_25_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    42.152 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.235    43.386    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X69Y57         LUT6 (Prop_lut6_I2_O)        0.124    43.510 r  Cfu/CONV_1D/ret[1]_i_1/O
                         net (fo=1, routed)           0.000    43.510    Cfu/CONV_1D/quanted_acc[1]
    SLICE_X69Y57         FDRE                                         r  Cfu/CONV_1D/ret_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    38.806    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    38.906 r  clk100_inst/O
                         net (fo=9, routed)           0.915    39.822    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    39.905 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    41.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.914 r  BUFG/O
                         net (fo=7921, routed)        1.508    43.422    Cfu/CONV_1D/out
    SLICE_X69Y57         FDRE                                         r  Cfu/CONV_1D/ret_reg[1]/C
                         clock pessimism              0.667    44.089    
                         clock uncertainty           -0.080    44.009    
    SLICE_X69Y57         FDRE (Setup_fdre_C_D)        0.029    44.038    Cfu/CONV_1D/ret_reg[1]
  -------------------------------------------------------------------
                         required time                         44.038    
                         arrival time                         -43.510    
  -------------------------------------------------------------------
                         slack                                  0.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.535ns
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.565     3.579    sys_clk
    SLICE_X67Y91         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.141     3.720 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.939    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X66Y91         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG/O
                         net (fo=7921, routed)        0.837     4.535    storage_1_reg_0_15_6_9/WCLK
    SLICE_X66Y91         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.942     3.592    
    SLICE_X66Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.902    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -3.902    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.535ns
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.565     3.579    sys_clk
    SLICE_X67Y91         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.141     3.720 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.939    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X66Y91         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG/O
                         net (fo=7921, routed)        0.837     4.535    storage_1_reg_0_15_6_9/WCLK
    SLICE_X66Y91         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.942     3.592    
    SLICE_X66Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.902    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.902    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.535ns
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.565     3.579    sys_clk
    SLICE_X67Y91         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.141     3.720 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.939    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X66Y91         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG/O
                         net (fo=7921, routed)        0.837     4.535    storage_1_reg_0_15_6_9/WCLK
    SLICE_X66Y91         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.942     3.592    
    SLICE_X66Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.902    storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -3.902    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.535ns
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.565     3.579    sys_clk
    SLICE_X67Y91         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.141     3.720 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.939    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X66Y91         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG/O
                         net (fo=7921, routed)        0.837     4.535    storage_1_reg_0_15_6_9/WCLK
    SLICE_X66Y91         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.942     3.592    
    SLICE_X66Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.902    storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.902    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.535ns
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.565     3.579    sys_clk
    SLICE_X67Y91         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.141     3.720 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.939    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X66Y91         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG/O
                         net (fo=7921, routed)        0.837     4.535    storage_1_reg_0_15_6_9/WCLK
    SLICE_X66Y91         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.942     3.592    
    SLICE_X66Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.902    storage_1_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -3.902    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.535ns
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.565     3.579    sys_clk
    SLICE_X67Y91         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.141     3.720 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.939    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X66Y91         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG/O
                         net (fo=7921, routed)        0.837     4.535    storage_1_reg_0_15_6_9/WCLK
    SLICE_X66Y91         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.942     3.592    
    SLICE_X66Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.902    storage_1_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.902    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.535ns
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.565     3.579    sys_clk
    SLICE_X67Y91         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.141     3.720 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.939    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X66Y91         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG/O
                         net (fo=7921, routed)        0.837     4.535    storage_1_reg_0_15_6_9/WCLK
    SLICE_X66Y91         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.942     3.592    
    SLICE_X66Y91         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.902    storage_1_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -3.902    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.535ns
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.565     3.579    sys_clk
    SLICE_X67Y91         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.141     3.720 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.939    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X66Y91         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG/O
                         net (fo=7921, routed)        0.837     4.535    storage_1_reg_0_15_6_9/WCLK
    SLICE_X66Y91         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.942     3.592    
    SLICE_X66Y91         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.902    storage_1_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.902    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_5_reg_0_7_18_21/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.807%)  route 0.253ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    3.596ns
    Clock Pessimism Removal (CPR):    0.940ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.582     3.596    sys_clk
    SLICE_X77Y74         FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y74         FDRE (Prop_fdre_C_Q)         0.141     3.737 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.253     3.990    storage_5_reg_0_7_18_21/ADDRD0
    SLICE_X76Y74         RAMD32                                       r  storage_5_reg_0_7_18_21/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG/O
                         net (fo=7921, routed)        0.852     4.550    storage_5_reg_0_7_18_21/WCLK
    SLICE_X76Y74         RAMD32                                       r  storage_5_reg_0_7_18_21/RAMA/CLK
                         clock pessimism             -0.940     3.609    
    SLICE_X76Y74         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.919    storage_5_reg_0_7_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -3.919    
                         arrival time                           3.990    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_5_reg_0_7_18_21/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.807%)  route 0.253ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    3.596ns
    Clock Pessimism Removal (CPR):    0.940ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.582     3.596    sys_clk
    SLICE_X77Y74         FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y74         FDRE (Prop_fdre_C_Q)         0.141     3.737 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.253     3.990    storage_5_reg_0_7_18_21/ADDRD0
    SLICE_X76Y74         RAMD32                                       r  storage_5_reg_0_7_18_21/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG/O
                         net (fo=7921, routed)        0.852     4.550    storage_5_reg_0_7_18_21/WCLK
    SLICE_X76Y74         RAMD32                                       r  storage_5_reg_0_7_18_21/RAMA_D1/CLK
                         clock pessimism             -0.940     3.609    
    SLICE_X76Y74         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.919    storage_5_reg_0_7_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.919    
                         arrival time                           3.990    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.333      29.449     DSP48_X2Y22     Cfu/CONV_1D/QUANT/ad_r0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.333      29.449     DSP48_X2Y13     Cfu/CONV_1D/QUANT/bc_r0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y24     Cfu/CONV_1D/QUANT/ad_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y9      Cfu/CONV_1D/QUANT/bc_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y21     Cfu/CONV_1D/QUANT/bd_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y16     Cfu/CONV_1D/QUANT/bd_r_reg__0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y32    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y32    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y33    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y33    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       33.333      126.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X62Y5     Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X62Y5     Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X62Y5     Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X62Y5     Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X62Y5     Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X62Y5     Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X62Y5     Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X62Y5     Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X70Y22    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X70Y22    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X62Y5     Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X62Y5     Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X62Y5     Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X62Y5     Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X62Y5     Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X62Y5     Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X62Y5     Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X62Y5     Cfu/CONV_1D/filter_buffer_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X70Y22    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X70Y22    Cfu/CONV_1D/filter_buffer_reg_r1_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout1
  To Clock:  soc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y85    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 2.083 6.250 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y94    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y82    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         8.333       7.084      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.186ns
    Source Clock Delay      (SCD):    10.966ns
    Clock Pessimism Removal (CPR):    0.780ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_4/O
                         net (fo=8, routed)           1.726    10.966    idelay_clk
    SLICE_X86Y62         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDPE (Prop_fdpe_C_Q)         0.456    11.422 r  FDPE_8/Q
                         net (fo=1, routed)           0.199    11.621    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X86Y62         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051     7.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100     7.573 r  clk100_inst/O
                         net (fo=9, routed)           0.915     8.488    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     8.571 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    10.489    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.580 r  BUFG_4/O
                         net (fo=8, routed)           1.605    12.186    idelay_clk
    SLICE_X86Y62         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.780    12.966    
                         clock uncertainty           -0.061    12.904    
    SLICE_X86Y62         FDPE (Setup_fdpe_C_D)       -0.047    12.857    FDPE_9
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.718ns (30.309%)  route 1.651ns (69.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.176ns = ( 15.176 - 5.000 ) 
    Source Clock Delay      (SCD):    10.953ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_4/O
                         net (fo=8, routed)           1.713    10.953    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDSE (Prop_fdse_C_Q)         0.419    11.372 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    12.253    soc_crg_reset_counter[1]
    SLICE_X89Y72         LUT4 (Prop_lut4_I0_O)        0.299    12.552 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.769    13.322    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    10.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    10.573 r  clk100_inst/O
                         net (fo=9, routed)           0.915    11.488    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.571 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.489    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.580 r  BUFG_4/O
                         net (fo=8, routed)           1.595    15.176    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.777    15.953    
                         clock uncertainty           -0.061    15.891    
    SLICE_X89Y72         FDSE (Setup_fdse_C_CE)      -0.205    15.686    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.686    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.718ns (30.309%)  route 1.651ns (69.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.176ns = ( 15.176 - 5.000 ) 
    Source Clock Delay      (SCD):    10.953ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_4/O
                         net (fo=8, routed)           1.713    10.953    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDSE (Prop_fdse_C_Q)         0.419    11.372 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    12.253    soc_crg_reset_counter[1]
    SLICE_X89Y72         LUT4 (Prop_lut4_I0_O)        0.299    12.552 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.769    13.322    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    10.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    10.573 r  clk100_inst/O
                         net (fo=9, routed)           0.915    11.488    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.571 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.489    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.580 r  BUFG_4/O
                         net (fo=8, routed)           1.595    15.176    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.777    15.953    
                         clock uncertainty           -0.061    15.891    
    SLICE_X89Y72         FDSE (Setup_fdse_C_CE)      -0.205    15.686    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.686    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.718ns (30.309%)  route 1.651ns (69.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.176ns = ( 15.176 - 5.000 ) 
    Source Clock Delay      (SCD):    10.953ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_4/O
                         net (fo=8, routed)           1.713    10.953    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDSE (Prop_fdse_C_Q)         0.419    11.372 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    12.253    soc_crg_reset_counter[1]
    SLICE_X89Y72         LUT4 (Prop_lut4_I0_O)        0.299    12.552 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.769    13.322    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    10.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    10.573 r  clk100_inst/O
                         net (fo=9, routed)           0.915    11.488    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.571 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.489    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.580 r  BUFG_4/O
                         net (fo=8, routed)           1.595    15.176    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.777    15.953    
                         clock uncertainty           -0.061    15.891    
    SLICE_X89Y72         FDSE (Setup_fdse_C_CE)      -0.205    15.686    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.686    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.718ns (30.309%)  route 1.651ns (69.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.176ns = ( 15.176 - 5.000 ) 
    Source Clock Delay      (SCD):    10.953ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_4/O
                         net (fo=8, routed)           1.713    10.953    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDSE (Prop_fdse_C_Q)         0.419    11.372 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    12.253    soc_crg_reset_counter[1]
    SLICE_X89Y72         LUT4 (Prop_lut4_I0_O)        0.299    12.552 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.769    13.322    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    10.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    10.573 r  clk100_inst/O
                         net (fo=9, routed)           0.915    11.488    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.571 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.489    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.580 r  BUFG_4/O
                         net (fo=8, routed)           1.595    15.176    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.777    15.953    
                         clock uncertainty           -0.061    15.891    
    SLICE_X89Y72         FDSE (Setup_fdse_C_CE)      -0.205    15.686    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.686    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.842ns (38.528%)  route 1.343ns (61.472%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.175ns = ( 15.175 - 5.000 ) 
    Source Clock Delay      (SCD):    10.953ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_4/O
                         net (fo=8, routed)           1.713    10.953    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDSE (Prop_fdse_C_Q)         0.419    11.372 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    12.253    soc_crg_reset_counter[1]
    SLICE_X89Y72         LUT4 (Prop_lut4_I0_O)        0.299    12.552 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.462    13.014    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y73         LUT3 (Prop_lut3_I0_O)        0.124    13.138 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    13.138    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y73         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    10.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    10.573 r  clk100_inst/O
                         net (fo=9, routed)           0.915    11.488    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.571 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.489    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.580 r  BUFG_4/O
                         net (fo=8, routed)           1.594    15.175    idelay_clk
    SLICE_X89Y73         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.755    15.930    
                         clock uncertainty           -0.061    15.868    
    SLICE_X89Y73         FDRE (Setup_fdre_C_D)        0.029    15.897    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         15.897    
                         arrival time                         -13.138    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.419ns (33.105%)  route 0.847ns (66.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.176ns = ( 15.176 - 5.000 ) 
    Source Clock Delay      (SCD):    10.966ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_4/O
                         net (fo=8, routed)           1.726    10.966    idelay_clk
    SLICE_X86Y62         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDPE (Prop_fdpe_C_Q)         0.419    11.385 r  FDPE_9/Q
                         net (fo=5, routed)           0.847    12.231    idelay_rst
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    10.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    10.573 r  clk100_inst/O
                         net (fo=9, routed)           0.915    11.488    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.571 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.489    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.580 r  BUFG_4/O
                         net (fo=8, routed)           1.595    15.176    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.755    15.931    
                         clock uncertainty           -0.061    15.869    
    SLICE_X89Y72         FDSE (Setup_fdse_C_S)       -0.604    15.265    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -12.231    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.419ns (33.105%)  route 0.847ns (66.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.176ns = ( 15.176 - 5.000 ) 
    Source Clock Delay      (SCD):    10.966ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_4/O
                         net (fo=8, routed)           1.726    10.966    idelay_clk
    SLICE_X86Y62         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDPE (Prop_fdpe_C_Q)         0.419    11.385 r  FDPE_9/Q
                         net (fo=5, routed)           0.847    12.231    idelay_rst
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    10.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    10.573 r  clk100_inst/O
                         net (fo=9, routed)           0.915    11.488    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.571 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.489    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.580 r  BUFG_4/O
                         net (fo=8, routed)           1.595    15.176    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.755    15.931    
                         clock uncertainty           -0.061    15.869    
    SLICE_X89Y72         FDSE (Setup_fdse_C_S)       -0.604    15.265    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -12.231    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.419ns (33.105%)  route 0.847ns (66.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.176ns = ( 15.176 - 5.000 ) 
    Source Clock Delay      (SCD):    10.966ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_4/O
                         net (fo=8, routed)           1.726    10.966    idelay_clk
    SLICE_X86Y62         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDPE (Prop_fdpe_C_Q)         0.419    11.385 r  FDPE_9/Q
                         net (fo=5, routed)           0.847    12.231    idelay_rst
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    10.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    10.573 r  clk100_inst/O
                         net (fo=9, routed)           0.915    11.488    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.571 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.489    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.580 r  BUFG_4/O
                         net (fo=8, routed)           1.595    15.176    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.755    15.931    
                         clock uncertainty           -0.061    15.869    
    SLICE_X89Y72         FDSE (Setup_fdse_C_S)       -0.604    15.265    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -12.231    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.419ns (33.105%)  route 0.847ns (66.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.176ns = ( 15.176 - 5.000 ) 
    Source Clock Delay      (SCD):    10.966ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_4/O
                         net (fo=8, routed)           1.726    10.966    idelay_clk
    SLICE_X86Y62         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDPE (Prop_fdpe_C_Q)         0.419    11.385 r  FDPE_9/Q
                         net (fo=5, routed)           0.847    12.231    idelay_rst
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051    10.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100    10.573 r  clk100_inst/O
                         net (fo=9, routed)           0.915    11.488    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.571 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.489    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.580 r  BUFG_4/O
                         net (fo=8, routed)           1.595    15.176    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.755    15.931    
                         clock uncertainty           -0.061    15.869    
    SLICE_X89Y72         FDSE (Setup_fdse_C_S)       -0.604    15.265    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -12.231    
  -------------------------------------------------------------------
                         slack                                  3.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.571ns
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    0.954ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_4/O
                         net (fo=8, routed)           0.602     3.616    idelay_clk
    SLICE_X86Y62         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDPE (Prop_fdpe_C_Q)         0.141     3.757 r  FDPE_8/Q
                         net (fo=1, routed)           0.065     3.823    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X86Y62         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG_4/O
                         net (fo=8, routed)           0.873     4.571    idelay_clk
    SLICE_X86Y62         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.954     3.616    
    SLICE_X86Y62         FDPE (Hold_fdpe_C_D)         0.075     3.691    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.691    
                         arrival time                           3.823    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.562ns
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.952ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_4/O
                         net (fo=8, routed)           0.595     3.609    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDSE (Prop_fdse_C_Q)         0.141     3.750 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.179     3.930    soc_crg_reset_counter[0]
    SLICE_X89Y72         LUT2 (Prop_lut2_I0_O)        0.042     3.972 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.972    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG_4/O
                         net (fo=8, routed)           0.864     4.562    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.952     3.609    
    SLICE_X89Y72         FDSE (Hold_fdse_C_D)         0.107     3.716    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.716    
                         arrival time                           3.972    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.562ns
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.952ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_4/O
                         net (fo=8, routed)           0.595     3.609    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDSE (Prop_fdse_C_Q)         0.141     3.750 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.181     3.932    soc_crg_reset_counter[0]
    SLICE_X89Y72         LUT4 (Prop_lut4_I1_O)        0.043     3.975 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.975    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG_4/O
                         net (fo=8, routed)           0.864     4.562    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.952     3.609    
    SLICE_X89Y72         FDSE (Hold_fdse_C_D)         0.107     3.716    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.716    
                         arrival time                           3.975    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 soc_crg_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.560ns
    Source Clock Delay      (SCD):    3.607ns
    Clock Pessimism Removal (CPR):    0.952ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_4/O
                         net (fo=8, routed)           0.593     3.607    idelay_clk
    SLICE_X89Y73         FDRE                                         r  soc_crg_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.141     3.748 r  soc_crg_ic_reset_reg/Q
                         net (fo=2, routed)           0.168     3.917    soc_crg_ic_reset
    SLICE_X89Y73         LUT3 (Prop_lut3_I1_O)        0.045     3.962 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.962    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y73         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG_4/O
                         net (fo=8, routed)           0.862     4.560    idelay_clk
    SLICE_X89Y73         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.952     3.607    
    SLICE_X89Y73         FDRE (Hold_fdre_C_D)         0.091     3.698    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           3.962    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.562ns
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.952ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_4/O
                         net (fo=8, routed)           0.595     3.609    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDSE (Prop_fdse_C_Q)         0.141     3.750 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.179     3.930    soc_crg_reset_counter[0]
    SLICE_X89Y72         LUT1 (Prop_lut1_I0_O)        0.045     3.975 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.975    soc_crg_reset_counter0[0]
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG_4/O
                         net (fo=8, routed)           0.864     4.562    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.952     3.609    
    SLICE_X89Y72         FDSE (Hold_fdse_C_D)         0.091     3.700    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.700    
                         arrival time                           3.975    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.562ns
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.952ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_4/O
                         net (fo=8, routed)           0.595     3.609    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDSE (Prop_fdse_C_Q)         0.141     3.750 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.181     3.932    soc_crg_reset_counter[0]
    SLICE_X89Y72         LUT3 (Prop_lut3_I1_O)        0.045     3.977 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.977    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG_4/O
                         net (fo=8, routed)           0.864     4.562    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.952     3.609    
    SLICE_X89Y72         FDSE (Hold_fdse_C_D)         0.092     3.701    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.701    
                         arrival time                           3.977    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.657%)  route 0.319ns (71.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.562ns
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    0.939ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_4/O
                         net (fo=8, routed)           0.602     3.616    idelay_clk
    SLICE_X86Y62         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDPE (Prop_fdpe_C_Q)         0.128     3.744 r  FDPE_9/Q
                         net (fo=5, routed)           0.319     4.063    idelay_rst
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG_4/O
                         net (fo=8, routed)           0.864     4.562    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.939     3.622    
    SLICE_X89Y72         FDSE (Hold_fdse_C_S)        -0.072     3.550    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.063    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.657%)  route 0.319ns (71.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.562ns
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    0.939ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_4/O
                         net (fo=8, routed)           0.602     3.616    idelay_clk
    SLICE_X86Y62         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDPE (Prop_fdpe_C_Q)         0.128     3.744 r  FDPE_9/Q
                         net (fo=5, routed)           0.319     4.063    idelay_rst
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG_4/O
                         net (fo=8, routed)           0.864     4.562    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.939     3.622    
    SLICE_X89Y72         FDSE (Hold_fdse_C_S)        -0.072     3.550    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.063    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.657%)  route 0.319ns (71.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.562ns
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    0.939ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_4/O
                         net (fo=8, routed)           0.602     3.616    idelay_clk
    SLICE_X86Y62         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDPE (Prop_fdpe_C_Q)         0.128     3.744 r  FDPE_9/Q
                         net (fo=5, routed)           0.319     4.063    idelay_rst
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG_4/O
                         net (fo=8, routed)           0.864     4.562    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.939     3.622    
    SLICE_X89Y72         FDSE (Hold_fdse_C_S)        -0.072     3.550    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.063    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.657%)  route 0.319ns (71.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.562ns
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    0.939ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_4/O
                         net (fo=8, routed)           0.602     3.616    idelay_clk
    SLICE_X86Y62         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDPE (Prop_fdpe_C_Q)         0.128     3.744 r  FDPE_9/Q
                         net (fo=5, routed)           0.319     4.063    idelay_rst
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG_4/O
                         net (fo=8, routed)           0.864     4.562    idelay_clk
    SLICE_X89Y72         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.939     3.622    
    SLICE_X89Y72         FDSE (Hold_fdse_C_S)        -0.072     3.550    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.063    
  -------------------------------------------------------------------
                         slack                                  0.513    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X86Y62     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X86Y62     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y73     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y72     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y72     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y72     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y72     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y62     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y62     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y62     FDPE_9/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y62     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y73     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y73     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y62     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y62     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y62     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y62     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y73     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y73     soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     soc_crg_reset_counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_re_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.538ns  (logic 0.580ns (37.704%)  route 0.958ns (62.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.892ns
    Source Clock Delay      (SCD):    10.866ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.626    10.866    sys_clk
    SLICE_X67Y85         FDRE                                         r  soc_basesoc_reset_re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.456    11.322 r  soc_basesoc_reset_re_reg/Q
                         net (fo=2, routed)           0.958    12.280    soc_basesoc_reset_re
    SLICE_X67Y87         LUT3 (Prop_lut3_I1_O)        0.124    12.404 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000    12.404    soc_crg_reset
    SLICE_X67Y87         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051     5.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100     5.573 r  clk100_inst/O
                         net (fo=9, routed)           2.319     7.892    soc_crg_clkin
    SLICE_X67Y87         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.229%)  route 0.314ns (62.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.562     3.576    sys_clk
    SLICE_X67Y85         FDRE                                         r  soc_basesoc_reset_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.141     3.717 r  soc_basesoc_reset_storage_reg[0]/Q
                         net (fo=4, routed)           0.314     4.031    soc_basesoc_reset_storage_reg_n_0_[0]
    SLICE_X67Y87         LUT3 (Prop_lut3_I0_O)        0.045     4.076 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     4.076    soc_crg_reset
    SLICE_X67Y87         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           1.400     3.710    soc_crg_clkin
    SLICE_X67Y87         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.979ns  (logic 0.124ns (3.116%)  route 3.855ns (96.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.316     3.316    PLLE2_ADV_n_8
    SLICE_X85Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.440 f  FDPE_i_1/O
                         net (fo=4, routed)           0.539     3.979    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X85Y62         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051     5.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100     5.573 r  clk100_inst/O
                         net (fo=9, routed)           0.915     6.488    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.571 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.489    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.580 r  BUFG/O
                         net (fo=7921, routed)        1.603    10.184    sys_clk
    SLICE_X85Y62         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.979ns  (logic 0.124ns (3.116%)  route 3.855ns (96.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.316     3.316    PLLE2_ADV_n_8
    SLICE_X85Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.440 f  FDPE_i_1/O
                         net (fo=4, routed)           0.539     3.979    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X85Y62         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051     5.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100     5.573 r  clk100_inst/O
                         net (fo=9, routed)           0.915     6.488    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.571 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.489    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.580 r  BUFG/O
                         net (fo=7921, routed)        1.603    10.184    sys_clk
    SLICE_X85Y62         FDPE                                         r  FDPE_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.658ns  (logic 0.045ns (2.714%)  route 1.613ns (97.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.429     1.429    PLLE2_ADV_n_8
    SLICE_X85Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.474 f  FDPE_i_1/O
                         net (fo=4, routed)           0.184     1.658    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X85Y62         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG/O
                         net (fo=7921, routed)        0.872     4.570    sys_clk
    SLICE_X85Y62         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.658ns  (logic 0.045ns (2.714%)  route 1.613ns (97.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.429     1.429    PLLE2_ADV_n_8
    SLICE_X85Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.474 f  FDPE_i_1/O
                         net (fo=4, routed)           0.184     1.658    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X85Y62         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG/O
                         net (fo=7921, routed)        0.872     4.570    sys_clk
    SLICE_X85Y62         FDPE                                         r  FDPE_1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.079ns
    Source Clock Delay      (SCD):    10.858ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.619    10.858    sys_clk
    SLICE_X62Y100        FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.518    11.376 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.190    11.566    soc_builder_regs0
    SLICE_X62Y100        FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051     5.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100     5.573 r  clk100_inst/O
                         net (fo=9, routed)           0.915     6.488    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.571 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.489    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.580 r  BUFG/O
                         net (fo=7921, routed)        1.499    10.079    sys_clk
    SLICE_X62Y100        FDRE                                         r  soc_builder_regs1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.534ns
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.565     3.579    sys_clk
    SLICE_X62Y100        FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.164     3.743 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.056     3.799    soc_builder_regs0
    SLICE_X62Y100        FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG/O
                         net (fo=7921, routed)        0.835     4.534    sys_clk
    SLICE_X62Y100        FDRE                                         r  soc_builder_regs1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout4

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.991ns  (logic 0.124ns (3.107%)  route 3.867ns (96.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.316     3.316    PLLE2_ADV_n_8
    SLICE_X85Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.440 f  FDPE_i_1/O
                         net (fo=4, routed)           0.551     3.991    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y62         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051     5.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100     5.573 r  clk100_inst/O
                         net (fo=9, routed)           0.915     6.488    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     6.571 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     8.489    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.580 r  BUFG_4/O
                         net (fo=8, routed)           1.605    10.186    idelay_clk
    SLICE_X86Y62         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.991ns  (logic 0.124ns (3.107%)  route 3.867ns (96.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.316     3.316    PLLE2_ADV_n_8
    SLICE_X85Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.440 f  FDPE_i_1/O
                         net (fo=4, routed)           0.551     3.991    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y62         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051     5.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100     5.573 r  clk100_inst/O
                         net (fo=9, routed)           0.915     6.488    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     6.571 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     8.489    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.580 r  BUFG_4/O
                         net (fo=8, routed)           1.605    10.186    idelay_clk
    SLICE_X86Y62         FDPE                                         r  FDPE_9/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.045ns (2.696%)  route 1.624ns (97.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.429     1.429    PLLE2_ADV_n_8
    SLICE_X85Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.474 f  FDPE_i_1/O
                         net (fo=4, routed)           0.195     1.669    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y62         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG_4/O
                         net (fo=8, routed)           0.873     4.571    idelay_clk
    SLICE_X86Y62         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.045ns (2.696%)  route 1.624ns (97.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.429     1.429    PLLE2_ADV_n_8
    SLICE_X85Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.474 f  FDPE_i_1/O
                         net (fo=4, routed)           0.195     1.669    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y62         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG_4/O
                         net (fo=8, routed)           0.873     4.571    idelay_clk
    SLICE_X86Y62         FDPE                                         r  FDPE_9/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269    10.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124    10.995 f  clk100_inst/O
                         net (fo=9, routed)           1.047    12.043    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    12.131 f  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.014    12.145    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     2.326 r  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.005     2.331    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_chaser_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.696ns  (logic 4.157ns (42.873%)  route 5.539ns (57.127%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.630    10.870    sys_clk
    SLICE_X64Y92         FDRE                                         r  soc_chaser_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.456    11.326 r  soc_chaser_reg[3]/Q
                         net (fo=2, routed)           0.960    12.285    soc_chaser[3]
    SLICE_X64Y88         LUT3 (Prop_lut3_I1_O)        0.124    12.409 r  user_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.580    16.989    user_led3_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    20.566 r  user_led3_OBUF_inst/O
                         net (fo=0)                   0.000    20.566    user_led3
    T10                                                               r  user_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_chaser_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.390ns  (logic 4.390ns (46.757%)  route 4.999ns (53.243%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.630    10.870    sys_clk
    SLICE_X64Y92         FDRE                                         r  soc_chaser_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.456    11.326 r  soc_chaser_reg[2]/Q
                         net (fo=2, routed)           0.962    12.288    soc_chaser[2]
    SLICE_X65Y88         LUT3 (Prop_lut3_I1_O)        0.152    12.440 r  user_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.037    16.477    user_led2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.782    20.259 r  user_led2_OBUF_inst/O
                         net (fo=0)                   0.000    20.259    user_led2
    T9                                                                r  user_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            serial_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.024ns  (logic 3.979ns (44.087%)  route 5.046ns (55.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.629    10.869    sys_clk
    SLICE_X68Y89         FDSE                                         r  serial_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y89         FDSE (Prop_fdse_C_Q)         0.456    11.325 r  serial_tx_reg/Q
                         net (fo=1, routed)           5.046    16.370    serial_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    19.893 r  serial_tx_OBUF_inst/O
                         net (fo=0)                   0.000    19.893    serial_tx
    D10                                                               r  serial_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_chaser_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.025ns  (logic 4.338ns (54.049%)  route 3.688ns (45.951%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.630    10.870    sys_clk
    SLICE_X64Y92         FDRE                                         r  soc_chaser_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.456    11.326 r  soc_chaser_reg[0]/Q
                         net (fo=2, routed)           0.737    12.063    soc_chaser[0]
    SLICE_X65Y88         LUT3 (Prop_lut3_I1_O)        0.150    12.213 r  user_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.951    15.163    user_led0_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.732    18.895 r  user_led0_OBUF_inst/O
                         net (fo=0)                   0.000    18.895    user_led0
    H5                                                                r  user_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_chaser_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.977ns  (logic 4.091ns (51.282%)  route 3.886ns (48.718%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.630    10.870    sys_clk
    SLICE_X64Y92         FDRE                                         r  soc_chaser_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.456    11.326 r  soc_chaser_reg[1]/Q
                         net (fo=2, routed)           0.955    12.281    soc_chaser[1]
    SLICE_X65Y88         LUT3 (Prop_lut3_I1_O)        0.124    12.405 r  user_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.931    15.336    user_led1_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    18.846 r  user_led1_OBUF_inst/O
                         net (fo=0)                   0.000    18.846    user_led1
    J5                                                                r  user_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.393ns  (logic 4.114ns (64.353%)  route 2.279ns (35.647%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.715    10.955    sys_clk
    SLICE_X80Y84         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.478    11.433 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.278    13.710    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.273    14.983 r  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001    14.984    IOBUF_2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.347 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    17.347    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.244ns  (logic 4.114ns (65.889%)  route 2.130ns (34.111%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.715    10.955    sys_clk
    SLICE_X80Y84         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.478    11.433 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.129    13.561    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.273    14.834 r  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001    14.835    IOBUF_5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.198 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    17.198    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.092ns  (logic 4.114ns (67.536%)  route 1.978ns (32.464%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.715    10.955    sys_clk
    SLICE_X80Y84         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.478    11.433 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          1.977    13.409    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.273    14.682 r  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001    14.683    IOBUF_1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.046 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    17.046    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.798ns  (logic 4.114ns (70.952%)  route 1.684ns (29.048%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.715    10.955    sys_clk
    SLICE_X80Y84         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.478    11.433 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          1.683    13.116    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.273    14.389 r  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001    14.390    IOBUF_4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.753 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    16.753    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.658ns  (logic 4.114ns (72.714%)  route 1.544ns (27.286%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG/O
                         net (fo=7921, routed)        1.715    10.955    sys_clk
    SLICE_X80Y84         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.478    11.433 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          1.543    12.975    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.273    14.248 r  OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001    14.249    IOBUF_9/T
    T5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.612 r  IOBUF_9/OBUFT/O
                         net (fo=1, unset)            0.000    16.612    ddram_dq[9]
    T5                                                                r  ddram_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.183ns  (logic 0.754ns (63.681%)  route 0.430ns (36.319%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.596     3.610    sys_clk
    SLICE_X80Y84         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.164     3.774 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.429     4.203    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.553 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     4.554    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     4.794 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.794    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.184ns  (logic 0.754ns (63.690%)  route 0.430ns (36.310%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.596     3.610    sys_clk
    SLICE_X80Y84         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.164     3.774 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.429     4.203    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.553 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     4.554    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     4.794 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.794    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.201ns  (logic 0.800ns (66.601%)  route 0.401ns (33.399%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.596     3.610    sys_clk
    SLICE_X80Y84         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.148     3.758 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.400     4.158    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.403     4.561 f  OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001     4.562    IOBUF_10/T
    U4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.249     4.811 r  IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000     4.811    ddram_dq[10]
    U4                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.259ns  (logic 0.793ns (62.980%)  route 0.466ns (37.020%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.596     3.610    sys_clk
    SLICE_X80Y84         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.148     3.758 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.465     4.223    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.403     4.626 f  OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001     4.627    IOBUF_12/T
    V1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.242     4.869 r  IOBUF_12/OBUFT/O
                         net (fo=1, unset)            0.000     4.869    ddram_dq[12]
    V1                                                                r  ddram_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.259ns  (logic 0.795ns (63.147%)  route 0.464ns (36.853%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.596     3.610    sys_clk
    SLICE_X80Y84         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.148     3.758 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.463     4.221    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y83         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.403     4.624 f  OSERDESE2_43/TQ
                         net (fo=1, routed)           0.001     4.625    IOBUF_14/T
    U3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.244     4.869 r  IOBUF_14/OBUFT/O
                         net (fo=1, unset)            0.000     4.869    ddram_dq[14]
    U3                                                                r  ddram_dq[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.312ns  (logic 0.719ns (54.782%)  route 0.593ns (45.218%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.596     3.610    sys_clk
    SLICE_X80Y84         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.164     3.774 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.592     4.367    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.717 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.718    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     4.922 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.922    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.324ns  (logic 0.731ns (55.189%)  route 0.593ns (44.811%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.596     3.610    sys_clk
    SLICE_X80Y84         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.164     3.774 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.592     4.367    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.717 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.718    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     4.934 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.934    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.339ns  (logic 0.748ns (55.841%)  route 0.591ns (44.159%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.596     3.610    sys_clk
    SLICE_X80Y84         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.148     3.758 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.590     4.349    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.403     4.752 f  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     4.753    IOBUF_3/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.949 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     4.949    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.403ns  (logic 0.801ns (57.116%)  route 0.602ns (42.884%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.596     3.610    sys_clk
    SLICE_X80Y84         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.148     3.758 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.601     4.359    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y79         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.403     4.762 f  OSERDESE2_37/TQ
                         net (fo=1, routed)           0.001     4.763    IOBUF_8/T
    V4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.250     5.013 r  IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000     5.013    ddram_dq[8]
    V4                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.415ns  (logic 0.749ns (52.921%)  route 0.666ns (47.079%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG/O
                         net (fo=7921, routed)        0.596     3.610    sys_clk
    SLICE_X80Y84         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.148     3.758 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.665     4.423    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.403     4.826 f  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     4.827    IOBUF_6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     5.025 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     5.025    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 3.640ns (41.994%)  route 5.027ns (58.006%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269    25.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124    25.995 f  clk100_inst/O
                         net (fo=9, routed)           1.047    27.043    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    27.131 f  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    29.143    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    29.239 f  BUFG_1/O
                         net (fo=1, routed)           3.015    32.254    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         3.544    35.797 f  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000    35.797    eth_ref_clk
    G18                                                               f  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.270ns (47.265%)  route 1.417ns (52.735%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_1/O
                         net (fo=1, routed)           0.754     3.769    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         1.244     5.014 r  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.014    eth_ref_clk
    G18                                                               r  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout2
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_2/O
                         net (fo=75, routed)          1.736    10.975    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.527 r  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001    11.528    IOBUF_5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.891 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    13.891    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_2/O
                         net (fo=75, routed)          1.735    10.974    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.526 r  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001    11.527    IOBUF_1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.890 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    13.890    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_2/O
                         net (fo=75, routed)          1.735    10.974    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.526 r  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001    11.527    IOBUF_2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.890 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    13.890    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_2/O
                         net (fo=75, routed)          1.734    10.973    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.525 r  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001    11.526    IOBUF_4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.889 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    13.889    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_2/O
                         net (fo=75, routed)          1.734    10.973    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.525 r  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001    11.526    IOBUF_7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.889 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000    13.889    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_2/O
                         net (fo=75, routed)          1.733    10.972    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.524 r  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001    11.525    IOBUF/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.888 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    13.888    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_2/O
                         net (fo=75, routed)          1.733    10.972    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.524 r  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001    11.525    IOBUF_3/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.888 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000    13.888    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_2/O
                         net (fo=75, routed)          1.733    10.972    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.524 r  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001    11.525    IOBUF_6/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.888 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000    13.888    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_41/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_2/O
                         net (fo=75, routed)          1.730    10.969    sys4x_clk
    OLOGIC_X1Y85         OSERDESE2                                    r  OSERDESE2_41/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.521 r  OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001    11.522    IOBUF_12/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.885 r  IOBUF_12/OBUFT/O
                         net (fo=1, unset)            0.000    13.885    ddram_dq[12]
    V1                                                                r  ddram_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_39/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     5.871    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  clk100_inst/O
                         net (fo=9, routed)           1.047     7.043    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.131 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.143    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.239 r  BUFG_2/O
                         net (fo=75, routed)          1.729    10.968    sys4x_clk
    OLOGIC_X1Y84         OSERDESE2                                    r  OSERDESE2_39/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.520 r  OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001    11.521    IOBUF_10/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.884 r  IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000    13.884    ddram_dq[10]
    U4                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.377ns (99.736%)  route 0.001ns (0.264%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.610    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.802 f  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     3.803    IOBUF/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.185     3.989 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     3.989    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.610    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.802 f  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     3.803    IOBUF_3/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.000 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     4.000    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.388ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.611    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.803 f  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     3.804    IOBUF_1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     4.000 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.000    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.611    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.803 f  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     3.804    IOBUF_2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.001 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.001    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.390ns (99.744%)  route 0.001ns (0.256%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.610    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.802 f  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     3.803    IOBUF_6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     4.001 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     4.001    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.393ns (99.746%)  route 0.001ns (0.254%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.610    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.802 f  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     3.803    IOBUF_4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     4.004 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     4.004    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.610    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.802 f  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     3.803    IOBUF_7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     4.009 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     4.009    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.398ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_2/O
                         net (fo=75, routed)          0.598     3.612    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.804 f  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     3.805    IOBUF_5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     4.011 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.011    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_44/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.416ns (99.760%)  route 0.001ns (0.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.604    sys4x_clk
    OLOGIC_X1Y78         OSERDESE2                                    r  OSERDESE2_44/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.796 f  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001     3.797    IOBUF_15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.224     4.021 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     4.021    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_42/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.604    sys4x_clk
    OLOGIC_X1Y77         OSERDESE2                                    r  OSERDESE2_42/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.796 f  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     3.797    IOBUF_13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     4.022 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     4.022    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout3
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     7.955    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  clk100_inst/O
                         net (fo=9, routed)           1.047     9.126    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.214 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.227    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.323 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.056    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.608 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    13.609    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    15.972 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    15.972    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     7.955    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  clk100_inst/O
                         net (fo=9, routed)           1.047     9.126    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.214 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.227    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.323 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.056    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.608 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    13.609    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    15.971 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    15.971    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     7.955    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  clk100_inst/O
                         net (fo=9, routed)           1.047     9.126    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.214 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.227    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.323 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.049    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.601 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    13.602    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    15.965 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    15.965    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     7.955    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  clk100_inst/O
                         net (fo=9, routed)           1.047     9.126    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.214 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.227    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.323 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.049    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.601 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    13.602    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    15.964 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    15.964    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.748%)  route 0.001ns (0.252%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     3.787    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     3.832 r  clk100_inst/O
                         net (fo=9, routed)           0.527     4.359    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.409 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.072    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.098 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.694    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     5.886 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     5.887    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     6.091 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.091    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.409ns (99.756%)  route 0.001ns (0.244%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     3.787    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     3.832 r  clk100_inst/O
                         net (fo=9, routed)           0.527     4.359    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.409 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.072    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.098 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.694    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     5.886 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     5.887    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     6.103 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.103    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     3.787    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     3.832 r  clk100_inst/O
                         net (fo=9, routed)           0.527     4.359    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.409 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.072    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.098 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.691    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     5.883 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     5.884    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.123 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.123    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     3.787    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     3.832 r  clk100_inst/O
                         net (fo=9, routed)           0.527     4.359    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.409 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.072    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.098 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.691    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     5.883 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     5.884    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.124 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.124    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout4
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.517ns  (logic 0.096ns (2.730%)  route 3.421ns (97.270%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100 (IN)
                         net (fo=0)                   0.000     2.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.269     8.371    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.124     8.495 f  clk100_inst/O
                         net (fo=9, routed)           1.047     9.543    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     9.631 f  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    11.643    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.739 f  BUFG_4/O
                         net (fo=8, routed)           1.408    13.148    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.026ns (2.179%)  route 1.167ns (97.821%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.527     2.276    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.326 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     2.989    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.015 r  BUFG_4/O
                         net (fo=8, routed)           0.505     3.519    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.396ns  (logic 1.631ns (37.106%)  route 2.765ns (62.894%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           2.765     4.272    cpu_reset_IBUF
    SLICE_X67Y87         LUT3 (Prop_lut3_I2_O)        0.124     4.396 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     4.396    soc_crg_reset
    SLICE_X67Y87         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051     5.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100     5.573 r  clk100_inst/O
                         net (fo=9, routed)           2.319     7.892    soc_crg_clkin
    SLICE_X67Y87         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.547ns  (logic 0.320ns (20.677%)  route 1.227ns (79.323%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           1.227     1.502    cpu_reset_IBUF
    SLICE_X67Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.547 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     1.547    soc_crg_reset
    SLICE_X67Y87         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           1.400     3.710    soc_crg_clkin
    SLICE_X67Y87         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.967ns  (logic 1.526ns (25.580%)  route 4.441ns (74.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        10.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           4.441     5.967    serial_rx_IBUF
    SLICE_X62Y100        FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051     5.473    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100     5.573 r  clk100_inst/O
                         net (fo=9, routed)           0.915     6.488    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.571 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.489    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.580 r  BUFG/O
                         net (fo=7921, routed)        1.499    10.079    sys_clk
    SLICE_X62Y100        FDRE                                         r  soc_builder_regs0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.271ns  (logic 0.294ns (12.939%)  route 1.977ns (87.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           1.977     2.271    serial_rx_IBUF
    SLICE_X62Y100        FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.589     2.900    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.953 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.669    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.698 r  BUFG/O
                         net (fo=7921, routed)        0.835     4.534    sys_clk
    SLICE_X62Y100        FDRE                                         r  soc_builder_regs0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout2

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[8]
                            (input port)
  Destination:            ISERDESE2_8/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.744ns  (logic 1.744ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.157ns = ( 14.324 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddram_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_8/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  IOBUF_8/IBUF/O
                         net (fo=1, routed)           0.000     0.929    soc_a7ddrphy_dq_i_nodelay8
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.744 r  IDELAYE2_8/DATAOUT
                         net (fo=1, routed)           0.000     1.744    soc_a7ddrphy_dq_i_delayed8
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051     9.640    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100     9.740 f  clk100_inst/O
                         net (fo=9, routed)           0.915    10.655    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.738 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.656    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.747 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.324    sys4x_clk
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[10]
                            (input port)
  Destination:            ISERDESE2_10/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 1.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.163ns = ( 14.330 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddram_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_10/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  IOBUF_10/IBUF/O
                         net (fo=1, routed)           0.000     0.928    soc_a7ddrphy_dq_i_nodelay10
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.743 r  IDELAYE2_10/DATAOUT
                         net (fo=1, routed)           0.000     1.743    soc_a7ddrphy_dq_i_delayed10
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051     9.640    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100     9.740 f  clk100_inst/O
                         net (fo=9, routed)           0.915    10.655    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.738 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.656    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.747 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.330    sys4x_clk
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[14]
                            (input port)
  Destination:            ISERDESE2_14/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.738ns  (logic 1.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.163ns = ( 14.330 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddram_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_14/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  IOBUF_14/IBUF/O
                         net (fo=1, routed)           0.000     0.923    soc_a7ddrphy_dq_i_nodelay14
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.738 r  IDELAYE2_14/DATAOUT
                         net (fo=1, routed)           0.000     1.738    soc_a7ddrphy_dq_i_delayed14
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051     9.640    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100     9.740 f  clk100_inst/O
                         net (fo=9, routed)           0.915    10.655    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.738 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.656    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.747 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.330    sys4x_clk
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[12]
                            (input port)
  Destination:            ISERDESE2_12/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.164ns = ( 14.331 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddram_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_12/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  IOBUF_12/IBUF/O
                         net (fo=1, routed)           0.000     0.921    soc_a7ddrphy_dq_i_nodelay12
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.736 r  IDELAYE2_12/DATAOUT
                         net (fo=1, routed)           0.000     1.736    soc_a7ddrphy_dq_i_delayed12
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051     9.640    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100     9.740 f  clk100_inst/O
                         net (fo=9, routed)           0.915    10.655    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.738 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.656    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.747 f  BUFG_2/O
                         net (fo=75, routed)          1.584    14.331    sys4x_clk
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[11]
                            (input port)
  Destination:            ISERDESE2_11/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 1.733ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.157ns = ( 14.324 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddram_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_11/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  IOBUF_11/IBUF/O
                         net (fo=1, routed)           0.000     0.918    soc_a7ddrphy_dq_i_nodelay11
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.733 r  IDELAYE2_11/DATAOUT
                         net (fo=1, routed)           0.000     1.733    soc_a7ddrphy_dq_i_delayed11
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051     9.640    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100     9.740 f  clk100_inst/O
                         net (fo=9, routed)           0.915    10.655    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.738 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.656    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.747 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.324    sys4x_clk
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[9]
                            (input port)
  Destination:            ISERDESE2_9/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.724ns  (logic 1.724ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.154ns = ( 14.321 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddram_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_9/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.909     0.909 r  IOBUF_9/IBUF/O
                         net (fo=1, routed)           0.000     0.909    soc_a7ddrphy_dq_i_nodelay9
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.724 r  IDELAYE2_9/DATAOUT
                         net (fo=1, routed)           0.000     1.724    soc_a7ddrphy_dq_i_delayed9
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051     9.640    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100     9.740 f  clk100_inst/O
                         net (fo=9, routed)           0.915    10.655    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.738 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.656    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.747 f  BUFG_2/O
                         net (fo=75, routed)          1.574    14.321    sys4x_clk
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 1.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.156ns = ( 14.323 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.904     0.904 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.904    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.719 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     1.719    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051     9.640    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100     9.740 f  clk100_inst/O
                         net (fo=9, routed)           0.915    10.655    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.738 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.656    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.747 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.323    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 1.718ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.156ns = ( 14.323 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.903    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.718 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     1.718    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051     9.640    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100     9.740 f  clk100_inst/O
                         net (fo=9, routed)           0.915    10.655    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.738 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.656    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.747 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.323    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.169ns = ( 14.336 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051     9.640    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100     9.740 f  clk100_inst/O
                         net (fo=9, routed)           0.915    10.655    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.738 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.656    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.747 f  BUFG_2/O
                         net (fo=75, routed)          1.589    14.336    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.167ns = ( 14.334 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.051     9.640    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.100     9.740 f  clk100_inst/O
                         net (fo=9, routed)           0.915    10.655    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.738 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.656    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.747 f  BUFG_2/O
                         net (fo=75, routed)          1.587    14.334    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.572ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 8.735 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.329     0.329 r  IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.329    soc_a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.572 r  IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     0.572    soc_a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.589     7.067    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.120 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.836    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.865 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.735    sys4x_clk
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.582ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.570ns = ( 8.736 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_1/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.339     0.339 r  IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.339    soc_a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.582 r  IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     0.582    soc_a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.589     7.067    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.120 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.836    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.865 f  BUFG_2/O
                         net (fo=75, routed)          0.872     8.736    sys4x_clk
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[2]
                            (input port)
  Destination:            ISERDESE2_2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.570ns = ( 8.736 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ddram_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_2/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_2/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay2
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_2/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed2
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.589     7.067    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.120 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.836    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.865 f  BUFG_2/O
                         net (fo=75, routed)          0.872     8.736    sys4x_clk
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 8.735 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_3/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.589     7.067    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.120 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.836    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.865 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.735    sys4x_clk
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.584ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 8.735 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    L4                   IBUF (Prop_ibuf_I_O)         0.341     0.341 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.341    soc_a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.584 r  IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     0.584    soc_a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.589     7.067    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.120 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.836    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.865 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.735    sys4x_clk
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[4]
                            (input port)
  Destination:            ISERDESE2_4/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.587ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 8.735 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  ddram_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_4/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.344     0.344 r  IOBUF_4/IBUF/O
                         net (fo=1, routed)           0.000     0.344    soc_a7ddrphy_dq_i_nodelay4
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.587 r  IDELAYE2_4/DATAOUT
                         net (fo=1, routed)           0.000     0.587    soc_a7ddrphy_dq_i_delayed4
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.589     7.067    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.120 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.836    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.865 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.735    sys4x_clk
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 8.735 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.589     7.067    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.120 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.836    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.865 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.735    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.571ns = ( 8.737 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.589     7.067    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.120 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.836    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.865 f  BUFG_2/O
                         net (fo=75, routed)          0.873     8.737    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.611ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.561ns = ( 8.727 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.368    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.611 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     0.611    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.589     7.067    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.120 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.836    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.865 f  BUFG_2/O
                         net (fo=75, routed)          0.863     8.727    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.561ns = ( 8.727 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.369    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.612 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     0.612    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X8Y46          LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.589     7.067    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.120 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.836    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.865 f  BUFG_2/O
                         net (fo=75, routed)          0.863     8.727    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)





