<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3425" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3425{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_3425{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_3425{left:491px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3425{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_3425{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3425{left:70px;bottom:1060px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_3425{left:70px;bottom:1043px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_3425{left:70px;bottom:1027px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t9_3425{left:280px;bottom:1033px;}
#ta_3425{left:295px;bottom:1027px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tb_3425{left:70px;bottom:1004px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_3425{left:70px;bottom:987px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#td_3425{left:70px;bottom:970px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#te_3425{left:70px;bottom:953px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_3425{left:70px;bottom:936px;letter-spacing:-0.17px;word-spacing:-0.65px;}
#tg_3425{left:70px;bottom:920px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_3425{left:70px;bottom:861px;letter-spacing:0.14px;}
#ti_3425{left:152px;bottom:861px;letter-spacing:0.15px;word-spacing:0.01px;}
#tj_3425{left:70px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_3425{left:70px;bottom:822px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_3425{left:70px;bottom:772px;letter-spacing:-0.1px;}
#tm_3425{left:156px;bottom:772px;letter-spacing:-0.1px;word-spacing:-0.08px;}
#tn_3425{left:70px;bottom:749px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#to_3425{left:70px;bottom:723px;}
#tp_3425{left:96px;bottom:726px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tq_3425{left:70px;bottom:700px;}
#tr_3425{left:96px;bottom:703px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ts_3425{left:70px;bottom:677px;}
#tt_3425{left:96px;bottom:680px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tu_3425{left:70px;bottom:654px;}
#tv_3425{left:96px;bottom:658px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tw_3425{left:70px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tx_3425{left:70px;bottom:618px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#ty_3425{left:70px;bottom:601px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3425{left:70px;bottom:584px;letter-spacing:-0.11px;}
#t10_3425{left:70px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_3425{left:70px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t12_3425{left:70px;bottom:518px;}
#t13_3425{left:96px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t14_3425{left:96px;bottom:505px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t15_3425{left:70px;bottom:479px;}
#t16_3425{left:96px;bottom:482px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t17_3425{left:96px;bottom:457px;}
#t18_3425{left:122px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_3425{left:122px;bottom:441px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1a_3425{left:96px;bottom:416px;}
#t1b_3425{left:122px;bottom:416px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_3425{left:70px;bottom:390px;}
#t1d_3425{left:96px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_3425{left:70px;bottom:367px;}
#t1f_3425{left:96px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_3425{left:70px;bottom:344px;}
#t1h_3425{left:96px;bottom:347px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1i_3425{left:70px;bottom:321px;}
#t1j_3425{left:96px;bottom:325px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1k_3425{left:70px;bottom:298px;}
#t1l_3425{left:96px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.46px;}

.s1_3425{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3425{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3425{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3425{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3425{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3425{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3425{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3425" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3425Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3425" style="-webkit-user-select: none;"><object width="935" height="1210" data="3425/3425.svg" type="image/svg+xml" id="pdf3425" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3425" class="t s1_3425">Vol. 3A </span><span id="t2_3425" class="t s1_3425">11-41 </span>
<span id="t3_3425" class="t s2_3425">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3425" class="t s3_3425">11.12.4 </span><span id="t5_3425" class="t s3_3425">VM-Exit Controls for MSRs and x2APIC Registers </span>
<span id="t6_3425" class="t s4_3425">The VMX architecture allows a VMM to specify lists of MSRs to be loaded or stored on VMX transitions using the </span>
<span id="t7_3425" class="t s4_3425">VMX-transition MSR areas (see VM-exit MSR-store address field, VM-exit MSR-load address field, and VM-entry </span>
<span id="t8_3425" class="t s4_3425">MSR-load address field in Intel </span>
<span id="t9_3425" class="t s5_3425">® </span>
<span id="ta_3425" class="t s4_3425">64 and IA-32 Architectures Software Developer’s Manual, Volume 3C). </span>
<span id="tb_3425" class="t s4_3425">The X2APIC MSRs cannot to be loaded and stored on VMX transitions. A VMX transition fails if the VMM has speci- </span>
<span id="tc_3425" class="t s4_3425">fied that the transition should access any MSRs in the address range from 0000_0800H to 0000_08FFH (the range </span>
<span id="td_3425" class="t s4_3425">used for accessing the X2APIC registers). Specifically, processing of an 128-bit entry in any of the VMX-transition </span>
<span id="te_3425" class="t s4_3425">MSR areas fails if bits 31:0 of that entry (represented as ENTRY_LOW_DW) satisfies the expression: </span>
<span id="tf_3425" class="t s4_3425">“ENTRY_LOW_DW &amp; FFFFF800H = 00000800H”. Such a failure causes an associated VM entry to fail (by reloading </span>
<span id="tg_3425" class="t s4_3425">host state) and causes an associated VM exit to lead to VMX abort. </span>
<span id="th_3425" class="t s3_3425">11.12.5 </span><span id="ti_3425" class="t s3_3425">x2APIC State Transitions </span>
<span id="tj_3425" class="t s4_3425">This section provides a detailed description of the x2APIC states of a local x2APIC unit, transitions between these </span>
<span id="tk_3425" class="t s4_3425">states as well as interactions of these states with INIT and reset. </span>
<span id="tl_3425" class="t s6_3425">11.12.5.1 </span><span id="tm_3425" class="t s6_3425">x2APIC States </span>
<span id="tn_3425" class="t s4_3425">The valid states for a local x2APIC unit are listed in Table 11-5. </span>
<span id="to_3425" class="t s7_3425">• </span><span id="tp_3425" class="t s4_3425">APIC disabled: IA32_APIC_BASE[EN]=0 and IA32_APIC_BASE[EXTD]=0. </span>
<span id="tq_3425" class="t s7_3425">• </span><span id="tr_3425" class="t s4_3425">xAPIC mode: IA32_APIC_BASE[EN]=1 and IA32_APIC_BASE[EXTD]=0. </span>
<span id="ts_3425" class="t s7_3425">• </span><span id="tt_3425" class="t s4_3425">x2APIC mode: IA32_APIC_BASE[EN]=1 and IA32_APIC_BASE[EXTD]=1. </span>
<span id="tu_3425" class="t s7_3425">• </span><span id="tv_3425" class="t s4_3425">Invalid: IA32_APIC_BASE[EN]=0 and IA32_APIC_BASE[EXTD]=1. </span>
<span id="tw_3425" class="t s4_3425">The state corresponding to EXTD=1 and EN=0 is not valid and it is not possible to get into this state. An execution </span>
<span id="tx_3425" class="t s4_3425">of WRMSR to the IA32_APIC_BASE_MSR that attempts a transition from a valid state to this invalid state causes a </span>
<span id="ty_3425" class="t s4_3425">general-protection exception. Figure 11-27 shows the comprehensive state transition diagram for a local x2APIC </span>
<span id="tz_3425" class="t s4_3425">unit. </span>
<span id="t10_3425" class="t s4_3425">On coming out of reset, the local APIC unit is enabled and is in the xAPIC mode: IA32_APIC_BASE[EN]=1 and </span>
<span id="t11_3425" class="t s4_3425">IA32_APIC_BASE[EXTD]=0. The APIC registers are initialized as follows. </span>
<span id="t12_3425" class="t s7_3425">• </span><span id="t13_3425" class="t s4_3425">The local APIC ID is initialized by hardware with a 32 bit ID (x2APIC ID). The lowest 8 bits of the x2APIC ID are </span>
<span id="t14_3425" class="t s4_3425">the legacy local xAPIC ID, and are stored in the upper 8 bits of the APIC register for access in xAPIC mode. </span>
<span id="t15_3425" class="t s7_3425">• </span><span id="t16_3425" class="t s4_3425">The following APIC registers are reset to all zeros for those fields that are defined in the xAPIC mode. </span>
<span id="t17_3425" class="t s4_3425">— </span><span id="t18_3425" class="t s4_3425">IRR, ISR, TMR, ICR, LDR, TPR, Divide Configuration Register (See Section 11.4 through Section 11.6 for </span>
<span id="t19_3425" class="t s4_3425">details of individual APIC registers). </span>
<span id="t1a_3425" class="t s4_3425">— </span><span id="t1b_3425" class="t s4_3425">Timer initial count and timer current count registers. </span>
<span id="t1c_3425" class="t s7_3425">• </span><span id="t1d_3425" class="t s4_3425">The LVT registers are reset to 0s except for the mask bits; these are set to 1s. </span>
<span id="t1e_3425" class="t s7_3425">• </span><span id="t1f_3425" class="t s4_3425">The local APIC version register is not affected. </span>
<span id="t1g_3425" class="t s7_3425">• </span><span id="t1h_3425" class="t s4_3425">The Spurious Interrupt Vector Register is initialized to 000000FFH. </span>
<span id="t1i_3425" class="t s7_3425">• </span><span id="t1j_3425" class="t s4_3425">The DFR (available only in xAPIC mode) is reset to all 1s. </span>
<span id="t1k_3425" class="t s7_3425">• </span><span id="t1l_3425" class="t s4_3425">SELF IPI register is reset to zero. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
