module S1154007_q02(clk, rst, clk_cnt, sw, led4, led3, led2, led1);
	
	input clk, rst;
	input [1:0] sw;
	wire clk_vfast, clk_fast, clk_slow;
	
	freq_div #(20) (clk, rst, clk_vfast);
	freq_div #(22) (clk, rst, clk_fast);
	freq_div #(24) (clk, rst, clk_slow);
	
	assign clk_cnt = (sw == 2'b00) ? clk_vfast :
			 clk_cnt = (sw == 2'b10) ? clk_fast  : clk_fast;
	
	wire [1:0] count;
	updn_count #(4) (clk_cnt, rst, 1, count);
	
	always@(count) begin
		case(count)
			2'b00 : {led4, led3, led2, led1} = {0, 0, 0 ,0};
			2'b01 : {led4, led3, led2, led1} = {0, 0, 1 ,1};
			2'b10 : {led4, led3, led2, led1} = {1, 0, 0 ,1};
			2'b11 : {led4, led3, led2, led1} = {0, 1, 1 ,0};
		endcase
	end

endmodule 