// Seed: 559652391
module module_0 (
    input id_0
    , id_1
);
  logic id_2;
  type_5(
      1, 1
  );
  logic id_3;
endmodule
`timescale 1ps / 1ps `default_nettype wire
