###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        96883   # Number of WRITE/WRITEP commands
num_reads_done                 =       551610   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       424319   # Number of read row buffer hits
num_read_cmds                  =       551610   # Number of READ/READP commands
num_writes_done                =        96886   # Number of read requests issued
num_write_row_hits             =        68875   # Number of write row buffer hits
num_act_cmds                   =       155801   # Number of ACT commands
num_pre_cmds                   =       155773   # Number of PRE commands
num_ondemand_pres              =       133540   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9365349   # Cyles of rank active rank.0
rank_active_cycles.1           =      9067639   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       634651   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       932361   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       604602   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7254   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3566   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7616   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1510   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          303   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          394   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          595   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          925   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          647   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21090   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =          145   # Write cmd latency (cycles)
write_latency[40-59]           =          180   # Write cmd latency (cycles)
write_latency[60-79]           =          341   # Write cmd latency (cycles)
write_latency[80-99]           =          828   # Write cmd latency (cycles)
write_latency[100-119]         =         1460   # Write cmd latency (cycles)
write_latency[120-139]         =         2936   # Write cmd latency (cycles)
write_latency[140-159]         =         4141   # Write cmd latency (cycles)
write_latency[160-179]         =         5183   # Write cmd latency (cycles)
write_latency[180-199]         =         5529   # Write cmd latency (cycles)
write_latency[200-]            =        76138   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       236947   # Read request latency (cycles)
read_latency[40-59]            =        74081   # Read request latency (cycles)
read_latency[60-79]            =        82108   # Read request latency (cycles)
read_latency[80-99]            =        34250   # Read request latency (cycles)
read_latency[100-119]          =        24254   # Read request latency (cycles)
read_latency[120-139]          =        18000   # Read request latency (cycles)
read_latency[140-159]          =        10709   # Read request latency (cycles)
read_latency[160-179]          =         8084   # Read request latency (cycles)
read_latency[180-199]          =         6211   # Read request latency (cycles)
read_latency[200-]             =        56964   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   4.8364e+08   # Write energy
read_energy                    =  2.22409e+09   # Read energy
act_energy                     =  4.26272e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.04632e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.47533e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84398e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65821e+09   # Active standby energy rank.1
average_read_latency           =      96.3852   # Average read request latency (cycles)
average_interarrival           =      15.4201   # Average request interarrival latency (cycles)
total_energy                   =   1.6093e+10   # Total energy (pJ)
average_power                  =       1609.3   # Average power (mW)
average_bandwidth              =      5.53383   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       112333   # Number of WRITE/WRITEP commands
num_reads_done                 =       581898   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       433242   # Number of read row buffer hits
num_read_cmds                  =       581896   # Number of READ/READP commands
num_writes_done                =       112341   # Number of read requests issued
num_write_row_hits             =        79756   # Number of write row buffer hits
num_act_cmds                   =       181891   # Number of ACT commands
num_pre_cmds                   =       181864   # Number of PRE commands
num_ondemand_pres              =       159293   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9166562   # Cyles of rank active rank.0
rank_active_cycles.1           =      9178445   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       833438   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       821555   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       652027   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5713   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3550   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7530   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1488   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          301   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          398   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          602   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          924   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          645   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21063   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          149   # Write cmd latency (cycles)
write_latency[40-59]           =          171   # Write cmd latency (cycles)
write_latency[60-79]           =          281   # Write cmd latency (cycles)
write_latency[80-99]           =          610   # Write cmd latency (cycles)
write_latency[100-119]         =         1273   # Write cmd latency (cycles)
write_latency[120-139]         =         2621   # Write cmd latency (cycles)
write_latency[140-159]         =         4066   # Write cmd latency (cycles)
write_latency[160-179]         =         5336   # Write cmd latency (cycles)
write_latency[180-199]         =         5996   # Write cmd latency (cycles)
write_latency[200-]            =        91820   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       228256   # Read request latency (cycles)
read_latency[40-59]            =        72600   # Read request latency (cycles)
read_latency[60-79]            =        88873   # Read request latency (cycles)
read_latency[80-99]            =        38047   # Read request latency (cycles)
read_latency[100-119]          =        28420   # Read request latency (cycles)
read_latency[120-139]          =        21470   # Read request latency (cycles)
read_latency[140-159]          =        12984   # Read request latency (cycles)
read_latency[160-179]          =         9459   # Read request latency (cycles)
read_latency[180-199]          =         7809   # Read request latency (cycles)
read_latency[200-]             =        73978   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.60766e+08   # Write energy
read_energy                    =   2.3462e+09   # Read energy
act_energy                     =  4.97654e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   4.0005e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.94346e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.71993e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72735e+09   # Active standby energy rank.1
average_read_latency           =      112.029   # Average read request latency (cycles)
average_interarrival           =      14.4042   # Average request interarrival latency (cycles)
total_energy                   =   1.6351e+10   # Total energy (pJ)
average_power                  =       1635.1   # Average power (mW)
average_bandwidth              =      5.92417   # Average bandwidth
