// Seed: 3490520348
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12#(.id_13(1)),
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_18;
  assign id_17 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    output tri0 id_4
);
  tri id_6, id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_8,
      id_6,
      id_8,
      id_7,
      id_6
  );
  wire id_9;
  assign id_4 = id_1;
  wire id_10;
  supply0 id_11;
  assign id_6  = 1;
  assign id_11 = 1'b0;
  wire id_12;
  wire id_13;
endmodule
