<root><simulation><result_generated_time />2023-11-08 03:44:16<layer><layer_spec />{'B': 1, 'K': 16, 'C': 32, 'OY': 112, 'OX': 112, 'IY': 112, 'IX': 112, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6422528<total_data_size_element />{'W': 512, 'I': 401408, 'O': 200704}<total_data_reuse />{'W': 12544, 'I': 16.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1024, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 32)], [('OY', 32)]], [], [], []]<I />[[], [[('OX', 32)], [('OY', 32)]], [], []]<O />[[], [[('OX', 32)], [('OY', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 16, 'OX': 16, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 4), ('C', 4), ('OX', 2)], [('C', 8), ('OX', 2), ('OY', 2), ('OY', 2)], []]<I />[[('K', 4), ('K', 4), ('C', 4), ('OX', 2), ('C', 8)], [('OX', 2), ('OY', 2), ('OY', 2)], []]<O />[[('K', 4), ('K', 4), ('C', 4), ('OX', 2), ('C', 8)], [('OX', 2), ('OY', 2), ('OY', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [784.0, 2, 8, 1], 'I': [1.0, 16.0, 1.0, 1.0], 'O': [1.0, 32, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 4096, 4096], 'I': [512, 3211264, 3211264], 'O': [256, 1605632, 1605632], 'O_partial': [256, 0, 0], 'O_final': [0, 1605632, 1605632]}<actual_mem_utilization_individual />{'W': [1.0, 0.0, 0.0], 'I': [1.0, 0.12, 0.0], 'O': [0.5, 0.06, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.19, 0.0], 'I': [1.0, 0.19, 0.0], 'O': [0.5, 0.19, 0.0]}<effective_mem_size_bit />{'W': [512, 4096, 4096], 'I': [64, 3211264, 3211264], 'O': [256, 802816, 1605632], 'O_partial': [256, 0, 0], 'O_final': [0, 802816, 1605632]}<total_unit_count />{'W': [1024, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1024.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[8192, 4096], [4096, 512], [512, 0]]<I />[[401408, 401408], [524288, 401408], [401408, 0]]<O />[[(6221824, 6422528), (200704, 0)], [(0, 262144), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(6221824, 6422528), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 262144), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1024, 512], [64, 8], [2, 0]]<I />[[50176, 50176], [8192, 6272], [1568, 0]]<O />[[(777728, 802816), (25088, 0)], [(0, 4096), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([777728, 802816], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [25088, 0]), ([0, 4096], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />6422528<idle />1966080</mac_count></basic_info><energy><total_energy />14143846.9<mem_energy_breakdown><W />[0.5, 7.5, 2.7]<I />[35.2, 1445.2, 2088.3]<O />[562.4, 710.7, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />14039646.2<idle_MAC />98304.0<total />14137950.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3824<utilization_without_data_loading />0.7656<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.4995<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />16400<latency_cycle_without_data_loading />8192<ideal_computing_cycle />8192<data_loading><load_cycle_total />8208<load_cycle_individual />{'W': [8, 8, 0], 'I': [1024, 8192, 0]}<load_cycle_combined />{'W': 9, 'I': 8192}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-8191], [-3528, -3969], [-8192, -8192]], 'I': [[-8191], [-7112, 0], [-8192, -8192]], 'O': [[-8192], [-8160, -4096], [-4096, -7168]]}<mem_stall_cycle_shared />{'W': [[-8191], [-3528, 0], [0, 0]], 'I': [[-8191], [-7112, 0], [0, 0]], 'O': [[-8192], [-8160, -4096], [-4096, -7168]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 4096, 4096], 'I': [512, 3211264, 3211264], 'O': [256, 1605632, 1605632], 'O_partial': [256, 0, 0], 'O_final': [0, 1605632, 1605632]}<data_size_each_level_total />{'W': [512, 4096, 4096], 'I': [524288, 3211264, 3211264], 'O': [262144, 1605632, 1605632]}<loop_cycles_each_level />{'W': [128, 8192, 8192], 'I': [1024, 8192, 8192], 'O': [1024, 8192, 8192]}<top_ir_loop_size />{'W': [2, 8, 1], 'I': [1, 1, 1], 'O': [8, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [4.0, 0.5], [0.5, 0.5]], 'I': [[8.0, 0.5], [512.0, 512.0], [512.0, 512.0]], 'O': [[8.0, 0.2], [256.0, 256.0], [256.0, 256.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 4.0], [4.0, 0.5]], 'I': [[8.0, 0.5], [512.0, 512.0], [512.0, 512.0]], 'O': [[8.0, 2.0], [2048.0, 256.0], [256.0, 256.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 0.5], [0.5, 0]], 'I': [[8.0, 0.5], [512.0, 512.0], [512.0, 0]], 'O': [[8.0, 0.2], [256.0, 256.0], [256.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [776.0, 768.5], [512.5, 256.0]], 'I': [[8.0, 0.5], [776.0, 768.5], [512.5, 256.0]], 'O': [[8.0, 0.2], [776.0, 768.5], [512.5, 256.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 8192], [64, 128, 64], [8192, 8192, 1]], 'I': [[1, 1, 8192], [1024, 1024, 8], [8192, 8192, 1]], 'O': [[1, 1, 8192], [1024, 1024, 8], [8192, 8192, 1]]}<trans_time_real />{'W': [[0, 1, 8192], [[8, 128, 64], [1, 128, 64]], [[8, 8192, 1], [2, 8192, 1]]], 'I': [[0, 1, 8192], [[8, 1024, 8], [1024, 1024, 8]], [[8192, 8192, 1], [2048, 8192, 1]]], 'O': [[0, 1, 8192], [[4, 1024, 8], [512, 1024, 8]], [[4096, 8192, 1], [1024, 8192, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -63], [-8184, -8190]], 'I': [[-1], [-1016, 0], [0, -6144]], 'O': [[-1], [-1020, -512], [-4096, -7168]]}<single_stall_count />{'W': [8191, 63, 0], 'I': [8191, 7, 0], 'O': [8192, 8, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [504, 0], 'I': [7168, 0], 'O': [4096, 4096]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [4096, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-520, -8192], [-4096, -4096]], 1: [[-8192, -8192], [-4096, -8192]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />122.2<mem_area />121.7<mem_area_percentage />99.6 %</area></results><elapsed_time_second />1</simulation></root>