FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VTT\G";
2"VTT\G";
3"PULSE_IN_P";
4"PULSE_IN_N";
5"VEE\G";
6"VEE\G";
7"PULSE_OUT_N";
8"PULSE_OUT_P";
9"GND\G";
10"RIB4_N";
11"RIB8_N";
12"RIB9_N";
13"RIB1_N";
14"RIB3_N";
15"RIB5_N";
16"RIB9_P";
17"RIB8_P";
18"GND\G";
19"RIB4_P";
20"RIB1_P";
21"RIB5_P";
22"RIB6_P";
23"RIB7_P";
24"RIB10_P";
25"RIB10_N";
26"RIB7_N";
27"RIB6_N";
28"RIB2_P";
29"RIB2_N";
30"RIB3_P";
%"IDS_C10"
"1","(1525,3775)","0","misc","I1";
;
$LOCATION"U53"
CDS_LOCATION"U53"
$SEC"1"
CDS_SEC"1"
ROOM"RIBBON_DELAY"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-150,175,125,-225";
"PIN7"
$PN"7"11;
"PIN8"
$PN"8"17;
"PIN6"
$PN"6"21;
"PIN9"
$PN"9"12;
"PIN10"
$PN"10"16;
"PIN4"
$PN"4"19;
"PIN3"
$PN"3"10;
"PIN2"
$PN"2"20;
"PIN5"
$PN"5"15;
"PIN1"
$PN"1"13;
%"RSMD0805"
"1","(-650,3650)","0","resistors","I10";
;
$LOCATION"R89"
CDS_LOCATION"R89"
$SEC"1"
CDS_SEC"1"
VALUE"50"
ROOM"RIBBON_DELAY"
POSTOL"5%"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"2;
"B<0>"
$PN"2"4;
%"RSMD0805"
"1","(-650,3600)","0","resistors","I11";
;
$LOCATION"R90"
CDS_LOCATION"R90"
$SEC"1"
CDS_SEC"1"
VALUE"50"
ROOM"RIBBON_DELAY"
PACKTYPE"0805"
POSTOL"5%"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
TOL"1%"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"2;
"B<0>"
$PN"2"19;
%"RSMD0805"
"1","(-650,3550)","0","resistors","I12";
;
$LOCATION"R91"
CDS_LOCATION"R91"
$SEC"1"
CDS_SEC"1"
VALUE"50"
ROOM"RIBBON_DELAY"
POSTOL"5%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TOL"1%"
CDS_LIB"resistors";
"A<0>"
$PN"1"2;
"B<0>"
$PN"2"10;
%"RSMD0805"
"1","(-650,3500)","0","resistors","I13";
;
$LOCATION"R92"
CDS_LOCATION"R92"
$SEC"1"
CDS_SEC"1"
VALUE"50"
ROOM"RIBBON_DELAY"
POSTOL"5%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
TOL"1%"
CDS_LIB"resistors"
NEGTOL"5%"
IC"UNDEF"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"
$PN"1"2;
"B<0>"
$PN"2"17;
%"RSMD0805"
"1","(-650,3450)","0","resistors","I14";
;
$LOCATION"R93"
CDS_LOCATION"R93"
$SEC"1"
CDS_SEC"1"
VALUE"50"
ROOM"RIBBON_DELAY"
POSTOL"5%"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"2;
"B<0>"
$PN"2"11;
%"RSMD0805"
"1","(-450,2750)","0","resistors","I15";
;
$LOCATION"R94"
CDS_LOCATION"R94"
$SEC"1"
CDS_SEC"1"
VALUE"50"
ROOM"RIBBON_DELAY"
PACKTYPE"0805"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
CDS_LIB"resistors";
"A<0>"
$PN"1"1;
"B<0>"
$PN"2"28;
%"RSMD0805"
"1","(-450,2650)","0","resistors","I16";
;
$LOCATION"R95"
CDS_LOCATION"R95"
$SEC"1"
CDS_SEC"1"
VALUE"50"
ROOM"RIBBON_DELAY"
PACKTYPE"0805"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"resistors";
"A<0>"
$PN"1"1;
"B<0>"
$PN"2"29;
%"RSMD0805"
"1","(-450,2600)","0","resistors","I17";
;
$LOCATION"R96"
CDS_LOCATION"R96"
$SEC"1"
CDS_SEC"1"
VALUE"50"
ROOM"RIBBON_DELAY"
PACKTYPE"0805"
POSTOL"5%"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
CDS_LIB"resistors";
"A<0>"
$PN"1"1;
"B<0>"
$PN"2"22;
%"RSMD0805"
"1","(-450,2550)","0","resistors","I18";
;
$LOCATION"R97"
CDS_LOCATION"R97"
$SEC"1"
CDS_SEC"1"
VALUE"50"
ROOM"RIBBON_DELAY"
PACKTYPE"0805"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"1;
"B<0>"
$PN"2"27;
%"RSMD0805"
"1","(-450,2500)","0","resistors","I19";
;
$LOCATION"R98"
CDS_LOCATION"R98"
$SEC"1"
CDS_SEC"1"
VALUE"50"
ROOM"RIBBON_DELAY"
PACKTYPE"0805"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"1;
"B<0>"
$PN"2"24;
%"IDS_C10"
"1","(1525,2800)","0","misc","I2";
;
$LOCATION"U54"
CDS_LOCATION"U54"
$SEC"1"
CDS_SEC"1"
ROOM"RIBBON_DELAY"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-150,175,125,-225";
"PIN7"
$PN"7"26;
"PIN8"
$PN"8"23;
"PIN6"
$PN"6"22;
"PIN9"
$PN"9"25;
"PIN10"
$PN"10"24;
"PIN4"
$PN"4"30;
"PIN3"
$PN"3"14;
"PIN2"
$PN"2"28;
"PIN5"
$PN"5"27;
"PIN1"
$PN"1"29;
%"RSMD0805"
"1","(-450,2450)","0","resistors","I20";
;
$LOCATION"R99"
CDS_LOCATION"R99"
$SEC"1"
CDS_SEC"1"
VALUE"50"
ROOM"RIBBON_DELAY"
PACKTYPE"0805"
POSTOL"5%"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"1;
"B<0>"
$PN"2"25;
%"OUTPORT"
"1","(900,2575)","0","standard","I21";
;
ROOM"RIBBON_DELAY"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"8;
%"OUTPORT"
"1","(900,2525)","0","standard","I22";
;
ROOM"RIBBON_DELAY"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"7;
%"MC10H116"
"1","(400,3700)","0","ecl","I3";
;
$LOCATION"U52"
CDS_LOCATION"U52"
$SEC"1"
CDS_SEC"1"
ROOM"RIBBON_DELAY"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-175"
CDS_LIB"ecl";
"Q3* \B"
$PN"18"0;
"Q2* \B"
$PN"8"0;
"Q1* \B"
$PN"3"0;
"Q3"
$PN"19"0;
"Q2"
$PN"9"0;
"Q1"
$PN"4"0;
"D3* \B"
$PN"15"0;
"D2* \B"
$PN"12"0;
"D1* \B"
$PN"5"0;
"D3"
$PN"17"0;
"D2"
$PN"13"0;
"D1"
$PN"7"0;
"VBB"
$PN"14"0;
"VEE"
$PN"10"6;
"GND1"
$PN"2"18;
"GND2"
$PN"20"18;
%"MC10H116"
"1","(300,2650)","0","ecl","I4";
;
$LOCATION"U51"
CDS_LOCATION"U51"
$SEC"1"
CDS_SEC"1"
ROOM"RIBBON_DELAY"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-175";
"Q3* \B"
$PN"18"0;
"Q2* \B"
$PN"8"0;
"Q1* \B"
$PN"3"0;
"Q3"
$PN"19"0;
"Q2"
$PN"9"0;
"Q1"
$PN"4"0;
"D3* \B"
$PN"15"0;
"D2* \B"
$PN"12"0;
"D1* \B"
$PN"5"0;
"D3"
$PN"17"0;
"D2"
$PN"13"0;
"D1"
$PN"7"0;
"VBB"
$PN"14"0;
"VEE"
$PN"10"5;
"GND1"
$PN"2"9;
"GND2"
$PN"20"9;
%"INPORT"
"1","(-450,3850)","0","standard","I5";
;
ROOM"RIBBON_DELAY"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"3;
%"INPORT"
"1","(-450,3800)","0","standard","I6";
;
ROOM"RIBBON_DELAY"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"CSMD0603"
"1","(350,4300)","0","capacitors","I7";
;
$LOCATION"C87"
CDS_LOCATION"C87"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
ROOM"RIBBON_DELAY"
POSTOL"10%"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"18;
"A<0>"
$PN"1"6;
%"CSMD0603"
"1","(250,3100)","0","capacitors","I8";
;
$LOCATION"C86"
CDS_LOCATION"C86"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"RIBBON_DELAY"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
POSTOL"10%";
"B<0>"
$PN"2"9;
"A<0>"
$PN"1"5;
%"RSMD0805"
"1","(-650,3700)","0","resistors","I9";
;
$LOCATION"R88"
CDS_LOCATION"R88"
$SEC"1"
CDS_SEC"1"
VALUE"50"
ROOM"RIBBON_DELAY"
POSTOL"5%"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"2;
"B<0>"
$PN"2"3;
END.
