
hand_and_beyond.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e80  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000250  08009020  08009020  00019020  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009270  08009270  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08009270  08009270  00019270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009278  08009278  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009278  08009278  00019278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800927c  0800927c  0001927c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08009280  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000441c  20000078  080092f8  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004494  080092f8  00024494  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f535  00000000  00000000  000200eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002b7e  00000000  00000000  0002f620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c70  00000000  00000000  000321a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000097c  00000000  00000000  00032e10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018e3a  00000000  00000000  0003378c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000118a9  00000000  00000000  0004c5c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00099b7e  00000000  00000000  0005de6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003928  00000000  00000000  000f79f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000fb318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009008 	.word	0x08009008

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	08009008 	.word	0x08009008

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	; 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	3c01      	subs	r4, #1
 800031c:	bf28      	it	cs
 800031e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000322:	d2e9      	bcs.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ca:	bf08      	it	eq
 80004cc:	4770      	bxeq	lr
 80004ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004d2:	bf04      	itt	eq
 80004d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e71c      	b.n	8000324 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_ul2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f04f 0500 	mov.w	r5, #0
 80004fa:	e00a      	b.n	8000512 <__aeabi_l2d+0x16>

080004fc <__aeabi_l2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050a:	d502      	bpl.n	8000512 <__aeabi_l2d+0x16>
 800050c:	4240      	negs	r0, r0
 800050e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000512:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000516:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051e:	f43f aed8 	beq.w	80002d2 <__adddf3+0xe6>
 8000522:	f04f 0203 	mov.w	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 fe03 	lsl.w	lr, r1, r3
 800054a:	ea40 000e 	orr.w	r0, r0, lr
 800054e:	fa21 f102 	lsr.w	r1, r1, r2
 8000552:	4414      	add	r4, r2
 8000554:	e6bd      	b.n	80002d2 <__adddf3+0xe6>
 8000556:	bf00      	nop

08000558 <__aeabi_dmul>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800055e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000562:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000566:	bf1d      	ittte	ne
 8000568:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800056c:	ea94 0f0c 	teqne	r4, ip
 8000570:	ea95 0f0c 	teqne	r5, ip
 8000574:	f000 f8de 	bleq	8000734 <__aeabi_dmul+0x1dc>
 8000578:	442c      	add	r4, r5
 800057a:	ea81 0603 	eor.w	r6, r1, r3
 800057e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000582:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000586:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058a:	bf18      	it	ne
 800058c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000590:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000594:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000598:	d038      	beq.n	800060c <__aeabi_dmul+0xb4>
 800059a:	fba0 ce02 	umull	ip, lr, r0, r2
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ae:	f04f 0600 	mov.w	r6, #0
 80005b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b6:	f09c 0f00 	teq	ip, #0
 80005ba:	bf18      	it	ne
 80005bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005cc:	d204      	bcs.n	80005d8 <__aeabi_dmul+0x80>
 80005ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d2:	416d      	adcs	r5, r5
 80005d4:	eb46 0606 	adc.w	r6, r6, r6
 80005d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f0:	bf88      	it	hi
 80005f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005f6:	d81e      	bhi.n	8000636 <__aeabi_dmul+0xde>
 80005f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005fc:	bf08      	it	eq
 80005fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000602:	f150 0000 	adcs.w	r0, r0, #0
 8000606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000610:	ea46 0101 	orr.w	r1, r6, r1
 8000614:	ea40 0002 	orr.w	r0, r0, r2
 8000618:	ea81 0103 	eor.w	r1, r1, r3
 800061c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000620:	bfc2      	ittt	gt
 8000622:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000626:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062a:	bd70      	popgt	{r4, r5, r6, pc}
 800062c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000630:	f04f 0e00 	mov.w	lr, #0
 8000634:	3c01      	subs	r4, #1
 8000636:	f300 80ab 	bgt.w	8000790 <__aeabi_dmul+0x238>
 800063a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800063e:	bfde      	ittt	le
 8000640:	2000      	movle	r0, #0
 8000642:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000646:	bd70      	pople	{r4, r5, r6, pc}
 8000648:	f1c4 0400 	rsb	r4, r4, #0
 800064c:	3c20      	subs	r4, #32
 800064e:	da35      	bge.n	80006bc <__aeabi_dmul+0x164>
 8000650:	340c      	adds	r4, #12
 8000652:	dc1b      	bgt.n	800068c <__aeabi_dmul+0x134>
 8000654:	f104 0414 	add.w	r4, r4, #20
 8000658:	f1c4 0520 	rsb	r5, r4, #32
 800065c:	fa00 f305 	lsl.w	r3, r0, r5
 8000660:	fa20 f004 	lsr.w	r0, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea40 0002 	orr.w	r0, r0, r2
 800066c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000670:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000674:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000678:	fa21 f604 	lsr.w	r6, r1, r4
 800067c:	eb42 0106 	adc.w	r1, r2, r6
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f1c4 040c 	rsb	r4, r4, #12
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f304 	lsl.w	r3, r0, r4
 8000698:	fa20 f005 	lsr.w	r0, r0, r5
 800069c:	fa01 f204 	lsl.w	r2, r1, r4
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ac:	f141 0100 	adc.w	r1, r1, #0
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 0520 	rsb	r5, r4, #32
 80006c0:	fa00 f205 	lsl.w	r2, r0, r5
 80006c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c8:	fa20 f304 	lsr.w	r3, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea43 0302 	orr.w	r3, r3, r2
 80006d4:	fa21 f004 	lsr.w	r0, r1, r4
 80006d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006dc:	fa21 f204 	lsr.w	r2, r1, r4
 80006e0:	ea20 0002 	bic.w	r0, r0, r2
 80006e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f094 0f00 	teq	r4, #0
 80006f8:	d10f      	bne.n	800071a <__aeabi_dmul+0x1c2>
 80006fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006fe:	0040      	lsls	r0, r0, #1
 8000700:	eb41 0101 	adc.w	r1, r1, r1
 8000704:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3c01      	subeq	r4, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1a6>
 800070e:	ea41 0106 	orr.w	r1, r1, r6
 8000712:	f095 0f00 	teq	r5, #0
 8000716:	bf18      	it	ne
 8000718:	4770      	bxne	lr
 800071a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800071e:	0052      	lsls	r2, r2, #1
 8000720:	eb43 0303 	adc.w	r3, r3, r3
 8000724:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3d01      	subeq	r5, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1c6>
 800072e:	ea43 0306 	orr.w	r3, r3, r6
 8000732:	4770      	bx	lr
 8000734:	ea94 0f0c 	teq	r4, ip
 8000738:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800073c:	bf18      	it	ne
 800073e:	ea95 0f0c 	teqne	r5, ip
 8000742:	d00c      	beq.n	800075e <__aeabi_dmul+0x206>
 8000744:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000748:	bf18      	it	ne
 800074a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074e:	d1d1      	bne.n	80006f4 <__aeabi_dmul+0x19c>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd70      	pop	{r4, r5, r6, pc}
 800075e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000762:	bf06      	itte	eq
 8000764:	4610      	moveq	r0, r2
 8000766:	4619      	moveq	r1, r3
 8000768:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076c:	d019      	beq.n	80007a2 <__aeabi_dmul+0x24a>
 800076e:	ea94 0f0c 	teq	r4, ip
 8000772:	d102      	bne.n	800077a <__aeabi_dmul+0x222>
 8000774:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000778:	d113      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800077a:	ea95 0f0c 	teq	r5, ip
 800077e:	d105      	bne.n	800078c <__aeabi_dmul+0x234>
 8000780:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000784:	bf1c      	itt	ne
 8000786:	4610      	movne	r0, r2
 8000788:	4619      	movne	r1, r3
 800078a:	d10a      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800078c:	ea81 0103 	eor.w	r1, r1, r3
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000798:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007aa:	bd70      	pop	{r4, r5, r6, pc}

080007ac <__aeabi_ddiv>:
 80007ac:	b570      	push	{r4, r5, r6, lr}
 80007ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ba:	bf1d      	ittte	ne
 80007bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c0:	ea94 0f0c 	teqne	r4, ip
 80007c4:	ea95 0f0c 	teqne	r5, ip
 80007c8:	f000 f8a7 	bleq	800091a <__aeabi_ddiv+0x16e>
 80007cc:	eba4 0405 	sub.w	r4, r4, r5
 80007d0:	ea81 0e03 	eor.w	lr, r1, r3
 80007d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007dc:	f000 8088 	beq.w	80008f0 <__aeabi_ddiv+0x144>
 80007e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000800:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000804:	429d      	cmp	r5, r3
 8000806:	bf08      	it	eq
 8000808:	4296      	cmpeq	r6, r2
 800080a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800080e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000812:	d202      	bcs.n	800081a <__aeabi_ddiv+0x6e>
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	1ab6      	subs	r6, r6, r2
 800081c:	eb65 0503 	sbc.w	r5, r5, r3
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000888:	ea55 0e06 	orrs.w	lr, r5, r6
 800088c:	d018      	beq.n	80008c0 <__aeabi_ddiv+0x114>
 800088e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000892:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000896:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008aa:	d1c0      	bne.n	800082e <__aeabi_ddiv+0x82>
 80008ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b0:	d10b      	bne.n	80008ca <__aeabi_ddiv+0x11e>
 80008b2:	ea41 0100 	orr.w	r1, r1, r0
 80008b6:	f04f 0000 	mov.w	r0, #0
 80008ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008be:	e7b6      	b.n	800082e <__aeabi_ddiv+0x82>
 80008c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c4:	bf04      	itt	eq
 80008c6:	4301      	orreq	r1, r0
 80008c8:	2000      	moveq	r0, #0
 80008ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ce:	bf88      	it	hi
 80008d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d4:	f63f aeaf 	bhi.w	8000636 <__aeabi_dmul+0xde>
 80008d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008dc:	bf04      	itt	eq
 80008de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e6:	f150 0000 	adcs.w	r0, r0, #0
 80008ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	pop	{r4, r5, r6, pc}
 80008f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008fc:	bfc2      	ittt	gt
 80008fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000902:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000906:	bd70      	popgt	{r4, r5, r6, pc}
 8000908:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800090c:	f04f 0e00 	mov.w	lr, #0
 8000910:	3c01      	subs	r4, #1
 8000912:	e690      	b.n	8000636 <__aeabi_dmul+0xde>
 8000914:	ea45 0e06 	orr.w	lr, r5, r6
 8000918:	e68d      	b.n	8000636 <__aeabi_dmul+0xde>
 800091a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091e:	ea94 0f0c 	teq	r4, ip
 8000922:	bf08      	it	eq
 8000924:	ea95 0f0c 	teqeq	r5, ip
 8000928:	f43f af3b 	beq.w	80007a2 <__aeabi_dmul+0x24a>
 800092c:	ea94 0f0c 	teq	r4, ip
 8000930:	d10a      	bne.n	8000948 <__aeabi_ddiv+0x19c>
 8000932:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000936:	f47f af34 	bne.w	80007a2 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	f47f af25 	bne.w	800078c <__aeabi_dmul+0x234>
 8000942:	4610      	mov	r0, r2
 8000944:	4619      	mov	r1, r3
 8000946:	e72c      	b.n	80007a2 <__aeabi_dmul+0x24a>
 8000948:	ea95 0f0c 	teq	r5, ip
 800094c:	d106      	bne.n	800095c <__aeabi_ddiv+0x1b0>
 800094e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000952:	f43f aefd 	beq.w	8000750 <__aeabi_dmul+0x1f8>
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e722      	b.n	80007a2 <__aeabi_dmul+0x24a>
 800095c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000960:	bf18      	it	ne
 8000962:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000966:	f47f aec5 	bne.w	80006f4 <__aeabi_dmul+0x19c>
 800096a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096e:	f47f af0d 	bne.w	800078c <__aeabi_dmul+0x234>
 8000972:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000976:	f47f aeeb 	bne.w	8000750 <__aeabi_dmul+0x1f8>
 800097a:	e712      	b.n	80007a2 <__aeabi_dmul+0x24a>

0800097c <__gedf2>:
 800097c:	f04f 3cff 	mov.w	ip, #4294967295
 8000980:	e006      	b.n	8000990 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__ledf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	e002      	b.n	8000990 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__cmpdf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000994:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000998:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800099c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009a6:	d01b      	beq.n	80009e0 <__cmpdf2+0x54>
 80009a8:	b001      	add	sp, #4
 80009aa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ae:	bf0c      	ite	eq
 80009b0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009b4:	ea91 0f03 	teqne	r1, r3
 80009b8:	bf02      	ittt	eq
 80009ba:	ea90 0f02 	teqeq	r0, r2
 80009be:	2000      	moveq	r0, #0
 80009c0:	4770      	bxeq	lr
 80009c2:	f110 0f00 	cmn.w	r0, #0
 80009c6:	ea91 0f03 	teq	r1, r3
 80009ca:	bf58      	it	pl
 80009cc:	4299      	cmppl	r1, r3
 80009ce:	bf08      	it	eq
 80009d0:	4290      	cmpeq	r0, r2
 80009d2:	bf2c      	ite	cs
 80009d4:	17d8      	asrcs	r0, r3, #31
 80009d6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009da:	f040 0001 	orr.w	r0, r0, #1
 80009de:	4770      	bx	lr
 80009e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d102      	bne.n	80009f0 <__cmpdf2+0x64>
 80009ea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ee:	d107      	bne.n	8000a00 <__cmpdf2+0x74>
 80009f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d1d6      	bne.n	80009a8 <__cmpdf2+0x1c>
 80009fa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009fe:	d0d3      	beq.n	80009a8 <__cmpdf2+0x1c>
 8000a00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdrcmple>:
 8000a08:	4684      	mov	ip, r0
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4662      	mov	r2, ip
 8000a0e:	468c      	mov	ip, r1
 8000a10:	4619      	mov	r1, r3
 8000a12:	4663      	mov	r3, ip
 8000a14:	e000      	b.n	8000a18 <__aeabi_cdcmpeq>
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdcmpeq>:
 8000a18:	b501      	push	{r0, lr}
 8000a1a:	f7ff ffb7 	bl	800098c <__cmpdf2>
 8000a1e:	2800      	cmp	r0, #0
 8000a20:	bf48      	it	mi
 8000a22:	f110 0f00 	cmnmi.w	r0, #0
 8000a26:	bd01      	pop	{r0, pc}

08000a28 <__aeabi_dcmpeq>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff fff4 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a30:	bf0c      	ite	eq
 8000a32:	2001      	moveq	r0, #1
 8000a34:	2000      	movne	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmplt>:
 8000a3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a40:	f7ff ffea 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a44:	bf34      	ite	cc
 8000a46:	2001      	movcc	r0, #1
 8000a48:	2000      	movcs	r0, #0
 8000a4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4e:	bf00      	nop

08000a50 <__aeabi_dcmple>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff ffe0 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a58:	bf94      	ite	ls
 8000a5a:	2001      	movls	r0, #1
 8000a5c:	2000      	movhi	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmpge>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffce 	bl	8000a08 <__aeabi_cdrcmple>
 8000a6c:	bf94      	ite	ls
 8000a6e:	2001      	movls	r0, #1
 8000a70:	2000      	movhi	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmpgt>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffc4 	bl	8000a08 <__aeabi_cdrcmple>
 8000a80:	bf34      	ite	cc
 8000a82:	2001      	movcc	r0, #1
 8000a84:	2000      	movcs	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpun>:
 8000a8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x10>
 8000a96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9a:	d10a      	bne.n	8000ab2 <__aeabi_dcmpun+0x26>
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	d102      	bne.n	8000aac <__aeabi_dcmpun+0x20>
 8000aa6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aaa:	d102      	bne.n	8000ab2 <__aeabi_dcmpun+0x26>
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	f04f 0001 	mov.w	r0, #1
 8000ab6:	4770      	bx	lr

08000ab8 <__aeabi_d2iz>:
 8000ab8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000abc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac0:	d215      	bcs.n	8000aee <__aeabi_d2iz+0x36>
 8000ac2:	d511      	bpl.n	8000ae8 <__aeabi_d2iz+0x30>
 8000ac4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000acc:	d912      	bls.n	8000af4 <__aeabi_d2iz+0x3c>
 8000ace:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ada:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ade:	fa23 f002 	lsr.w	r0, r3, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	4240      	negne	r0, r0
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af2:	d105      	bne.n	8000b00 <__aeabi_d2iz+0x48>
 8000af4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af8:	bf08      	it	eq
 8000afa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000afe:	4770      	bx	lr
 8000b00:	f04f 0000 	mov.w	r0, #0
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_d2f>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b10:	bf24      	itt	cs
 8000b12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b1a:	d90d      	bls.n	8000b38 <__aeabi_d2f+0x30>
 8000b1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b30:	bf08      	it	eq
 8000b32:	f020 0001 	biceq.w	r0, r0, #1
 8000b36:	4770      	bx	lr
 8000b38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b3c:	d121      	bne.n	8000b82 <__aeabi_d2f+0x7a>
 8000b3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b42:	bfbc      	itt	lt
 8000b44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	4770      	bxlt	lr
 8000b4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b52:	f1c2 0218 	rsb	r2, r2, #24
 8000b56:	f1c2 0c20 	rsb	ip, r2, #32
 8000b5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b62:	bf18      	it	ne
 8000b64:	f040 0001 	orrne.w	r0, r0, #1
 8000b68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b74:	ea40 000c 	orr.w	r0, r0, ip
 8000b78:	fa23 f302 	lsr.w	r3, r3, r2
 8000b7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b80:	e7cc      	b.n	8000b1c <__aeabi_d2f+0x14>
 8000b82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b86:	d107      	bne.n	8000b98 <__aeabi_d2f+0x90>
 8000b88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b8c:	bf1e      	ittt	ne
 8000b8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b96:	4770      	bxne	lr
 8000b98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ba0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b085      	sub	sp, #20
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	60f8      	str	r0, [r7, #12]
 8000eac:	60b9      	str	r1, [r7, #8]
 8000eae:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	4a07      	ldr	r2, [pc, #28]	; (8000ed0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000eb4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000eb6:	68bb      	ldr	r3, [r7, #8]
 8000eb8:	4a06      	ldr	r2, [pc, #24]	; (8000ed4 <vApplicationGetIdleTaskMemory+0x30>)
 8000eba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2280      	movs	r2, #128	; 0x80
 8000ec0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000ec2:	bf00      	nop
 8000ec4:	3714      	adds	r7, #20
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	20000094 	.word	0x20000094
 8000ed4:	200000e8 	.word	0x200000e8

08000ed8 <SemaphoreInit>:
static void MX_ADC1_Init(void);
static void MX_USART2_UART_Init(void);


/* USER CODE BEGIN PFP */
void SemaphoreInit(void){
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
	handFlexHandle = xSemaphoreCreateBinary();
 8000edc:	2203      	movs	r2, #3
 8000ede:	2100      	movs	r1, #0
 8000ee0:	2001      	movs	r0, #1
 8000ee2:	f004 f827 	bl	8004f34 <xQueueGenericCreate>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	4a09      	ldr	r2, [pc, #36]	; (8000f10 <SemaphoreInit+0x38>)
 8000eea:	6013      	str	r3, [r2, #0]
	handReleaseHandle = xSemaphoreCreateBinary();
 8000eec:	2203      	movs	r2, #3
 8000eee:	2100      	movs	r1, #0
 8000ef0:	2001      	movs	r0, #1
 8000ef2:	f004 f81f 	bl	8004f34 <xQueueGenericCreate>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	4a06      	ldr	r2, [pc, #24]	; (8000f14 <SemaphoreInit+0x3c>)
 8000efa:	6013      	str	r3, [r2, #0]
	pclistenerHandle = xSemaphoreCreateBinary();
 8000efc:	2203      	movs	r2, #3
 8000efe:	2100      	movs	r1, #0
 8000f00:	2001      	movs	r0, #1
 8000f02:	f004 f817 	bl	8004f34 <xQueueGenericCreate>
 8000f06:	4603      	mov	r3, r0
 8000f08:	4a03      	ldr	r2, [pc, #12]	; (8000f18 <SemaphoreInit+0x40>)
 8000f0a:	6013      	str	r3, [r2, #0]
}
 8000f0c:	bf00      	nop
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	200003b8 	.word	0x200003b8
 8000f14:	200003bc 	.word	0x200003bc
 8000f18:	200003c0 	.word	0x200003c0

08000f1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f20:	f001 fa70 	bl	8002404 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f24:	f000 f822 	bl	8000f6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f28:	f000 f934 	bl	8001194 <MX_GPIO_Init>
  MX_USART6_UART_Init();
 8000f2c:	f000 f908 	bl	8001140 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8000f30:	f000 f888 	bl	8001044 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000f34:	f000 f8da 	bl	80010ec <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  UI_Init();
 8000f38:	f001 f984 	bl	8002244 <UI_Init>
  EmgConfigInit();
 8000f3c:	f000 faec 	bl	8001518 <EmgConfigInit>

  /* Create the semaphores(s) */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  SemaphoreInit();
 8000f40:	f7ff ffca 	bl	8000ed8 <SemaphoreInit>
  xQueue = xQueueCreate(10, sizeof(uint8_t) * 4);  // Queue for 10 elements, each of size 4 bytes
 8000f44:	2200      	movs	r2, #0
 8000f46:	2104      	movs	r1, #4
 8000f48:	200a      	movs	r0, #10
 8000f4a:	f003 fff3 	bl	8004f34 <xQueueGenericCreate>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	4a05      	ldr	r2, [pc, #20]	; (8000f68 <main+0x4c>)
 8000f52:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */

  /* USER CODE BEGIN RTOS_THREADS */
  MotorTaskInit();
 8000f54:	f001 f818 	bl	8001f88 <MotorTaskInit>
  EmgTaskInit();
 8000f58:	f000 ff24 	bl	8001da4 <EmgTaskInit>
  UARTReceiveTaskInit();
 8000f5c:	f001 fa08 	bl	8002370 <UARTReceiveTaskInit>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  vTaskStartScheduler();
 8000f60:	f004 fe84 	bl	8005c6c <vTaskStartScheduler>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f64:	e7fe      	b.n	8000f64 <main+0x48>
 8000f66:	bf00      	nop
 8000f68:	200003c4 	.word	0x200003c4

08000f6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b094      	sub	sp, #80	; 0x50
 8000f70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f72:	f107 0320 	add.w	r3, r7, #32
 8000f76:	2230      	movs	r2, #48	; 0x30
 8000f78:	2100      	movs	r1, #0
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f008 f804 	bl	8008f88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f80:	f107 030c 	add.w	r3, r7, #12
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	605a      	str	r2, [r3, #4]
 8000f8a:	609a      	str	r2, [r3, #8]
 8000f8c:	60da      	str	r2, [r3, #12]
 8000f8e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f90:	2300      	movs	r3, #0
 8000f92:	60bb      	str	r3, [r7, #8]
 8000f94:	4b29      	ldr	r3, [pc, #164]	; (800103c <SystemClock_Config+0xd0>)
 8000f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f98:	4a28      	ldr	r2, [pc, #160]	; (800103c <SystemClock_Config+0xd0>)
 8000f9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f9e:	6413      	str	r3, [r2, #64]	; 0x40
 8000fa0:	4b26      	ldr	r3, [pc, #152]	; (800103c <SystemClock_Config+0xd0>)
 8000fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fa8:	60bb      	str	r3, [r7, #8]
 8000faa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000fac:	2300      	movs	r3, #0
 8000fae:	607b      	str	r3, [r7, #4]
 8000fb0:	4b23      	ldr	r3, [pc, #140]	; (8001040 <SystemClock_Config+0xd4>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000fb8:	4a21      	ldr	r2, [pc, #132]	; (8001040 <SystemClock_Config+0xd4>)
 8000fba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000fbe:	6013      	str	r3, [r2, #0]
 8000fc0:	4b1f      	ldr	r3, [pc, #124]	; (8001040 <SystemClock_Config+0xd4>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fc8:	607b      	str	r3, [r7, #4]
 8000fca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fcc:	2302      	movs	r3, #2
 8000fce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fd4:	2310      	movs	r3, #16
 8000fd6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000fe0:	2310      	movs	r3, #16
 8000fe2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000fe4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000fe8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000fea:	2304      	movs	r3, #4
 8000fec:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000fee:	2307      	movs	r3, #7
 8000ff0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ff2:	f107 0320 	add.w	r3, r7, #32
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f002 f966 	bl	80032c8 <HAL_RCC_OscConfig>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001002:	f000 f935 	bl	8001270 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001006:	230f      	movs	r3, #15
 8001008:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800100a:	2302      	movs	r3, #2
 800100c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800100e:	2300      	movs	r3, #0
 8001010:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001012:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001016:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001018:	2300      	movs	r3, #0
 800101a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800101c:	f107 030c 	add.w	r3, r7, #12
 8001020:	2102      	movs	r1, #2
 8001022:	4618      	mov	r0, r3
 8001024:	f002 fbc8 	bl	80037b8 <HAL_RCC_ClockConfig>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800102e:	f000 f91f 	bl	8001270 <Error_Handler>
  }
}
 8001032:	bf00      	nop
 8001034:	3750      	adds	r7, #80	; 0x50
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40023800 	.word	0x40023800
 8001040:	40007000 	.word	0x40007000

08001044 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800104a:	463b      	mov	r3, r7
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001056:	4b22      	ldr	r3, [pc, #136]	; (80010e0 <MX_ADC1_Init+0x9c>)
 8001058:	4a22      	ldr	r2, [pc, #136]	; (80010e4 <MX_ADC1_Init+0xa0>)
 800105a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800105c:	4b20      	ldr	r3, [pc, #128]	; (80010e0 <MX_ADC1_Init+0x9c>)
 800105e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001062:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8001064:	4b1e      	ldr	r3, [pc, #120]	; (80010e0 <MX_ADC1_Init+0x9c>)
 8001066:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800106a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800106c:	4b1c      	ldr	r3, [pc, #112]	; (80010e0 <MX_ADC1_Init+0x9c>)
 800106e:	2200      	movs	r2, #0
 8001070:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001072:	4b1b      	ldr	r3, [pc, #108]	; (80010e0 <MX_ADC1_Init+0x9c>)
 8001074:	2200      	movs	r2, #0
 8001076:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001078:	4b19      	ldr	r3, [pc, #100]	; (80010e0 <MX_ADC1_Init+0x9c>)
 800107a:	2200      	movs	r2, #0
 800107c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001080:	4b17      	ldr	r3, [pc, #92]	; (80010e0 <MX_ADC1_Init+0x9c>)
 8001082:	2200      	movs	r2, #0
 8001084:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001086:	4b16      	ldr	r3, [pc, #88]	; (80010e0 <MX_ADC1_Init+0x9c>)
 8001088:	4a17      	ldr	r2, [pc, #92]	; (80010e8 <MX_ADC1_Init+0xa4>)
 800108a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800108c:	4b14      	ldr	r3, [pc, #80]	; (80010e0 <MX_ADC1_Init+0x9c>)
 800108e:	2200      	movs	r2, #0
 8001090:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001092:	4b13      	ldr	r3, [pc, #76]	; (80010e0 <MX_ADC1_Init+0x9c>)
 8001094:	2201      	movs	r2, #1
 8001096:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001098:	4b11      	ldr	r3, [pc, #68]	; (80010e0 <MX_ADC1_Init+0x9c>)
 800109a:	2200      	movs	r2, #0
 800109c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010a0:	4b0f      	ldr	r3, [pc, #60]	; (80010e0 <MX_ADC1_Init+0x9c>)
 80010a2:	2201      	movs	r2, #1
 80010a4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010a6:	480e      	ldr	r0, [pc, #56]	; (80010e0 <MX_ADC1_Init+0x9c>)
 80010a8:	f001 fa1e 	bl	80024e8 <HAL_ADC_Init>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 80010b2:	f000 f8dd 	bl	8001270 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010ba:	2301      	movs	r3, #1
 80010bc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010be:	2300      	movs	r3, #0
 80010c0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010c2:	463b      	mov	r3, r7
 80010c4:	4619      	mov	r1, r3
 80010c6:	4806      	ldr	r0, [pc, #24]	; (80010e0 <MX_ADC1_Init+0x9c>)
 80010c8:	f001 fb9e 	bl	8002808 <HAL_ADC_ConfigChannel>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80010d2:	f000 f8cd 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010d6:	bf00      	nop
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	200002e8 	.word	0x200002e8
 80010e4:	40012000 	.word	0x40012000
 80010e8:	0f000001 	.word	0x0f000001

080010ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010f0:	4b11      	ldr	r3, [pc, #68]	; (8001138 <MX_USART2_UART_Init+0x4c>)
 80010f2:	4a12      	ldr	r2, [pc, #72]	; (800113c <MX_USART2_UART_Init+0x50>)
 80010f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80010f6:	4b10      	ldr	r3, [pc, #64]	; (8001138 <MX_USART2_UART_Init+0x4c>)
 80010f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010fe:	4b0e      	ldr	r3, [pc, #56]	; (8001138 <MX_USART2_UART_Init+0x4c>)
 8001100:	2200      	movs	r2, #0
 8001102:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001104:	4b0c      	ldr	r3, [pc, #48]	; (8001138 <MX_USART2_UART_Init+0x4c>)
 8001106:	2200      	movs	r2, #0
 8001108:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800110a:	4b0b      	ldr	r3, [pc, #44]	; (8001138 <MX_USART2_UART_Init+0x4c>)
 800110c:	2200      	movs	r2, #0
 800110e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001110:	4b09      	ldr	r3, [pc, #36]	; (8001138 <MX_USART2_UART_Init+0x4c>)
 8001112:	220c      	movs	r2, #12
 8001114:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001116:	4b08      	ldr	r3, [pc, #32]	; (8001138 <MX_USART2_UART_Init+0x4c>)
 8001118:	2200      	movs	r2, #0
 800111a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800111c:	4b06      	ldr	r3, [pc, #24]	; (8001138 <MX_USART2_UART_Init+0x4c>)
 800111e:	2200      	movs	r2, #0
 8001120:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001122:	4805      	ldr	r0, [pc, #20]	; (8001138 <MX_USART2_UART_Init+0x4c>)
 8001124:	f002 fd68 	bl	8003bf8 <HAL_UART_Init>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800112e:	f000 f89f 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001132:	bf00      	nop
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000330 	.word	0x20000330
 800113c:	40004400 	.word	0x40004400

08001140 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001144:	4b11      	ldr	r3, [pc, #68]	; (800118c <MX_USART6_UART_Init+0x4c>)
 8001146:	4a12      	ldr	r2, [pc, #72]	; (8001190 <MX_USART6_UART_Init+0x50>)
 8001148:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800114a:	4b10      	ldr	r3, [pc, #64]	; (800118c <MX_USART6_UART_Init+0x4c>)
 800114c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001150:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001152:	4b0e      	ldr	r3, [pc, #56]	; (800118c <MX_USART6_UART_Init+0x4c>)
 8001154:	2200      	movs	r2, #0
 8001156:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001158:	4b0c      	ldr	r3, [pc, #48]	; (800118c <MX_USART6_UART_Init+0x4c>)
 800115a:	2200      	movs	r2, #0
 800115c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800115e:	4b0b      	ldr	r3, [pc, #44]	; (800118c <MX_USART6_UART_Init+0x4c>)
 8001160:	2200      	movs	r2, #0
 8001162:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001164:	4b09      	ldr	r3, [pc, #36]	; (800118c <MX_USART6_UART_Init+0x4c>)
 8001166:	220c      	movs	r2, #12
 8001168:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800116a:	4b08      	ldr	r3, [pc, #32]	; (800118c <MX_USART6_UART_Init+0x4c>)
 800116c:	2200      	movs	r2, #0
 800116e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001170:	4b06      	ldr	r3, [pc, #24]	; (800118c <MX_USART6_UART_Init+0x4c>)
 8001172:	2200      	movs	r2, #0
 8001174:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001176:	4805      	ldr	r0, [pc, #20]	; (800118c <MX_USART6_UART_Init+0x4c>)
 8001178:	f002 fd3e 	bl	8003bf8 <HAL_UART_Init>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001182:	f000 f875 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	20000374 	.word	0x20000374
 8001190:	40011400 	.word	0x40011400

08001194 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b08a      	sub	sp, #40	; 0x28
 8001198:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119a:	f107 0314 	add.w	r3, r7, #20
 800119e:	2200      	movs	r2, #0
 80011a0:	601a      	str	r2, [r3, #0]
 80011a2:	605a      	str	r2, [r3, #4]
 80011a4:	609a      	str	r2, [r3, #8]
 80011a6:	60da      	str	r2, [r3, #12]
 80011a8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	613b      	str	r3, [r7, #16]
 80011ae:	4b2d      	ldr	r3, [pc, #180]	; (8001264 <MX_GPIO_Init+0xd0>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b2:	4a2c      	ldr	r2, [pc, #176]	; (8001264 <MX_GPIO_Init+0xd0>)
 80011b4:	f043 0304 	orr.w	r3, r3, #4
 80011b8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ba:	4b2a      	ldr	r3, [pc, #168]	; (8001264 <MX_GPIO_Init+0xd0>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011be:	f003 0304 	and.w	r3, r3, #4
 80011c2:	613b      	str	r3, [r7, #16]
 80011c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	60fb      	str	r3, [r7, #12]
 80011ca:	4b26      	ldr	r3, [pc, #152]	; (8001264 <MX_GPIO_Init+0xd0>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ce:	4a25      	ldr	r2, [pc, #148]	; (8001264 <MX_GPIO_Init+0xd0>)
 80011d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011d4:	6313      	str	r3, [r2, #48]	; 0x30
 80011d6:	4b23      	ldr	r3, [pc, #140]	; (8001264 <MX_GPIO_Init+0xd0>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e2:	2300      	movs	r3, #0
 80011e4:	60bb      	str	r3, [r7, #8]
 80011e6:	4b1f      	ldr	r3, [pc, #124]	; (8001264 <MX_GPIO_Init+0xd0>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ea:	4a1e      	ldr	r2, [pc, #120]	; (8001264 <MX_GPIO_Init+0xd0>)
 80011ec:	f043 0301 	orr.w	r3, r3, #1
 80011f0:	6313      	str	r3, [r2, #48]	; 0x30
 80011f2:	4b1c      	ldr	r3, [pc, #112]	; (8001264 <MX_GPIO_Init+0xd0>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f6:	f003 0301 	and.w	r3, r3, #1
 80011fa:	60bb      	str	r3, [r7, #8]
 80011fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011fe:	2300      	movs	r3, #0
 8001200:	607b      	str	r3, [r7, #4]
 8001202:	4b18      	ldr	r3, [pc, #96]	; (8001264 <MX_GPIO_Init+0xd0>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001206:	4a17      	ldr	r2, [pc, #92]	; (8001264 <MX_GPIO_Init+0xd0>)
 8001208:	f043 0302 	orr.w	r3, r3, #2
 800120c:	6313      	str	r3, [r2, #48]	; 0x30
 800120e:	4b15      	ldr	r3, [pc, #84]	; (8001264 <MX_GPIO_Init+0xd0>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001212:	f003 0302 	and.w	r3, r3, #2
 8001216:	607b      	str	r3, [r7, #4]
 8001218:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800121a:	2200      	movs	r2, #0
 800121c:	2120      	movs	r1, #32
 800121e:	4812      	ldr	r0, [pc, #72]	; (8001268 <MX_GPIO_Init+0xd4>)
 8001220:	f002 f838 	bl	8003294 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001224:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001228:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800122a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800122e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001230:	2300      	movs	r3, #0
 8001232:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001234:	f107 0314 	add.w	r3, r7, #20
 8001238:	4619      	mov	r1, r3
 800123a:	480c      	ldr	r0, [pc, #48]	; (800126c <MX_GPIO_Init+0xd8>)
 800123c:	f001 fea6 	bl	8002f8c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001240:	2320      	movs	r3, #32
 8001242:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001244:	2301      	movs	r3, #1
 8001246:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124c:	2300      	movs	r3, #0
 800124e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001250:	f107 0314 	add.w	r3, r7, #20
 8001254:	4619      	mov	r1, r3
 8001256:	4804      	ldr	r0, [pc, #16]	; (8001268 <MX_GPIO_Init+0xd4>)
 8001258:	f001 fe98 	bl	8002f8c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800125c:	bf00      	nop
 800125e:	3728      	adds	r7, #40	; 0x28
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	40023800 	.word	0x40023800
 8001268:	40020000 	.word	0x40020000
 800126c:	40020800 	.word	0x40020800

08001270 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001274:	b672      	cpsid	i
}
 8001276:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001278:	e7fe      	b.n	8001278 <Error_Handler+0x8>
	...

0800127c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	607b      	str	r3, [r7, #4]
 8001286:	4b12      	ldr	r3, [pc, #72]	; (80012d0 <HAL_MspInit+0x54>)
 8001288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800128a:	4a11      	ldr	r2, [pc, #68]	; (80012d0 <HAL_MspInit+0x54>)
 800128c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001290:	6453      	str	r3, [r2, #68]	; 0x44
 8001292:	4b0f      	ldr	r3, [pc, #60]	; (80012d0 <HAL_MspInit+0x54>)
 8001294:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001296:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800129a:	607b      	str	r3, [r7, #4]
 800129c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	603b      	str	r3, [r7, #0]
 80012a2:	4b0b      	ldr	r3, [pc, #44]	; (80012d0 <HAL_MspInit+0x54>)
 80012a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a6:	4a0a      	ldr	r2, [pc, #40]	; (80012d0 <HAL_MspInit+0x54>)
 80012a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012ac:	6413      	str	r3, [r2, #64]	; 0x40
 80012ae:	4b08      	ldr	r3, [pc, #32]	; (80012d0 <HAL_MspInit+0x54>)
 80012b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012b6:	603b      	str	r3, [r7, #0]
 80012b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80012ba:	2200      	movs	r2, #0
 80012bc:	210f      	movs	r1, #15
 80012be:	f06f 0001 	mvn.w	r0, #1
 80012c2:	f001 fd9a 	bl	8002dfa <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012c6:	bf00      	nop
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	40023800 	.word	0x40023800

080012d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b08a      	sub	sp, #40	; 0x28
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012dc:	f107 0314 	add.w	r3, r7, #20
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	605a      	str	r2, [r3, #4]
 80012e6:	609a      	str	r2, [r3, #8]
 80012e8:	60da      	str	r2, [r3, #12]
 80012ea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a17      	ldr	r2, [pc, #92]	; (8001350 <HAL_ADC_MspInit+0x7c>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d127      	bne.n	8001346 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012f6:	2300      	movs	r3, #0
 80012f8:	613b      	str	r3, [r7, #16]
 80012fa:	4b16      	ldr	r3, [pc, #88]	; (8001354 <HAL_ADC_MspInit+0x80>)
 80012fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012fe:	4a15      	ldr	r2, [pc, #84]	; (8001354 <HAL_ADC_MspInit+0x80>)
 8001300:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001304:	6453      	str	r3, [r2, #68]	; 0x44
 8001306:	4b13      	ldr	r3, [pc, #76]	; (8001354 <HAL_ADC_MspInit+0x80>)
 8001308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800130a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800130e:	613b      	str	r3, [r7, #16]
 8001310:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001312:	2300      	movs	r3, #0
 8001314:	60fb      	str	r3, [r7, #12]
 8001316:	4b0f      	ldr	r3, [pc, #60]	; (8001354 <HAL_ADC_MspInit+0x80>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131a:	4a0e      	ldr	r2, [pc, #56]	; (8001354 <HAL_ADC_MspInit+0x80>)
 800131c:	f043 0301 	orr.w	r3, r3, #1
 8001320:	6313      	str	r3, [r2, #48]	; 0x30
 8001322:	4b0c      	ldr	r3, [pc, #48]	; (8001354 <HAL_ADC_MspInit+0x80>)
 8001324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001326:	f003 0301 	and.w	r3, r3, #1
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800132e:	2301      	movs	r3, #1
 8001330:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001332:	2303      	movs	r3, #3
 8001334:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800133a:	f107 0314 	add.w	r3, r7, #20
 800133e:	4619      	mov	r1, r3
 8001340:	4805      	ldr	r0, [pc, #20]	; (8001358 <HAL_ADC_MspInit+0x84>)
 8001342:	f001 fe23 	bl	8002f8c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001346:	bf00      	nop
 8001348:	3728      	adds	r7, #40	; 0x28
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	40012000 	.word	0x40012000
 8001354:	40023800 	.word	0x40023800
 8001358:	40020000 	.word	0x40020000

0800135c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b08c      	sub	sp, #48	; 0x30
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001364:	f107 031c 	add.w	r3, r7, #28
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	605a      	str	r2, [r3, #4]
 800136e:	609a      	str	r2, [r3, #8]
 8001370:	60da      	str	r2, [r3, #12]
 8001372:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a32      	ldr	r2, [pc, #200]	; (8001444 <HAL_UART_MspInit+0xe8>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d12c      	bne.n	80013d8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800137e:	2300      	movs	r3, #0
 8001380:	61bb      	str	r3, [r7, #24]
 8001382:	4b31      	ldr	r3, [pc, #196]	; (8001448 <HAL_UART_MspInit+0xec>)
 8001384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001386:	4a30      	ldr	r2, [pc, #192]	; (8001448 <HAL_UART_MspInit+0xec>)
 8001388:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800138c:	6413      	str	r3, [r2, #64]	; 0x40
 800138e:	4b2e      	ldr	r3, [pc, #184]	; (8001448 <HAL_UART_MspInit+0xec>)
 8001390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001396:	61bb      	str	r3, [r7, #24]
 8001398:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800139a:	2300      	movs	r3, #0
 800139c:	617b      	str	r3, [r7, #20]
 800139e:	4b2a      	ldr	r3, [pc, #168]	; (8001448 <HAL_UART_MspInit+0xec>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a2:	4a29      	ldr	r2, [pc, #164]	; (8001448 <HAL_UART_MspInit+0xec>)
 80013a4:	f043 0301 	orr.w	r3, r3, #1
 80013a8:	6313      	str	r3, [r2, #48]	; 0x30
 80013aa:	4b27      	ldr	r3, [pc, #156]	; (8001448 <HAL_UART_MspInit+0xec>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ae:	f003 0301 	and.w	r3, r3, #1
 80013b2:	617b      	str	r3, [r7, #20]
 80013b4:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80013b6:	230c      	movs	r3, #12
 80013b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ba:	2302      	movs	r3, #2
 80013bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013be:	2300      	movs	r3, #0
 80013c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c2:	2300      	movs	r3, #0
 80013c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013c6:	2307      	movs	r3, #7
 80013c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ca:	f107 031c 	add.w	r3, r7, #28
 80013ce:	4619      	mov	r1, r3
 80013d0:	481e      	ldr	r0, [pc, #120]	; (800144c <HAL_UART_MspInit+0xf0>)
 80013d2:	f001 fddb 	bl	8002f8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80013d6:	e030      	b.n	800143a <HAL_UART_MspInit+0xde>
  else if(huart->Instance==USART6)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a1c      	ldr	r2, [pc, #112]	; (8001450 <HAL_UART_MspInit+0xf4>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d12b      	bne.n	800143a <HAL_UART_MspInit+0xde>
    __HAL_RCC_USART6_CLK_ENABLE();
 80013e2:	2300      	movs	r3, #0
 80013e4:	613b      	str	r3, [r7, #16]
 80013e6:	4b18      	ldr	r3, [pc, #96]	; (8001448 <HAL_UART_MspInit+0xec>)
 80013e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ea:	4a17      	ldr	r2, [pc, #92]	; (8001448 <HAL_UART_MspInit+0xec>)
 80013ec:	f043 0320 	orr.w	r3, r3, #32
 80013f0:	6453      	str	r3, [r2, #68]	; 0x44
 80013f2:	4b15      	ldr	r3, [pc, #84]	; (8001448 <HAL_UART_MspInit+0xec>)
 80013f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013f6:	f003 0320 	and.w	r3, r3, #32
 80013fa:	613b      	str	r3, [r7, #16]
 80013fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013fe:	2300      	movs	r3, #0
 8001400:	60fb      	str	r3, [r7, #12]
 8001402:	4b11      	ldr	r3, [pc, #68]	; (8001448 <HAL_UART_MspInit+0xec>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	4a10      	ldr	r2, [pc, #64]	; (8001448 <HAL_UART_MspInit+0xec>)
 8001408:	f043 0304 	orr.w	r3, r3, #4
 800140c:	6313      	str	r3, [r2, #48]	; 0x30
 800140e:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <HAL_UART_MspInit+0xec>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	f003 0304 	and.w	r3, r3, #4
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800141a:	23c0      	movs	r3, #192	; 0xc0
 800141c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141e:	2302      	movs	r3, #2
 8001420:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001422:	2300      	movs	r3, #0
 8001424:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001426:	2303      	movs	r3, #3
 8001428:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800142a:	2308      	movs	r3, #8
 800142c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800142e:	f107 031c 	add.w	r3, r7, #28
 8001432:	4619      	mov	r1, r3
 8001434:	4807      	ldr	r0, [pc, #28]	; (8001454 <HAL_UART_MspInit+0xf8>)
 8001436:	f001 fda9 	bl	8002f8c <HAL_GPIO_Init>
}
 800143a:	bf00      	nop
 800143c:	3730      	adds	r7, #48	; 0x30
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	40004400 	.word	0x40004400
 8001448:	40023800 	.word	0x40023800
 800144c:	40020000 	.word	0x40020000
 8001450:	40011400 	.word	0x40011400
 8001454:	40020800 	.word	0x40020800

08001458 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800145c:	e7fe      	b.n	800145c <NMI_Handler+0x4>

0800145e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800145e:	b480      	push	{r7}
 8001460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001462:	e7fe      	b.n	8001462 <HardFault_Handler+0x4>

08001464 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001468:	e7fe      	b.n	8001468 <MemManage_Handler+0x4>

0800146a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800146a:	b480      	push	{r7}
 800146c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800146e:	e7fe      	b.n	800146e <BusFault_Handler+0x4>

08001470 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001474:	e7fe      	b.n	8001474 <UsageFault_Handler+0x4>

08001476 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800147a:	bf00      	nop
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr

08001484 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001488:	f001 f80e 	bl	80024a8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800148c:	f004 ffec 	bl	8006468 <xTaskGetSchedulerState>
 8001490:	4603      	mov	r3, r0
 8001492:	2b01      	cmp	r3, #1
 8001494:	d001      	beq.n	800149a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001496:	f005 fbc7 	bl	8006c28 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
	...

080014a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014a4:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <SystemInit+0x20>)
 80014a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014aa:	4a05      	ldr	r2, [pc, #20]	; (80014c0 <SystemInit+0x20>)
 80014ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014b4:	bf00      	nop
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	e000ed00 	.word	0xe000ed00

080014c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80014c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014fc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014c8:	480d      	ldr	r0, [pc, #52]	; (8001500 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80014ca:	490e      	ldr	r1, [pc, #56]	; (8001504 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80014cc:	4a0e      	ldr	r2, [pc, #56]	; (8001508 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014d0:	e002      	b.n	80014d8 <LoopCopyDataInit>

080014d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014d6:	3304      	adds	r3, #4

080014d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014dc:	d3f9      	bcc.n	80014d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014de:	4a0b      	ldr	r2, [pc, #44]	; (800150c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80014e0:	4c0b      	ldr	r4, [pc, #44]	; (8001510 <LoopFillZerobss+0x26>)
  movs r3, #0
 80014e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014e4:	e001      	b.n	80014ea <LoopFillZerobss>

080014e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014e8:	3204      	adds	r2, #4

080014ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014ec:	d3fb      	bcc.n	80014e6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014ee:	f7ff ffd7 	bl	80014a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014f2:	f007 fd57 	bl	8008fa4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014f6:	f7ff fd11 	bl	8000f1c <main>
  bx  lr    
 80014fa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80014fc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001500:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001504:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001508:	08009280 	.word	0x08009280
  ldr r2, =_sbss
 800150c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001510:	20004494 	.word	0x20004494

08001514 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001514:	e7fe      	b.n	8001514 <ADC_IRQHandler>
	...

08001518 <EmgConfigInit>:
TaskHandle_t emgTaskHandle;

S_ADCConfig ADC_Config;
S_FilterConfig Filter_Config;

void EmgConfigInit(void){
 8001518:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800151c:	af00      	add	r7, sp, #0

	//ADC configuration
	ADC_Config.default_bits = 10; // Don't change!
 800151e:	4bd0      	ldr	r3, [pc, #832]	; (8001860 <EmgConfigInit+0x348>)
 8001520:	220a      	movs	r2, #10
 8001522:	705a      	strb	r2, [r3, #1]
	ADC_Config.adc_bits = 10; // The resolution of your MCU's ADC
 8001524:	4bce      	ldr	r3, [pc, #824]	; (8001860 <EmgConfigInit+0x348>)
 8001526:	220a      	movs	r2, #10
 8001528:	701a      	strb	r2, [r3, #0]
	ADC_Config.vref = 3.3f; // Reference voltage of MCU's ADC (V)
 800152a:	4bcd      	ldr	r3, [pc, #820]	; (8001860 <EmgConfigInit+0x348>)
 800152c:	4acd      	ldr	r2, [pc, #820]	; (8001864 <EmgConfigInit+0x34c>)
 800152e:	605a      	str	r2, [r3, #4]
	ADC_Config.default_vref = 5 ;// Default reference voltage of the Arduino Uno (V) Don't Change
 8001530:	4bcb      	ldr	r3, [pc, #812]	; (8001860 <EmgConfigInit+0x348>)
 8001532:	4acd      	ldr	r2, [pc, #820]	; (8001868 <EmgConfigInit+0x350>)
 8001534:	609a      	str	r2, [r3, #8]
	ADC_Config.adc_scale = pow(2,ADC_Config.default_bits-ADC_Config.adc_bits)*ADC_Config.vref/ADC_Config.default_vref; // Scales the input signal
 8001536:	4bca      	ldr	r3, [pc, #808]	; (8001860 <EmgConfigInit+0x348>)
 8001538:	785b      	ldrb	r3, [r3, #1]
 800153a:	461a      	mov	r2, r3
 800153c:	4bc8      	ldr	r3, [pc, #800]	; (8001860 <EmgConfigInit+0x348>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	4618      	mov	r0, r3
 8001544:	f7fe ff9e 	bl	8000484 <__aeabi_i2d>
 8001548:	4602      	mov	r2, r0
 800154a:	460b      	mov	r3, r1
 800154c:	ec43 2b11 	vmov	d1, r2, r3
 8001550:	ed9f 0bbf 	vldr	d0, [pc, #764]	; 8001850 <EmgConfigInit+0x338>
 8001554:	f005 fde2 	bl	800711c <pow>
 8001558:	ec55 4b10 	vmov	r4, r5, d0
 800155c:	4bc0      	ldr	r3, [pc, #768]	; (8001860 <EmgConfigInit+0x348>)
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	4618      	mov	r0, r3
 8001562:	f7fe ffa1 	bl	80004a8 <__aeabi_f2d>
 8001566:	4602      	mov	r2, r0
 8001568:	460b      	mov	r3, r1
 800156a:	4620      	mov	r0, r4
 800156c:	4629      	mov	r1, r5
 800156e:	f7fe fff3 	bl	8000558 <__aeabi_dmul>
 8001572:	4602      	mov	r2, r0
 8001574:	460b      	mov	r3, r1
 8001576:	4614      	mov	r4, r2
 8001578:	461d      	mov	r5, r3
 800157a:	4bb9      	ldr	r3, [pc, #740]	; (8001860 <EmgConfigInit+0x348>)
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	4618      	mov	r0, r3
 8001580:	f7fe ff92 	bl	80004a8 <__aeabi_f2d>
 8001584:	4602      	mov	r2, r0
 8001586:	460b      	mov	r3, r1
 8001588:	4620      	mov	r0, r4
 800158a:	4629      	mov	r1, r5
 800158c:	f7ff f90e 	bl	80007ac <__aeabi_ddiv>
 8001590:	4602      	mov	r2, r0
 8001592:	460b      	mov	r3, r1
 8001594:	4610      	mov	r0, r2
 8001596:	4619      	mov	r1, r3
 8001598:	f7ff fab6 	bl	8000b08 <__aeabi_d2f>
 800159c:	4603      	mov	r3, r0
 800159e:	4ab0      	ldr	r2, [pc, #704]	; (8001860 <EmgConfigInit+0x348>)
 80015a0:	60d3      	str	r3, [r2, #12]
	ADC_Config.emg_offset = 1.45; // DC offset of the Mam Sense Board EMG output. (V)
 80015a2:	4baf      	ldr	r3, [pc, #700]	; (8001860 <EmgConfigInit+0x348>)
 80015a4:	4ab1      	ldr	r2, [pc, #708]	; (800186c <EmgConfigInit+0x354>)
 80015a6:	611a      	str	r2, [r3, #16]
	ADC_Config.sig_offset = round(pow(2,ADC_Config.default_bits)*ADC_Config.emg_offset/ADC_Config.default_vref);
 80015a8:	4bad      	ldr	r3, [pc, #692]	; (8001860 <EmgConfigInit+0x348>)
 80015aa:	785b      	ldrb	r3, [r3, #1]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7fe ff59 	bl	8000464 <__aeabi_ui2d>
 80015b2:	4602      	mov	r2, r0
 80015b4:	460b      	mov	r3, r1
 80015b6:	ec43 2b11 	vmov	d1, r2, r3
 80015ba:	ed9f 0ba5 	vldr	d0, [pc, #660]	; 8001850 <EmgConfigInit+0x338>
 80015be:	f005 fdad 	bl	800711c <pow>
 80015c2:	ec55 4b10 	vmov	r4, r5, d0
 80015c6:	4ba6      	ldr	r3, [pc, #664]	; (8001860 <EmgConfigInit+0x348>)
 80015c8:	691b      	ldr	r3, [r3, #16]
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7fe ff6c 	bl	80004a8 <__aeabi_f2d>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	4620      	mov	r0, r4
 80015d6:	4629      	mov	r1, r5
 80015d8:	f7fe ffbe 	bl	8000558 <__aeabi_dmul>
 80015dc:	4602      	mov	r2, r0
 80015de:	460b      	mov	r3, r1
 80015e0:	4614      	mov	r4, r2
 80015e2:	461d      	mov	r5, r3
 80015e4:	4b9e      	ldr	r3, [pc, #632]	; (8001860 <EmgConfigInit+0x348>)
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7fe ff5d 	bl	80004a8 <__aeabi_f2d>
 80015ee:	4602      	mov	r2, r0
 80015f0:	460b      	mov	r3, r1
 80015f2:	4620      	mov	r0, r4
 80015f4:	4629      	mov	r1, r5
 80015f6:	f7ff f8d9 	bl	80007ac <__aeabi_ddiv>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	ec43 2b17 	vmov	d7, r2, r3
 8001602:	eeb0 0a47 	vmov.f32	s0, s14
 8001606:	eef0 0a67 	vmov.f32	s1, s15
 800160a:	f005 fe59 	bl	80072c0 <round>
 800160e:	ec53 2b10 	vmov	r2, r3, d0
 8001612:	4610      	mov	r0, r2
 8001614:	4619      	mov	r1, r3
 8001616:	f7ff fa77 	bl	8000b08 <__aeabi_d2f>
 800161a:	4603      	mov	r3, r0
 800161c:	4a90      	ldr	r2, [pc, #576]	; (8001860 <EmgConfigInit+0x348>)
 800161e:	6153      	str	r3, [r2, #20]

	Filter_Config.f0 = 50;      // Cut-off frequency of the notch filter(Hz).
 8001620:	4b93      	ldr	r3, [pc, #588]	; (8001870 <EmgConfigInit+0x358>)
 8001622:	2232      	movs	r2, #50	; 0x32
 8001624:	801a      	strh	r2, [r3, #0]
	Filter_Config.f1 = 150;     // Second cut-off frequency(Hz). (Must be integer multiple of f0)
 8001626:	4b92      	ldr	r3, [pc, #584]	; (8001870 <EmgConfigInit+0x358>)
 8001628:	2296      	movs	r2, #150	; 0x96
 800162a:	805a      	strh	r2, [r3, #2]
	Filter_Config.w0 = 2*3.1416*Filter_Config.f0/SAMPLE_FREQUENCY_HZ;  // Digital cut-off frequency (rad/sample)
 800162c:	4b90      	ldr	r3, [pc, #576]	; (8001870 <EmgConfigInit+0x358>)
 800162e:	881b      	ldrh	r3, [r3, #0]
 8001630:	4618      	mov	r0, r3
 8001632:	f7fe ff27 	bl	8000484 <__aeabi_i2d>
 8001636:	a388      	add	r3, pc, #544	; (adr r3, 8001858 <EmgConfigInit+0x340>)
 8001638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163c:	f7fe ff8c 	bl	8000558 <__aeabi_dmul>
 8001640:	4602      	mov	r2, r0
 8001642:	460b      	mov	r3, r1
 8001644:	4610      	mov	r0, r2
 8001646:	4619      	mov	r1, r3
 8001648:	f04f 0200 	mov.w	r2, #0
 800164c:	4b89      	ldr	r3, [pc, #548]	; (8001874 <EmgConfigInit+0x35c>)
 800164e:	f7ff f8ad 	bl	80007ac <__aeabi_ddiv>
 8001652:	4602      	mov	r2, r0
 8001654:	460b      	mov	r3, r1
 8001656:	4610      	mov	r0, r2
 8001658:	4619      	mov	r1, r3
 800165a:	f7ff fa55 	bl	8000b08 <__aeabi_d2f>
 800165e:	4603      	mov	r3, r0
 8001660:	4a83      	ldr	r2, [pc, #524]	; (8001870 <EmgConfigInit+0x358>)
 8001662:	6053      	str	r3, [r2, #4]
	Filter_Config.w1 = 2*3.1416*Filter_Config.f1/SAMPLE_FREQUENCY_HZ;  //
 8001664:	4b82      	ldr	r3, [pc, #520]	; (8001870 <EmgConfigInit+0x358>)
 8001666:	885b      	ldrh	r3, [r3, #2]
 8001668:	4618      	mov	r0, r3
 800166a:	f7fe ff0b 	bl	8000484 <__aeabi_i2d>
 800166e:	a37a      	add	r3, pc, #488	; (adr r3, 8001858 <EmgConfigInit+0x340>)
 8001670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001674:	f7fe ff70 	bl	8000558 <__aeabi_dmul>
 8001678:	4602      	mov	r2, r0
 800167a:	460b      	mov	r3, r1
 800167c:	4610      	mov	r0, r2
 800167e:	4619      	mov	r1, r3
 8001680:	f04f 0200 	mov.w	r2, #0
 8001684:	4b7b      	ldr	r3, [pc, #492]	; (8001874 <EmgConfigInit+0x35c>)
 8001686:	f7ff f891 	bl	80007ac <__aeabi_ddiv>
 800168a:	4602      	mov	r2, r0
 800168c:	460b      	mov	r3, r1
 800168e:	4610      	mov	r0, r2
 8001690:	4619      	mov	r1, r3
 8001692:	f7ff fa39 	bl	8000b08 <__aeabi_d2f>
 8001696:	4603      	mov	r3, r0
 8001698:	4a75      	ldr	r2, [pc, #468]	; (8001870 <EmgConfigInit+0x358>)
 800169a:	6093      	str	r3, [r2, #8]
	Filter_Config.p = 0.95;     //Quailty factor. Must be between 0.8 and 0.995. Default value: 0.95
 800169c:	4b74      	ldr	r3, [pc, #464]	; (8001870 <EmgConfigInit+0x358>)
 800169e:	4a76      	ldr	r2, [pc, #472]	; (8001878 <EmgConfigInit+0x360>)
 80016a0:	60da      	str	r2, [r3, #12]

	Filter_Config.mag = (1 -2*cos(Filter_Config.w0) +1)/(1 -2*Filter_Config.p*cos(Filter_Config.w0) + Filter_Config.p*Filter_Config.p); // Find magnitude of the filter at w=0 to set the DC gain to 1;
 80016a2:	4b73      	ldr	r3, [pc, #460]	; (8001870 <EmgConfigInit+0x358>)
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7fe fefe 	bl	80004a8 <__aeabi_f2d>
 80016ac:	4602      	mov	r2, r0
 80016ae:	460b      	mov	r3, r1
 80016b0:	ec43 2b10 	vmov	d0, r2, r3
 80016b4:	f005 fda4 	bl	8007200 <cos>
 80016b8:	ec51 0b10 	vmov	r0, r1, d0
 80016bc:	4602      	mov	r2, r0
 80016be:	460b      	mov	r3, r1
 80016c0:	f7fe fd94 	bl	80001ec <__adddf3>
 80016c4:	4602      	mov	r2, r0
 80016c6:	460b      	mov	r3, r1
 80016c8:	f04f 0000 	mov.w	r0, #0
 80016cc:	496b      	ldr	r1, [pc, #428]	; (800187c <EmgConfigInit+0x364>)
 80016ce:	f7fe fd8b 	bl	80001e8 <__aeabi_dsub>
 80016d2:	4602      	mov	r2, r0
 80016d4:	460b      	mov	r3, r1
 80016d6:	4610      	mov	r0, r2
 80016d8:	4619      	mov	r1, r3
 80016da:	f04f 0200 	mov.w	r2, #0
 80016de:	4b67      	ldr	r3, [pc, #412]	; (800187c <EmgConfigInit+0x364>)
 80016e0:	f7fe fd84 	bl	80001ec <__adddf3>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	4690      	mov	r8, r2
 80016ea:	4699      	mov	r9, r3
 80016ec:	4b60      	ldr	r3, [pc, #384]	; (8001870 <EmgConfigInit+0x358>)
 80016ee:	edd3 7a03 	vldr	s15, [r3, #12]
 80016f2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80016f6:	ee17 0a90 	vmov	r0, s15
 80016fa:	f7fe fed5 	bl	80004a8 <__aeabi_f2d>
 80016fe:	4604      	mov	r4, r0
 8001700:	460d      	mov	r5, r1
 8001702:	4b5b      	ldr	r3, [pc, #364]	; (8001870 <EmgConfigInit+0x358>)
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	4618      	mov	r0, r3
 8001708:	f7fe fece 	bl	80004a8 <__aeabi_f2d>
 800170c:	4602      	mov	r2, r0
 800170e:	460b      	mov	r3, r1
 8001710:	ec43 2b10 	vmov	d0, r2, r3
 8001714:	f005 fd74 	bl	8007200 <cos>
 8001718:	ec53 2b10 	vmov	r2, r3, d0
 800171c:	4620      	mov	r0, r4
 800171e:	4629      	mov	r1, r5
 8001720:	f7fe ff1a 	bl	8000558 <__aeabi_dmul>
 8001724:	4602      	mov	r2, r0
 8001726:	460b      	mov	r3, r1
 8001728:	f04f 0000 	mov.w	r0, #0
 800172c:	4953      	ldr	r1, [pc, #332]	; (800187c <EmgConfigInit+0x364>)
 800172e:	f7fe fd5b 	bl	80001e8 <__aeabi_dsub>
 8001732:	4602      	mov	r2, r0
 8001734:	460b      	mov	r3, r1
 8001736:	4614      	mov	r4, r2
 8001738:	461d      	mov	r5, r3
 800173a:	4b4d      	ldr	r3, [pc, #308]	; (8001870 <EmgConfigInit+0x358>)
 800173c:	ed93 7a03 	vldr	s14, [r3, #12]
 8001740:	4b4b      	ldr	r3, [pc, #300]	; (8001870 <EmgConfigInit+0x358>)
 8001742:	edd3 7a03 	vldr	s15, [r3, #12]
 8001746:	ee67 7a27 	vmul.f32	s15, s14, s15
 800174a:	ee17 0a90 	vmov	r0, s15
 800174e:	f7fe feab 	bl	80004a8 <__aeabi_f2d>
 8001752:	4602      	mov	r2, r0
 8001754:	460b      	mov	r3, r1
 8001756:	4620      	mov	r0, r4
 8001758:	4629      	mov	r1, r5
 800175a:	f7fe fd47 	bl	80001ec <__adddf3>
 800175e:	4602      	mov	r2, r0
 8001760:	460b      	mov	r3, r1
 8001762:	4640      	mov	r0, r8
 8001764:	4649      	mov	r1, r9
 8001766:	f7ff f821 	bl	80007ac <__aeabi_ddiv>
 800176a:	4602      	mov	r2, r0
 800176c:	460b      	mov	r3, r1
 800176e:	4610      	mov	r0, r2
 8001770:	4619      	mov	r1, r3
 8001772:	f7ff f9c9 	bl	8000b08 <__aeabi_d2f>
 8001776:	4603      	mov	r3, r0
 8001778:	4a3d      	ldr	r2, [pc, #244]	; (8001870 <EmgConfigInit+0x358>)
 800177a:	6113      	str	r3, [r2, #16]

	//Create the coefficient matrices for notch filter at f0
	Filter_Config.num[0] = 1.0 / Filter_Config.mag;
 800177c:	4b3c      	ldr	r3, [pc, #240]	; (8001870 <EmgConfigInit+0x358>)
 800177e:	ed93 7a04 	vldr	s14, [r3, #16]
 8001782:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001786:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800178a:	4b39      	ldr	r3, [pc, #228]	; (8001870 <EmgConfigInit+0x358>)
 800178c:	edc3 7a05 	vstr	s15, [r3, #20]
	Filter_Config.num[1] = -2.0 * cos(Filter_Config.w0) / Filter_Config.mag;
 8001790:	4b37      	ldr	r3, [pc, #220]	; (8001870 <EmgConfigInit+0x358>)
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	4618      	mov	r0, r3
 8001796:	f7fe fe87 	bl	80004a8 <__aeabi_f2d>
 800179a:	4602      	mov	r2, r0
 800179c:	460b      	mov	r3, r1
 800179e:	ec43 2b10 	vmov	d0, r2, r3
 80017a2:	f005 fd2d 	bl	8007200 <cos>
 80017a6:	ec51 0b10 	vmov	r0, r1, d0
 80017aa:	f04f 0200 	mov.w	r2, #0
 80017ae:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 80017b2:	f7fe fed1 	bl	8000558 <__aeabi_dmul>
 80017b6:	4602      	mov	r2, r0
 80017b8:	460b      	mov	r3, r1
 80017ba:	4614      	mov	r4, r2
 80017bc:	461d      	mov	r5, r3
 80017be:	4b2c      	ldr	r3, [pc, #176]	; (8001870 <EmgConfigInit+0x358>)
 80017c0:	691b      	ldr	r3, [r3, #16]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7fe fe70 	bl	80004a8 <__aeabi_f2d>
 80017c8:	4602      	mov	r2, r0
 80017ca:	460b      	mov	r3, r1
 80017cc:	4620      	mov	r0, r4
 80017ce:	4629      	mov	r1, r5
 80017d0:	f7fe ffec 	bl	80007ac <__aeabi_ddiv>
 80017d4:	4602      	mov	r2, r0
 80017d6:	460b      	mov	r3, r1
 80017d8:	4610      	mov	r0, r2
 80017da:	4619      	mov	r1, r3
 80017dc:	f7ff f994 	bl	8000b08 <__aeabi_d2f>
 80017e0:	4603      	mov	r3, r0
 80017e2:	4a23      	ldr	r2, [pc, #140]	; (8001870 <EmgConfigInit+0x358>)
 80017e4:	6193      	str	r3, [r2, #24]
	Filter_Config.num[2] = 1.0 / Filter_Config.mag;
 80017e6:	4b22      	ldr	r3, [pc, #136]	; (8001870 <EmgConfigInit+0x358>)
 80017e8:	ed93 7a04 	vldr	s14, [r3, #16]
 80017ec:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80017f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017f4:	4b1e      	ldr	r3, [pc, #120]	; (8001870 <EmgConfigInit+0x358>)
 80017f6:	edc3 7a07 	vstr	s15, [r3, #28]

	Filter_Config.den[0] = 1;
 80017fa:	4b1d      	ldr	r3, [pc, #116]	; (8001870 <EmgConfigInit+0x358>)
 80017fc:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001800:	621a      	str	r2, [r3, #32]
	Filter_Config.den[1] = -2 * Filter_Config.p * cos(Filter_Config.w0);
 8001802:	4b1b      	ldr	r3, [pc, #108]	; (8001870 <EmgConfigInit+0x358>)
 8001804:	edd3 7a03 	vldr	s15, [r3, #12]
 8001808:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 800180c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001810:	ee17 0a90 	vmov	r0, s15
 8001814:	f7fe fe48 	bl	80004a8 <__aeabi_f2d>
 8001818:	4604      	mov	r4, r0
 800181a:	460d      	mov	r5, r1
 800181c:	4b14      	ldr	r3, [pc, #80]	; (8001870 <EmgConfigInit+0x358>)
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	4618      	mov	r0, r3
 8001822:	f7fe fe41 	bl	80004a8 <__aeabi_f2d>
 8001826:	4602      	mov	r2, r0
 8001828:	460b      	mov	r3, r1
 800182a:	ec43 2b10 	vmov	d0, r2, r3
 800182e:	f005 fce7 	bl	8007200 <cos>
 8001832:	ec53 2b10 	vmov	r2, r3, d0
 8001836:	4620      	mov	r0, r4
 8001838:	4629      	mov	r1, r5
 800183a:	f7fe fe8d 	bl	8000558 <__aeabi_dmul>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	4610      	mov	r0, r2
 8001844:	4619      	mov	r1, r3
 8001846:	f7ff f95f 	bl	8000b08 <__aeabi_d2f>
 800184a:	4603      	mov	r3, r0
 800184c:	e018      	b.n	8001880 <EmgConfigInit+0x368>
 800184e:	bf00      	nop
 8001850:	00000000 	.word	0x00000000
 8001854:	40000000 	.word	0x40000000
 8001858:	2e48e8a7 	.word	0x2e48e8a7
 800185c:	401921ff 	.word	0x401921ff
 8001860:	20000570 	.word	0x20000570
 8001864:	40533333 	.word	0x40533333
 8001868:	40a00000 	.word	0x40a00000
 800186c:	3fb9999a 	.word	0x3fb9999a
 8001870:	20000588 	.word	0x20000588
 8001874:	408f4000 	.word	0x408f4000
 8001878:	3f733333 	.word	0x3f733333
 800187c:	3ff00000 	.word	0x3ff00000
 8001880:	4ad0      	ldr	r2, [pc, #832]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001882:	6253      	str	r3, [r2, #36]	; 0x24
	Filter_Config.den[2] = Filter_Config.p * Filter_Config.p;
 8001884:	4bcf      	ldr	r3, [pc, #828]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001886:	ed93 7a03 	vldr	s14, [r3, #12]
 800188a:	4bce      	ldr	r3, [pc, #824]	; (8001bc4 <EmgConfigInit+0x6ac>)
 800188c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001890:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001894:	4bcb      	ldr	r3, [pc, #812]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001896:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

	//Optional dual frequency notch filter. Comment this code block out to use dual frequency notch filter
	// Create the coefficient matrices for notch filter at f1
	Filter_Config.mag2 = (1 -2*cos(Filter_Config.w1) +1)/(1 -2*Filter_Config.p*cos(Filter_Config.w1) + Filter_Config.p*Filter_Config.p);
 800189a:	4bca      	ldr	r3, [pc, #808]	; (8001bc4 <EmgConfigInit+0x6ac>)
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	4618      	mov	r0, r3
 80018a0:	f7fe fe02 	bl	80004a8 <__aeabi_f2d>
 80018a4:	4602      	mov	r2, r0
 80018a6:	460b      	mov	r3, r1
 80018a8:	ec43 2b10 	vmov	d0, r2, r3
 80018ac:	f005 fca8 	bl	8007200 <cos>
 80018b0:	ec51 0b10 	vmov	r0, r1, d0
 80018b4:	4602      	mov	r2, r0
 80018b6:	460b      	mov	r3, r1
 80018b8:	f7fe fc98 	bl	80001ec <__adddf3>
 80018bc:	4602      	mov	r2, r0
 80018be:	460b      	mov	r3, r1
 80018c0:	f04f 0000 	mov.w	r0, #0
 80018c4:	49c0      	ldr	r1, [pc, #768]	; (8001bc8 <EmgConfigInit+0x6b0>)
 80018c6:	f7fe fc8f 	bl	80001e8 <__aeabi_dsub>
 80018ca:	4602      	mov	r2, r0
 80018cc:	460b      	mov	r3, r1
 80018ce:	4610      	mov	r0, r2
 80018d0:	4619      	mov	r1, r3
 80018d2:	f04f 0200 	mov.w	r2, #0
 80018d6:	4bbc      	ldr	r3, [pc, #752]	; (8001bc8 <EmgConfigInit+0x6b0>)
 80018d8:	f7fe fc88 	bl	80001ec <__adddf3>
 80018dc:	4602      	mov	r2, r0
 80018de:	460b      	mov	r3, r1
 80018e0:	4690      	mov	r8, r2
 80018e2:	4699      	mov	r9, r3
 80018e4:	4bb7      	ldr	r3, [pc, #732]	; (8001bc4 <EmgConfigInit+0x6ac>)
 80018e6:	edd3 7a03 	vldr	s15, [r3, #12]
 80018ea:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80018ee:	ee17 0a90 	vmov	r0, s15
 80018f2:	f7fe fdd9 	bl	80004a8 <__aeabi_f2d>
 80018f6:	4604      	mov	r4, r0
 80018f8:	460d      	mov	r5, r1
 80018fa:	4bb2      	ldr	r3, [pc, #712]	; (8001bc4 <EmgConfigInit+0x6ac>)
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	4618      	mov	r0, r3
 8001900:	f7fe fdd2 	bl	80004a8 <__aeabi_f2d>
 8001904:	4602      	mov	r2, r0
 8001906:	460b      	mov	r3, r1
 8001908:	ec43 2b10 	vmov	d0, r2, r3
 800190c:	f005 fc78 	bl	8007200 <cos>
 8001910:	ec53 2b10 	vmov	r2, r3, d0
 8001914:	4620      	mov	r0, r4
 8001916:	4629      	mov	r1, r5
 8001918:	f7fe fe1e 	bl	8000558 <__aeabi_dmul>
 800191c:	4602      	mov	r2, r0
 800191e:	460b      	mov	r3, r1
 8001920:	f04f 0000 	mov.w	r0, #0
 8001924:	49a8      	ldr	r1, [pc, #672]	; (8001bc8 <EmgConfigInit+0x6b0>)
 8001926:	f7fe fc5f 	bl	80001e8 <__aeabi_dsub>
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	4614      	mov	r4, r2
 8001930:	461d      	mov	r5, r3
 8001932:	4ba4      	ldr	r3, [pc, #656]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001934:	ed93 7a03 	vldr	s14, [r3, #12]
 8001938:	4ba2      	ldr	r3, [pc, #648]	; (8001bc4 <EmgConfigInit+0x6ac>)
 800193a:	edd3 7a03 	vldr	s15, [r3, #12]
 800193e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001942:	ee17 0a90 	vmov	r0, s15
 8001946:	f7fe fdaf 	bl	80004a8 <__aeabi_f2d>
 800194a:	4602      	mov	r2, r0
 800194c:	460b      	mov	r3, r1
 800194e:	4620      	mov	r0, r4
 8001950:	4629      	mov	r1, r5
 8001952:	f7fe fc4b 	bl	80001ec <__adddf3>
 8001956:	4602      	mov	r2, r0
 8001958:	460b      	mov	r3, r1
 800195a:	4640      	mov	r0, r8
 800195c:	4649      	mov	r1, r9
 800195e:	f7fe ff25 	bl	80007ac <__aeabi_ddiv>
 8001962:	4602      	mov	r2, r0
 8001964:	460b      	mov	r3, r1
 8001966:	4610      	mov	r0, r2
 8001968:	4619      	mov	r1, r3
 800196a:	f7ff f8cd 	bl	8000b08 <__aeabi_d2f>
 800196e:	4603      	mov	r3, r0
 8001970:	4a94      	ldr	r2, [pc, #592]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001972:	62d3      	str	r3, [r2, #44]	; 0x2c

	Filter_Config.num2[0] = 1.0 / Filter_Config.mag2;
 8001974:	4b93      	ldr	r3, [pc, #588]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001976:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800197a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800197e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001982:	4b90      	ldr	r3, [pc, #576]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001984:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	Filter_Config.num2[1] = -2.0 * cos(Filter_Config.w1) / Filter_Config.mag2;
 8001988:	4b8e      	ldr	r3, [pc, #568]	; (8001bc4 <EmgConfigInit+0x6ac>)
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	4618      	mov	r0, r3
 800198e:	f7fe fd8b 	bl	80004a8 <__aeabi_f2d>
 8001992:	4602      	mov	r2, r0
 8001994:	460b      	mov	r3, r1
 8001996:	ec43 2b10 	vmov	d0, r2, r3
 800199a:	f005 fc31 	bl	8007200 <cos>
 800199e:	ec51 0b10 	vmov	r0, r1, d0
 80019a2:	f04f 0200 	mov.w	r2, #0
 80019a6:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 80019aa:	f7fe fdd5 	bl	8000558 <__aeabi_dmul>
 80019ae:	4602      	mov	r2, r0
 80019b0:	460b      	mov	r3, r1
 80019b2:	4614      	mov	r4, r2
 80019b4:	461d      	mov	r5, r3
 80019b6:	4b83      	ldr	r3, [pc, #524]	; (8001bc4 <EmgConfigInit+0x6ac>)
 80019b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7fe fd74 	bl	80004a8 <__aeabi_f2d>
 80019c0:	4602      	mov	r2, r0
 80019c2:	460b      	mov	r3, r1
 80019c4:	4620      	mov	r0, r4
 80019c6:	4629      	mov	r1, r5
 80019c8:	f7fe fef0 	bl	80007ac <__aeabi_ddiv>
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	4610      	mov	r0, r2
 80019d2:	4619      	mov	r1, r3
 80019d4:	f7ff f898 	bl	8000b08 <__aeabi_d2f>
 80019d8:	4603      	mov	r3, r0
 80019da:	4a7a      	ldr	r2, [pc, #488]	; (8001bc4 <EmgConfigInit+0x6ac>)
 80019dc:	6353      	str	r3, [r2, #52]	; 0x34
	Filter_Config.num2[2] = 1.0 / Filter_Config.mag2;
 80019de:	4b79      	ldr	r3, [pc, #484]	; (8001bc4 <EmgConfigInit+0x6ac>)
 80019e0:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80019e4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80019e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019ec:	4b75      	ldr	r3, [pc, #468]	; (8001bc4 <EmgConfigInit+0x6ac>)
 80019ee:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

	Filter_Config.den2[0] = 1;
 80019f2:	4b74      	ldr	r3, [pc, #464]	; (8001bc4 <EmgConfigInit+0x6ac>)
 80019f4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80019f8:	63da      	str	r2, [r3, #60]	; 0x3c
	Filter_Config.den2[1] = -2 * Filter_Config.p * cos(Filter_Config.w1);
 80019fa:	4b72      	ldr	r3, [pc, #456]	; (8001bc4 <EmgConfigInit+0x6ac>)
 80019fc:	edd3 7a03 	vldr	s15, [r3, #12]
 8001a00:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8001a04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a08:	ee17 0a90 	vmov	r0, s15
 8001a0c:	f7fe fd4c 	bl	80004a8 <__aeabi_f2d>
 8001a10:	4604      	mov	r4, r0
 8001a12:	460d      	mov	r5, r1
 8001a14:	4b6b      	ldr	r3, [pc, #428]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7fe fd45 	bl	80004a8 <__aeabi_f2d>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	460b      	mov	r3, r1
 8001a22:	ec43 2b10 	vmov	d0, r2, r3
 8001a26:	f005 fbeb 	bl	8007200 <cos>
 8001a2a:	ec53 2b10 	vmov	r2, r3, d0
 8001a2e:	4620      	mov	r0, r4
 8001a30:	4629      	mov	r1, r5
 8001a32:	f7fe fd91 	bl	8000558 <__aeabi_dmul>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	4610      	mov	r0, r2
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	f7ff f863 	bl	8000b08 <__aeabi_d2f>
 8001a42:	4603      	mov	r3, r0
 8001a44:	4a5f      	ldr	r2, [pc, #380]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001a46:	6413      	str	r3, [r2, #64]	; 0x40
	Filter_Config.den2[2] = Filter_Config.p * Filter_Config.p;
 8001a48:	4b5e      	ldr	r3, [pc, #376]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001a4a:	ed93 7a03 	vldr	s14, [r3, #12]
 8001a4e:	4b5d      	ldr	r3, [pc, #372]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001a50:	edd3 7a03 	vldr	s15, [r3, #12]
 8001a54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a58:	4b5a      	ldr	r3, [pc, #360]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001a5a:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44

	//Convolve two filters to obtain dual notch filter at frequencies f0 and f1
	Filter_Config.num3[0] = Filter_Config.num[0] * Filter_Config.num2[0];
 8001a5e:	4b59      	ldr	r3, [pc, #356]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001a60:	ed93 7a05 	vldr	s14, [r3, #20]
 8001a64:	4b57      	ldr	r3, [pc, #348]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001a66:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001a6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a6e:	4b55      	ldr	r3, [pc, #340]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001a70:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	Filter_Config.num3[1] = Filter_Config.num2[0] * Filter_Config.num[1] + Filter_Config.num2[1] * Filter_Config.num[0];
 8001a74:	4b53      	ldr	r3, [pc, #332]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001a76:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8001a7a:	4b52      	ldr	r3, [pc, #328]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001a7c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001a80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a84:	4b4f      	ldr	r3, [pc, #316]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001a86:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 8001a8a:	4b4e      	ldr	r3, [pc, #312]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001a8c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001a90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a98:	4b4a      	ldr	r3, [pc, #296]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001a9a:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
	Filter_Config.num3[2] = Filter_Config.num2[0] * Filter_Config.num[2] + Filter_Config.num2[1] * Filter_Config.num[1] + Filter_Config.num2[2] * Filter_Config.num[0];
 8001a9e:	4b49      	ldr	r3, [pc, #292]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001aa0:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8001aa4:	4b47      	ldr	r3, [pc, #284]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001aa6:	edd3 7a07 	vldr	s15, [r3, #28]
 8001aaa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001aae:	4b45      	ldr	r3, [pc, #276]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001ab0:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 8001ab4:	4b43      	ldr	r3, [pc, #268]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001ab6:	edd3 7a06 	vldr	s15, [r3, #24]
 8001aba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001abe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ac2:	4b40      	ldr	r3, [pc, #256]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001ac4:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8001ac8:	4b3e      	ldr	r3, [pc, #248]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001aca:	edd3 7a05 	vldr	s15, [r3, #20]
 8001ace:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ad2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ad6:	4b3b      	ldr	r3, [pc, #236]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001ad8:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
	Filter_Config.num3[3] = Filter_Config.num2[1] * Filter_Config.num[2] + Filter_Config.num2[2] * Filter_Config.num[1];
 8001adc:	4b39      	ldr	r3, [pc, #228]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001ade:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8001ae2:	4b38      	ldr	r3, [pc, #224]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001ae4:	edd3 7a07 	vldr	s15, [r3, #28]
 8001ae8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001aec:	4b35      	ldr	r3, [pc, #212]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001aee:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8001af2:	4b34      	ldr	r3, [pc, #208]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001af4:	edd3 7a06 	vldr	s15, [r3, #24]
 8001af8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001afc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b00:	4b30      	ldr	r3, [pc, #192]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b02:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
	Filter_Config.num3[4] = Filter_Config.num2[2] * Filter_Config.num[2];
 8001b06:	4b2f      	ldr	r3, [pc, #188]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b08:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8001b0c:	4b2d      	ldr	r3, [pc, #180]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b0e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001b12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b16:	4b2b      	ldr	r3, [pc, #172]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b18:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58

	Filter_Config.den3[0] = 1;
 8001b1c:	4b29      	ldr	r3, [pc, #164]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b1e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001b22:	65da      	str	r2, [r3, #92]	; 0x5c
	Filter_Config.den3[1] = Filter_Config.den2[0] * Filter_Config.den[1] + Filter_Config.den2[1] * Filter_Config.den[0];
 8001b24:	4b27      	ldr	r3, [pc, #156]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b26:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8001b2a:	4b26      	ldr	r3, [pc, #152]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b2c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001b30:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b34:	4b23      	ldr	r3, [pc, #140]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b36:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8001b3a:	4b22      	ldr	r3, [pc, #136]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b3c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001b40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b48:	4b1e      	ldr	r3, [pc, #120]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b4a:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
	Filter_Config.den3[2] = Filter_Config.den2[0] * Filter_Config.den[2] + Filter_Config.den2[1] * Filter_Config.den[1] + Filter_Config.den2[2] * Filter_Config.den[0];
 8001b4e:	4b1d      	ldr	r3, [pc, #116]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b50:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8001b54:	4b1b      	ldr	r3, [pc, #108]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b56:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001b5a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b5e:	4b19      	ldr	r3, [pc, #100]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b60:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8001b64:	4b17      	ldr	r3, [pc, #92]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b66:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001b6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b6e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b72:	4b14      	ldr	r3, [pc, #80]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b74:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 8001b78:	4b12      	ldr	r3, [pc, #72]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b7a:	edd3 7a08 	vldr	s15, [r3, #32]
 8001b7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b86:	4b0f      	ldr	r3, [pc, #60]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b88:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
	Filter_Config.den3[3] = Filter_Config.den2[1] * Filter_Config.den[2] + Filter_Config.den2[2] * Filter_Config.den[1];
 8001b8c:	4b0d      	ldr	r3, [pc, #52]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b8e:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8001b92:	4b0c      	ldr	r3, [pc, #48]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b94:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001b98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b9c:	4b09      	ldr	r3, [pc, #36]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001b9e:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 8001ba2:	4b08      	ldr	r3, [pc, #32]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001ba4:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001ba8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bb0:	4b04      	ldr	r3, [pc, #16]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001bb2:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
	Filter_Config.den3[4] = Filter_Config.den2[2] * Filter_Config.den[2];
 8001bb6:	4b03      	ldr	r3, [pc, #12]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001bb8:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8001bbc:	4b01      	ldr	r3, [pc, #4]	; (8001bc4 <EmgConfigInit+0x6ac>)
 8001bbe:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001bc2:	e003      	b.n	8001bcc <EmgConfigInit+0x6b4>
 8001bc4:	20000588 	.word	0x20000588
 8001bc8:	3ff00000 	.word	0x3ff00000
 8001bcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bd0:	4b02      	ldr	r3, [pc, #8]	; (8001bdc <EmgConfigInit+0x6c4>)
 8001bd2:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

}
 8001bd6:	bf00      	nop
 8001bd8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001bdc:	20000588 	.word	0x20000588

08001be0 <EmgTaskFunction>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MotorTask */
void EmgTaskFunction(void * argument)
{
 8001be0:	b590      	push	{r4, r7, lr}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
//
//	  vTaskDelayUntil(&xLastWakeTime, xSamplingPeriod);
//
//	  EmgNotchFilter(raw, emg);

	  current_time = HAL_GetTick();
 8001be8:	f000 fc72 	bl	80024d0 <HAL_GetTick>
 8001bec:	4603      	mov	r3, r0
 8001bee:	4a5d      	ldr	r2, [pc, #372]	; (8001d64 <EmgTaskFunction+0x184>)
 8001bf0:	6013      	str	r3, [r2, #0]

	  if(current_time - start_time >= SAMPLE_PERIOD)
 8001bf2:	4b5c      	ldr	r3, [pc, #368]	; (8001d64 <EmgTaskFunction+0x184>)
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	4b5c      	ldr	r3, [pc, #368]	; (8001d68 <EmgTaskFunction+0x188>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	429a      	cmp	r2, r3
 8001bfc:	d0f4      	beq.n	8001be8 <EmgTaskFunction+0x8>
	  {
		  start_time = current_time;
 8001bfe:	4b59      	ldr	r3, [pc, #356]	; (8001d64 <EmgTaskFunction+0x184>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a59      	ldr	r2, [pc, #356]	; (8001d68 <EmgTaskFunction+0x188>)
 8001c04:	6013      	str	r3, [r2, #0]

		  HAL_ADC_Start(&hadc1);
 8001c06:	4859      	ldr	r0, [pc, #356]	; (8001d6c <EmgTaskFunction+0x18c>)
 8001c08:	f000 fcb2 	bl	8002570 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001c0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c10:	4856      	ldr	r0, [pc, #344]	; (8001d6c <EmgTaskFunction+0x18c>)
 8001c12:	f000 fd61 	bl	80026d8 <HAL_ADC_PollForConversion>
		  raw[count%100] = round( HAL_ADC_GetValue(&hadc1)*ADC_Config.adc_scale-ADC_Config.sig_offset);
 8001c16:	4855      	ldr	r0, [pc, #340]	; (8001d6c <EmgTaskFunction+0x18c>)
 8001c18:	f000 fde9 	bl	80027ee <HAL_ADC_GetValue>
 8001c1c:	ee07 0a90 	vmov	s15, r0
 8001c20:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c24:	4b52      	ldr	r3, [pc, #328]	; (8001d70 <EmgTaskFunction+0x190>)
 8001c26:	edd3 7a03 	vldr	s15, [r3, #12]
 8001c2a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c2e:	4b50      	ldr	r3, [pc, #320]	; (8001d70 <EmgTaskFunction+0x190>)
 8001c30:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c38:	ee17 0a90 	vmov	r0, s15
 8001c3c:	f7fe fc34 	bl	80004a8 <__aeabi_f2d>
 8001c40:	4602      	mov	r2, r0
 8001c42:	460b      	mov	r3, r1
 8001c44:	ec43 2b10 	vmov	d0, r2, r3
 8001c48:	f005 fb3a 	bl	80072c0 <round>
 8001c4c:	ec51 0b10 	vmov	r0, r1, d0
 8001c50:	4b48      	ldr	r3, [pc, #288]	; (8001d74 <EmgTaskFunction+0x194>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a48      	ldr	r2, [pc, #288]	; (8001d78 <EmgTaskFunction+0x198>)
 8001c56:	fba2 4203 	umull	r4, r2, r2, r3
 8001c5a:	0954      	lsrs	r4, r2, #5
 8001c5c:	2264      	movs	r2, #100	; 0x64
 8001c5e:	fb04 f202 	mul.w	r2, r4, r2
 8001c62:	1a9c      	subs	r4, r3, r2
 8001c64:	f7fe ff28 	bl	8000ab8 <__aeabi_d2iz>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	b21a      	sxth	r2, r3
 8001c6c:	4b43      	ldr	r3, [pc, #268]	; (8001d7c <EmgTaskFunction+0x19c>)
 8001c6e:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
//		  raw[count%100] = HAL_ADC_GetValue(&hadc1);
//		  printf("raw = %d\n",emg[count%100]);

		  EmgNotchFilter(raw, emg);
 8001c72:	4943      	ldr	r1, [pc, #268]	; (8001d80 <EmgTaskFunction+0x1a0>)
 8001c74:	4841      	ldr	r0, [pc, #260]	; (8001d7c <EmgTaskFunction+0x19c>)
 8001c76:	f000 f8af 	bl	8001dd8 <EmgNotchFilter>

		  curr_avg = abs(emg[count%100])*alpha + prev_avg*prev_alpha;  //Calculate the current average.
 8001c7a:	4b3e      	ldr	r3, [pc, #248]	; (8001d74 <EmgTaskFunction+0x194>)
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	4b3e      	ldr	r3, [pc, #248]	; (8001d78 <EmgTaskFunction+0x198>)
 8001c80:	fba3 1302 	umull	r1, r3, r3, r2
 8001c84:	095b      	lsrs	r3, r3, #5
 8001c86:	2164      	movs	r1, #100	; 0x64
 8001c88:	fb01 f303 	mul.w	r3, r1, r3
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	4a3c      	ldr	r2, [pc, #240]	; (8001d80 <EmgTaskFunction+0x1a0>)
 8001c90:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	bfb8      	it	lt
 8001c98:	425b      	neglt	r3, r3
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	ee07 3a90 	vmov	s15, r3
 8001ca0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ca4:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8001d84 <EmgTaskFunction+0x1a4>
 8001ca8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001cac:	4b36      	ldr	r3, [pc, #216]	; (8001d88 <EmgTaskFunction+0x1a8>)
 8001cae:	edd3 7a00 	vldr	s15, [r3]
 8001cb2:	eddf 6a36 	vldr	s13, [pc, #216]	; 8001d8c <EmgTaskFunction+0x1ac>
 8001cb6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001cba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cbe:	4b34      	ldr	r3, [pc, #208]	; (8001d90 <EmgTaskFunction+0x1b0>)
 8001cc0:	edc3 7a00 	vstr	s15, [r3]

		  prev_avg=curr_avg;
 8001cc4:	4b32      	ldr	r3, [pc, #200]	; (8001d90 <EmgTaskFunction+0x1b0>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a2f      	ldr	r2, [pc, #188]	; (8001d88 <EmgTaskFunction+0x1a8>)
 8001cca:	6013      	str	r3, [r2, #0]

//		  printf("filtered = %d\n",emg[count%100]);

		  if(command_counter>0){
 8001ccc:	4b31      	ldr	r3, [pc, #196]	; (8001d94 <EmgTaskFunction+0x1b4>)
 8001cce:	881b      	ldrh	r3, [r3, #0]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d010      	beq.n	8001cf6 <EmgTaskFunction+0x116>
			command_counter--;
 8001cd4:	4b2f      	ldr	r3, [pc, #188]	; (8001d94 <EmgTaskFunction+0x1b4>)
 8001cd6:	881b      	ldrh	r3, [r3, #0]
 8001cd8:	3b01      	subs	r3, #1
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	4b2d      	ldr	r3, [pc, #180]	; (8001d94 <EmgTaskFunction+0x1b4>)
 8001cde:	801a      	strh	r2, [r3, #0]
			if(command_counter==0){
 8001ce0:	4b2c      	ldr	r3, [pc, #176]	; (8001d94 <EmgTaskFunction+0x1b4>)
 8001ce2:	881b      	ldrh	r3, [r3, #0]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d106      	bne.n	8001cf6 <EmgTaskFunction+0x116>
			  xSemaphoreGive(handReleaseHandle);
 8001ce8:	4b2b      	ldr	r3, [pc, #172]	; (8001d98 <EmgTaskFunction+0x1b8>)
 8001cea:	6818      	ldr	r0, [r3, #0]
 8001cec:	2300      	movs	r3, #0
 8001cee:	2200      	movs	r2, #0
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	f003 f979 	bl	8004fe8 <xQueueGenericSend>
			}
		  }

		  if(abs(emg[count%100]) - prev_avg >= THRESHOLD_AVARAGE_UPPER_LIMIT){
 8001cf6:	4b1f      	ldr	r3, [pc, #124]	; (8001d74 <EmgTaskFunction+0x194>)
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	4b1f      	ldr	r3, [pc, #124]	; (8001d78 <EmgTaskFunction+0x198>)
 8001cfc:	fba3 1302 	umull	r1, r3, r3, r2
 8001d00:	095b      	lsrs	r3, r3, #5
 8001d02:	2164      	movs	r1, #100	; 0x64
 8001d04:	fb01 f303 	mul.w	r3, r1, r3
 8001d08:	1ad3      	subs	r3, r2, r3
 8001d0a:	4a1d      	ldr	r2, [pc, #116]	; (8001d80 <EmgTaskFunction+0x1a0>)
 8001d0c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	bfb8      	it	lt
 8001d14:	425b      	neglt	r3, r3
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	ee07 3a90 	vmov	s15, r3
 8001d1c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d20:	4b19      	ldr	r3, [pc, #100]	; (8001d88 <EmgTaskFunction+0x1a8>)
 8001d22:	edd3 7a00 	vldr	s15, [r3]
 8001d26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d2a:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8001d9c <EmgTaskFunction+0x1bc>
 8001d2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d36:	db0e      	blt.n	8001d56 <EmgTaskFunction+0x176>
			if(command_counter==0){
 8001d38:	4b16      	ldr	r3, [pc, #88]	; (8001d94 <EmgTaskFunction+0x1b4>)
 8001d3a:	881b      	ldrh	r3, [r3, #0]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d106      	bne.n	8001d4e <EmgTaskFunction+0x16e>
			 xSemaphoreGive(handFlexHandle);
 8001d40:	4b17      	ldr	r3, [pc, #92]	; (8001da0 <EmgTaskFunction+0x1c0>)
 8001d42:	6818      	ldr	r0, [r3, #0]
 8001d44:	2300      	movs	r3, #0
 8001d46:	2200      	movs	r2, #0
 8001d48:	2100      	movs	r1, #0
 8001d4a:	f003 f94d 	bl	8004fe8 <xQueueGenericSend>
			}
			command_counter = SAMPLE_FREQUENCY_HZ;
 8001d4e:	4b11      	ldr	r3, [pc, #68]	; (8001d94 <EmgTaskFunction+0x1b4>)
 8001d50:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d54:	801a      	strh	r2, [r3, #0]
		  }
		  count++;
 8001d56:	4b07      	ldr	r3, [pc, #28]	; (8001d74 <EmgTaskFunction+0x194>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	4a05      	ldr	r2, [pc, #20]	; (8001d74 <EmgTaskFunction+0x194>)
 8001d5e:	6013      	str	r3, [r2, #0]
	  current_time = HAL_GetTick();
 8001d60:	e742      	b.n	8001be8 <EmgTaskFunction+0x8>
 8001d62:	bf00      	nop
 8001d64:	200003cc 	.word	0x200003cc
 8001d68:	200003c8 	.word	0x200003c8
 8001d6c:	200002e8 	.word	0x200002e8
 8001d70:	20000570 	.word	0x20000570
 8001d74:	20000004 	.word	0x20000004
 8001d78:	51eb851f 	.word	0x51eb851f
 8001d7c:	200003d0 	.word	0x200003d0
 8001d80:	20000498 	.word	0x20000498
 8001d84:	3dcccccd 	.word	0x3dcccccd
 8001d88:	20000568 	.word	0x20000568
 8001d8c:	3f666666 	.word	0x3f666666
 8001d90:	20000564 	.word	0x20000564
 8001d94:	20000560 	.word	0x20000560
 8001d98:	200003bc 	.word	0x200003bc
 8001d9c:	42a00000 	.word	0x42a00000
 8001da0:	200003b8 	.word	0x200003b8

08001da4 <EmgTaskInit>:
  }
  /* USER CODE END MotorTask */
}

void EmgTaskInit(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af02      	add	r7, sp, #8
	  TaskFunction_t EmgTask = EmgTaskFunction;
 8001daa:	4b08      	ldr	r3, [pc, #32]	; (8001dcc <EmgTaskInit+0x28>)
 8001dac:	607b      	str	r3, [r7, #4]
	  xTaskCreate(	EmgTask,
 8001dae:	4b08      	ldr	r3, [pc, #32]	; (8001dd0 <EmgTaskInit+0x2c>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	9301      	str	r3, [sp, #4]
 8001db4:	2300      	movs	r3, #0
 8001db6:	9300      	str	r3, [sp, #0]
 8001db8:	2300      	movs	r3, #0
 8001dba:	2280      	movs	r2, #128	; 0x80
 8001dbc:	4905      	ldr	r1, [pc, #20]	; (8001dd4 <EmgTaskInit+0x30>)
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f003 fe1d 	bl	80059fe <xTaskCreate>
					"EMG Task",
					128,
					NULL,//(void *) &hadc1
					tskIDLE_PRIORITY,
	  				emgTaskHandle );
}
 8001dc4:	bf00      	nop
 8001dc6:	3708      	adds	r7, #8
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	08001be1 	.word	0x08001be1
 8001dd0:	2000056c 	.word	0x2000056c
 8001dd4:	08009020 	.word	0x08009020

08001dd8 <EmgNotchFilter>:

void EmgNotchFilter(int16_t *raw, int16_t *emg)
{
 8001dd8:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 8001ddc:	b083      	sub	sp, #12
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
 8001de2:	6039      	str	r1, [r7, #0]
	emg[count%100] = round(raw[count%100]*Filter_Config.num[0] + raw[(count-1)%100]*Filter_Config.num[1] + raw[(count-2)%100]*Filter_Config.num[2] - emg[(count-1)%100]*Filter_Config.den[1] - emg[(count-2)%100]*Filter_Config.den[2]);
 8001de4:	4b54      	ldr	r3, [pc, #336]	; (8001f38 <EmgNotchFilter+0x160>)
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	4b54      	ldr	r3, [pc, #336]	; (8001f3c <EmgNotchFilter+0x164>)
 8001dea:	fba3 1302 	umull	r1, r3, r3, r2
 8001dee:	095b      	lsrs	r3, r3, #5
 8001df0:	2164      	movs	r1, #100	; 0x64
 8001df2:	fb01 f303 	mul.w	r3, r1, r3
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e02:	ee07 3a90 	vmov	s15, r3
 8001e06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e0a:	4b4d      	ldr	r3, [pc, #308]	; (8001f40 <EmgNotchFilter+0x168>)
 8001e0c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001e10:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e14:	4b48      	ldr	r3, [pc, #288]	; (8001f38 <EmgNotchFilter+0x160>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	1e5a      	subs	r2, r3, #1
 8001e1a:	4b48      	ldr	r3, [pc, #288]	; (8001f3c <EmgNotchFilter+0x164>)
 8001e1c:	fba3 1302 	umull	r1, r3, r3, r2
 8001e20:	095b      	lsrs	r3, r3, #5
 8001e22:	2164      	movs	r1, #100	; 0x64
 8001e24:	fb01 f303 	mul.w	r3, r1, r3
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	687a      	ldr	r2, [r7, #4]
 8001e2e:	4413      	add	r3, r2
 8001e30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e34:	ee07 3a90 	vmov	s15, r3
 8001e38:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001e3c:	4b40      	ldr	r3, [pc, #256]	; (8001f40 <EmgNotchFilter+0x168>)
 8001e3e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001e42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e46:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e4a:	4b3b      	ldr	r3, [pc, #236]	; (8001f38 <EmgNotchFilter+0x160>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	1e9a      	subs	r2, r3, #2
 8001e50:	4b3a      	ldr	r3, [pc, #232]	; (8001f3c <EmgNotchFilter+0x164>)
 8001e52:	fba3 1302 	umull	r1, r3, r3, r2
 8001e56:	095b      	lsrs	r3, r3, #5
 8001e58:	2164      	movs	r1, #100	; 0x64
 8001e5a:	fb01 f303 	mul.w	r3, r1, r3
 8001e5e:	1ad3      	subs	r3, r2, r3
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	4413      	add	r3, r2
 8001e66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e6a:	ee07 3a90 	vmov	s15, r3
 8001e6e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001e72:	4b33      	ldr	r3, [pc, #204]	; (8001f40 <EmgNotchFilter+0x168>)
 8001e74:	edd3 7a07 	vldr	s15, [r3, #28]
 8001e78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e7c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e80:	4b2d      	ldr	r3, [pc, #180]	; (8001f38 <EmgNotchFilter+0x160>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	1e5a      	subs	r2, r3, #1
 8001e86:	4b2d      	ldr	r3, [pc, #180]	; (8001f3c <EmgNotchFilter+0x164>)
 8001e88:	fba3 1302 	umull	r1, r3, r3, r2
 8001e8c:	095b      	lsrs	r3, r3, #5
 8001e8e:	2164      	movs	r1, #100	; 0x64
 8001e90:	fb01 f303 	mul.w	r3, r1, r3
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	683a      	ldr	r2, [r7, #0]
 8001e9a:	4413      	add	r3, r2
 8001e9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ea0:	ee07 3a90 	vmov	s15, r3
 8001ea4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001ea8:	4b25      	ldr	r3, [pc, #148]	; (8001f40 <EmgNotchFilter+0x168>)
 8001eaa:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001eae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001eb2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001eb6:	4b20      	ldr	r3, [pc, #128]	; (8001f38 <EmgNotchFilter+0x160>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	1e9a      	subs	r2, r3, #2
 8001ebc:	4b1f      	ldr	r3, [pc, #124]	; (8001f3c <EmgNotchFilter+0x164>)
 8001ebe:	fba3 1302 	umull	r1, r3, r3, r2
 8001ec2:	095b      	lsrs	r3, r3, #5
 8001ec4:	2164      	movs	r1, #100	; 0x64
 8001ec6:	fb01 f303 	mul.w	r3, r1, r3
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	683a      	ldr	r2, [r7, #0]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ed6:	ee07 3a90 	vmov	s15, r3
 8001eda:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001ede:	4b18      	ldr	r3, [pc, #96]	; (8001f40 <EmgNotchFilter+0x168>)
 8001ee0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001ee4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ee8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001eec:	ee17 0a90 	vmov	r0, s15
 8001ef0:	f7fe fada 	bl	80004a8 <__aeabi_f2d>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	ec43 2b10 	vmov	d0, r2, r3
 8001efc:	f005 f9e0 	bl	80072c0 <round>
 8001f00:	ec59 8b10 	vmov	r8, r9, d0
 8001f04:	4b0c      	ldr	r3, [pc, #48]	; (8001f38 <EmgNotchFilter+0x160>)
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	4b0c      	ldr	r3, [pc, #48]	; (8001f3c <EmgNotchFilter+0x164>)
 8001f0a:	fba3 1302 	umull	r1, r3, r3, r2
 8001f0e:	095b      	lsrs	r3, r3, #5
 8001f10:	2164      	movs	r1, #100	; 0x64
 8001f12:	fb01 f303 	mul.w	r3, r1, r3
 8001f16:	1ad3      	subs	r3, r2, r3
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	683a      	ldr	r2, [r7, #0]
 8001f1c:	18d4      	adds	r4, r2, r3
 8001f1e:	4640      	mov	r0, r8
 8001f20:	4649      	mov	r1, r9
 8001f22:	f7fe fdc9 	bl	8000ab8 <__aeabi_d2iz>
 8001f26:	4603      	mov	r3, r0
 8001f28:	b21b      	sxth	r3, r3
 8001f2a:	8023      	strh	r3, [r4, #0]

}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 8001f36:	bf00      	nop
 8001f38:	20000004 	.word	0x20000004
 8001f3c:	51eb851f 	.word	0x51eb851f
 8001f40:	20000588 	.word	0x20000588

08001f44 <MotorTaskFunction>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MotorTask */
void MotorTaskFunction(void const * argument)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]

	uint32_t hand_position = FIST;
 8001f4c:	2311      	movs	r3, #17
 8001f4e:	60fb      	str	r3, [r7, #12]

	set_all_motor_speed(90);
 8001f50:	205a      	movs	r0, #90	; 0x5a
 8001f52:	f000 f883 	bl	800205c <set_all_motor_speed>
	/* Infinite loop */

	for(;;)
	{

		xSemaphoreTake(handFlexHandle, portMAX_DELAY);
 8001f56:	4b0a      	ldr	r3, [pc, #40]	; (8001f80 <MotorTaskFunction+0x3c>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f04f 31ff 	mov.w	r1, #4294967295
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f003 fabc 	bl	80054dc <xQueueSemaphoreTake>

		set_hand_position(hand_position);
 8001f64:	68f8      	ldr	r0, [r7, #12]
 8001f66:	f000 f8bf 	bl	80020e8 <set_hand_position>

		xSemaphoreTake(handReleaseHandle, portMAX_DELAY);
 8001f6a:	4b06      	ldr	r3, [pc, #24]	; (8001f84 <MotorTaskFunction+0x40>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f04f 31ff 	mov.w	r1, #4294967295
 8001f72:	4618      	mov	r0, r3
 8001f74:	f003 fab2 	bl	80054dc <xQueueSemaphoreTake>

		set_hand_position(OPEN);
 8001f78:	2015      	movs	r0, #21
 8001f7a:	f000 f8b5 	bl	80020e8 <set_hand_position>
		xSemaphoreTake(handFlexHandle, portMAX_DELAY);
 8001f7e:	e7ea      	b.n	8001f56 <MotorTaskFunction+0x12>
 8001f80:	200003b8 	.word	0x200003b8
 8001f84:	200003bc 	.word	0x200003bc

08001f88 <MotorTaskInit>:
	}

}

void MotorTaskInit(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af02      	add	r7, sp, #8
	  TaskFunction_t MotorTask = MotorTaskFunction;
 8001f8e:	4b08      	ldr	r3, [pc, #32]	; (8001fb0 <MotorTaskInit+0x28>)
 8001f90:	607b      	str	r3, [r7, #4]
	  xTaskCreate(	MotorTask,
 8001f92:	4b08      	ldr	r3, [pc, #32]	; (8001fb4 <MotorTaskInit+0x2c>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	9301      	str	r3, [sp, #4]
 8001f98:	2300      	movs	r3, #0
 8001f9a:	9300      	str	r3, [sp, #0]
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	2280      	movs	r2, #128	; 0x80
 8001fa0:	4905      	ldr	r1, [pc, #20]	; (8001fb8 <MotorTaskInit+0x30>)
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f003 fd2b 	bl	80059fe <xTaskCreate>
					"Motor Task",
					128,
					0,
					tskIDLE_PRIORITY,
	  				motorTaskHandle );
}
 8001fa8:	bf00      	nop
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	08001f45 	.word	0x08001f45
 8001fb4:	200005f8 	.word	0x200005f8
 8001fb8:	0800902c 	.word	0x0800902c

08001fbc <set_motor_position>:


void set_motor_position(uint8_t channel, uint16_t position){
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	460a      	mov	r2, r1
 8001fc6:	71fb      	strb	r3, [r7, #7]
 8001fc8:	4613      	mov	r3, r2
 8001fca:	80bb      	strh	r3, [r7, #4]

	uint32_t target = 4 * position;
 8001fcc:	88bb      	ldrh	r3, [r7, #4]
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	60fb      	str	r3, [r7, #12]
	uint8_t tx_buffer[MESSAGE_SIZE];
	tx_buffer[0] = SET_TARGET;
 8001fd2:	2384      	movs	r3, #132	; 0x84
 8001fd4:	723b      	strb	r3, [r7, #8]
	tx_buffer[1] = channel;
 8001fd6:	79fb      	ldrb	r3, [r7, #7]
 8001fd8:	727b      	strb	r3, [r7, #9]
	tx_buffer[2] = target & 0x7F;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	72bb      	strb	r3, [r7, #10]
	tx_buffer[3] = (target >> 7) & 0x7F;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	09db      	lsrs	r3, r3, #7
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	72fb      	strb	r3, [r7, #11]
	HAL_UART_Transmit(&huart6, (uint8_t*)tx_buffer, 4, HAL_MAX_DELAY);
 8001ff4:	f107 0108 	add.w	r1, r7, #8
 8001ff8:	f04f 33ff 	mov.w	r3, #4294967295
 8001ffc:	2204      	movs	r2, #4
 8001ffe:	4803      	ldr	r0, [pc, #12]	; (800200c <set_motor_position+0x50>)
 8002000:	f001 fe47 	bl	8003c92 <HAL_UART_Transmit>

}
 8002004:	bf00      	nop
 8002006:	3710      	adds	r7, #16
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	20000374 	.word	0x20000374

08002010 <set_motor_speed>:

void set_motor_speed(uint8_t channel, uint32_t speed){
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	4603      	mov	r3, r0
 8002018:	6039      	str	r1, [r7, #0]
 800201a:	71fb      	strb	r3, [r7, #7]

	uint8_t tx_buffer[MESSAGE_SIZE];
	tx_buffer[0] = SET_SPEED;
 800201c:	2387      	movs	r3, #135	; 0x87
 800201e:	733b      	strb	r3, [r7, #12]
	tx_buffer[1] = channel;
 8002020:	79fb      	ldrb	r3, [r7, #7]
 8002022:	737b      	strb	r3, [r7, #13]
	tx_buffer[2] = speed & 0x7F;
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	b2db      	uxtb	r3, r3
 8002028:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800202c:	b2db      	uxtb	r3, r3
 800202e:	73bb      	strb	r3, [r7, #14]
	tx_buffer[3] = (speed >> 7) & 0x7F;
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	09db      	lsrs	r3, r3, #7
 8002034:	b2db      	uxtb	r3, r3
 8002036:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800203a:	b2db      	uxtb	r3, r3
 800203c:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart6, (uint8_t*)tx_buffer, 4, HAL_MAX_DELAY);
 800203e:	f107 010c 	add.w	r1, r7, #12
 8002042:	f04f 33ff 	mov.w	r3, #4294967295
 8002046:	2204      	movs	r2, #4
 8002048:	4803      	ldr	r0, [pc, #12]	; (8002058 <set_motor_speed+0x48>)
 800204a:	f001 fe22 	bl	8003c92 <HAL_UART_Transmit>

}
 800204e:	bf00      	nop
 8002050:	3710      	adds	r7, #16
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	20000374 	.word	0x20000374

0800205c <set_all_motor_speed>:
void set_all_motor_speed(uint32_t speed){
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]

	set_motor_speed(THUMB_FINGER, speed);
 8002064:	6879      	ldr	r1, [r7, #4]
 8002066:	2000      	movs	r0, #0
 8002068:	f7ff ffd2 	bl	8002010 <set_motor_speed>
	set_motor_speed(LITTLE_FINGER, speed);
 800206c:	6879      	ldr	r1, [r7, #4]
 800206e:	2001      	movs	r0, #1
 8002070:	f7ff ffce 	bl	8002010 <set_motor_speed>
	set_motor_speed(RING_FINGER, speed);
 8002074:	6879      	ldr	r1, [r7, #4]
 8002076:	2002      	movs	r0, #2
 8002078:	f7ff ffca 	bl	8002010 <set_motor_speed>
	set_motor_speed(MIDDLE_FINGER, speed);
 800207c:	6879      	ldr	r1, [r7, #4]
 800207e:	2003      	movs	r0, #3
 8002080:	f7ff ffc6 	bl	8002010 <set_motor_speed>
	set_motor_speed(INDEX_FINGER, speed);
 8002084:	6879      	ldr	r1, [r7, #4]
 8002086:	2004      	movs	r0, #4
 8002088:	f7ff ffc2 	bl	8002010 <set_motor_speed>
	set_motor_speed(WRIST, speed);
 800208c:	6879      	ldr	r1, [r7, #4]
 800208e:	2005      	movs	r0, #5
 8002090:	f7ff ffbe 	bl	8002010 <set_motor_speed>
}
 8002094:	bf00      	nop
 8002096:	3708      	adds	r7, #8
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}

0800209c <set_motor_acceleration>:

void set_motor_acceleration(uint8_t channel, uint32_t acceleration){
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	4603      	mov	r3, r0
 80020a4:	6039      	str	r1, [r7, #0]
 80020a6:	71fb      	strb	r3, [r7, #7]

	uint8_t tx_buffer[MESSAGE_SIZE];
	tx_buffer[0] = SET_ACCELERATION;
 80020a8:	2389      	movs	r3, #137	; 0x89
 80020aa:	733b      	strb	r3, [r7, #12]
	tx_buffer[1] = channel;
 80020ac:	79fb      	ldrb	r3, [r7, #7]
 80020ae:	737b      	strb	r3, [r7, #13]
	tx_buffer[2] = acceleration & 0x7F;
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	73bb      	strb	r3, [r7, #14]
	tx_buffer[3] = (acceleration >> 7) & 0x7F;
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	09db      	lsrs	r3, r3, #7
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart6, (uint8_t*)tx_buffer, 4, HAL_MAX_DELAY);
 80020ca:	f107 010c 	add.w	r1, r7, #12
 80020ce:	f04f 33ff 	mov.w	r3, #4294967295
 80020d2:	2204      	movs	r2, #4
 80020d4:	4803      	ldr	r0, [pc, #12]	; (80020e4 <set_motor_acceleration+0x48>)
 80020d6:	f001 fddc 	bl	8003c92 <HAL_UART_Transmit>
}
 80020da:	bf00      	nop
 80020dc:	3710      	adds	r7, #16
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	20000374 	.word	0x20000374

080020e8 <set_hand_position>:
	set_motor_acceleration(MIDDLE_FINGER, acceleration);
	set_motor_acceleration(INDEX_FINGER, acceleration);
	set_motor_acceleration(WRIST, acceleration);
}

void set_hand_position(const uint32_t position){
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]

	switch(position){
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	3b10      	subs	r3, #16
 80020f4:	2b05      	cmp	r3, #5
 80020f6:	f200 809f 	bhi.w	8002238 <set_hand_position+0x150>
 80020fa:	a201      	add	r2, pc, #4	; (adr r2, 8002100 <set_hand_position+0x18>)
 80020fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002100:	08002119 	.word	0x08002119
 8002104:	08002149 	.word	0x08002149
 8002108:	0800217d 	.word	0x0800217d
 800210c:	080021ab 	.word	0x080021ab
 8002110:	080021dd 	.word	0x080021dd
 8002114:	0800220f 	.word	0x0800220f
		case POINTING:
			set_motor_position(THUMB_FINGER, FINGER_CLOSE_POSITION);
 8002118:	f240 51dc 	movw	r1, #1500	; 0x5dc
 800211c:	2000      	movs	r0, #0
 800211e:	f7ff ff4d 	bl	8001fbc <set_motor_position>
			set_motor_position(LITTLE_FINGER, FINGER_CLOSE_POSITION);
 8002122:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8002126:	2001      	movs	r0, #1
 8002128:	f7ff ff48 	bl	8001fbc <set_motor_position>
			set_motor_position(RING_FINGER, FINGER_CLOSE_POSITION);
 800212c:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8002130:	2002      	movs	r0, #2
 8002132:	f7ff ff43 	bl	8001fbc <set_motor_position>
			set_motor_position(MIDDLE_FINGER, FINGER_OPEN_POSITION);
 8002136:	21fa      	movs	r1, #250	; 0xfa
 8002138:	2003      	movs	r0, #3
 800213a:	f7ff ff3f 	bl	8001fbc <set_motor_position>
			set_motor_position(INDEX_FINGER, FINGER_OPEN_POSITION);
 800213e:	21fa      	movs	r1, #250	; 0xfa
 8002140:	2004      	movs	r0, #4
 8002142:	f7ff ff3b 	bl	8001fbc <set_motor_position>
			break;
 8002146:	e078      	b.n	800223a <set_hand_position+0x152>
		case FIST:
			set_motor_position(THUMB_FINGER, FINGER_CLOSE_POSITION);
 8002148:	f240 51dc 	movw	r1, #1500	; 0x5dc
 800214c:	2000      	movs	r0, #0
 800214e:	f7ff ff35 	bl	8001fbc <set_motor_position>
			set_motor_position(LITTLE_FINGER, FINGER_CLOSE_POSITION);
 8002152:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8002156:	2001      	movs	r0, #1
 8002158:	f7ff ff30 	bl	8001fbc <set_motor_position>
			set_motor_position(RING_FINGER, FINGER_CLOSE_POSITION);
 800215c:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8002160:	2002      	movs	r0, #2
 8002162:	f7ff ff2b 	bl	8001fbc <set_motor_position>
			set_motor_position(MIDDLE_FINGER, FINGER_CLOSE_POSITION);
 8002166:	f240 51dc 	movw	r1, #1500	; 0x5dc
 800216a:	2003      	movs	r0, #3
 800216c:	f7ff ff26 	bl	8001fbc <set_motor_position>
			set_motor_position(INDEX_FINGER, FINGER_CLOSE_POSITION);
 8002170:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8002174:	2004      	movs	r0, #4
 8002176:	f7ff ff21 	bl	8001fbc <set_motor_position>
				break;
 800217a:	e05e      	b.n	800223a <set_hand_position+0x152>
		case ROCK:
			set_motor_position(THUMB_FINGER, FINGER_OPEN_POSITION);
 800217c:	21fa      	movs	r1, #250	; 0xfa
 800217e:	2000      	movs	r0, #0
 8002180:	f7ff ff1c 	bl	8001fbc <set_motor_position>
			set_motor_position(LITTLE_FINGER, FINGER_OPEN_POSITION);
 8002184:	21fa      	movs	r1, #250	; 0xfa
 8002186:	2001      	movs	r0, #1
 8002188:	f7ff ff18 	bl	8001fbc <set_motor_position>
			set_motor_position(RING_FINGER, FINGER_CLOSE_POSITION);
 800218c:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8002190:	2002      	movs	r0, #2
 8002192:	f7ff ff13 	bl	8001fbc <set_motor_position>
			set_motor_position(MIDDLE_FINGER, FINGER_CLOSE_POSITION);
 8002196:	f240 51dc 	movw	r1, #1500	; 0x5dc
 800219a:	2003      	movs	r0, #3
 800219c:	f7ff ff0e 	bl	8001fbc <set_motor_position>
			set_motor_position(INDEX_FINGER, FINGER_OPEN_POSITION);
 80021a0:	21fa      	movs	r1, #250	; 0xfa
 80021a2:	2004      	movs	r0, #4
 80021a4:	f7ff ff0a 	bl	8001fbc <set_motor_position>
				break;
 80021a8:	e047      	b.n	800223a <set_hand_position+0x152>
		case FUCK:
			set_motor_position(THUMB_FINGER, FINGER_CLOSE_POSITION);
 80021aa:	f240 51dc 	movw	r1, #1500	; 0x5dc
 80021ae:	2000      	movs	r0, #0
 80021b0:	f7ff ff04 	bl	8001fbc <set_motor_position>
			set_motor_position(LITTLE_FINGER, FINGER_CLOSE_POSITION);
 80021b4:	f240 51dc 	movw	r1, #1500	; 0x5dc
 80021b8:	2001      	movs	r0, #1
 80021ba:	f7ff feff 	bl	8001fbc <set_motor_position>
			set_motor_position(RING_FINGER, FINGER_CLOSE_POSITION);
 80021be:	f240 51dc 	movw	r1, #1500	; 0x5dc
 80021c2:	2002      	movs	r0, #2
 80021c4:	f7ff fefa 	bl	8001fbc <set_motor_position>
			set_motor_position(MIDDLE_FINGER, FINGER_OPEN_POSITION);
 80021c8:	21fa      	movs	r1, #250	; 0xfa
 80021ca:	2003      	movs	r0, #3
 80021cc:	f7ff fef6 	bl	8001fbc <set_motor_position>
			set_motor_position(INDEX_FINGER, FINGER_CLOSE_POSITION);
 80021d0:	f240 51dc 	movw	r1, #1500	; 0x5dc
 80021d4:	2004      	movs	r0, #4
 80021d6:	f7ff fef1 	bl	8001fbc <set_motor_position>
				break;
 80021da:	e02e      	b.n	800223a <set_hand_position+0x152>
		case THUMB:
			set_motor_position(THUMB_FINGER, FINGER_OPEN_POSITION);
 80021dc:	21fa      	movs	r1, #250	; 0xfa
 80021de:	2000      	movs	r0, #0
 80021e0:	f7ff feec 	bl	8001fbc <set_motor_position>
			set_motor_position(LITTLE_FINGER, FINGER_CLOSE_POSITION);
 80021e4:	f240 51dc 	movw	r1, #1500	; 0x5dc
 80021e8:	2001      	movs	r0, #1
 80021ea:	f7ff fee7 	bl	8001fbc <set_motor_position>
			set_motor_position(RING_FINGER, FINGER_CLOSE_POSITION);
 80021ee:	f240 51dc 	movw	r1, #1500	; 0x5dc
 80021f2:	2002      	movs	r0, #2
 80021f4:	f7ff fee2 	bl	8001fbc <set_motor_position>
			set_motor_position(MIDDLE_FINGER, FINGER_CLOSE_POSITION);
 80021f8:	f240 51dc 	movw	r1, #1500	; 0x5dc
 80021fc:	2003      	movs	r0, #3
 80021fe:	f7ff fedd 	bl	8001fbc <set_motor_position>
			set_motor_position(INDEX_FINGER, FINGER_CLOSE_POSITION);
 8002202:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8002206:	2004      	movs	r0, #4
 8002208:	f7ff fed8 	bl	8001fbc <set_motor_position>
				break;
 800220c:	e015      	b.n	800223a <set_hand_position+0x152>
		case OPEN:
			set_motor_position(THUMB_FINGER, FINGER_OPEN_POSITION);
 800220e:	21fa      	movs	r1, #250	; 0xfa
 8002210:	2000      	movs	r0, #0
 8002212:	f7ff fed3 	bl	8001fbc <set_motor_position>
			set_motor_position(LITTLE_FINGER, FINGER_OPEN_POSITION);
 8002216:	21fa      	movs	r1, #250	; 0xfa
 8002218:	2001      	movs	r0, #1
 800221a:	f7ff fecf 	bl	8001fbc <set_motor_position>
			set_motor_position(RING_FINGER, FINGER_OPEN_POSITION);
 800221e:	21fa      	movs	r1, #250	; 0xfa
 8002220:	2002      	movs	r0, #2
 8002222:	f7ff fecb 	bl	8001fbc <set_motor_position>
			set_motor_position(MIDDLE_FINGER, FINGER_OPEN_POSITION);
 8002226:	21fa      	movs	r1, #250	; 0xfa
 8002228:	2003      	movs	r0, #3
 800222a:	f7ff fec7 	bl	8001fbc <set_motor_position>
			set_motor_position(INDEX_FINGER, FINGER_OPEN_POSITION);
 800222e:	21fa      	movs	r1, #250	; 0xfa
 8002230:	2004      	movs	r0, #4
 8002232:	f7ff fec3 	bl	8001fbc <set_motor_position>
				break;
 8002236:	e000      	b.n	800223a <set_hand_position+0x152>
		default:
			break;
 8002238:	bf00      	nop
	}
}
 800223a:	bf00      	nop
 800223c:	3708      	adds	r7, #8
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop

08002244 <UI_Init>:

uint8_t rx_buffer_size = 4;
uint8_t buffer[MESSAGE_SIZE];
uint8_t rx_index = 0;

void UI_Init(void){
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0

	HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002248:	2200      	movs	r2, #0
 800224a:	2105      	movs	r1, #5
 800224c:	2026      	movs	r0, #38	; 0x26
 800224e:	f000 fdd4 	bl	8002dfa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002252:	2026      	movs	r0, #38	; 0x26
 8002254:	f000 fded 	bl	8002e32 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&huart2, buffer, MESSAGE_SIZE);
 8002258:	2204      	movs	r2, #4
 800225a:	4903      	ldr	r1, [pc, #12]	; (8002268 <UI_Init+0x24>)
 800225c:	4803      	ldr	r0, [pc, #12]	; (800226c <UI_Init+0x28>)
 800225e:	f001 fdaa 	bl	8003db6 <HAL_UART_Receive_IT>
}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	200005fc 	.word	0x200005fc
 800226c:	20000330 	.word	0x20000330

08002270 <UARTReceiveTask>:

void UARTReceiveTask(void const *argument){
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
    uint8_t motor_id;
    uint16_t value;

	for(;;)
	{
		if (xQueueReceive(xQueue, &message, portMAX_DELAY))
 8002278:	4b3c      	ldr	r3, [pc, #240]	; (800236c <UARTReceiveTask+0xfc>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f107 0108 	add.w	r1, r7, #8
 8002280:	f04f 32ff 	mov.w	r2, #4294967295
 8002284:	4618      	mov	r0, r3
 8002286:	f003 f849 	bl	800531c <xQueueReceive>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d0f3      	beq.n	8002278 <UARTReceiveTask+0x8>
	    {
	    	command = message[0];
 8002290:	7a3b      	ldrb	r3, [r7, #8]
 8002292:	73fb      	strb	r3, [r7, #15]
	    	motor_id = message[1];
 8002294:	7a7b      	ldrb	r3, [r7, #9]
 8002296:	73bb      	strb	r3, [r7, #14]
	    	value = ( ( (uint16_t) message[2] ) << 8) | (uint16_t) message[3];
 8002298:	7abb      	ldrb	r3, [r7, #10]
 800229a:	021b      	lsls	r3, r3, #8
 800229c:	b21a      	sxth	r2, r3
 800229e:	7afb      	ldrb	r3, [r7, #11]
 80022a0:	b21b      	sxth	r3, r3
 80022a2:	4313      	orrs	r3, r2
 80022a4:	b21b      	sxth	r3, r3
 80022a6:	81bb      	strh	r3, [r7, #12]

	        switch(command) {
 80022a8:	7bfb      	ldrb	r3, [r7, #15]
 80022aa:	3b01      	subs	r3, #1
 80022ac:	2b14      	cmp	r3, #20
 80022ae:	d85a      	bhi.n	8002366 <UARTReceiveTask+0xf6>
 80022b0:	a201      	add	r2, pc, #4	; (adr r2, 80022b8 <UARTReceiveTask+0x48>)
 80022b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022b6:	bf00      	nop
 80022b8:	0800230d 	.word	0x0800230d
 80022bc:	0800231b 	.word	0x0800231b
 80022c0:	08002329 	.word	0x08002329
 80022c4:	08002367 	.word	0x08002367
 80022c8:	08002367 	.word	0x08002367
 80022cc:	08002367 	.word	0x08002367
 80022d0:	08002367 	.word	0x08002367
 80022d4:	08002367 	.word	0x08002367
 80022d8:	08002367 	.word	0x08002367
 80022dc:	08002367 	.word	0x08002367
 80022e0:	08002367 	.word	0x08002367
 80022e4:	08002367 	.word	0x08002367
 80022e8:	08002367 	.word	0x08002367
 80022ec:	08002367 	.word	0x08002367
 80022f0:	08002367 	.word	0x08002367
 80022f4:	08002337 	.word	0x08002337
 80022f8:	0800233f 	.word	0x0800233f
 80022fc:	08002347 	.word	0x08002347
 8002300:	0800234f 	.word	0x0800234f
 8002304:	08002357 	.word	0x08002357
 8002308:	0800235f 	.word	0x0800235f
	            case COMMAND_SET_MOTOR_POSITION:
	                set_motor_position(motor_id, value);
 800230c:	89ba      	ldrh	r2, [r7, #12]
 800230e:	7bbb      	ldrb	r3, [r7, #14]
 8002310:	4611      	mov	r1, r2
 8002312:	4618      	mov	r0, r3
 8002314:	f7ff fe52 	bl	8001fbc <set_motor_position>
	                break;
 8002318:	e026      	b.n	8002368 <UARTReceiveTask+0xf8>

	            case COMMAND_SET_MOTOR_SPEED:
	                set_motor_speed(motor_id, value);
 800231a:	89ba      	ldrh	r2, [r7, #12]
 800231c:	7bbb      	ldrb	r3, [r7, #14]
 800231e:	4611      	mov	r1, r2
 8002320:	4618      	mov	r0, r3
 8002322:	f7ff fe75 	bl	8002010 <set_motor_speed>
	                break;
 8002326:	e01f      	b.n	8002368 <UARTReceiveTask+0xf8>

	            case COMMAND_SET_MOTOR_ACCELERATION:
	                set_motor_acceleration(motor_id, value);
 8002328:	89ba      	ldrh	r2, [r7, #12]
 800232a:	7bbb      	ldrb	r3, [r7, #14]
 800232c:	4611      	mov	r1, r2
 800232e:	4618      	mov	r0, r3
 8002330:	f7ff feb4 	bl	800209c <set_motor_acceleration>
	                break;
 8002334:	e018      	b.n	8002368 <UARTReceiveTask+0xf8>

	            case COMMAND_HAND_POSITION_POINTING:
	    		   set_hand_position(POINTING);
 8002336:	2010      	movs	r0, #16
 8002338:	f7ff fed6 	bl	80020e8 <set_hand_position>
	    		   break;
 800233c:	e014      	b.n	8002368 <UARTReceiveTask+0xf8>
	    	   case COMMAND_HAND_POSITION_FIST:
	    		   set_hand_position(FIST);
 800233e:	2011      	movs	r0, #17
 8002340:	f7ff fed2 	bl	80020e8 <set_hand_position>
	    		   break;
 8002344:	e010      	b.n	8002368 <UARTReceiveTask+0xf8>

	    	   case COMMAND_HAND_POSITION_ROCK:
	    		   set_hand_position(ROCK);
 8002346:	2012      	movs	r0, #18
 8002348:	f7ff fece 	bl	80020e8 <set_hand_position>
	    		   break;
 800234c:	e00c      	b.n	8002368 <UARTReceiveTask+0xf8>

	    	   case COMMAND_HAND_POSITION_FUCK:
	    		   set_hand_position(FUCK);
 800234e:	2013      	movs	r0, #19
 8002350:	f7ff feca 	bl	80020e8 <set_hand_position>
	    		   break;
 8002354:	e008      	b.n	8002368 <UARTReceiveTask+0xf8>

	    	   case COMMAND_HAND_POSITION_THUMB:
	    		   set_hand_position(THUMB);
 8002356:	2014      	movs	r0, #20
 8002358:	f7ff fec6 	bl	80020e8 <set_hand_position>
	    		   break;
 800235c:	e004      	b.n	8002368 <UARTReceiveTask+0xf8>

	    	   case COMMAND_HAND_POSITION_OPEN:
	    		   set_hand_position(OPEN);
 800235e:	2015      	movs	r0, #21
 8002360:	f7ff fec2 	bl	80020e8 <set_hand_position>
	    		   break;
 8002364:	e000      	b.n	8002368 <UARTReceiveTask+0xf8>

	            default:
	                // Unknown command
	                break;
 8002366:	bf00      	nop
		if (xQueueReceive(xQueue, &message, portMAX_DELAY))
 8002368:	e786      	b.n	8002278 <UARTReceiveTask+0x8>
 800236a:	bf00      	nop
 800236c:	200003c4 	.word	0x200003c4

08002370 <UARTReceiveTaskInit>:
	        }
	    }
	  }
}

void UARTReceiveTaskInit(void){
 8002370:	b580      	push	{r7, lr}
 8002372:	b084      	sub	sp, #16
 8002374:	af02      	add	r7, sp, #8

	TaskFunction_t UARTTask = UARTReceiveTask;
 8002376:	4b08      	ldr	r3, [pc, #32]	; (8002398 <UARTReceiveTaskInit+0x28>)
 8002378:	607b      	str	r3, [r7, #4]

	xTaskCreate(UARTTask,
 800237a:	2300      	movs	r3, #0
 800237c:	9301      	str	r3, [sp, #4]
 800237e:	2301      	movs	r3, #1
 8002380:	9300      	str	r3, [sp, #0]
 8002382:	2300      	movs	r3, #0
 8002384:	2280      	movs	r2, #128	; 0x80
 8002386:	4905      	ldr	r1, [pc, #20]	; (800239c <UARTReceiveTaskInit+0x2c>)
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f003 fb38 	bl	80059fe <xTaskCreate>
				"UART Task",
				128,
				NULL,//(void *) &hadc1
				tskIDLE_PRIORITY + 1,
				NULL );
}
 800238e:	bf00      	nop
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	08002271 	.word	0x08002271
 800239c:	08009038 	.word	0x08009038

080023a0 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_IRQn 0 */

	if (USART2->SR & USART_SR_RXNE)  // Check if data is available to read
 80023a4:	4b12      	ldr	r3, [pc, #72]	; (80023f0 <USART2_IRQHandler+0x50>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0320 	and.w	r3, r3, #32
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d01c      	beq.n	80023ea <USART2_IRQHandler+0x4a>
	    {
			buffer[rx_index++] = (uint8_t)(USART2->DR);  // Read data
 80023b0:	4b0f      	ldr	r3, [pc, #60]	; (80023f0 <USART2_IRQHandler+0x50>)
 80023b2:	6859      	ldr	r1, [r3, #4]
 80023b4:	4b0f      	ldr	r3, [pc, #60]	; (80023f4 <USART2_IRQHandler+0x54>)
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	1c5a      	adds	r2, r3, #1
 80023ba:	b2d0      	uxtb	r0, r2
 80023bc:	4a0d      	ldr	r2, [pc, #52]	; (80023f4 <USART2_IRQHandler+0x54>)
 80023be:	7010      	strb	r0, [r2, #0]
 80023c0:	461a      	mov	r2, r3
 80023c2:	b2c9      	uxtb	r1, r1
 80023c4:	4b0c      	ldr	r3, [pc, #48]	; (80023f8 <USART2_IRQHandler+0x58>)
 80023c6:	5499      	strb	r1, [r3, r2]

	        if (rx_index >= MESSAGE_SIZE)  // If 10 bytes have been read, reset the index or do other processing
 80023c8:	4b0a      	ldr	r3, [pc, #40]	; (80023f4 <USART2_IRQHandler+0x54>)
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	2b03      	cmp	r3, #3
 80023ce:	d90c      	bls.n	80023ea <USART2_IRQHandler+0x4a>
	        {
	        	rx_index = 0;
 80023d0:	4b08      	ldr	r3, [pc, #32]	; (80023f4 <USART2_IRQHandler+0x54>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	701a      	strb	r2, [r3, #0]
	        	xQueueSendFromISR(xQueue, buffer, pdFALSE);
 80023d6:	4b09      	ldr	r3, [pc, #36]	; (80023fc <USART2_IRQHandler+0x5c>)
 80023d8:	6818      	ldr	r0, [r3, #0]
 80023da:	2300      	movs	r3, #0
 80023dc:	2200      	movs	r2, #0
 80023de:	4906      	ldr	r1, [pc, #24]	; (80023f8 <USART2_IRQHandler+0x58>)
 80023e0:	f002 ff00 	bl	80051e4 <xQueueGenericSendFromISR>
	        	HAL_UART_IRQHandler(&huart2);
 80023e4:	4806      	ldr	r0, [pc, #24]	; (8002400 <USART2_IRQHandler+0x60>)
 80023e6:	f001 fd17 	bl	8003e18 <HAL_UART_IRQHandler>
  /* USER CODE END USART2_IRQn 0 */

  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80023ea:	bf00      	nop
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	40004400 	.word	0x40004400
 80023f4:	20000600 	.word	0x20000600
 80023f8:	200005fc 	.word	0x200005fc
 80023fc:	200003c4 	.word	0x200003c4
 8002400:	20000330 	.word	0x20000330

08002404 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002408:	4b0e      	ldr	r3, [pc, #56]	; (8002444 <HAL_Init+0x40>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a0d      	ldr	r2, [pc, #52]	; (8002444 <HAL_Init+0x40>)
 800240e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002412:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002414:	4b0b      	ldr	r3, [pc, #44]	; (8002444 <HAL_Init+0x40>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a0a      	ldr	r2, [pc, #40]	; (8002444 <HAL_Init+0x40>)
 800241a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800241e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002420:	4b08      	ldr	r3, [pc, #32]	; (8002444 <HAL_Init+0x40>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a07      	ldr	r2, [pc, #28]	; (8002444 <HAL_Init+0x40>)
 8002426:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800242a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800242c:	2003      	movs	r0, #3
 800242e:	f000 fcd9 	bl	8002de4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002432:	200f      	movs	r0, #15
 8002434:	f000 f808 	bl	8002448 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002438:	f7fe ff20 	bl	800127c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	40023c00 	.word	0x40023c00

08002448 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002450:	4b12      	ldr	r3, [pc, #72]	; (800249c <HAL_InitTick+0x54>)
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	4b12      	ldr	r3, [pc, #72]	; (80024a0 <HAL_InitTick+0x58>)
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	4619      	mov	r1, r3
 800245a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800245e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002462:	fbb2 f3f3 	udiv	r3, r2, r3
 8002466:	4618      	mov	r0, r3
 8002468:	f000 fcf1 	bl	8002e4e <HAL_SYSTICK_Config>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d001      	beq.n	8002476 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e00e      	b.n	8002494 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2b0f      	cmp	r3, #15
 800247a:	d80a      	bhi.n	8002492 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800247c:	2200      	movs	r2, #0
 800247e:	6879      	ldr	r1, [r7, #4]
 8002480:	f04f 30ff 	mov.w	r0, #4294967295
 8002484:	f000 fcb9 	bl	8002dfa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002488:	4a06      	ldr	r2, [pc, #24]	; (80024a4 <HAL_InitTick+0x5c>)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800248e:	2300      	movs	r3, #0
 8002490:	e000      	b.n	8002494 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
}
 8002494:	4618      	mov	r0, r3
 8002496:	3708      	adds	r7, #8
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	20000000 	.word	0x20000000
 80024a0:	2000000c 	.word	0x2000000c
 80024a4:	20000008 	.word	0x20000008

080024a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024ac:	4b06      	ldr	r3, [pc, #24]	; (80024c8 <HAL_IncTick+0x20>)
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	461a      	mov	r2, r3
 80024b2:	4b06      	ldr	r3, [pc, #24]	; (80024cc <HAL_IncTick+0x24>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4413      	add	r3, r2
 80024b8:	4a04      	ldr	r2, [pc, #16]	; (80024cc <HAL_IncTick+0x24>)
 80024ba:	6013      	str	r3, [r2, #0]
}
 80024bc:	bf00      	nop
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	2000000c 	.word	0x2000000c
 80024cc:	20000604 	.word	0x20000604

080024d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  return uwTick;
 80024d4:	4b03      	ldr	r3, [pc, #12]	; (80024e4 <HAL_GetTick+0x14>)
 80024d6:	681b      	ldr	r3, [r3, #0]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	20000604 	.word	0x20000604

080024e8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024f0:	2300      	movs	r3, #0
 80024f2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e033      	b.n	8002566 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002502:	2b00      	cmp	r3, #0
 8002504:	d109      	bne.n	800251a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f7fe fee4 	bl	80012d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2200      	movs	r2, #0
 8002510:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2200      	movs	r2, #0
 8002516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251e:	f003 0310 	and.w	r3, r3, #16
 8002522:	2b00      	cmp	r3, #0
 8002524:	d118      	bne.n	8002558 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800252e:	f023 0302 	bic.w	r3, r3, #2
 8002532:	f043 0202 	orr.w	r2, r3, #2
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f000 fa86 	bl	8002a4c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254a:	f023 0303 	bic.w	r3, r3, #3
 800254e:	f043 0201 	orr.w	r2, r3, #1
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	641a      	str	r2, [r3, #64]	; 0x40
 8002556:	e001      	b.n	800255c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2200      	movs	r2, #0
 8002560:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002564:	7bfb      	ldrb	r3, [r7, #15]
}
 8002566:	4618      	mov	r0, r3
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
	...

08002570 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002578:	2300      	movs	r3, #0
 800257a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002582:	2b01      	cmp	r3, #1
 8002584:	d101      	bne.n	800258a <HAL_ADC_Start+0x1a>
 8002586:	2302      	movs	r3, #2
 8002588:	e097      	b.n	80026ba <HAL_ADC_Start+0x14a>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2201      	movs	r2, #1
 800258e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	f003 0301 	and.w	r3, r3, #1
 800259c:	2b01      	cmp	r3, #1
 800259e:	d018      	beq.n	80025d2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	689a      	ldr	r2, [r3, #8]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f042 0201 	orr.w	r2, r2, #1
 80025ae:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80025b0:	4b45      	ldr	r3, [pc, #276]	; (80026c8 <HAL_ADC_Start+0x158>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a45      	ldr	r2, [pc, #276]	; (80026cc <HAL_ADC_Start+0x15c>)
 80025b6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ba:	0c9a      	lsrs	r2, r3, #18
 80025bc:	4613      	mov	r3, r2
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	4413      	add	r3, r2
 80025c2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80025c4:	e002      	b.n	80025cc <HAL_ADC_Start+0x5c>
    {
      counter--;
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	3b01      	subs	r3, #1
 80025ca:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d1f9      	bne.n	80025c6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	f003 0301 	and.w	r3, r3, #1
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d15f      	bne.n	80026a0 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80025e8:	f023 0301 	bic.w	r3, r3, #1
 80025ec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d007      	beq.n	8002612 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002606:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800260a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002616:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800261a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800261e:	d106      	bne.n	800262e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002624:	f023 0206 	bic.w	r2, r3, #6
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	645a      	str	r2, [r3, #68]	; 0x44
 800262c:	e002      	b.n	8002634 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800263c:	4b24      	ldr	r3, [pc, #144]	; (80026d0 <HAL_ADC_Start+0x160>)
 800263e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002648:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	f003 031f 	and.w	r3, r3, #31
 8002652:	2b00      	cmp	r3, #0
 8002654:	d10f      	bne.n	8002676 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d129      	bne.n	80026b8 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	689a      	ldr	r2, [r3, #8]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002672:	609a      	str	r2, [r3, #8]
 8002674:	e020      	b.n	80026b8 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a16      	ldr	r2, [pc, #88]	; (80026d4 <HAL_ADC_Start+0x164>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d11b      	bne.n	80026b8 <HAL_ADC_Start+0x148>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d114      	bne.n	80026b8 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	689a      	ldr	r2, [r3, #8]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800269c:	609a      	str	r2, [r3, #8]
 800269e:	e00b      	b.n	80026b8 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a4:	f043 0210 	orr.w	r2, r3, #16
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b0:	f043 0201 	orr.w	r2, r3, #1
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80026b8:	2300      	movs	r3, #0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3714      	adds	r7, #20
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	20000000 	.word	0x20000000
 80026cc:	431bde83 	.word	0x431bde83
 80026d0:	40012300 	.word	0x40012300
 80026d4:	40012000 	.word	0x40012000

080026d8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80026e2:	2300      	movs	r3, #0
 80026e4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026f4:	d113      	bne.n	800271e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002700:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002704:	d10b      	bne.n	800271e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270a:	f043 0220 	orr.w	r2, r3, #32
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e063      	b.n	80027e6 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800271e:	f7ff fed7 	bl	80024d0 <HAL_GetTick>
 8002722:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002724:	e021      	b.n	800276a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800272c:	d01d      	beq.n	800276a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d007      	beq.n	8002744 <HAL_ADC_PollForConversion+0x6c>
 8002734:	f7ff fecc 	bl	80024d0 <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	683a      	ldr	r2, [r7, #0]
 8002740:	429a      	cmp	r2, r3
 8002742:	d212      	bcs.n	800276a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	2b02      	cmp	r3, #2
 8002750:	d00b      	beq.n	800276a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002756:	f043 0204 	orr.w	r2, r3, #4
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e03d      	b.n	80027e6 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0302 	and.w	r3, r3, #2
 8002774:	2b02      	cmp	r3, #2
 8002776:	d1d6      	bne.n	8002726 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f06f 0212 	mvn.w	r2, #18
 8002780:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002786:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d123      	bne.n	80027e4 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d11f      	bne.n	80027e4 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027aa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d006      	beq.n	80027c0 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d111      	bne.n	80027e4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d105      	bne.n	80027e4 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027dc:	f043 0201 	orr.w	r2, r3, #1
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80027e4:	2300      	movs	r3, #0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3710      	adds	r7, #16
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}

080027ee <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80027ee:	b480      	push	{r7}
 80027f0:	b083      	sub	sp, #12
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002808:	b480      	push	{r7}
 800280a:	b085      	sub	sp, #20
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002812:	2300      	movs	r3, #0
 8002814:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800281c:	2b01      	cmp	r3, #1
 800281e:	d101      	bne.n	8002824 <HAL_ADC_ConfigChannel+0x1c>
 8002820:	2302      	movs	r3, #2
 8002822:	e105      	b.n	8002a30 <HAL_ADC_ConfigChannel+0x228>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2201      	movs	r2, #1
 8002828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2b09      	cmp	r3, #9
 8002832:	d925      	bls.n	8002880 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68d9      	ldr	r1, [r3, #12]
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	b29b      	uxth	r3, r3
 8002840:	461a      	mov	r2, r3
 8002842:	4613      	mov	r3, r2
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	4413      	add	r3, r2
 8002848:	3b1e      	subs	r3, #30
 800284a:	2207      	movs	r2, #7
 800284c:	fa02 f303 	lsl.w	r3, r2, r3
 8002850:	43da      	mvns	r2, r3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	400a      	ands	r2, r1
 8002858:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	68d9      	ldr	r1, [r3, #12]
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	689a      	ldr	r2, [r3, #8]
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	b29b      	uxth	r3, r3
 800286a:	4618      	mov	r0, r3
 800286c:	4603      	mov	r3, r0
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	4403      	add	r3, r0
 8002872:	3b1e      	subs	r3, #30
 8002874:	409a      	lsls	r2, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	430a      	orrs	r2, r1
 800287c:	60da      	str	r2, [r3, #12]
 800287e:	e022      	b.n	80028c6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	6919      	ldr	r1, [r3, #16]
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	b29b      	uxth	r3, r3
 800288c:	461a      	mov	r2, r3
 800288e:	4613      	mov	r3, r2
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	4413      	add	r3, r2
 8002894:	2207      	movs	r2, #7
 8002896:	fa02 f303 	lsl.w	r3, r2, r3
 800289a:	43da      	mvns	r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	400a      	ands	r2, r1
 80028a2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	6919      	ldr	r1, [r3, #16]
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	689a      	ldr	r2, [r3, #8]
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	4618      	mov	r0, r3
 80028b6:	4603      	mov	r3, r0
 80028b8:	005b      	lsls	r3, r3, #1
 80028ba:	4403      	add	r3, r0
 80028bc:	409a      	lsls	r2, r3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	430a      	orrs	r2, r1
 80028c4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	2b06      	cmp	r3, #6
 80028cc:	d824      	bhi.n	8002918 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	685a      	ldr	r2, [r3, #4]
 80028d8:	4613      	mov	r3, r2
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	4413      	add	r3, r2
 80028de:	3b05      	subs	r3, #5
 80028e0:	221f      	movs	r2, #31
 80028e2:	fa02 f303 	lsl.w	r3, r2, r3
 80028e6:	43da      	mvns	r2, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	400a      	ands	r2, r1
 80028ee:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	b29b      	uxth	r3, r3
 80028fc:	4618      	mov	r0, r3
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	685a      	ldr	r2, [r3, #4]
 8002902:	4613      	mov	r3, r2
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	4413      	add	r3, r2
 8002908:	3b05      	subs	r3, #5
 800290a:	fa00 f203 	lsl.w	r2, r0, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	430a      	orrs	r2, r1
 8002914:	635a      	str	r2, [r3, #52]	; 0x34
 8002916:	e04c      	b.n	80029b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	2b0c      	cmp	r3, #12
 800291e:	d824      	bhi.n	800296a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	685a      	ldr	r2, [r3, #4]
 800292a:	4613      	mov	r3, r2
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	4413      	add	r3, r2
 8002930:	3b23      	subs	r3, #35	; 0x23
 8002932:	221f      	movs	r2, #31
 8002934:	fa02 f303 	lsl.w	r3, r2, r3
 8002938:	43da      	mvns	r2, r3
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	400a      	ands	r2, r1
 8002940:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	b29b      	uxth	r3, r3
 800294e:	4618      	mov	r0, r3
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685a      	ldr	r2, [r3, #4]
 8002954:	4613      	mov	r3, r2
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	4413      	add	r3, r2
 800295a:	3b23      	subs	r3, #35	; 0x23
 800295c:	fa00 f203 	lsl.w	r2, r0, r3
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	430a      	orrs	r2, r1
 8002966:	631a      	str	r2, [r3, #48]	; 0x30
 8002968:	e023      	b.n	80029b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685a      	ldr	r2, [r3, #4]
 8002974:	4613      	mov	r3, r2
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	4413      	add	r3, r2
 800297a:	3b41      	subs	r3, #65	; 0x41
 800297c:	221f      	movs	r2, #31
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	43da      	mvns	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	400a      	ands	r2, r1
 800298a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	b29b      	uxth	r3, r3
 8002998:	4618      	mov	r0, r3
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	685a      	ldr	r2, [r3, #4]
 800299e:	4613      	mov	r3, r2
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	4413      	add	r3, r2
 80029a4:	3b41      	subs	r3, #65	; 0x41
 80029a6:	fa00 f203 	lsl.w	r2, r0, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	430a      	orrs	r2, r1
 80029b0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029b2:	4b22      	ldr	r3, [pc, #136]	; (8002a3c <HAL_ADC_ConfigChannel+0x234>)
 80029b4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a21      	ldr	r2, [pc, #132]	; (8002a40 <HAL_ADC_ConfigChannel+0x238>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d109      	bne.n	80029d4 <HAL_ADC_ConfigChannel+0x1cc>
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2b12      	cmp	r3, #18
 80029c6:	d105      	bne.n	80029d4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a19      	ldr	r2, [pc, #100]	; (8002a40 <HAL_ADC_ConfigChannel+0x238>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d123      	bne.n	8002a26 <HAL_ADC_ConfigChannel+0x21e>
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2b10      	cmp	r3, #16
 80029e4:	d003      	beq.n	80029ee <HAL_ADC_ConfigChannel+0x1e6>
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2b11      	cmp	r3, #17
 80029ec:	d11b      	bne.n	8002a26 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2b10      	cmp	r3, #16
 8002a00:	d111      	bne.n	8002a26 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a02:	4b10      	ldr	r3, [pc, #64]	; (8002a44 <HAL_ADC_ConfigChannel+0x23c>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a10      	ldr	r2, [pc, #64]	; (8002a48 <HAL_ADC_ConfigChannel+0x240>)
 8002a08:	fba2 2303 	umull	r2, r3, r2, r3
 8002a0c:	0c9a      	lsrs	r2, r3, #18
 8002a0e:	4613      	mov	r3, r2
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	4413      	add	r3, r2
 8002a14:	005b      	lsls	r3, r3, #1
 8002a16:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002a18:	e002      	b.n	8002a20 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	3b01      	subs	r3, #1
 8002a1e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d1f9      	bne.n	8002a1a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002a2e:	2300      	movs	r3, #0
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3714      	adds	r7, #20
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr
 8002a3c:	40012300 	.word	0x40012300
 8002a40:	40012000 	.word	0x40012000
 8002a44:	20000000 	.word	0x20000000
 8002a48:	431bde83 	.word	0x431bde83

08002a4c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b085      	sub	sp, #20
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a54:	4b79      	ldr	r3, [pc, #484]	; (8002c3c <ADC_Init+0x1f0>)
 8002a56:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	685a      	ldr	r2, [r3, #4]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	431a      	orrs	r2, r3
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	685a      	ldr	r2, [r3, #4]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a80:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	6859      	ldr	r1, [r3, #4]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	691b      	ldr	r3, [r3, #16]
 8002a8c:	021a      	lsls	r2, r3, #8
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	430a      	orrs	r2, r1
 8002a94:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	685a      	ldr	r2, [r3, #4]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002aa4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	6859      	ldr	r1, [r3, #4]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689a      	ldr	r2, [r3, #8]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	430a      	orrs	r2, r1
 8002ab6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	689a      	ldr	r2, [r3, #8]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ac6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	6899      	ldr	r1, [r3, #8]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	68da      	ldr	r2, [r3, #12]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ade:	4a58      	ldr	r2, [pc, #352]	; (8002c40 <ADC_Init+0x1f4>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d022      	beq.n	8002b2a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	689a      	ldr	r2, [r3, #8]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002af2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6899      	ldr	r1, [r3, #8]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	430a      	orrs	r2, r1
 8002b04:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	689a      	ldr	r2, [r3, #8]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002b14:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	6899      	ldr	r1, [r3, #8]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	430a      	orrs	r2, r1
 8002b26:	609a      	str	r2, [r3, #8]
 8002b28:	e00f      	b.n	8002b4a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	689a      	ldr	r2, [r3, #8]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b38:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	689a      	ldr	r2, [r3, #8]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002b48:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	689a      	ldr	r2, [r3, #8]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f022 0202 	bic.w	r2, r2, #2
 8002b58:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	6899      	ldr	r1, [r3, #8]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	7e1b      	ldrb	r3, [r3, #24]
 8002b64:	005a      	lsls	r2, r3, #1
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	430a      	orrs	r2, r1
 8002b6c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d01b      	beq.n	8002bb0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	685a      	ldr	r2, [r3, #4]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b86:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	685a      	ldr	r2, [r3, #4]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002b96:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	6859      	ldr	r1, [r3, #4]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba2:	3b01      	subs	r3, #1
 8002ba4:	035a      	lsls	r2, r3, #13
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	430a      	orrs	r2, r1
 8002bac:	605a      	str	r2, [r3, #4]
 8002bae:	e007      	b.n	8002bc0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	685a      	ldr	r2, [r3, #4]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002bbe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002bce:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	69db      	ldr	r3, [r3, #28]
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	051a      	lsls	r2, r3, #20
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	430a      	orrs	r2, r1
 8002be4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	689a      	ldr	r2, [r3, #8]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002bf4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	6899      	ldr	r1, [r3, #8]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002c02:	025a      	lsls	r2, r3, #9
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	430a      	orrs	r2, r1
 8002c0a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	689a      	ldr	r2, [r3, #8]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	6899      	ldr	r1, [r3, #8]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	695b      	ldr	r3, [r3, #20]
 8002c26:	029a      	lsls	r2, r3, #10
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	430a      	orrs	r2, r1
 8002c2e:	609a      	str	r2, [r3, #8]
}
 8002c30:	bf00      	nop
 8002c32:	3714      	adds	r7, #20
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr
 8002c3c:	40012300 	.word	0x40012300
 8002c40:	0f000001 	.word	0x0f000001

08002c44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b085      	sub	sp, #20
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f003 0307 	and.w	r3, r3, #7
 8002c52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c54:	4b0c      	ldr	r3, [pc, #48]	; (8002c88 <__NVIC_SetPriorityGrouping+0x44>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c5a:	68ba      	ldr	r2, [r7, #8]
 8002c5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c60:	4013      	ands	r3, r2
 8002c62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c76:	4a04      	ldr	r2, [pc, #16]	; (8002c88 <__NVIC_SetPriorityGrouping+0x44>)
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	60d3      	str	r3, [r2, #12]
}
 8002c7c:	bf00      	nop
 8002c7e:	3714      	adds	r7, #20
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr
 8002c88:	e000ed00 	.word	0xe000ed00

08002c8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c90:	4b04      	ldr	r3, [pc, #16]	; (8002ca4 <__NVIC_GetPriorityGrouping+0x18>)
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	0a1b      	lsrs	r3, r3, #8
 8002c96:	f003 0307 	and.w	r3, r3, #7
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr
 8002ca4:	e000ed00 	.word	0xe000ed00

08002ca8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	4603      	mov	r3, r0
 8002cb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	db0b      	blt.n	8002cd2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cba:	79fb      	ldrb	r3, [r7, #7]
 8002cbc:	f003 021f 	and.w	r2, r3, #31
 8002cc0:	4907      	ldr	r1, [pc, #28]	; (8002ce0 <__NVIC_EnableIRQ+0x38>)
 8002cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cc6:	095b      	lsrs	r3, r3, #5
 8002cc8:	2001      	movs	r0, #1
 8002cca:	fa00 f202 	lsl.w	r2, r0, r2
 8002cce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002cd2:	bf00      	nop
 8002cd4:	370c      	adds	r7, #12
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	e000e100 	.word	0xe000e100

08002ce4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	4603      	mov	r3, r0
 8002cec:	6039      	str	r1, [r7, #0]
 8002cee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	db0a      	blt.n	8002d0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	b2da      	uxtb	r2, r3
 8002cfc:	490c      	ldr	r1, [pc, #48]	; (8002d30 <__NVIC_SetPriority+0x4c>)
 8002cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d02:	0112      	lsls	r2, r2, #4
 8002d04:	b2d2      	uxtb	r2, r2
 8002d06:	440b      	add	r3, r1
 8002d08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d0c:	e00a      	b.n	8002d24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	b2da      	uxtb	r2, r3
 8002d12:	4908      	ldr	r1, [pc, #32]	; (8002d34 <__NVIC_SetPriority+0x50>)
 8002d14:	79fb      	ldrb	r3, [r7, #7]
 8002d16:	f003 030f 	and.w	r3, r3, #15
 8002d1a:	3b04      	subs	r3, #4
 8002d1c:	0112      	lsls	r2, r2, #4
 8002d1e:	b2d2      	uxtb	r2, r2
 8002d20:	440b      	add	r3, r1
 8002d22:	761a      	strb	r2, [r3, #24]
}
 8002d24:	bf00      	nop
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr
 8002d30:	e000e100 	.word	0xe000e100
 8002d34:	e000ed00 	.word	0xe000ed00

08002d38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b089      	sub	sp, #36	; 0x24
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	60b9      	str	r1, [r7, #8]
 8002d42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f003 0307 	and.w	r3, r3, #7
 8002d4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	f1c3 0307 	rsb	r3, r3, #7
 8002d52:	2b04      	cmp	r3, #4
 8002d54:	bf28      	it	cs
 8002d56:	2304      	movcs	r3, #4
 8002d58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	3304      	adds	r3, #4
 8002d5e:	2b06      	cmp	r3, #6
 8002d60:	d902      	bls.n	8002d68 <NVIC_EncodePriority+0x30>
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	3b03      	subs	r3, #3
 8002d66:	e000      	b.n	8002d6a <NVIC_EncodePriority+0x32>
 8002d68:	2300      	movs	r3, #0
 8002d6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d70:	69bb      	ldr	r3, [r7, #24]
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	43da      	mvns	r2, r3
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	401a      	ands	r2, r3
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d80:	f04f 31ff 	mov.w	r1, #4294967295
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	fa01 f303 	lsl.w	r3, r1, r3
 8002d8a:	43d9      	mvns	r1, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d90:	4313      	orrs	r3, r2
         );
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3724      	adds	r7, #36	; 0x24
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr
	...

08002da0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	3b01      	subs	r3, #1
 8002dac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002db0:	d301      	bcc.n	8002db6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002db2:	2301      	movs	r3, #1
 8002db4:	e00f      	b.n	8002dd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002db6:	4a0a      	ldr	r2, [pc, #40]	; (8002de0 <SysTick_Config+0x40>)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	3b01      	subs	r3, #1
 8002dbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002dbe:	210f      	movs	r1, #15
 8002dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8002dc4:	f7ff ff8e 	bl	8002ce4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002dc8:	4b05      	ldr	r3, [pc, #20]	; (8002de0 <SysTick_Config+0x40>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002dce:	4b04      	ldr	r3, [pc, #16]	; (8002de0 <SysTick_Config+0x40>)
 8002dd0:	2207      	movs	r2, #7
 8002dd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002dd4:	2300      	movs	r3, #0
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3708      	adds	r7, #8
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	e000e010 	.word	0xe000e010

08002de4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	f7ff ff29 	bl	8002c44 <__NVIC_SetPriorityGrouping>
}
 8002df2:	bf00      	nop
 8002df4:	3708      	adds	r7, #8
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b086      	sub	sp, #24
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	4603      	mov	r3, r0
 8002e02:	60b9      	str	r1, [r7, #8]
 8002e04:	607a      	str	r2, [r7, #4]
 8002e06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e0c:	f7ff ff3e 	bl	8002c8c <__NVIC_GetPriorityGrouping>
 8002e10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	68b9      	ldr	r1, [r7, #8]
 8002e16:	6978      	ldr	r0, [r7, #20]
 8002e18:	f7ff ff8e 	bl	8002d38 <NVIC_EncodePriority>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e22:	4611      	mov	r1, r2
 8002e24:	4618      	mov	r0, r3
 8002e26:	f7ff ff5d 	bl	8002ce4 <__NVIC_SetPriority>
}
 8002e2a:	bf00      	nop
 8002e2c:	3718      	adds	r7, #24
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}

08002e32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e32:	b580      	push	{r7, lr}
 8002e34:	b082      	sub	sp, #8
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	4603      	mov	r3, r0
 8002e3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7ff ff31 	bl	8002ca8 <__NVIC_EnableIRQ>
}
 8002e46:	bf00      	nop
 8002e48:	3708      	adds	r7, #8
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}

08002e4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e4e:	b580      	push	{r7, lr}
 8002e50:	b082      	sub	sp, #8
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f7ff ffa2 	bl	8002da0 <SysTick_Config>
 8002e5c:	4603      	mov	r3, r0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3708      	adds	r7, #8
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}

08002e66 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e66:	b580      	push	{r7, lr}
 8002e68:	b084      	sub	sp, #16
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e72:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e74:	f7ff fb2c 	bl	80024d0 <HAL_GetTick>
 8002e78:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d008      	beq.n	8002e98 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2280      	movs	r2, #128	; 0x80
 8002e8a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e052      	b.n	8002f3e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f022 0216 	bic.w	r2, r2, #22
 8002ea6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	695a      	ldr	r2, [r3, #20]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002eb6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d103      	bne.n	8002ec8 <HAL_DMA_Abort+0x62>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d007      	beq.n	8002ed8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f022 0208 	bic.w	r2, r2, #8
 8002ed6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f022 0201 	bic.w	r2, r2, #1
 8002ee6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ee8:	e013      	b.n	8002f12 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002eea:	f7ff faf1 	bl	80024d0 <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	2b05      	cmp	r3, #5
 8002ef6:	d90c      	bls.n	8002f12 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2220      	movs	r2, #32
 8002efc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2203      	movs	r2, #3
 8002f02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e015      	b.n	8002f3e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0301 	and.w	r3, r3, #1
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d1e4      	bne.n	8002eea <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f24:	223f      	movs	r2, #63	; 0x3f
 8002f26:	409a      	lsls	r2, r3
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002f3c:	2300      	movs	r3, #0
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3710      	adds	r7, #16
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}

08002f46 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f46:	b480      	push	{r7}
 8002f48:	b083      	sub	sp, #12
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d004      	beq.n	8002f64 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2280      	movs	r2, #128	; 0x80
 8002f5e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e00c      	b.n	8002f7e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2205      	movs	r2, #5
 8002f68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f022 0201 	bic.w	r2, r2, #1
 8002f7a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f7c:	2300      	movs	r3, #0
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	370c      	adds	r7, #12
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
	...

08002f8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b089      	sub	sp, #36	; 0x24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f96:	2300      	movs	r3, #0
 8002f98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	61fb      	str	r3, [r7, #28]
 8002fa6:	e159      	b.n	800325c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002fa8:	2201      	movs	r2, #1
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	697a      	ldr	r2, [r7, #20]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002fbc:	693a      	ldr	r2, [r7, #16]
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	f040 8148 	bne.w	8003256 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	f003 0303 	and.w	r3, r3, #3
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d005      	beq.n	8002fde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d130      	bne.n	8003040 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	2203      	movs	r2, #3
 8002fea:	fa02 f303 	lsl.w	r3, r2, r3
 8002fee:	43db      	mvns	r3, r3
 8002ff0:	69ba      	ldr	r2, [r7, #24]
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	68da      	ldr	r2, [r3, #12]
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	005b      	lsls	r3, r3, #1
 8002ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8003002:	69ba      	ldr	r2, [r7, #24]
 8003004:	4313      	orrs	r3, r2
 8003006:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	69ba      	ldr	r2, [r7, #24]
 800300c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003014:	2201      	movs	r2, #1
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	fa02 f303 	lsl.w	r3, r2, r3
 800301c:	43db      	mvns	r3, r3
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	4013      	ands	r3, r2
 8003022:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	091b      	lsrs	r3, r3, #4
 800302a:	f003 0201 	and.w	r2, r3, #1
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	fa02 f303 	lsl.w	r3, r2, r3
 8003034:	69ba      	ldr	r2, [r7, #24]
 8003036:	4313      	orrs	r3, r2
 8003038:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	69ba      	ldr	r2, [r7, #24]
 800303e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f003 0303 	and.w	r3, r3, #3
 8003048:	2b03      	cmp	r3, #3
 800304a:	d017      	beq.n	800307c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	005b      	lsls	r3, r3, #1
 8003056:	2203      	movs	r2, #3
 8003058:	fa02 f303 	lsl.w	r3, r2, r3
 800305c:	43db      	mvns	r3, r3
 800305e:	69ba      	ldr	r2, [r7, #24]
 8003060:	4013      	ands	r3, r2
 8003062:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	689a      	ldr	r2, [r3, #8]
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	fa02 f303 	lsl.w	r3, r2, r3
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	4313      	orrs	r3, r2
 8003074:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f003 0303 	and.w	r3, r3, #3
 8003084:	2b02      	cmp	r3, #2
 8003086:	d123      	bne.n	80030d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	08da      	lsrs	r2, r3, #3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	3208      	adds	r2, #8
 8003090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003094:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	f003 0307 	and.w	r3, r3, #7
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	220f      	movs	r2, #15
 80030a0:	fa02 f303 	lsl.w	r3, r2, r3
 80030a4:	43db      	mvns	r3, r3
 80030a6:	69ba      	ldr	r2, [r7, #24]
 80030a8:	4013      	ands	r3, r2
 80030aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	691a      	ldr	r2, [r3, #16]
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	f003 0307 	and.w	r3, r3, #7
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	fa02 f303 	lsl.w	r3, r2, r3
 80030bc:	69ba      	ldr	r2, [r7, #24]
 80030be:	4313      	orrs	r3, r2
 80030c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030c2:	69fb      	ldr	r3, [r7, #28]
 80030c4:	08da      	lsrs	r2, r3, #3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	3208      	adds	r2, #8
 80030ca:	69b9      	ldr	r1, [r7, #24]
 80030cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	2203      	movs	r2, #3
 80030dc:	fa02 f303 	lsl.w	r3, r2, r3
 80030e0:	43db      	mvns	r3, r3
 80030e2:	69ba      	ldr	r2, [r7, #24]
 80030e4:	4013      	ands	r3, r2
 80030e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f003 0203 	and.w	r2, r3, #3
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	005b      	lsls	r3, r3, #1
 80030f4:	fa02 f303 	lsl.w	r3, r2, r3
 80030f8:	69ba      	ldr	r2, [r7, #24]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	69ba      	ldr	r2, [r7, #24]
 8003102:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800310c:	2b00      	cmp	r3, #0
 800310e:	f000 80a2 	beq.w	8003256 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003112:	2300      	movs	r3, #0
 8003114:	60fb      	str	r3, [r7, #12]
 8003116:	4b57      	ldr	r3, [pc, #348]	; (8003274 <HAL_GPIO_Init+0x2e8>)
 8003118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800311a:	4a56      	ldr	r2, [pc, #344]	; (8003274 <HAL_GPIO_Init+0x2e8>)
 800311c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003120:	6453      	str	r3, [r2, #68]	; 0x44
 8003122:	4b54      	ldr	r3, [pc, #336]	; (8003274 <HAL_GPIO_Init+0x2e8>)
 8003124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003126:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800312a:	60fb      	str	r3, [r7, #12]
 800312c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800312e:	4a52      	ldr	r2, [pc, #328]	; (8003278 <HAL_GPIO_Init+0x2ec>)
 8003130:	69fb      	ldr	r3, [r7, #28]
 8003132:	089b      	lsrs	r3, r3, #2
 8003134:	3302      	adds	r3, #2
 8003136:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800313a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	f003 0303 	and.w	r3, r3, #3
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	220f      	movs	r2, #15
 8003146:	fa02 f303 	lsl.w	r3, r2, r3
 800314a:	43db      	mvns	r3, r3
 800314c:	69ba      	ldr	r2, [r7, #24]
 800314e:	4013      	ands	r3, r2
 8003150:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a49      	ldr	r2, [pc, #292]	; (800327c <HAL_GPIO_Init+0x2f0>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d019      	beq.n	800318e <HAL_GPIO_Init+0x202>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4a48      	ldr	r2, [pc, #288]	; (8003280 <HAL_GPIO_Init+0x2f4>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d013      	beq.n	800318a <HAL_GPIO_Init+0x1fe>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a47      	ldr	r2, [pc, #284]	; (8003284 <HAL_GPIO_Init+0x2f8>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d00d      	beq.n	8003186 <HAL_GPIO_Init+0x1fa>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4a46      	ldr	r2, [pc, #280]	; (8003288 <HAL_GPIO_Init+0x2fc>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d007      	beq.n	8003182 <HAL_GPIO_Init+0x1f6>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	4a45      	ldr	r2, [pc, #276]	; (800328c <HAL_GPIO_Init+0x300>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d101      	bne.n	800317e <HAL_GPIO_Init+0x1f2>
 800317a:	2304      	movs	r3, #4
 800317c:	e008      	b.n	8003190 <HAL_GPIO_Init+0x204>
 800317e:	2307      	movs	r3, #7
 8003180:	e006      	b.n	8003190 <HAL_GPIO_Init+0x204>
 8003182:	2303      	movs	r3, #3
 8003184:	e004      	b.n	8003190 <HAL_GPIO_Init+0x204>
 8003186:	2302      	movs	r3, #2
 8003188:	e002      	b.n	8003190 <HAL_GPIO_Init+0x204>
 800318a:	2301      	movs	r3, #1
 800318c:	e000      	b.n	8003190 <HAL_GPIO_Init+0x204>
 800318e:	2300      	movs	r3, #0
 8003190:	69fa      	ldr	r2, [r7, #28]
 8003192:	f002 0203 	and.w	r2, r2, #3
 8003196:	0092      	lsls	r2, r2, #2
 8003198:	4093      	lsls	r3, r2
 800319a:	69ba      	ldr	r2, [r7, #24]
 800319c:	4313      	orrs	r3, r2
 800319e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031a0:	4935      	ldr	r1, [pc, #212]	; (8003278 <HAL_GPIO_Init+0x2ec>)
 80031a2:	69fb      	ldr	r3, [r7, #28]
 80031a4:	089b      	lsrs	r3, r3, #2
 80031a6:	3302      	adds	r3, #2
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031ae:	4b38      	ldr	r3, [pc, #224]	; (8003290 <HAL_GPIO_Init+0x304>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	43db      	mvns	r3, r3
 80031b8:	69ba      	ldr	r2, [r7, #24]
 80031ba:	4013      	ands	r3, r2
 80031bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d003      	beq.n	80031d2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80031ca:	69ba      	ldr	r2, [r7, #24]
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	4313      	orrs	r3, r2
 80031d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031d2:	4a2f      	ldr	r2, [pc, #188]	; (8003290 <HAL_GPIO_Init+0x304>)
 80031d4:	69bb      	ldr	r3, [r7, #24]
 80031d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031d8:	4b2d      	ldr	r3, [pc, #180]	; (8003290 <HAL_GPIO_Init+0x304>)
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	43db      	mvns	r3, r3
 80031e2:	69ba      	ldr	r2, [r7, #24]
 80031e4:	4013      	ands	r3, r2
 80031e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d003      	beq.n	80031fc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80031f4:	69ba      	ldr	r2, [r7, #24]
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031fc:	4a24      	ldr	r2, [pc, #144]	; (8003290 <HAL_GPIO_Init+0x304>)
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003202:	4b23      	ldr	r3, [pc, #140]	; (8003290 <HAL_GPIO_Init+0x304>)
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	43db      	mvns	r3, r3
 800320c:	69ba      	ldr	r2, [r7, #24]
 800320e:	4013      	ands	r3, r2
 8003210:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d003      	beq.n	8003226 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800321e:	69ba      	ldr	r2, [r7, #24]
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	4313      	orrs	r3, r2
 8003224:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003226:	4a1a      	ldr	r2, [pc, #104]	; (8003290 <HAL_GPIO_Init+0x304>)
 8003228:	69bb      	ldr	r3, [r7, #24]
 800322a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800322c:	4b18      	ldr	r3, [pc, #96]	; (8003290 <HAL_GPIO_Init+0x304>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	43db      	mvns	r3, r3
 8003236:	69ba      	ldr	r2, [r7, #24]
 8003238:	4013      	ands	r3, r2
 800323a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003244:	2b00      	cmp	r3, #0
 8003246:	d003      	beq.n	8003250 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003248:	69ba      	ldr	r2, [r7, #24]
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	4313      	orrs	r3, r2
 800324e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003250:	4a0f      	ldr	r2, [pc, #60]	; (8003290 <HAL_GPIO_Init+0x304>)
 8003252:	69bb      	ldr	r3, [r7, #24]
 8003254:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	3301      	adds	r3, #1
 800325a:	61fb      	str	r3, [r7, #28]
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	2b0f      	cmp	r3, #15
 8003260:	f67f aea2 	bls.w	8002fa8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003264:	bf00      	nop
 8003266:	bf00      	nop
 8003268:	3724      	adds	r7, #36	; 0x24
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	40023800 	.word	0x40023800
 8003278:	40013800 	.word	0x40013800
 800327c:	40020000 	.word	0x40020000
 8003280:	40020400 	.word	0x40020400
 8003284:	40020800 	.word	0x40020800
 8003288:	40020c00 	.word	0x40020c00
 800328c:	40021000 	.word	0x40021000
 8003290:	40013c00 	.word	0x40013c00

08003294 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
 800329c:	460b      	mov	r3, r1
 800329e:	807b      	strh	r3, [r7, #2]
 80032a0:	4613      	mov	r3, r2
 80032a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032a4:	787b      	ldrb	r3, [r7, #1]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d003      	beq.n	80032b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032aa:	887a      	ldrh	r2, [r7, #2]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032b0:	e003      	b.n	80032ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032b2:	887b      	ldrh	r3, [r7, #2]
 80032b4:	041a      	lsls	r2, r3, #16
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	619a      	str	r2, [r3, #24]
}
 80032ba:	bf00      	nop
 80032bc:	370c      	adds	r7, #12
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
	...

080032c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b086      	sub	sp, #24
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d101      	bne.n	80032da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e267      	b.n	80037aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0301 	and.w	r3, r3, #1
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d075      	beq.n	80033d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80032e6:	4b88      	ldr	r3, [pc, #544]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	f003 030c 	and.w	r3, r3, #12
 80032ee:	2b04      	cmp	r3, #4
 80032f0:	d00c      	beq.n	800330c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032f2:	4b85      	ldr	r3, [pc, #532]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80032fa:	2b08      	cmp	r3, #8
 80032fc:	d112      	bne.n	8003324 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032fe:	4b82      	ldr	r3, [pc, #520]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003306:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800330a:	d10b      	bne.n	8003324 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800330c:	4b7e      	ldr	r3, [pc, #504]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003314:	2b00      	cmp	r3, #0
 8003316:	d05b      	beq.n	80033d0 <HAL_RCC_OscConfig+0x108>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d157      	bne.n	80033d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	e242      	b.n	80037aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800332c:	d106      	bne.n	800333c <HAL_RCC_OscConfig+0x74>
 800332e:	4b76      	ldr	r3, [pc, #472]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a75      	ldr	r2, [pc, #468]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 8003334:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003338:	6013      	str	r3, [r2, #0]
 800333a:	e01d      	b.n	8003378 <HAL_RCC_OscConfig+0xb0>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003344:	d10c      	bne.n	8003360 <HAL_RCC_OscConfig+0x98>
 8003346:	4b70      	ldr	r3, [pc, #448]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a6f      	ldr	r2, [pc, #444]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 800334c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003350:	6013      	str	r3, [r2, #0]
 8003352:	4b6d      	ldr	r3, [pc, #436]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a6c      	ldr	r2, [pc, #432]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 8003358:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800335c:	6013      	str	r3, [r2, #0]
 800335e:	e00b      	b.n	8003378 <HAL_RCC_OscConfig+0xb0>
 8003360:	4b69      	ldr	r3, [pc, #420]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a68      	ldr	r2, [pc, #416]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 8003366:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800336a:	6013      	str	r3, [r2, #0]
 800336c:	4b66      	ldr	r3, [pc, #408]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a65      	ldr	r2, [pc, #404]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 8003372:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003376:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d013      	beq.n	80033a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003380:	f7ff f8a6 	bl	80024d0 <HAL_GetTick>
 8003384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003386:	e008      	b.n	800339a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003388:	f7ff f8a2 	bl	80024d0 <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	2b64      	cmp	r3, #100	; 0x64
 8003394:	d901      	bls.n	800339a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e207      	b.n	80037aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800339a:	4b5b      	ldr	r3, [pc, #364]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d0f0      	beq.n	8003388 <HAL_RCC_OscConfig+0xc0>
 80033a6:	e014      	b.n	80033d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033a8:	f7ff f892 	bl	80024d0 <HAL_GetTick>
 80033ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033ae:	e008      	b.n	80033c2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80033b0:	f7ff f88e 	bl	80024d0 <HAL_GetTick>
 80033b4:	4602      	mov	r2, r0
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	1ad3      	subs	r3, r2, r3
 80033ba:	2b64      	cmp	r3, #100	; 0x64
 80033bc:	d901      	bls.n	80033c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80033be:	2303      	movs	r3, #3
 80033c0:	e1f3      	b.n	80037aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033c2:	4b51      	ldr	r3, [pc, #324]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d1f0      	bne.n	80033b0 <HAL_RCC_OscConfig+0xe8>
 80033ce:	e000      	b.n	80033d2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 0302 	and.w	r3, r3, #2
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d063      	beq.n	80034a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80033de:	4b4a      	ldr	r3, [pc, #296]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	f003 030c 	and.w	r3, r3, #12
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d00b      	beq.n	8003402 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80033ea:	4b47      	ldr	r3, [pc, #284]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80033f2:	2b08      	cmp	r3, #8
 80033f4:	d11c      	bne.n	8003430 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80033f6:	4b44      	ldr	r3, [pc, #272]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d116      	bne.n	8003430 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003402:	4b41      	ldr	r3, [pc, #260]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0302 	and.w	r3, r3, #2
 800340a:	2b00      	cmp	r3, #0
 800340c:	d005      	beq.n	800341a <HAL_RCC_OscConfig+0x152>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d001      	beq.n	800341a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e1c7      	b.n	80037aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800341a:	4b3b      	ldr	r3, [pc, #236]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	691b      	ldr	r3, [r3, #16]
 8003426:	00db      	lsls	r3, r3, #3
 8003428:	4937      	ldr	r1, [pc, #220]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 800342a:	4313      	orrs	r3, r2
 800342c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800342e:	e03a      	b.n	80034a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d020      	beq.n	800347a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003438:	4b34      	ldr	r3, [pc, #208]	; (800350c <HAL_RCC_OscConfig+0x244>)
 800343a:	2201      	movs	r2, #1
 800343c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800343e:	f7ff f847 	bl	80024d0 <HAL_GetTick>
 8003442:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003444:	e008      	b.n	8003458 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003446:	f7ff f843 	bl	80024d0 <HAL_GetTick>
 800344a:	4602      	mov	r2, r0
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	1ad3      	subs	r3, r2, r3
 8003450:	2b02      	cmp	r3, #2
 8003452:	d901      	bls.n	8003458 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003454:	2303      	movs	r3, #3
 8003456:	e1a8      	b.n	80037aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003458:	4b2b      	ldr	r3, [pc, #172]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0302 	and.w	r3, r3, #2
 8003460:	2b00      	cmp	r3, #0
 8003462:	d0f0      	beq.n	8003446 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003464:	4b28      	ldr	r3, [pc, #160]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	691b      	ldr	r3, [r3, #16]
 8003470:	00db      	lsls	r3, r3, #3
 8003472:	4925      	ldr	r1, [pc, #148]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 8003474:	4313      	orrs	r3, r2
 8003476:	600b      	str	r3, [r1, #0]
 8003478:	e015      	b.n	80034a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800347a:	4b24      	ldr	r3, [pc, #144]	; (800350c <HAL_RCC_OscConfig+0x244>)
 800347c:	2200      	movs	r2, #0
 800347e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003480:	f7ff f826 	bl	80024d0 <HAL_GetTick>
 8003484:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003486:	e008      	b.n	800349a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003488:	f7ff f822 	bl	80024d0 <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	2b02      	cmp	r3, #2
 8003494:	d901      	bls.n	800349a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003496:	2303      	movs	r3, #3
 8003498:	e187      	b.n	80037aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800349a:	4b1b      	ldr	r3, [pc, #108]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0302 	and.w	r3, r3, #2
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d1f0      	bne.n	8003488 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0308 	and.w	r3, r3, #8
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d036      	beq.n	8003520 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	695b      	ldr	r3, [r3, #20]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d016      	beq.n	80034e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034ba:	4b15      	ldr	r3, [pc, #84]	; (8003510 <HAL_RCC_OscConfig+0x248>)
 80034bc:	2201      	movs	r2, #1
 80034be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034c0:	f7ff f806 	bl	80024d0 <HAL_GetTick>
 80034c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034c6:	e008      	b.n	80034da <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80034c8:	f7ff f802 	bl	80024d0 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	d901      	bls.n	80034da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	e167      	b.n	80037aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034da:	4b0b      	ldr	r3, [pc, #44]	; (8003508 <HAL_RCC_OscConfig+0x240>)
 80034dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034de:	f003 0302 	and.w	r3, r3, #2
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d0f0      	beq.n	80034c8 <HAL_RCC_OscConfig+0x200>
 80034e6:	e01b      	b.n	8003520 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034e8:	4b09      	ldr	r3, [pc, #36]	; (8003510 <HAL_RCC_OscConfig+0x248>)
 80034ea:	2200      	movs	r2, #0
 80034ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034ee:	f7fe ffef 	bl	80024d0 <HAL_GetTick>
 80034f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034f4:	e00e      	b.n	8003514 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80034f6:	f7fe ffeb 	bl	80024d0 <HAL_GetTick>
 80034fa:	4602      	mov	r2, r0
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	2b02      	cmp	r3, #2
 8003502:	d907      	bls.n	8003514 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003504:	2303      	movs	r3, #3
 8003506:	e150      	b.n	80037aa <HAL_RCC_OscConfig+0x4e2>
 8003508:	40023800 	.word	0x40023800
 800350c:	42470000 	.word	0x42470000
 8003510:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003514:	4b88      	ldr	r3, [pc, #544]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 8003516:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003518:	f003 0302 	and.w	r3, r3, #2
 800351c:	2b00      	cmp	r3, #0
 800351e:	d1ea      	bne.n	80034f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0304 	and.w	r3, r3, #4
 8003528:	2b00      	cmp	r3, #0
 800352a:	f000 8097 	beq.w	800365c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800352e:	2300      	movs	r3, #0
 8003530:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003532:	4b81      	ldr	r3, [pc, #516]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 8003534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003536:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d10f      	bne.n	800355e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800353e:	2300      	movs	r3, #0
 8003540:	60bb      	str	r3, [r7, #8]
 8003542:	4b7d      	ldr	r3, [pc, #500]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 8003544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003546:	4a7c      	ldr	r2, [pc, #496]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 8003548:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800354c:	6413      	str	r3, [r2, #64]	; 0x40
 800354e:	4b7a      	ldr	r3, [pc, #488]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 8003550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003552:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003556:	60bb      	str	r3, [r7, #8]
 8003558:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800355a:	2301      	movs	r3, #1
 800355c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800355e:	4b77      	ldr	r3, [pc, #476]	; (800373c <HAL_RCC_OscConfig+0x474>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003566:	2b00      	cmp	r3, #0
 8003568:	d118      	bne.n	800359c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800356a:	4b74      	ldr	r3, [pc, #464]	; (800373c <HAL_RCC_OscConfig+0x474>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a73      	ldr	r2, [pc, #460]	; (800373c <HAL_RCC_OscConfig+0x474>)
 8003570:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003574:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003576:	f7fe ffab 	bl	80024d0 <HAL_GetTick>
 800357a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800357c:	e008      	b.n	8003590 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800357e:	f7fe ffa7 	bl	80024d0 <HAL_GetTick>
 8003582:	4602      	mov	r2, r0
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	1ad3      	subs	r3, r2, r3
 8003588:	2b02      	cmp	r3, #2
 800358a:	d901      	bls.n	8003590 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	e10c      	b.n	80037aa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003590:	4b6a      	ldr	r3, [pc, #424]	; (800373c <HAL_RCC_OscConfig+0x474>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003598:	2b00      	cmp	r3, #0
 800359a:	d0f0      	beq.n	800357e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d106      	bne.n	80035b2 <HAL_RCC_OscConfig+0x2ea>
 80035a4:	4b64      	ldr	r3, [pc, #400]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 80035a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035a8:	4a63      	ldr	r2, [pc, #396]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 80035aa:	f043 0301 	orr.w	r3, r3, #1
 80035ae:	6713      	str	r3, [r2, #112]	; 0x70
 80035b0:	e01c      	b.n	80035ec <HAL_RCC_OscConfig+0x324>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	2b05      	cmp	r3, #5
 80035b8:	d10c      	bne.n	80035d4 <HAL_RCC_OscConfig+0x30c>
 80035ba:	4b5f      	ldr	r3, [pc, #380]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 80035bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035be:	4a5e      	ldr	r2, [pc, #376]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 80035c0:	f043 0304 	orr.w	r3, r3, #4
 80035c4:	6713      	str	r3, [r2, #112]	; 0x70
 80035c6:	4b5c      	ldr	r3, [pc, #368]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 80035c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035ca:	4a5b      	ldr	r2, [pc, #364]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 80035cc:	f043 0301 	orr.w	r3, r3, #1
 80035d0:	6713      	str	r3, [r2, #112]	; 0x70
 80035d2:	e00b      	b.n	80035ec <HAL_RCC_OscConfig+0x324>
 80035d4:	4b58      	ldr	r3, [pc, #352]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 80035d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035d8:	4a57      	ldr	r2, [pc, #348]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 80035da:	f023 0301 	bic.w	r3, r3, #1
 80035de:	6713      	str	r3, [r2, #112]	; 0x70
 80035e0:	4b55      	ldr	r3, [pc, #340]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 80035e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035e4:	4a54      	ldr	r2, [pc, #336]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 80035e6:	f023 0304 	bic.w	r3, r3, #4
 80035ea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d015      	beq.n	8003620 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035f4:	f7fe ff6c 	bl	80024d0 <HAL_GetTick>
 80035f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035fa:	e00a      	b.n	8003612 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035fc:	f7fe ff68 	bl	80024d0 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	f241 3288 	movw	r2, #5000	; 0x1388
 800360a:	4293      	cmp	r3, r2
 800360c:	d901      	bls.n	8003612 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	e0cb      	b.n	80037aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003612:	4b49      	ldr	r3, [pc, #292]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 8003614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003616:	f003 0302 	and.w	r3, r3, #2
 800361a:	2b00      	cmp	r3, #0
 800361c:	d0ee      	beq.n	80035fc <HAL_RCC_OscConfig+0x334>
 800361e:	e014      	b.n	800364a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003620:	f7fe ff56 	bl	80024d0 <HAL_GetTick>
 8003624:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003626:	e00a      	b.n	800363e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003628:	f7fe ff52 	bl	80024d0 <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	f241 3288 	movw	r2, #5000	; 0x1388
 8003636:	4293      	cmp	r3, r2
 8003638:	d901      	bls.n	800363e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e0b5      	b.n	80037aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800363e:	4b3e      	ldr	r3, [pc, #248]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 8003640:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003642:	f003 0302 	and.w	r3, r3, #2
 8003646:	2b00      	cmp	r3, #0
 8003648:	d1ee      	bne.n	8003628 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800364a:	7dfb      	ldrb	r3, [r7, #23]
 800364c:	2b01      	cmp	r3, #1
 800364e:	d105      	bne.n	800365c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003650:	4b39      	ldr	r3, [pc, #228]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 8003652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003654:	4a38      	ldr	r2, [pc, #224]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 8003656:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800365a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	699b      	ldr	r3, [r3, #24]
 8003660:	2b00      	cmp	r3, #0
 8003662:	f000 80a1 	beq.w	80037a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003666:	4b34      	ldr	r3, [pc, #208]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f003 030c 	and.w	r3, r3, #12
 800366e:	2b08      	cmp	r3, #8
 8003670:	d05c      	beq.n	800372c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	699b      	ldr	r3, [r3, #24]
 8003676:	2b02      	cmp	r3, #2
 8003678:	d141      	bne.n	80036fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800367a:	4b31      	ldr	r3, [pc, #196]	; (8003740 <HAL_RCC_OscConfig+0x478>)
 800367c:	2200      	movs	r2, #0
 800367e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003680:	f7fe ff26 	bl	80024d0 <HAL_GetTick>
 8003684:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003686:	e008      	b.n	800369a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003688:	f7fe ff22 	bl	80024d0 <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	2b02      	cmp	r3, #2
 8003694:	d901      	bls.n	800369a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003696:	2303      	movs	r3, #3
 8003698:	e087      	b.n	80037aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800369a:	4b27      	ldr	r3, [pc, #156]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d1f0      	bne.n	8003688 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	69da      	ldr	r2, [r3, #28]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a1b      	ldr	r3, [r3, #32]
 80036ae:	431a      	orrs	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b4:	019b      	lsls	r3, r3, #6
 80036b6:	431a      	orrs	r2, r3
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036bc:	085b      	lsrs	r3, r3, #1
 80036be:	3b01      	subs	r3, #1
 80036c0:	041b      	lsls	r3, r3, #16
 80036c2:	431a      	orrs	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c8:	061b      	lsls	r3, r3, #24
 80036ca:	491b      	ldr	r1, [pc, #108]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 80036cc:	4313      	orrs	r3, r2
 80036ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036d0:	4b1b      	ldr	r3, [pc, #108]	; (8003740 <HAL_RCC_OscConfig+0x478>)
 80036d2:	2201      	movs	r2, #1
 80036d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036d6:	f7fe fefb 	bl	80024d0 <HAL_GetTick>
 80036da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036dc:	e008      	b.n	80036f0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036de:	f7fe fef7 	bl	80024d0 <HAL_GetTick>
 80036e2:	4602      	mov	r2, r0
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	1ad3      	subs	r3, r2, r3
 80036e8:	2b02      	cmp	r3, #2
 80036ea:	d901      	bls.n	80036f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80036ec:	2303      	movs	r3, #3
 80036ee:	e05c      	b.n	80037aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036f0:	4b11      	ldr	r3, [pc, #68]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d0f0      	beq.n	80036de <HAL_RCC_OscConfig+0x416>
 80036fc:	e054      	b.n	80037a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036fe:	4b10      	ldr	r3, [pc, #64]	; (8003740 <HAL_RCC_OscConfig+0x478>)
 8003700:	2200      	movs	r2, #0
 8003702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003704:	f7fe fee4 	bl	80024d0 <HAL_GetTick>
 8003708:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800370a:	e008      	b.n	800371e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800370c:	f7fe fee0 	bl	80024d0 <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	2b02      	cmp	r3, #2
 8003718:	d901      	bls.n	800371e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e045      	b.n	80037aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800371e:	4b06      	ldr	r3, [pc, #24]	; (8003738 <HAL_RCC_OscConfig+0x470>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d1f0      	bne.n	800370c <HAL_RCC_OscConfig+0x444>
 800372a:	e03d      	b.n	80037a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	699b      	ldr	r3, [r3, #24]
 8003730:	2b01      	cmp	r3, #1
 8003732:	d107      	bne.n	8003744 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e038      	b.n	80037aa <HAL_RCC_OscConfig+0x4e2>
 8003738:	40023800 	.word	0x40023800
 800373c:	40007000 	.word	0x40007000
 8003740:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003744:	4b1b      	ldr	r3, [pc, #108]	; (80037b4 <HAL_RCC_OscConfig+0x4ec>)
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	699b      	ldr	r3, [r3, #24]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d028      	beq.n	80037a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800375c:	429a      	cmp	r2, r3
 800375e:	d121      	bne.n	80037a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800376a:	429a      	cmp	r2, r3
 800376c:	d11a      	bne.n	80037a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800376e:	68fa      	ldr	r2, [r7, #12]
 8003770:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003774:	4013      	ands	r3, r2
 8003776:	687a      	ldr	r2, [r7, #4]
 8003778:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800377a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800377c:	4293      	cmp	r3, r2
 800377e:	d111      	bne.n	80037a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800378a:	085b      	lsrs	r3, r3, #1
 800378c:	3b01      	subs	r3, #1
 800378e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003790:	429a      	cmp	r2, r3
 8003792:	d107      	bne.n	80037a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800379e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d001      	beq.n	80037a8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e000      	b.n	80037aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3718      	adds	r7, #24
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	40023800 	.word	0x40023800

080037b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
 80037c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d101      	bne.n	80037cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e0cc      	b.n	8003966 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80037cc:	4b68      	ldr	r3, [pc, #416]	; (8003970 <HAL_RCC_ClockConfig+0x1b8>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0307 	and.w	r3, r3, #7
 80037d4:	683a      	ldr	r2, [r7, #0]
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d90c      	bls.n	80037f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037da:	4b65      	ldr	r3, [pc, #404]	; (8003970 <HAL_RCC_ClockConfig+0x1b8>)
 80037dc:	683a      	ldr	r2, [r7, #0]
 80037de:	b2d2      	uxtb	r2, r2
 80037e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037e2:	4b63      	ldr	r3, [pc, #396]	; (8003970 <HAL_RCC_ClockConfig+0x1b8>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0307 	and.w	r3, r3, #7
 80037ea:	683a      	ldr	r2, [r7, #0]
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d001      	beq.n	80037f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e0b8      	b.n	8003966 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0302 	and.w	r3, r3, #2
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d020      	beq.n	8003842 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0304 	and.w	r3, r3, #4
 8003808:	2b00      	cmp	r3, #0
 800380a:	d005      	beq.n	8003818 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800380c:	4b59      	ldr	r3, [pc, #356]	; (8003974 <HAL_RCC_ClockConfig+0x1bc>)
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	4a58      	ldr	r2, [pc, #352]	; (8003974 <HAL_RCC_ClockConfig+0x1bc>)
 8003812:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003816:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0308 	and.w	r3, r3, #8
 8003820:	2b00      	cmp	r3, #0
 8003822:	d005      	beq.n	8003830 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003824:	4b53      	ldr	r3, [pc, #332]	; (8003974 <HAL_RCC_ClockConfig+0x1bc>)
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	4a52      	ldr	r2, [pc, #328]	; (8003974 <HAL_RCC_ClockConfig+0x1bc>)
 800382a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800382e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003830:	4b50      	ldr	r3, [pc, #320]	; (8003974 <HAL_RCC_ClockConfig+0x1bc>)
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	494d      	ldr	r1, [pc, #308]	; (8003974 <HAL_RCC_ClockConfig+0x1bc>)
 800383e:	4313      	orrs	r3, r2
 8003840:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0301 	and.w	r3, r3, #1
 800384a:	2b00      	cmp	r3, #0
 800384c:	d044      	beq.n	80038d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	2b01      	cmp	r3, #1
 8003854:	d107      	bne.n	8003866 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003856:	4b47      	ldr	r3, [pc, #284]	; (8003974 <HAL_RCC_ClockConfig+0x1bc>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800385e:	2b00      	cmp	r3, #0
 8003860:	d119      	bne.n	8003896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e07f      	b.n	8003966 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	2b02      	cmp	r3, #2
 800386c:	d003      	beq.n	8003876 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003872:	2b03      	cmp	r3, #3
 8003874:	d107      	bne.n	8003886 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003876:	4b3f      	ldr	r3, [pc, #252]	; (8003974 <HAL_RCC_ClockConfig+0x1bc>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d109      	bne.n	8003896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e06f      	b.n	8003966 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003886:	4b3b      	ldr	r3, [pc, #236]	; (8003974 <HAL_RCC_ClockConfig+0x1bc>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b00      	cmp	r3, #0
 8003890:	d101      	bne.n	8003896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e067      	b.n	8003966 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003896:	4b37      	ldr	r3, [pc, #220]	; (8003974 <HAL_RCC_ClockConfig+0x1bc>)
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f023 0203 	bic.w	r2, r3, #3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	4934      	ldr	r1, [pc, #208]	; (8003974 <HAL_RCC_ClockConfig+0x1bc>)
 80038a4:	4313      	orrs	r3, r2
 80038a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038a8:	f7fe fe12 	bl	80024d0 <HAL_GetTick>
 80038ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038ae:	e00a      	b.n	80038c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038b0:	f7fe fe0e 	bl	80024d0 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80038be:	4293      	cmp	r3, r2
 80038c0:	d901      	bls.n	80038c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e04f      	b.n	8003966 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038c6:	4b2b      	ldr	r3, [pc, #172]	; (8003974 <HAL_RCC_ClockConfig+0x1bc>)
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	f003 020c 	and.w	r2, r3, #12
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d1eb      	bne.n	80038b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80038d8:	4b25      	ldr	r3, [pc, #148]	; (8003970 <HAL_RCC_ClockConfig+0x1b8>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0307 	and.w	r3, r3, #7
 80038e0:	683a      	ldr	r2, [r7, #0]
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d20c      	bcs.n	8003900 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038e6:	4b22      	ldr	r3, [pc, #136]	; (8003970 <HAL_RCC_ClockConfig+0x1b8>)
 80038e8:	683a      	ldr	r2, [r7, #0]
 80038ea:	b2d2      	uxtb	r2, r2
 80038ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ee:	4b20      	ldr	r3, [pc, #128]	; (8003970 <HAL_RCC_ClockConfig+0x1b8>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0307 	and.w	r3, r3, #7
 80038f6:	683a      	ldr	r2, [r7, #0]
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d001      	beq.n	8003900 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e032      	b.n	8003966 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0304 	and.w	r3, r3, #4
 8003908:	2b00      	cmp	r3, #0
 800390a:	d008      	beq.n	800391e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800390c:	4b19      	ldr	r3, [pc, #100]	; (8003974 <HAL_RCC_ClockConfig+0x1bc>)
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	68db      	ldr	r3, [r3, #12]
 8003918:	4916      	ldr	r1, [pc, #88]	; (8003974 <HAL_RCC_ClockConfig+0x1bc>)
 800391a:	4313      	orrs	r3, r2
 800391c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 0308 	and.w	r3, r3, #8
 8003926:	2b00      	cmp	r3, #0
 8003928:	d009      	beq.n	800393e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800392a:	4b12      	ldr	r3, [pc, #72]	; (8003974 <HAL_RCC_ClockConfig+0x1bc>)
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	691b      	ldr	r3, [r3, #16]
 8003936:	00db      	lsls	r3, r3, #3
 8003938:	490e      	ldr	r1, [pc, #56]	; (8003974 <HAL_RCC_ClockConfig+0x1bc>)
 800393a:	4313      	orrs	r3, r2
 800393c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800393e:	f000 f821 	bl	8003984 <HAL_RCC_GetSysClockFreq>
 8003942:	4602      	mov	r2, r0
 8003944:	4b0b      	ldr	r3, [pc, #44]	; (8003974 <HAL_RCC_ClockConfig+0x1bc>)
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	091b      	lsrs	r3, r3, #4
 800394a:	f003 030f 	and.w	r3, r3, #15
 800394e:	490a      	ldr	r1, [pc, #40]	; (8003978 <HAL_RCC_ClockConfig+0x1c0>)
 8003950:	5ccb      	ldrb	r3, [r1, r3]
 8003952:	fa22 f303 	lsr.w	r3, r2, r3
 8003956:	4a09      	ldr	r2, [pc, #36]	; (800397c <HAL_RCC_ClockConfig+0x1c4>)
 8003958:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800395a:	4b09      	ldr	r3, [pc, #36]	; (8003980 <HAL_RCC_ClockConfig+0x1c8>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4618      	mov	r0, r3
 8003960:	f7fe fd72 	bl	8002448 <HAL_InitTick>

  return HAL_OK;
 8003964:	2300      	movs	r3, #0
}
 8003966:	4618      	mov	r0, r3
 8003968:	3710      	adds	r7, #16
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	40023c00 	.word	0x40023c00
 8003974:	40023800 	.word	0x40023800
 8003978:	0800904c 	.word	0x0800904c
 800397c:	20000000 	.word	0x20000000
 8003980:	20000008 	.word	0x20000008

08003984 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003984:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003988:	b094      	sub	sp, #80	; 0x50
 800398a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800398c:	2300      	movs	r3, #0
 800398e:	647b      	str	r3, [r7, #68]	; 0x44
 8003990:	2300      	movs	r3, #0
 8003992:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003994:	2300      	movs	r3, #0
 8003996:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003998:	2300      	movs	r3, #0
 800399a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800399c:	4b79      	ldr	r3, [pc, #484]	; (8003b84 <HAL_RCC_GetSysClockFreq+0x200>)
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f003 030c 	and.w	r3, r3, #12
 80039a4:	2b08      	cmp	r3, #8
 80039a6:	d00d      	beq.n	80039c4 <HAL_RCC_GetSysClockFreq+0x40>
 80039a8:	2b08      	cmp	r3, #8
 80039aa:	f200 80e1 	bhi.w	8003b70 <HAL_RCC_GetSysClockFreq+0x1ec>
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d002      	beq.n	80039b8 <HAL_RCC_GetSysClockFreq+0x34>
 80039b2:	2b04      	cmp	r3, #4
 80039b4:	d003      	beq.n	80039be <HAL_RCC_GetSysClockFreq+0x3a>
 80039b6:	e0db      	b.n	8003b70 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80039b8:	4b73      	ldr	r3, [pc, #460]	; (8003b88 <HAL_RCC_GetSysClockFreq+0x204>)
 80039ba:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80039bc:	e0db      	b.n	8003b76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80039be:	4b73      	ldr	r3, [pc, #460]	; (8003b8c <HAL_RCC_GetSysClockFreq+0x208>)
 80039c0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80039c2:	e0d8      	b.n	8003b76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039c4:	4b6f      	ldr	r3, [pc, #444]	; (8003b84 <HAL_RCC_GetSysClockFreq+0x200>)
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80039cc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80039ce:	4b6d      	ldr	r3, [pc, #436]	; (8003b84 <HAL_RCC_GetSysClockFreq+0x200>)
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d063      	beq.n	8003aa2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039da:	4b6a      	ldr	r3, [pc, #424]	; (8003b84 <HAL_RCC_GetSysClockFreq+0x200>)
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	099b      	lsrs	r3, r3, #6
 80039e0:	2200      	movs	r2, #0
 80039e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80039e4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80039e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039ec:	633b      	str	r3, [r7, #48]	; 0x30
 80039ee:	2300      	movs	r3, #0
 80039f0:	637b      	str	r3, [r7, #52]	; 0x34
 80039f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80039f6:	4622      	mov	r2, r4
 80039f8:	462b      	mov	r3, r5
 80039fa:	f04f 0000 	mov.w	r0, #0
 80039fe:	f04f 0100 	mov.w	r1, #0
 8003a02:	0159      	lsls	r1, r3, #5
 8003a04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a08:	0150      	lsls	r0, r2, #5
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	4621      	mov	r1, r4
 8003a10:	1a51      	subs	r1, r2, r1
 8003a12:	6139      	str	r1, [r7, #16]
 8003a14:	4629      	mov	r1, r5
 8003a16:	eb63 0301 	sbc.w	r3, r3, r1
 8003a1a:	617b      	str	r3, [r7, #20]
 8003a1c:	f04f 0200 	mov.w	r2, #0
 8003a20:	f04f 0300 	mov.w	r3, #0
 8003a24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a28:	4659      	mov	r1, fp
 8003a2a:	018b      	lsls	r3, r1, #6
 8003a2c:	4651      	mov	r1, sl
 8003a2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a32:	4651      	mov	r1, sl
 8003a34:	018a      	lsls	r2, r1, #6
 8003a36:	4651      	mov	r1, sl
 8003a38:	ebb2 0801 	subs.w	r8, r2, r1
 8003a3c:	4659      	mov	r1, fp
 8003a3e:	eb63 0901 	sbc.w	r9, r3, r1
 8003a42:	f04f 0200 	mov.w	r2, #0
 8003a46:	f04f 0300 	mov.w	r3, #0
 8003a4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a56:	4690      	mov	r8, r2
 8003a58:	4699      	mov	r9, r3
 8003a5a:	4623      	mov	r3, r4
 8003a5c:	eb18 0303 	adds.w	r3, r8, r3
 8003a60:	60bb      	str	r3, [r7, #8]
 8003a62:	462b      	mov	r3, r5
 8003a64:	eb49 0303 	adc.w	r3, r9, r3
 8003a68:	60fb      	str	r3, [r7, #12]
 8003a6a:	f04f 0200 	mov.w	r2, #0
 8003a6e:	f04f 0300 	mov.w	r3, #0
 8003a72:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003a76:	4629      	mov	r1, r5
 8003a78:	024b      	lsls	r3, r1, #9
 8003a7a:	4621      	mov	r1, r4
 8003a7c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003a80:	4621      	mov	r1, r4
 8003a82:	024a      	lsls	r2, r1, #9
 8003a84:	4610      	mov	r0, r2
 8003a86:	4619      	mov	r1, r3
 8003a88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a8e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003a90:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003a94:	f7fd f888 	bl	8000ba8 <__aeabi_uldivmod>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	460b      	mov	r3, r1
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003aa0:	e058      	b.n	8003b54 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003aa2:	4b38      	ldr	r3, [pc, #224]	; (8003b84 <HAL_RCC_GetSysClockFreq+0x200>)
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	099b      	lsrs	r3, r3, #6
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	4618      	mov	r0, r3
 8003aac:	4611      	mov	r1, r2
 8003aae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ab2:	623b      	str	r3, [r7, #32]
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ab8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003abc:	4642      	mov	r2, r8
 8003abe:	464b      	mov	r3, r9
 8003ac0:	f04f 0000 	mov.w	r0, #0
 8003ac4:	f04f 0100 	mov.w	r1, #0
 8003ac8:	0159      	lsls	r1, r3, #5
 8003aca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ace:	0150      	lsls	r0, r2, #5
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	460b      	mov	r3, r1
 8003ad4:	4641      	mov	r1, r8
 8003ad6:	ebb2 0a01 	subs.w	sl, r2, r1
 8003ada:	4649      	mov	r1, r9
 8003adc:	eb63 0b01 	sbc.w	fp, r3, r1
 8003ae0:	f04f 0200 	mov.w	r2, #0
 8003ae4:	f04f 0300 	mov.w	r3, #0
 8003ae8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003aec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003af0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003af4:	ebb2 040a 	subs.w	r4, r2, sl
 8003af8:	eb63 050b 	sbc.w	r5, r3, fp
 8003afc:	f04f 0200 	mov.w	r2, #0
 8003b00:	f04f 0300 	mov.w	r3, #0
 8003b04:	00eb      	lsls	r3, r5, #3
 8003b06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b0a:	00e2      	lsls	r2, r4, #3
 8003b0c:	4614      	mov	r4, r2
 8003b0e:	461d      	mov	r5, r3
 8003b10:	4643      	mov	r3, r8
 8003b12:	18e3      	adds	r3, r4, r3
 8003b14:	603b      	str	r3, [r7, #0]
 8003b16:	464b      	mov	r3, r9
 8003b18:	eb45 0303 	adc.w	r3, r5, r3
 8003b1c:	607b      	str	r3, [r7, #4]
 8003b1e:	f04f 0200 	mov.w	r2, #0
 8003b22:	f04f 0300 	mov.w	r3, #0
 8003b26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003b2a:	4629      	mov	r1, r5
 8003b2c:	028b      	lsls	r3, r1, #10
 8003b2e:	4621      	mov	r1, r4
 8003b30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b34:	4621      	mov	r1, r4
 8003b36:	028a      	lsls	r2, r1, #10
 8003b38:	4610      	mov	r0, r2
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b3e:	2200      	movs	r2, #0
 8003b40:	61bb      	str	r3, [r7, #24]
 8003b42:	61fa      	str	r2, [r7, #28]
 8003b44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b48:	f7fd f82e 	bl	8000ba8 <__aeabi_uldivmod>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	460b      	mov	r3, r1
 8003b50:	4613      	mov	r3, r2
 8003b52:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003b54:	4b0b      	ldr	r3, [pc, #44]	; (8003b84 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	0c1b      	lsrs	r3, r3, #16
 8003b5a:	f003 0303 	and.w	r3, r3, #3
 8003b5e:	3301      	adds	r3, #1
 8003b60:	005b      	lsls	r3, r3, #1
 8003b62:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003b64:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003b66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b6c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003b6e:	e002      	b.n	8003b76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b70:	4b05      	ldr	r3, [pc, #20]	; (8003b88 <HAL_RCC_GetSysClockFreq+0x204>)
 8003b72:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003b74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3750      	adds	r7, #80	; 0x50
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b82:	bf00      	nop
 8003b84:	40023800 	.word	0x40023800
 8003b88:	00f42400 	.word	0x00f42400
 8003b8c:	007a1200 	.word	0x007a1200

08003b90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b90:	b480      	push	{r7}
 8003b92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b94:	4b03      	ldr	r3, [pc, #12]	; (8003ba4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b96:	681b      	ldr	r3, [r3, #0]
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop
 8003ba4:	20000000 	.word	0x20000000

08003ba8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003bac:	f7ff fff0 	bl	8003b90 <HAL_RCC_GetHCLKFreq>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	4b05      	ldr	r3, [pc, #20]	; (8003bc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	0a9b      	lsrs	r3, r3, #10
 8003bb8:	f003 0307 	and.w	r3, r3, #7
 8003bbc:	4903      	ldr	r1, [pc, #12]	; (8003bcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bbe:	5ccb      	ldrb	r3, [r1, r3]
 8003bc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	40023800 	.word	0x40023800
 8003bcc:	0800905c 	.word	0x0800905c

08003bd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003bd4:	f7ff ffdc 	bl	8003b90 <HAL_RCC_GetHCLKFreq>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	4b05      	ldr	r3, [pc, #20]	; (8003bf0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	0b5b      	lsrs	r3, r3, #13
 8003be0:	f003 0307 	and.w	r3, r3, #7
 8003be4:	4903      	ldr	r1, [pc, #12]	; (8003bf4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003be6:	5ccb      	ldrb	r3, [r1, r3]
 8003be8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	40023800 	.word	0x40023800
 8003bf4:	0800905c 	.word	0x0800905c

08003bf8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d101      	bne.n	8003c0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e03f      	b.n	8003c8a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d106      	bne.n	8003c24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7fd fb9c 	bl	800135c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2224      	movs	r2, #36	; 0x24
 8003c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68da      	ldr	r2, [r3, #12]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f000 fde9 	bl	8004814 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	691a      	ldr	r2, [r3, #16]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	695a      	ldr	r2, [r3, #20]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	68da      	ldr	r2, [r3, #12]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2220      	movs	r2, #32
 8003c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2220      	movs	r2, #32
 8003c84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003c88:	2300      	movs	r3, #0
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3708      	adds	r7, #8
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}

08003c92 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c92:	b580      	push	{r7, lr}
 8003c94:	b08a      	sub	sp, #40	; 0x28
 8003c96:	af02      	add	r7, sp, #8
 8003c98:	60f8      	str	r0, [r7, #12]
 8003c9a:	60b9      	str	r1, [r7, #8]
 8003c9c:	603b      	str	r3, [r7, #0]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2b20      	cmp	r3, #32
 8003cb0:	d17c      	bne.n	8003dac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d002      	beq.n	8003cbe <HAL_UART_Transmit+0x2c>
 8003cb8:	88fb      	ldrh	r3, [r7, #6]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d101      	bne.n	8003cc2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e075      	b.n	8003dae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d101      	bne.n	8003cd0 <HAL_UART_Transmit+0x3e>
 8003ccc:	2302      	movs	r3, #2
 8003cce:	e06e      	b.n	8003dae <HAL_UART_Transmit+0x11c>
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2221      	movs	r2, #33	; 0x21
 8003ce2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ce6:	f7fe fbf3 	bl	80024d0 <HAL_GetTick>
 8003cea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	88fa      	ldrh	r2, [r7, #6]
 8003cf0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	88fa      	ldrh	r2, [r7, #6]
 8003cf6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d00:	d108      	bne.n	8003d14 <HAL_UART_Transmit+0x82>
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d104      	bne.n	8003d14 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	61bb      	str	r3, [r7, #24]
 8003d12:	e003      	b.n	8003d1c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003d24:	e02a      	b.n	8003d7c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	9300      	str	r3, [sp, #0]
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	2180      	movs	r1, #128	; 0x80
 8003d30:	68f8      	ldr	r0, [r7, #12]
 8003d32:	f000 fb29 	bl	8004388 <UART_WaitOnFlagUntilTimeout>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d001      	beq.n	8003d40 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003d3c:	2303      	movs	r3, #3
 8003d3e:	e036      	b.n	8003dae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d10b      	bne.n	8003d5e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	881b      	ldrh	r3, [r3, #0]
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d54:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	3302      	adds	r3, #2
 8003d5a:	61bb      	str	r3, [r7, #24]
 8003d5c:	e007      	b.n	8003d6e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	781a      	ldrb	r2, [r3, #0]
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003d68:	69fb      	ldr	r3, [r7, #28]
 8003d6a:	3301      	adds	r3, #1
 8003d6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	3b01      	subs	r3, #1
 8003d76:	b29a      	uxth	r2, r3
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003d80:	b29b      	uxth	r3, r3
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d1cf      	bne.n	8003d26 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	9300      	str	r3, [sp, #0]
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	2140      	movs	r1, #64	; 0x40
 8003d90:	68f8      	ldr	r0, [r7, #12]
 8003d92:	f000 faf9 	bl	8004388 <UART_WaitOnFlagUntilTimeout>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d001      	beq.n	8003da0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	e006      	b.n	8003dae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2220      	movs	r2, #32
 8003da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003da8:	2300      	movs	r3, #0
 8003daa:	e000      	b.n	8003dae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003dac:	2302      	movs	r3, #2
  }
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3720      	adds	r7, #32
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}

08003db6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003db6:	b580      	push	{r7, lr}
 8003db8:	b084      	sub	sp, #16
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	60f8      	str	r0, [r7, #12]
 8003dbe:	60b9      	str	r1, [r7, #8]
 8003dc0:	4613      	mov	r3, r2
 8003dc2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	2b20      	cmp	r3, #32
 8003dce:	d11d      	bne.n	8003e0c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d002      	beq.n	8003ddc <HAL_UART_Receive_IT+0x26>
 8003dd6:	88fb      	ldrh	r3, [r7, #6]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d101      	bne.n	8003de0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e016      	b.n	8003e0e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d101      	bne.n	8003dee <HAL_UART_Receive_IT+0x38>
 8003dea:	2302      	movs	r3, #2
 8003dec:	e00f      	b.n	8003e0e <HAL_UART_Receive_IT+0x58>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2201      	movs	r2, #1
 8003df2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003dfc:	88fb      	ldrh	r3, [r7, #6]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	68b9      	ldr	r1, [r7, #8]
 8003e02:	68f8      	ldr	r0, [r7, #12]
 8003e04:	f000 fb2e 	bl	8004464 <UART_Start_Receive_IT>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	e000      	b.n	8003e0e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003e0c:	2302      	movs	r3, #2
  }
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3710      	adds	r7, #16
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
	...

08003e18 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b0ba      	sub	sp, #232	; 0xe8
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003e44:	2300      	movs	r3, #0
 8003e46:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003e4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e4e:	f003 030f 	and.w	r3, r3, #15
 8003e52:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003e56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d10f      	bne.n	8003e7e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e62:	f003 0320 	and.w	r3, r3, #32
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d009      	beq.n	8003e7e <HAL_UART_IRQHandler+0x66>
 8003e6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e6e:	f003 0320 	and.w	r3, r3, #32
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d003      	beq.n	8003e7e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f000 fc11 	bl	800469e <UART_Receive_IT>
      return;
 8003e7c:	e256      	b.n	800432c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003e7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	f000 80de 	beq.w	8004044 <HAL_UART_IRQHandler+0x22c>
 8003e88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003e8c:	f003 0301 	and.w	r3, r3, #1
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d106      	bne.n	8003ea2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003e94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e98:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	f000 80d1 	beq.w	8004044 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003ea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ea6:	f003 0301 	and.w	r3, r3, #1
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d00b      	beq.n	8003ec6 <HAL_UART_IRQHandler+0xae>
 8003eae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003eb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d005      	beq.n	8003ec6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebe:	f043 0201 	orr.w	r2, r3, #1
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ec6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003eca:	f003 0304 	and.w	r3, r3, #4
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d00b      	beq.n	8003eea <HAL_UART_IRQHandler+0xd2>
 8003ed2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ed6:	f003 0301 	and.w	r3, r3, #1
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d005      	beq.n	8003eea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee2:	f043 0202 	orr.w	r2, r3, #2
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003eea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d00b      	beq.n	8003f0e <HAL_UART_IRQHandler+0xf6>
 8003ef6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003efa:	f003 0301 	and.w	r3, r3, #1
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d005      	beq.n	8003f0e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f06:	f043 0204 	orr.w	r2, r3, #4
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003f0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f12:	f003 0308 	and.w	r3, r3, #8
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d011      	beq.n	8003f3e <HAL_UART_IRQHandler+0x126>
 8003f1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f1e:	f003 0320 	and.w	r3, r3, #32
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d105      	bne.n	8003f32 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003f26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f2a:	f003 0301 	and.w	r3, r3, #1
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d005      	beq.n	8003f3e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f36:	f043 0208 	orr.w	r2, r3, #8
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	f000 81ed 	beq.w	8004322 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f4c:	f003 0320 	and.w	r3, r3, #32
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d008      	beq.n	8003f66 <HAL_UART_IRQHandler+0x14e>
 8003f54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f58:	f003 0320 	and.w	r3, r3, #32
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d002      	beq.n	8003f66 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f000 fb9c 	bl	800469e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	695b      	ldr	r3, [r3, #20]
 8003f6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f70:	2b40      	cmp	r3, #64	; 0x40
 8003f72:	bf0c      	ite	eq
 8003f74:	2301      	moveq	r3, #1
 8003f76:	2300      	movne	r3, #0
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f82:	f003 0308 	and.w	r3, r3, #8
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d103      	bne.n	8003f92 <HAL_UART_IRQHandler+0x17a>
 8003f8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d04f      	beq.n	8004032 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f000 faa4 	bl	80044e0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	695b      	ldr	r3, [r3, #20]
 8003f9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fa2:	2b40      	cmp	r3, #64	; 0x40
 8003fa4:	d141      	bne.n	800402a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	3314      	adds	r3, #20
 8003fac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003fb4:	e853 3f00 	ldrex	r3, [r3]
 8003fb8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003fbc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003fc0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fc4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	3314      	adds	r3, #20
 8003fce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003fd2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003fd6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fda:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003fde:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003fe2:	e841 2300 	strex	r3, r2, [r1]
 8003fe6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003fea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1d9      	bne.n	8003fa6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d013      	beq.n	8004022 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ffe:	4a7d      	ldr	r2, [pc, #500]	; (80041f4 <HAL_UART_IRQHandler+0x3dc>)
 8004000:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004006:	4618      	mov	r0, r3
 8004008:	f7fe ff9d 	bl	8002f46 <HAL_DMA_Abort_IT>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d016      	beq.n	8004040 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004016:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004018:	687a      	ldr	r2, [r7, #4]
 800401a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800401c:	4610      	mov	r0, r2
 800401e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004020:	e00e      	b.n	8004040 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f000 f99a 	bl	800435c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004028:	e00a      	b.n	8004040 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f000 f996 	bl	800435c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004030:	e006      	b.n	8004040 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f000 f992 	bl	800435c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800403e:	e170      	b.n	8004322 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004040:	bf00      	nop
    return;
 8004042:	e16e      	b.n	8004322 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004048:	2b01      	cmp	r3, #1
 800404a:	f040 814a 	bne.w	80042e2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800404e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004052:	f003 0310 	and.w	r3, r3, #16
 8004056:	2b00      	cmp	r3, #0
 8004058:	f000 8143 	beq.w	80042e2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800405c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004060:	f003 0310 	and.w	r3, r3, #16
 8004064:	2b00      	cmp	r3, #0
 8004066:	f000 813c 	beq.w	80042e2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800406a:	2300      	movs	r3, #0
 800406c:	60bb      	str	r3, [r7, #8]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	60bb      	str	r3, [r7, #8]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	60bb      	str	r3, [r7, #8]
 800407e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800408a:	2b40      	cmp	r3, #64	; 0x40
 800408c:	f040 80b4 	bne.w	80041f8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800409c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	f000 8140 	beq.w	8004326 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80040aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80040ae:	429a      	cmp	r2, r3
 80040b0:	f080 8139 	bcs.w	8004326 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80040ba:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c0:	69db      	ldr	r3, [r3, #28]
 80040c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040c6:	f000 8088 	beq.w	80041da <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	330c      	adds	r3, #12
 80040d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80040d8:	e853 3f00 	ldrex	r3, [r3]
 80040dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80040e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80040e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80040e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	330c      	adds	r3, #12
 80040f2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80040f6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80040fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004102:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004106:	e841 2300 	strex	r3, r2, [r1]
 800410a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800410e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004112:	2b00      	cmp	r3, #0
 8004114:	d1d9      	bne.n	80040ca <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	3314      	adds	r3, #20
 800411c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800411e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004120:	e853 3f00 	ldrex	r3, [r3]
 8004124:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004126:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004128:	f023 0301 	bic.w	r3, r3, #1
 800412c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	3314      	adds	r3, #20
 8004136:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800413a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800413e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004140:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004142:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004146:	e841 2300 	strex	r3, r2, [r1]
 800414a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800414c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800414e:	2b00      	cmp	r3, #0
 8004150:	d1e1      	bne.n	8004116 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	3314      	adds	r3, #20
 8004158:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800415a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800415c:	e853 3f00 	ldrex	r3, [r3]
 8004160:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004162:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004164:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004168:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	3314      	adds	r3, #20
 8004172:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004176:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004178:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800417a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800417c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800417e:	e841 2300 	strex	r3, r2, [r1]
 8004182:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004184:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004186:	2b00      	cmp	r3, #0
 8004188:	d1e3      	bne.n	8004152 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2220      	movs	r2, #32
 800418e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	330c      	adds	r3, #12
 800419e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041a2:	e853 3f00 	ldrex	r3, [r3]
 80041a6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80041a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041aa:	f023 0310 	bic.w	r3, r3, #16
 80041ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	330c      	adds	r3, #12
 80041b8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80041bc:	65ba      	str	r2, [r7, #88]	; 0x58
 80041be:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80041c2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80041c4:	e841 2300 	strex	r3, r2, [r1]
 80041c8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80041ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d1e3      	bne.n	8004198 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041d4:	4618      	mov	r0, r3
 80041d6:	f7fe fe46 	bl	8002e66 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	1ad3      	subs	r3, r2, r3
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	4619      	mov	r1, r3
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 f8c0 	bl	8004370 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80041f0:	e099      	b.n	8004326 <HAL_UART_IRQHandler+0x50e>
 80041f2:	bf00      	nop
 80041f4:	080045a7 	.word	0x080045a7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004200:	b29b      	uxth	r3, r3
 8004202:	1ad3      	subs	r3, r2, r3
 8004204:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800420c:	b29b      	uxth	r3, r3
 800420e:	2b00      	cmp	r3, #0
 8004210:	f000 808b 	beq.w	800432a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004214:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004218:	2b00      	cmp	r3, #0
 800421a:	f000 8086 	beq.w	800432a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	330c      	adds	r3, #12
 8004224:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004228:	e853 3f00 	ldrex	r3, [r3]
 800422c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800422e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004230:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004234:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	330c      	adds	r3, #12
 800423e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004242:	647a      	str	r2, [r7, #68]	; 0x44
 8004244:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004246:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004248:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800424a:	e841 2300 	strex	r3, r2, [r1]
 800424e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004250:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004252:	2b00      	cmp	r3, #0
 8004254:	d1e3      	bne.n	800421e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	3314      	adds	r3, #20
 800425c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800425e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004260:	e853 3f00 	ldrex	r3, [r3]
 8004264:	623b      	str	r3, [r7, #32]
   return(result);
 8004266:	6a3b      	ldr	r3, [r7, #32]
 8004268:	f023 0301 	bic.w	r3, r3, #1
 800426c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	3314      	adds	r3, #20
 8004276:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800427a:	633a      	str	r2, [r7, #48]	; 0x30
 800427c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800427e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004280:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004282:	e841 2300 	strex	r3, r2, [r1]
 8004286:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800428a:	2b00      	cmp	r3, #0
 800428c:	d1e3      	bne.n	8004256 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2220      	movs	r2, #32
 8004292:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	330c      	adds	r3, #12
 80042a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	e853 3f00 	ldrex	r3, [r3]
 80042aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f023 0310 	bic.w	r3, r3, #16
 80042b2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	330c      	adds	r3, #12
 80042bc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80042c0:	61fa      	str	r2, [r7, #28]
 80042c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042c4:	69b9      	ldr	r1, [r7, #24]
 80042c6:	69fa      	ldr	r2, [r7, #28]
 80042c8:	e841 2300 	strex	r3, r2, [r1]
 80042cc:	617b      	str	r3, [r7, #20]
   return(result);
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d1e3      	bne.n	800429c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80042d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80042d8:	4619      	mov	r1, r3
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	f000 f848 	bl	8004370 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80042e0:	e023      	b.n	800432a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80042e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d009      	beq.n	8004302 <HAL_UART_IRQHandler+0x4ea>
 80042ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d003      	beq.n	8004302 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 f967 	bl	80045ce <UART_Transmit_IT>
    return;
 8004300:	e014      	b.n	800432c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800430a:	2b00      	cmp	r3, #0
 800430c:	d00e      	beq.n	800432c <HAL_UART_IRQHandler+0x514>
 800430e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004312:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004316:	2b00      	cmp	r3, #0
 8004318:	d008      	beq.n	800432c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f000 f9a7 	bl	800466e <UART_EndTransmit_IT>
    return;
 8004320:	e004      	b.n	800432c <HAL_UART_IRQHandler+0x514>
    return;
 8004322:	bf00      	nop
 8004324:	e002      	b.n	800432c <HAL_UART_IRQHandler+0x514>
      return;
 8004326:	bf00      	nop
 8004328:	e000      	b.n	800432c <HAL_UART_IRQHandler+0x514>
      return;
 800432a:	bf00      	nop
  }
}
 800432c:	37e8      	adds	r7, #232	; 0xe8
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop

08004334 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800433c:	bf00      	nop
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004350:	bf00      	nop
 8004352:	370c      	adds	r7, #12
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr

0800435c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004364:	bf00      	nop
 8004366:	370c      	adds	r7, #12
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr

08004370 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004370:	b480      	push	{r7}
 8004372:	b083      	sub	sp, #12
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	460b      	mov	r3, r1
 800437a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800437c:	bf00      	nop
 800437e:	370c      	adds	r7, #12
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr

08004388 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b090      	sub	sp, #64	; 0x40
 800438c:	af00      	add	r7, sp, #0
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	60b9      	str	r1, [r7, #8]
 8004392:	603b      	str	r3, [r7, #0]
 8004394:	4613      	mov	r3, r2
 8004396:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004398:	e050      	b.n	800443c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800439a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800439c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043a0:	d04c      	beq.n	800443c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80043a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d007      	beq.n	80043b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80043a8:	f7fe f892 	bl	80024d0 <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d241      	bcs.n	800443c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	330c      	adds	r3, #12
 80043be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043c2:	e853 3f00 	ldrex	r3, [r3]
 80043c6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80043c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ca:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80043ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	330c      	adds	r3, #12
 80043d6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80043d8:	637a      	str	r2, [r7, #52]	; 0x34
 80043da:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80043de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80043e0:	e841 2300 	strex	r3, r2, [r1]
 80043e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80043e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d1e5      	bne.n	80043b8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	3314      	adds	r3, #20
 80043f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	e853 3f00 	ldrex	r3, [r3]
 80043fa:	613b      	str	r3, [r7, #16]
   return(result);
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	f023 0301 	bic.w	r3, r3, #1
 8004402:	63bb      	str	r3, [r7, #56]	; 0x38
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	3314      	adds	r3, #20
 800440a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800440c:	623a      	str	r2, [r7, #32]
 800440e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004410:	69f9      	ldr	r1, [r7, #28]
 8004412:	6a3a      	ldr	r2, [r7, #32]
 8004414:	e841 2300 	strex	r3, r2, [r1]
 8004418:	61bb      	str	r3, [r7, #24]
   return(result);
 800441a:	69bb      	ldr	r3, [r7, #24]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d1e5      	bne.n	80043ec <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2220      	movs	r2, #32
 8004424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2220      	movs	r2, #32
 800442c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2200      	movs	r2, #0
 8004434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e00f      	b.n	800445c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	4013      	ands	r3, r2
 8004446:	68ba      	ldr	r2, [r7, #8]
 8004448:	429a      	cmp	r2, r3
 800444a:	bf0c      	ite	eq
 800444c:	2301      	moveq	r3, #1
 800444e:	2300      	movne	r3, #0
 8004450:	b2db      	uxtb	r3, r3
 8004452:	461a      	mov	r2, r3
 8004454:	79fb      	ldrb	r3, [r7, #7]
 8004456:	429a      	cmp	r2, r3
 8004458:	d09f      	beq.n	800439a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800445a:	2300      	movs	r3, #0
}
 800445c:	4618      	mov	r0, r3
 800445e:	3740      	adds	r7, #64	; 0x40
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}

08004464 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004464:	b480      	push	{r7}
 8004466:	b085      	sub	sp, #20
 8004468:	af00      	add	r7, sp, #0
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	60b9      	str	r1, [r7, #8]
 800446e:	4613      	mov	r3, r2
 8004470:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	68ba      	ldr	r2, [r7, #8]
 8004476:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	88fa      	ldrh	r2, [r7, #6]
 800447c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	88fa      	ldrh	r2, [r7, #6]
 8004482:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2200      	movs	r2, #0
 8004488:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2222      	movs	r2, #34	; 0x22
 800448e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2200      	movs	r2, #0
 8004496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d007      	beq.n	80044b2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	68da      	ldr	r2, [r3, #12]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044b0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	695a      	ldr	r2, [r3, #20]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f042 0201 	orr.w	r2, r2, #1
 80044c0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	68da      	ldr	r2, [r3, #12]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f042 0220 	orr.w	r2, r2, #32
 80044d0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80044d2:	2300      	movs	r3, #0
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3714      	adds	r7, #20
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b095      	sub	sp, #84	; 0x54
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	330c      	adds	r3, #12
 80044ee:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044f2:	e853 3f00 	ldrex	r3, [r3]
 80044f6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80044f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044fa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80044fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	330c      	adds	r3, #12
 8004506:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004508:	643a      	str	r2, [r7, #64]	; 0x40
 800450a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800450c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800450e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004510:	e841 2300 	strex	r3, r2, [r1]
 8004514:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004518:	2b00      	cmp	r3, #0
 800451a:	d1e5      	bne.n	80044e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	3314      	adds	r3, #20
 8004522:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004524:	6a3b      	ldr	r3, [r7, #32]
 8004526:	e853 3f00 	ldrex	r3, [r3]
 800452a:	61fb      	str	r3, [r7, #28]
   return(result);
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	f023 0301 	bic.w	r3, r3, #1
 8004532:	64bb      	str	r3, [r7, #72]	; 0x48
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	3314      	adds	r3, #20
 800453a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800453c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800453e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004540:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004542:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004544:	e841 2300 	strex	r3, r2, [r1]
 8004548:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800454a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800454c:	2b00      	cmp	r3, #0
 800454e:	d1e5      	bne.n	800451c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004554:	2b01      	cmp	r3, #1
 8004556:	d119      	bne.n	800458c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	330c      	adds	r3, #12
 800455e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	e853 3f00 	ldrex	r3, [r3]
 8004566:	60bb      	str	r3, [r7, #8]
   return(result);
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	f023 0310 	bic.w	r3, r3, #16
 800456e:	647b      	str	r3, [r7, #68]	; 0x44
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	330c      	adds	r3, #12
 8004576:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004578:	61ba      	str	r2, [r7, #24]
 800457a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800457c:	6979      	ldr	r1, [r7, #20]
 800457e:	69ba      	ldr	r2, [r7, #24]
 8004580:	e841 2300 	strex	r3, r2, [r1]
 8004584:	613b      	str	r3, [r7, #16]
   return(result);
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d1e5      	bne.n	8004558 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2220      	movs	r2, #32
 8004590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	631a      	str	r2, [r3, #48]	; 0x30
}
 800459a:	bf00      	nop
 800459c:	3754      	adds	r7, #84	; 0x54
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr

080045a6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80045a6:	b580      	push	{r7, lr}
 80045a8:	b084      	sub	sp, #16
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2200      	movs	r2, #0
 80045b8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2200      	movs	r2, #0
 80045be:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80045c0:	68f8      	ldr	r0, [r7, #12]
 80045c2:	f7ff fecb 	bl	800435c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045c6:	bf00      	nop
 80045c8:	3710      	adds	r7, #16
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}

080045ce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80045ce:	b480      	push	{r7}
 80045d0:	b085      	sub	sp, #20
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	2b21      	cmp	r3, #33	; 0x21
 80045e0:	d13e      	bne.n	8004660 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045ea:	d114      	bne.n	8004616 <UART_Transmit_IT+0x48>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	691b      	ldr	r3, [r3, #16]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d110      	bne.n	8004616 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6a1b      	ldr	r3, [r3, #32]
 80045f8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	881b      	ldrh	r3, [r3, #0]
 80045fe:	461a      	mov	r2, r3
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004608:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6a1b      	ldr	r3, [r3, #32]
 800460e:	1c9a      	adds	r2, r3, #2
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	621a      	str	r2, [r3, #32]
 8004614:	e008      	b.n	8004628 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6a1b      	ldr	r3, [r3, #32]
 800461a:	1c59      	adds	r1, r3, #1
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	6211      	str	r1, [r2, #32]
 8004620:	781a      	ldrb	r2, [r3, #0]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800462c:	b29b      	uxth	r3, r3
 800462e:	3b01      	subs	r3, #1
 8004630:	b29b      	uxth	r3, r3
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	4619      	mov	r1, r3
 8004636:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004638:	2b00      	cmp	r3, #0
 800463a:	d10f      	bne.n	800465c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	68da      	ldr	r2, [r3, #12]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800464a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	68da      	ldr	r2, [r3, #12]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800465a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800465c:	2300      	movs	r3, #0
 800465e:	e000      	b.n	8004662 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004660:	2302      	movs	r3, #2
  }
}
 8004662:	4618      	mov	r0, r3
 8004664:	3714      	adds	r7, #20
 8004666:	46bd      	mov	sp, r7
 8004668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466c:	4770      	bx	lr

0800466e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800466e:	b580      	push	{r7, lr}
 8004670:	b082      	sub	sp, #8
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68da      	ldr	r2, [r3, #12]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004684:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2220      	movs	r2, #32
 800468a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f7ff fe50 	bl	8004334 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	4618      	mov	r0, r3
 8004698:	3708      	adds	r7, #8
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}

0800469e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800469e:	b580      	push	{r7, lr}
 80046a0:	b08c      	sub	sp, #48	; 0x30
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	2b22      	cmp	r3, #34	; 0x22
 80046b0:	f040 80ab 	bne.w	800480a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046bc:	d117      	bne.n	80046ee <UART_Receive_IT+0x50>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	691b      	ldr	r3, [r3, #16]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d113      	bne.n	80046ee <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80046c6:	2300      	movs	r3, #0
 80046c8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ce:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	b29b      	uxth	r3, r3
 80046d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046dc:	b29a      	uxth	r2, r3
 80046de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046e0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046e6:	1c9a      	adds	r2, r3, #2
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	629a      	str	r2, [r3, #40]	; 0x28
 80046ec:	e026      	b.n	800473c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80046f4:	2300      	movs	r3, #0
 80046f6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004700:	d007      	beq.n	8004712 <UART_Receive_IT+0x74>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d10a      	bne.n	8004720 <UART_Receive_IT+0x82>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	691b      	ldr	r3, [r3, #16]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d106      	bne.n	8004720 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	b2da      	uxtb	r2, r3
 800471a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800471c:	701a      	strb	r2, [r3, #0]
 800471e:	e008      	b.n	8004732 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	b2db      	uxtb	r3, r3
 8004728:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800472c:	b2da      	uxtb	r2, r3
 800472e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004730:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004736:	1c5a      	adds	r2, r3, #1
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004740:	b29b      	uxth	r3, r3
 8004742:	3b01      	subs	r3, #1
 8004744:	b29b      	uxth	r3, r3
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	4619      	mov	r1, r3
 800474a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800474c:	2b00      	cmp	r3, #0
 800474e:	d15a      	bne.n	8004806 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	68da      	ldr	r2, [r3, #12]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f022 0220 	bic.w	r2, r2, #32
 800475e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68da      	ldr	r2, [r3, #12]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800476e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	695a      	ldr	r2, [r3, #20]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f022 0201 	bic.w	r2, r2, #1
 800477e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2220      	movs	r2, #32
 8004784:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800478c:	2b01      	cmp	r3, #1
 800478e:	d135      	bne.n	80047fc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2200      	movs	r2, #0
 8004794:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	330c      	adds	r3, #12
 800479c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	e853 3f00 	ldrex	r3, [r3]
 80047a4:	613b      	str	r3, [r7, #16]
   return(result);
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	f023 0310 	bic.w	r3, r3, #16
 80047ac:	627b      	str	r3, [r7, #36]	; 0x24
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	330c      	adds	r3, #12
 80047b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047b6:	623a      	str	r2, [r7, #32]
 80047b8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ba:	69f9      	ldr	r1, [r7, #28]
 80047bc:	6a3a      	ldr	r2, [r7, #32]
 80047be:	e841 2300 	strex	r3, r2, [r1]
 80047c2:	61bb      	str	r3, [r7, #24]
   return(result);
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d1e5      	bne.n	8004796 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0310 	and.w	r3, r3, #16
 80047d4:	2b10      	cmp	r3, #16
 80047d6:	d10a      	bne.n	80047ee <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80047d8:	2300      	movs	r3, #0
 80047da:	60fb      	str	r3, [r7, #12]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	60fb      	str	r3, [r7, #12]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	60fb      	str	r3, [r7, #12]
 80047ec:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80047f2:	4619      	mov	r1, r3
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f7ff fdbb 	bl	8004370 <HAL_UARTEx_RxEventCallback>
 80047fa:	e002      	b.n	8004802 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f7ff fda3 	bl	8004348 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004802:	2300      	movs	r3, #0
 8004804:	e002      	b.n	800480c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004806:	2300      	movs	r3, #0
 8004808:	e000      	b.n	800480c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800480a:	2302      	movs	r3, #2
  }
}
 800480c:	4618      	mov	r0, r3
 800480e:	3730      	adds	r7, #48	; 0x30
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}

08004814 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004814:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004818:	b0c0      	sub	sp, #256	; 0x100
 800481a:	af00      	add	r7, sp, #0
 800481c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	691b      	ldr	r3, [r3, #16]
 8004828:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800482c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004830:	68d9      	ldr	r1, [r3, #12]
 8004832:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	ea40 0301 	orr.w	r3, r0, r1
 800483c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800483e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004842:	689a      	ldr	r2, [r3, #8]
 8004844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	431a      	orrs	r2, r3
 800484c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004850:	695b      	ldr	r3, [r3, #20]
 8004852:	431a      	orrs	r2, r3
 8004854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004858:	69db      	ldr	r3, [r3, #28]
 800485a:	4313      	orrs	r3, r2
 800485c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800486c:	f021 010c 	bic.w	r1, r1, #12
 8004870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800487a:	430b      	orrs	r3, r1
 800487c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800487e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	695b      	ldr	r3, [r3, #20]
 8004886:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800488a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800488e:	6999      	ldr	r1, [r3, #24]
 8004890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	ea40 0301 	orr.w	r3, r0, r1
 800489a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800489c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048a0:	681a      	ldr	r2, [r3, #0]
 80048a2:	4b8f      	ldr	r3, [pc, #572]	; (8004ae0 <UART_SetConfig+0x2cc>)
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d005      	beq.n	80048b4 <UART_SetConfig+0xa0>
 80048a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	4b8d      	ldr	r3, [pc, #564]	; (8004ae4 <UART_SetConfig+0x2d0>)
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d104      	bne.n	80048be <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80048b4:	f7ff f98c 	bl	8003bd0 <HAL_RCC_GetPCLK2Freq>
 80048b8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80048bc:	e003      	b.n	80048c6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80048be:	f7ff f973 	bl	8003ba8 <HAL_RCC_GetPCLK1Freq>
 80048c2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048ca:	69db      	ldr	r3, [r3, #28]
 80048cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048d0:	f040 810c 	bne.w	8004aec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80048d8:	2200      	movs	r2, #0
 80048da:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80048de:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80048e2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80048e6:	4622      	mov	r2, r4
 80048e8:	462b      	mov	r3, r5
 80048ea:	1891      	adds	r1, r2, r2
 80048ec:	65b9      	str	r1, [r7, #88]	; 0x58
 80048ee:	415b      	adcs	r3, r3
 80048f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80048f2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80048f6:	4621      	mov	r1, r4
 80048f8:	eb12 0801 	adds.w	r8, r2, r1
 80048fc:	4629      	mov	r1, r5
 80048fe:	eb43 0901 	adc.w	r9, r3, r1
 8004902:	f04f 0200 	mov.w	r2, #0
 8004906:	f04f 0300 	mov.w	r3, #0
 800490a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800490e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004912:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004916:	4690      	mov	r8, r2
 8004918:	4699      	mov	r9, r3
 800491a:	4623      	mov	r3, r4
 800491c:	eb18 0303 	adds.w	r3, r8, r3
 8004920:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004924:	462b      	mov	r3, r5
 8004926:	eb49 0303 	adc.w	r3, r9, r3
 800492a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800492e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800493a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800493e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004942:	460b      	mov	r3, r1
 8004944:	18db      	adds	r3, r3, r3
 8004946:	653b      	str	r3, [r7, #80]	; 0x50
 8004948:	4613      	mov	r3, r2
 800494a:	eb42 0303 	adc.w	r3, r2, r3
 800494e:	657b      	str	r3, [r7, #84]	; 0x54
 8004950:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004954:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004958:	f7fc f926 	bl	8000ba8 <__aeabi_uldivmod>
 800495c:	4602      	mov	r2, r0
 800495e:	460b      	mov	r3, r1
 8004960:	4b61      	ldr	r3, [pc, #388]	; (8004ae8 <UART_SetConfig+0x2d4>)
 8004962:	fba3 2302 	umull	r2, r3, r3, r2
 8004966:	095b      	lsrs	r3, r3, #5
 8004968:	011c      	lsls	r4, r3, #4
 800496a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800496e:	2200      	movs	r2, #0
 8004970:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004974:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004978:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800497c:	4642      	mov	r2, r8
 800497e:	464b      	mov	r3, r9
 8004980:	1891      	adds	r1, r2, r2
 8004982:	64b9      	str	r1, [r7, #72]	; 0x48
 8004984:	415b      	adcs	r3, r3
 8004986:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004988:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800498c:	4641      	mov	r1, r8
 800498e:	eb12 0a01 	adds.w	sl, r2, r1
 8004992:	4649      	mov	r1, r9
 8004994:	eb43 0b01 	adc.w	fp, r3, r1
 8004998:	f04f 0200 	mov.w	r2, #0
 800499c:	f04f 0300 	mov.w	r3, #0
 80049a0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80049a4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80049a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80049ac:	4692      	mov	sl, r2
 80049ae:	469b      	mov	fp, r3
 80049b0:	4643      	mov	r3, r8
 80049b2:	eb1a 0303 	adds.w	r3, sl, r3
 80049b6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80049ba:	464b      	mov	r3, r9
 80049bc:	eb4b 0303 	adc.w	r3, fp, r3
 80049c0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80049c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80049d0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80049d4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80049d8:	460b      	mov	r3, r1
 80049da:	18db      	adds	r3, r3, r3
 80049dc:	643b      	str	r3, [r7, #64]	; 0x40
 80049de:	4613      	mov	r3, r2
 80049e0:	eb42 0303 	adc.w	r3, r2, r3
 80049e4:	647b      	str	r3, [r7, #68]	; 0x44
 80049e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80049ea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80049ee:	f7fc f8db 	bl	8000ba8 <__aeabi_uldivmod>
 80049f2:	4602      	mov	r2, r0
 80049f4:	460b      	mov	r3, r1
 80049f6:	4611      	mov	r1, r2
 80049f8:	4b3b      	ldr	r3, [pc, #236]	; (8004ae8 <UART_SetConfig+0x2d4>)
 80049fa:	fba3 2301 	umull	r2, r3, r3, r1
 80049fe:	095b      	lsrs	r3, r3, #5
 8004a00:	2264      	movs	r2, #100	; 0x64
 8004a02:	fb02 f303 	mul.w	r3, r2, r3
 8004a06:	1acb      	subs	r3, r1, r3
 8004a08:	00db      	lsls	r3, r3, #3
 8004a0a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004a0e:	4b36      	ldr	r3, [pc, #216]	; (8004ae8 <UART_SetConfig+0x2d4>)
 8004a10:	fba3 2302 	umull	r2, r3, r3, r2
 8004a14:	095b      	lsrs	r3, r3, #5
 8004a16:	005b      	lsls	r3, r3, #1
 8004a18:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004a1c:	441c      	add	r4, r3
 8004a1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a22:	2200      	movs	r2, #0
 8004a24:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004a28:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004a2c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004a30:	4642      	mov	r2, r8
 8004a32:	464b      	mov	r3, r9
 8004a34:	1891      	adds	r1, r2, r2
 8004a36:	63b9      	str	r1, [r7, #56]	; 0x38
 8004a38:	415b      	adcs	r3, r3
 8004a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a3c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004a40:	4641      	mov	r1, r8
 8004a42:	1851      	adds	r1, r2, r1
 8004a44:	6339      	str	r1, [r7, #48]	; 0x30
 8004a46:	4649      	mov	r1, r9
 8004a48:	414b      	adcs	r3, r1
 8004a4a:	637b      	str	r3, [r7, #52]	; 0x34
 8004a4c:	f04f 0200 	mov.w	r2, #0
 8004a50:	f04f 0300 	mov.w	r3, #0
 8004a54:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004a58:	4659      	mov	r1, fp
 8004a5a:	00cb      	lsls	r3, r1, #3
 8004a5c:	4651      	mov	r1, sl
 8004a5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a62:	4651      	mov	r1, sl
 8004a64:	00ca      	lsls	r2, r1, #3
 8004a66:	4610      	mov	r0, r2
 8004a68:	4619      	mov	r1, r3
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	4642      	mov	r2, r8
 8004a6e:	189b      	adds	r3, r3, r2
 8004a70:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004a74:	464b      	mov	r3, r9
 8004a76:	460a      	mov	r2, r1
 8004a78:	eb42 0303 	adc.w	r3, r2, r3
 8004a7c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004a8c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004a90:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004a94:	460b      	mov	r3, r1
 8004a96:	18db      	adds	r3, r3, r3
 8004a98:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a9a:	4613      	mov	r3, r2
 8004a9c:	eb42 0303 	adc.w	r3, r2, r3
 8004aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004aa2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004aa6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004aaa:	f7fc f87d 	bl	8000ba8 <__aeabi_uldivmod>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	460b      	mov	r3, r1
 8004ab2:	4b0d      	ldr	r3, [pc, #52]	; (8004ae8 <UART_SetConfig+0x2d4>)
 8004ab4:	fba3 1302 	umull	r1, r3, r3, r2
 8004ab8:	095b      	lsrs	r3, r3, #5
 8004aba:	2164      	movs	r1, #100	; 0x64
 8004abc:	fb01 f303 	mul.w	r3, r1, r3
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	00db      	lsls	r3, r3, #3
 8004ac4:	3332      	adds	r3, #50	; 0x32
 8004ac6:	4a08      	ldr	r2, [pc, #32]	; (8004ae8 <UART_SetConfig+0x2d4>)
 8004ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8004acc:	095b      	lsrs	r3, r3, #5
 8004ace:	f003 0207 	and.w	r2, r3, #7
 8004ad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4422      	add	r2, r4
 8004ada:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004adc:	e106      	b.n	8004cec <UART_SetConfig+0x4d8>
 8004ade:	bf00      	nop
 8004ae0:	40011000 	.word	0x40011000
 8004ae4:	40011400 	.word	0x40011400
 8004ae8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004aec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004af0:	2200      	movs	r2, #0
 8004af2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004af6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004afa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004afe:	4642      	mov	r2, r8
 8004b00:	464b      	mov	r3, r9
 8004b02:	1891      	adds	r1, r2, r2
 8004b04:	6239      	str	r1, [r7, #32]
 8004b06:	415b      	adcs	r3, r3
 8004b08:	627b      	str	r3, [r7, #36]	; 0x24
 8004b0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004b0e:	4641      	mov	r1, r8
 8004b10:	1854      	adds	r4, r2, r1
 8004b12:	4649      	mov	r1, r9
 8004b14:	eb43 0501 	adc.w	r5, r3, r1
 8004b18:	f04f 0200 	mov.w	r2, #0
 8004b1c:	f04f 0300 	mov.w	r3, #0
 8004b20:	00eb      	lsls	r3, r5, #3
 8004b22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b26:	00e2      	lsls	r2, r4, #3
 8004b28:	4614      	mov	r4, r2
 8004b2a:	461d      	mov	r5, r3
 8004b2c:	4643      	mov	r3, r8
 8004b2e:	18e3      	adds	r3, r4, r3
 8004b30:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004b34:	464b      	mov	r3, r9
 8004b36:	eb45 0303 	adc.w	r3, r5, r3
 8004b3a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004b3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004b4a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004b4e:	f04f 0200 	mov.w	r2, #0
 8004b52:	f04f 0300 	mov.w	r3, #0
 8004b56:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004b5a:	4629      	mov	r1, r5
 8004b5c:	008b      	lsls	r3, r1, #2
 8004b5e:	4621      	mov	r1, r4
 8004b60:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b64:	4621      	mov	r1, r4
 8004b66:	008a      	lsls	r2, r1, #2
 8004b68:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004b6c:	f7fc f81c 	bl	8000ba8 <__aeabi_uldivmod>
 8004b70:	4602      	mov	r2, r0
 8004b72:	460b      	mov	r3, r1
 8004b74:	4b60      	ldr	r3, [pc, #384]	; (8004cf8 <UART_SetConfig+0x4e4>)
 8004b76:	fba3 2302 	umull	r2, r3, r3, r2
 8004b7a:	095b      	lsrs	r3, r3, #5
 8004b7c:	011c      	lsls	r4, r3, #4
 8004b7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b82:	2200      	movs	r2, #0
 8004b84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004b88:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004b8c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004b90:	4642      	mov	r2, r8
 8004b92:	464b      	mov	r3, r9
 8004b94:	1891      	adds	r1, r2, r2
 8004b96:	61b9      	str	r1, [r7, #24]
 8004b98:	415b      	adcs	r3, r3
 8004b9a:	61fb      	str	r3, [r7, #28]
 8004b9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ba0:	4641      	mov	r1, r8
 8004ba2:	1851      	adds	r1, r2, r1
 8004ba4:	6139      	str	r1, [r7, #16]
 8004ba6:	4649      	mov	r1, r9
 8004ba8:	414b      	adcs	r3, r1
 8004baa:	617b      	str	r3, [r7, #20]
 8004bac:	f04f 0200 	mov.w	r2, #0
 8004bb0:	f04f 0300 	mov.w	r3, #0
 8004bb4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bb8:	4659      	mov	r1, fp
 8004bba:	00cb      	lsls	r3, r1, #3
 8004bbc:	4651      	mov	r1, sl
 8004bbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bc2:	4651      	mov	r1, sl
 8004bc4:	00ca      	lsls	r2, r1, #3
 8004bc6:	4610      	mov	r0, r2
 8004bc8:	4619      	mov	r1, r3
 8004bca:	4603      	mov	r3, r0
 8004bcc:	4642      	mov	r2, r8
 8004bce:	189b      	adds	r3, r3, r2
 8004bd0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004bd4:	464b      	mov	r3, r9
 8004bd6:	460a      	mov	r2, r1
 8004bd8:	eb42 0303 	adc.w	r3, r2, r3
 8004bdc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	67bb      	str	r3, [r7, #120]	; 0x78
 8004bea:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004bec:	f04f 0200 	mov.w	r2, #0
 8004bf0:	f04f 0300 	mov.w	r3, #0
 8004bf4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004bf8:	4649      	mov	r1, r9
 8004bfa:	008b      	lsls	r3, r1, #2
 8004bfc:	4641      	mov	r1, r8
 8004bfe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c02:	4641      	mov	r1, r8
 8004c04:	008a      	lsls	r2, r1, #2
 8004c06:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004c0a:	f7fb ffcd 	bl	8000ba8 <__aeabi_uldivmod>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	460b      	mov	r3, r1
 8004c12:	4611      	mov	r1, r2
 8004c14:	4b38      	ldr	r3, [pc, #224]	; (8004cf8 <UART_SetConfig+0x4e4>)
 8004c16:	fba3 2301 	umull	r2, r3, r3, r1
 8004c1a:	095b      	lsrs	r3, r3, #5
 8004c1c:	2264      	movs	r2, #100	; 0x64
 8004c1e:	fb02 f303 	mul.w	r3, r2, r3
 8004c22:	1acb      	subs	r3, r1, r3
 8004c24:	011b      	lsls	r3, r3, #4
 8004c26:	3332      	adds	r3, #50	; 0x32
 8004c28:	4a33      	ldr	r2, [pc, #204]	; (8004cf8 <UART_SetConfig+0x4e4>)
 8004c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c2e:	095b      	lsrs	r3, r3, #5
 8004c30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c34:	441c      	add	r4, r3
 8004c36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	673b      	str	r3, [r7, #112]	; 0x70
 8004c3e:	677a      	str	r2, [r7, #116]	; 0x74
 8004c40:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004c44:	4642      	mov	r2, r8
 8004c46:	464b      	mov	r3, r9
 8004c48:	1891      	adds	r1, r2, r2
 8004c4a:	60b9      	str	r1, [r7, #8]
 8004c4c:	415b      	adcs	r3, r3
 8004c4e:	60fb      	str	r3, [r7, #12]
 8004c50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c54:	4641      	mov	r1, r8
 8004c56:	1851      	adds	r1, r2, r1
 8004c58:	6039      	str	r1, [r7, #0]
 8004c5a:	4649      	mov	r1, r9
 8004c5c:	414b      	adcs	r3, r1
 8004c5e:	607b      	str	r3, [r7, #4]
 8004c60:	f04f 0200 	mov.w	r2, #0
 8004c64:	f04f 0300 	mov.w	r3, #0
 8004c68:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004c6c:	4659      	mov	r1, fp
 8004c6e:	00cb      	lsls	r3, r1, #3
 8004c70:	4651      	mov	r1, sl
 8004c72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c76:	4651      	mov	r1, sl
 8004c78:	00ca      	lsls	r2, r1, #3
 8004c7a:	4610      	mov	r0, r2
 8004c7c:	4619      	mov	r1, r3
 8004c7e:	4603      	mov	r3, r0
 8004c80:	4642      	mov	r2, r8
 8004c82:	189b      	adds	r3, r3, r2
 8004c84:	66bb      	str	r3, [r7, #104]	; 0x68
 8004c86:	464b      	mov	r3, r9
 8004c88:	460a      	mov	r2, r1
 8004c8a:	eb42 0303 	adc.w	r3, r2, r3
 8004c8e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	2200      	movs	r2, #0
 8004c98:	663b      	str	r3, [r7, #96]	; 0x60
 8004c9a:	667a      	str	r2, [r7, #100]	; 0x64
 8004c9c:	f04f 0200 	mov.w	r2, #0
 8004ca0:	f04f 0300 	mov.w	r3, #0
 8004ca4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004ca8:	4649      	mov	r1, r9
 8004caa:	008b      	lsls	r3, r1, #2
 8004cac:	4641      	mov	r1, r8
 8004cae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004cb2:	4641      	mov	r1, r8
 8004cb4:	008a      	lsls	r2, r1, #2
 8004cb6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004cba:	f7fb ff75 	bl	8000ba8 <__aeabi_uldivmod>
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	460b      	mov	r3, r1
 8004cc2:	4b0d      	ldr	r3, [pc, #52]	; (8004cf8 <UART_SetConfig+0x4e4>)
 8004cc4:	fba3 1302 	umull	r1, r3, r3, r2
 8004cc8:	095b      	lsrs	r3, r3, #5
 8004cca:	2164      	movs	r1, #100	; 0x64
 8004ccc:	fb01 f303 	mul.w	r3, r1, r3
 8004cd0:	1ad3      	subs	r3, r2, r3
 8004cd2:	011b      	lsls	r3, r3, #4
 8004cd4:	3332      	adds	r3, #50	; 0x32
 8004cd6:	4a08      	ldr	r2, [pc, #32]	; (8004cf8 <UART_SetConfig+0x4e4>)
 8004cd8:	fba2 2303 	umull	r2, r3, r2, r3
 8004cdc:	095b      	lsrs	r3, r3, #5
 8004cde:	f003 020f 	and.w	r2, r3, #15
 8004ce2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4422      	add	r2, r4
 8004cea:	609a      	str	r2, [r3, #8]
}
 8004cec:	bf00      	nop
 8004cee:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cf8:	51eb851f 	.word	0x51eb851f

08004cfc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b083      	sub	sp, #12
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	f103 0208 	add.w	r2, r3, #8
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f04f 32ff 	mov.w	r2, #4294967295
 8004d14:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f103 0208 	add.w	r2, r3, #8
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f103 0208 	add.w	r2, r3, #8
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004d30:	bf00      	nop
 8004d32:	370c      	adds	r7, #12
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr

08004d3c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b083      	sub	sp, #12
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004d4a:	bf00      	nop
 8004d4c:	370c      	adds	r7, #12
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr

08004d56 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d56:	b480      	push	{r7}
 8004d58:	b085      	sub	sp, #20
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
 8004d5e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	68fa      	ldr	r2, [r7, #12]
 8004d6a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	689a      	ldr	r2, [r3, #8]
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	683a      	ldr	r2, [r7, #0]
 8004d7a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	683a      	ldr	r2, [r7, #0]
 8004d80:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	687a      	ldr	r2, [r7, #4]
 8004d86:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	1c5a      	adds	r2, r3, #1
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	601a      	str	r2, [r3, #0]
}
 8004d92:	bf00      	nop
 8004d94:	3714      	adds	r7, #20
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr

08004d9e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d9e:	b480      	push	{r7}
 8004da0:	b085      	sub	sp, #20
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	6078      	str	r0, [r7, #4]
 8004da6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004db4:	d103      	bne.n	8004dbe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	60fb      	str	r3, [r7, #12]
 8004dbc:	e00c      	b.n	8004dd8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	3308      	adds	r3, #8
 8004dc2:	60fb      	str	r3, [r7, #12]
 8004dc4:	e002      	b.n	8004dcc <vListInsert+0x2e>
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	60fb      	str	r3, [r7, #12]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	68ba      	ldr	r2, [r7, #8]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d2f6      	bcs.n	8004dc6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	685a      	ldr	r2, [r3, #4]
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	683a      	ldr	r2, [r7, #0]
 8004de6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	68fa      	ldr	r2, [r7, #12]
 8004dec:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	683a      	ldr	r2, [r7, #0]
 8004df2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	1c5a      	adds	r2, r3, #1
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	601a      	str	r2, [r3, #0]
}
 8004e04:	bf00      	nop
 8004e06:	3714      	adds	r7, #20
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr

08004e10 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004e10:	b480      	push	{r7}
 8004e12:	b085      	sub	sp, #20
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	691b      	ldr	r3, [r3, #16]
 8004e1c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	6892      	ldr	r2, [r2, #8]
 8004e26:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	6852      	ldr	r2, [r2, #4]
 8004e30:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d103      	bne.n	8004e44 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	689a      	ldr	r2, [r3, #8]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	1e5a      	subs	r2, r3, #1
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3714      	adds	r7, #20
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b084      	sub	sp, #16
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d10a      	bne.n	8004e8e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e7c:	f383 8811 	msr	BASEPRI, r3
 8004e80:	f3bf 8f6f 	isb	sy
 8004e84:	f3bf 8f4f 	dsb	sy
 8004e88:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004e8a:	bf00      	nop
 8004e8c:	e7fe      	b.n	8004e8c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004e8e:	f001 fe39 	bl	8006b04 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e9a:	68f9      	ldr	r1, [r7, #12]
 8004e9c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004e9e:	fb01 f303 	mul.w	r3, r1, r3
 8004ea2:	441a      	add	r2, r3
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	68f9      	ldr	r1, [r7, #12]
 8004ec2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004ec4:	fb01 f303 	mul.w	r3, r1, r3
 8004ec8:	441a      	add	r2, r3
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	22ff      	movs	r2, #255	; 0xff
 8004ed2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	22ff      	movs	r2, #255	; 0xff
 8004eda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d114      	bne.n	8004f0e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	691b      	ldr	r3, [r3, #16]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d01a      	beq.n	8004f22 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	3310      	adds	r3, #16
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f001 f8fd 	bl	80060f0 <xTaskRemoveFromEventList>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d012      	beq.n	8004f22 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004efc:	4b0c      	ldr	r3, [pc, #48]	; (8004f30 <xQueueGenericReset+0xcc>)
 8004efe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f02:	601a      	str	r2, [r3, #0]
 8004f04:	f3bf 8f4f 	dsb	sy
 8004f08:	f3bf 8f6f 	isb	sy
 8004f0c:	e009      	b.n	8004f22 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	3310      	adds	r3, #16
 8004f12:	4618      	mov	r0, r3
 8004f14:	f7ff fef2 	bl	8004cfc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	3324      	adds	r3, #36	; 0x24
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7ff feed 	bl	8004cfc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004f22:	f001 fe1f 	bl	8006b64 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004f26:	2301      	movs	r3, #1
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3710      	adds	r7, #16
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	e000ed04 	.word	0xe000ed04

08004f34 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b08a      	sub	sp, #40	; 0x28
 8004f38:	af02      	add	r7, sp, #8
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	4613      	mov	r3, r2
 8004f40:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d10a      	bne.n	8004f5e <xQueueGenericCreate+0x2a>
	__asm volatile
 8004f48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f4c:	f383 8811 	msr	BASEPRI, r3
 8004f50:	f3bf 8f6f 	isb	sy
 8004f54:	f3bf 8f4f 	dsb	sy
 8004f58:	613b      	str	r3, [r7, #16]
}
 8004f5a:	bf00      	nop
 8004f5c:	e7fe      	b.n	8004f5c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	68ba      	ldr	r2, [r7, #8]
 8004f62:	fb02 f303 	mul.w	r3, r2, r3
 8004f66:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004f68:	69fb      	ldr	r3, [r7, #28]
 8004f6a:	3348      	adds	r3, #72	; 0x48
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f001 feeb 	bl	8006d48 <pvPortMalloc>
 8004f72:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004f74:	69bb      	ldr	r3, [r7, #24]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d011      	beq.n	8004f9e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004f7a:	69bb      	ldr	r3, [r7, #24]
 8004f7c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	3348      	adds	r3, #72	; 0x48
 8004f82:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004f84:	69bb      	ldr	r3, [r7, #24]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f8c:	79fa      	ldrb	r2, [r7, #7]
 8004f8e:	69bb      	ldr	r3, [r7, #24]
 8004f90:	9300      	str	r3, [sp, #0]
 8004f92:	4613      	mov	r3, r2
 8004f94:	697a      	ldr	r2, [r7, #20]
 8004f96:	68b9      	ldr	r1, [r7, #8]
 8004f98:	68f8      	ldr	r0, [r7, #12]
 8004f9a:	f000 f805 	bl	8004fa8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004f9e:	69bb      	ldr	r3, [r7, #24]
	}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3720      	adds	r7, #32
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}

08004fa8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b084      	sub	sp, #16
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	607a      	str	r2, [r7, #4]
 8004fb4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d103      	bne.n	8004fc4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004fbc:	69bb      	ldr	r3, [r7, #24]
 8004fbe:	69ba      	ldr	r2, [r7, #24]
 8004fc0:	601a      	str	r2, [r3, #0]
 8004fc2:	e002      	b.n	8004fca <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004fc4:	69bb      	ldr	r3, [r7, #24]
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004fca:	69bb      	ldr	r3, [r7, #24]
 8004fcc:	68fa      	ldr	r2, [r7, #12]
 8004fce:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004fd0:	69bb      	ldr	r3, [r7, #24]
 8004fd2:	68ba      	ldr	r2, [r7, #8]
 8004fd4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004fd6:	2101      	movs	r1, #1
 8004fd8:	69b8      	ldr	r0, [r7, #24]
 8004fda:	f7ff ff43 	bl	8004e64 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004fde:	bf00      	nop
 8004fe0:	3710      	adds	r7, #16
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}
	...

08004fe8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b08e      	sub	sp, #56	; 0x38
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	60b9      	str	r1, [r7, #8]
 8004ff2:	607a      	str	r2, [r7, #4]
 8004ff4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005000:	2b00      	cmp	r3, #0
 8005002:	d10a      	bne.n	800501a <xQueueGenericSend+0x32>
	__asm volatile
 8005004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005008:	f383 8811 	msr	BASEPRI, r3
 800500c:	f3bf 8f6f 	isb	sy
 8005010:	f3bf 8f4f 	dsb	sy
 8005014:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005016:	bf00      	nop
 8005018:	e7fe      	b.n	8005018 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d103      	bne.n	8005028 <xQueueGenericSend+0x40>
 8005020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005024:	2b00      	cmp	r3, #0
 8005026:	d101      	bne.n	800502c <xQueueGenericSend+0x44>
 8005028:	2301      	movs	r3, #1
 800502a:	e000      	b.n	800502e <xQueueGenericSend+0x46>
 800502c:	2300      	movs	r3, #0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d10a      	bne.n	8005048 <xQueueGenericSend+0x60>
	__asm volatile
 8005032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005036:	f383 8811 	msr	BASEPRI, r3
 800503a:	f3bf 8f6f 	isb	sy
 800503e:	f3bf 8f4f 	dsb	sy
 8005042:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005044:	bf00      	nop
 8005046:	e7fe      	b.n	8005046 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	2b02      	cmp	r3, #2
 800504c:	d103      	bne.n	8005056 <xQueueGenericSend+0x6e>
 800504e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005050:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005052:	2b01      	cmp	r3, #1
 8005054:	d101      	bne.n	800505a <xQueueGenericSend+0x72>
 8005056:	2301      	movs	r3, #1
 8005058:	e000      	b.n	800505c <xQueueGenericSend+0x74>
 800505a:	2300      	movs	r3, #0
 800505c:	2b00      	cmp	r3, #0
 800505e:	d10a      	bne.n	8005076 <xQueueGenericSend+0x8e>
	__asm volatile
 8005060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005064:	f383 8811 	msr	BASEPRI, r3
 8005068:	f3bf 8f6f 	isb	sy
 800506c:	f3bf 8f4f 	dsb	sy
 8005070:	623b      	str	r3, [r7, #32]
}
 8005072:	bf00      	nop
 8005074:	e7fe      	b.n	8005074 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005076:	f001 f9f7 	bl	8006468 <xTaskGetSchedulerState>
 800507a:	4603      	mov	r3, r0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d102      	bne.n	8005086 <xQueueGenericSend+0x9e>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d101      	bne.n	800508a <xQueueGenericSend+0xa2>
 8005086:	2301      	movs	r3, #1
 8005088:	e000      	b.n	800508c <xQueueGenericSend+0xa4>
 800508a:	2300      	movs	r3, #0
 800508c:	2b00      	cmp	r3, #0
 800508e:	d10a      	bne.n	80050a6 <xQueueGenericSend+0xbe>
	__asm volatile
 8005090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005094:	f383 8811 	msr	BASEPRI, r3
 8005098:	f3bf 8f6f 	isb	sy
 800509c:	f3bf 8f4f 	dsb	sy
 80050a0:	61fb      	str	r3, [r7, #28]
}
 80050a2:	bf00      	nop
 80050a4:	e7fe      	b.n	80050a4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80050a6:	f001 fd2d 	bl	8006b04 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80050aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d302      	bcc.n	80050bc <xQueueGenericSend+0xd4>
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	2b02      	cmp	r3, #2
 80050ba:	d129      	bne.n	8005110 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80050bc:	683a      	ldr	r2, [r7, #0]
 80050be:	68b9      	ldr	r1, [r7, #8]
 80050c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80050c2:	f000 fb2f 	bl	8005724 <prvCopyDataToQueue>
 80050c6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d010      	beq.n	80050f2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050d2:	3324      	adds	r3, #36	; 0x24
 80050d4:	4618      	mov	r0, r3
 80050d6:	f001 f80b 	bl	80060f0 <xTaskRemoveFromEventList>
 80050da:	4603      	mov	r3, r0
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d013      	beq.n	8005108 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80050e0:	4b3f      	ldr	r3, [pc, #252]	; (80051e0 <xQueueGenericSend+0x1f8>)
 80050e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050e6:	601a      	str	r2, [r3, #0]
 80050e8:	f3bf 8f4f 	dsb	sy
 80050ec:	f3bf 8f6f 	isb	sy
 80050f0:	e00a      	b.n	8005108 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80050f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d007      	beq.n	8005108 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80050f8:	4b39      	ldr	r3, [pc, #228]	; (80051e0 <xQueueGenericSend+0x1f8>)
 80050fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050fe:	601a      	str	r2, [r3, #0]
 8005100:	f3bf 8f4f 	dsb	sy
 8005104:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005108:	f001 fd2c 	bl	8006b64 <vPortExitCritical>
				return pdPASS;
 800510c:	2301      	movs	r3, #1
 800510e:	e063      	b.n	80051d8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d103      	bne.n	800511e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005116:	f001 fd25 	bl	8006b64 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800511a:	2300      	movs	r3, #0
 800511c:	e05c      	b.n	80051d8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800511e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005120:	2b00      	cmp	r3, #0
 8005122:	d106      	bne.n	8005132 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005124:	f107 0314 	add.w	r3, r7, #20
 8005128:	4618      	mov	r0, r3
 800512a:	f001 f843 	bl	80061b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800512e:	2301      	movs	r3, #1
 8005130:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005132:	f001 fd17 	bl	8006b64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005136:	f000 fdf9 	bl	8005d2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800513a:	f001 fce3 	bl	8006b04 <vPortEnterCritical>
 800513e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005140:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005144:	b25b      	sxtb	r3, r3
 8005146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800514a:	d103      	bne.n	8005154 <xQueueGenericSend+0x16c>
 800514c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800514e:	2200      	movs	r2, #0
 8005150:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005156:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800515a:	b25b      	sxtb	r3, r3
 800515c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005160:	d103      	bne.n	800516a <xQueueGenericSend+0x182>
 8005162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005164:	2200      	movs	r2, #0
 8005166:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800516a:	f001 fcfb 	bl	8006b64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800516e:	1d3a      	adds	r2, r7, #4
 8005170:	f107 0314 	add.w	r3, r7, #20
 8005174:	4611      	mov	r1, r2
 8005176:	4618      	mov	r0, r3
 8005178:	f001 f832 	bl	80061e0 <xTaskCheckForTimeOut>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d124      	bne.n	80051cc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005182:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005184:	f000 fbc6 	bl	8005914 <prvIsQueueFull>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d018      	beq.n	80051c0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800518e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005190:	3310      	adds	r3, #16
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	4611      	mov	r1, r2
 8005196:	4618      	mov	r0, r3
 8005198:	f000 ff86 	bl	80060a8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800519c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800519e:	f000 fb51 	bl	8005844 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80051a2:	f000 fdd1 	bl	8005d48 <xTaskResumeAll>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	f47f af7c 	bne.w	80050a6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80051ae:	4b0c      	ldr	r3, [pc, #48]	; (80051e0 <xQueueGenericSend+0x1f8>)
 80051b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051b4:	601a      	str	r2, [r3, #0]
 80051b6:	f3bf 8f4f 	dsb	sy
 80051ba:	f3bf 8f6f 	isb	sy
 80051be:	e772      	b.n	80050a6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80051c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80051c2:	f000 fb3f 	bl	8005844 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80051c6:	f000 fdbf 	bl	8005d48 <xTaskResumeAll>
 80051ca:	e76c      	b.n	80050a6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80051cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80051ce:	f000 fb39 	bl	8005844 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80051d2:	f000 fdb9 	bl	8005d48 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80051d6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3738      	adds	r7, #56	; 0x38
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}
 80051e0:	e000ed04 	.word	0xe000ed04

080051e4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b090      	sub	sp, #64	; 0x40
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	60b9      	str	r1, [r7, #8]
 80051ee:	607a      	str	r2, [r7, #4]
 80051f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80051f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d10a      	bne.n	8005212 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80051fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005200:	f383 8811 	msr	BASEPRI, r3
 8005204:	f3bf 8f6f 	isb	sy
 8005208:	f3bf 8f4f 	dsb	sy
 800520c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800520e:	bf00      	nop
 8005210:	e7fe      	b.n	8005210 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d103      	bne.n	8005220 <xQueueGenericSendFromISR+0x3c>
 8005218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800521a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800521c:	2b00      	cmp	r3, #0
 800521e:	d101      	bne.n	8005224 <xQueueGenericSendFromISR+0x40>
 8005220:	2301      	movs	r3, #1
 8005222:	e000      	b.n	8005226 <xQueueGenericSendFromISR+0x42>
 8005224:	2300      	movs	r3, #0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d10a      	bne.n	8005240 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800522a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800522e:	f383 8811 	msr	BASEPRI, r3
 8005232:	f3bf 8f6f 	isb	sy
 8005236:	f3bf 8f4f 	dsb	sy
 800523a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800523c:	bf00      	nop
 800523e:	e7fe      	b.n	800523e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	2b02      	cmp	r3, #2
 8005244:	d103      	bne.n	800524e <xQueueGenericSendFromISR+0x6a>
 8005246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800524a:	2b01      	cmp	r3, #1
 800524c:	d101      	bne.n	8005252 <xQueueGenericSendFromISR+0x6e>
 800524e:	2301      	movs	r3, #1
 8005250:	e000      	b.n	8005254 <xQueueGenericSendFromISR+0x70>
 8005252:	2300      	movs	r3, #0
 8005254:	2b00      	cmp	r3, #0
 8005256:	d10a      	bne.n	800526e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800525c:	f383 8811 	msr	BASEPRI, r3
 8005260:	f3bf 8f6f 	isb	sy
 8005264:	f3bf 8f4f 	dsb	sy
 8005268:	623b      	str	r3, [r7, #32]
}
 800526a:	bf00      	nop
 800526c:	e7fe      	b.n	800526c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800526e:	f001 fd2b 	bl	8006cc8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005272:	f3ef 8211 	mrs	r2, BASEPRI
 8005276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800527a:	f383 8811 	msr	BASEPRI, r3
 800527e:	f3bf 8f6f 	isb	sy
 8005282:	f3bf 8f4f 	dsb	sy
 8005286:	61fa      	str	r2, [r7, #28]
 8005288:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800528a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800528c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800528e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005290:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005294:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005296:	429a      	cmp	r2, r3
 8005298:	d302      	bcc.n	80052a0 <xQueueGenericSendFromISR+0xbc>
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	2b02      	cmp	r3, #2
 800529e:	d12f      	bne.n	8005300 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80052a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80052a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80052aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ae:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80052b0:	683a      	ldr	r2, [r7, #0]
 80052b2:	68b9      	ldr	r1, [r7, #8]
 80052b4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80052b6:	f000 fa35 	bl	8005724 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80052ba:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80052be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c2:	d112      	bne.n	80052ea <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80052c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d016      	beq.n	80052fa <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80052cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052ce:	3324      	adds	r3, #36	; 0x24
 80052d0:	4618      	mov	r0, r3
 80052d2:	f000 ff0d 	bl	80060f0 <xTaskRemoveFromEventList>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d00e      	beq.n	80052fa <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d00b      	beq.n	80052fa <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2201      	movs	r2, #1
 80052e6:	601a      	str	r2, [r3, #0]
 80052e8:	e007      	b.n	80052fa <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80052ea:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80052ee:	3301      	adds	r3, #1
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	b25a      	sxtb	r2, r3
 80052f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80052fa:	2301      	movs	r3, #1
 80052fc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80052fe:	e001      	b.n	8005304 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005300:	2300      	movs	r3, #0
 8005302:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005304:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005306:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800530e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005310:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005312:	4618      	mov	r0, r3
 8005314:	3740      	adds	r7, #64	; 0x40
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}
	...

0800531c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b08c      	sub	sp, #48	; 0x30
 8005320:	af00      	add	r7, sp, #0
 8005322:	60f8      	str	r0, [r7, #12]
 8005324:	60b9      	str	r1, [r7, #8]
 8005326:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005328:	2300      	movs	r3, #0
 800532a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005332:	2b00      	cmp	r3, #0
 8005334:	d10a      	bne.n	800534c <xQueueReceive+0x30>
	__asm volatile
 8005336:	f04f 0350 	mov.w	r3, #80	; 0x50
 800533a:	f383 8811 	msr	BASEPRI, r3
 800533e:	f3bf 8f6f 	isb	sy
 8005342:	f3bf 8f4f 	dsb	sy
 8005346:	623b      	str	r3, [r7, #32]
}
 8005348:	bf00      	nop
 800534a:	e7fe      	b.n	800534a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d103      	bne.n	800535a <xQueueReceive+0x3e>
 8005352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005356:	2b00      	cmp	r3, #0
 8005358:	d101      	bne.n	800535e <xQueueReceive+0x42>
 800535a:	2301      	movs	r3, #1
 800535c:	e000      	b.n	8005360 <xQueueReceive+0x44>
 800535e:	2300      	movs	r3, #0
 8005360:	2b00      	cmp	r3, #0
 8005362:	d10a      	bne.n	800537a <xQueueReceive+0x5e>
	__asm volatile
 8005364:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005368:	f383 8811 	msr	BASEPRI, r3
 800536c:	f3bf 8f6f 	isb	sy
 8005370:	f3bf 8f4f 	dsb	sy
 8005374:	61fb      	str	r3, [r7, #28]
}
 8005376:	bf00      	nop
 8005378:	e7fe      	b.n	8005378 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800537a:	f001 f875 	bl	8006468 <xTaskGetSchedulerState>
 800537e:	4603      	mov	r3, r0
 8005380:	2b00      	cmp	r3, #0
 8005382:	d102      	bne.n	800538a <xQueueReceive+0x6e>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d101      	bne.n	800538e <xQueueReceive+0x72>
 800538a:	2301      	movs	r3, #1
 800538c:	e000      	b.n	8005390 <xQueueReceive+0x74>
 800538e:	2300      	movs	r3, #0
 8005390:	2b00      	cmp	r3, #0
 8005392:	d10a      	bne.n	80053aa <xQueueReceive+0x8e>
	__asm volatile
 8005394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005398:	f383 8811 	msr	BASEPRI, r3
 800539c:	f3bf 8f6f 	isb	sy
 80053a0:	f3bf 8f4f 	dsb	sy
 80053a4:	61bb      	str	r3, [r7, #24]
}
 80053a6:	bf00      	nop
 80053a8:	e7fe      	b.n	80053a8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80053aa:	f001 fbab 	bl	8006b04 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80053ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d01f      	beq.n	80053fa <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80053ba:	68b9      	ldr	r1, [r7, #8]
 80053bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80053be:	f000 fa1b 	bl	80057f8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80053c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c4:	1e5a      	subs	r2, r3, #1
 80053c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053c8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053cc:	691b      	ldr	r3, [r3, #16]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d00f      	beq.n	80053f2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053d4:	3310      	adds	r3, #16
 80053d6:	4618      	mov	r0, r3
 80053d8:	f000 fe8a 	bl	80060f0 <xTaskRemoveFromEventList>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d007      	beq.n	80053f2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80053e2:	4b3d      	ldr	r3, [pc, #244]	; (80054d8 <xQueueReceive+0x1bc>)
 80053e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053e8:	601a      	str	r2, [r3, #0]
 80053ea:	f3bf 8f4f 	dsb	sy
 80053ee:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80053f2:	f001 fbb7 	bl	8006b64 <vPortExitCritical>
				return pdPASS;
 80053f6:	2301      	movs	r3, #1
 80053f8:	e069      	b.n	80054ce <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d103      	bne.n	8005408 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005400:	f001 fbb0 	bl	8006b64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005404:	2300      	movs	r3, #0
 8005406:	e062      	b.n	80054ce <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800540a:	2b00      	cmp	r3, #0
 800540c:	d106      	bne.n	800541c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800540e:	f107 0310 	add.w	r3, r7, #16
 8005412:	4618      	mov	r0, r3
 8005414:	f000 fece 	bl	80061b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005418:	2301      	movs	r3, #1
 800541a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800541c:	f001 fba2 	bl	8006b64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005420:	f000 fc84 	bl	8005d2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005424:	f001 fb6e 	bl	8006b04 <vPortEnterCritical>
 8005428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800542a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800542e:	b25b      	sxtb	r3, r3
 8005430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005434:	d103      	bne.n	800543e <xQueueReceive+0x122>
 8005436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005438:	2200      	movs	r2, #0
 800543a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800543e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005440:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005444:	b25b      	sxtb	r3, r3
 8005446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800544a:	d103      	bne.n	8005454 <xQueueReceive+0x138>
 800544c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800544e:	2200      	movs	r2, #0
 8005450:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005454:	f001 fb86 	bl	8006b64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005458:	1d3a      	adds	r2, r7, #4
 800545a:	f107 0310 	add.w	r3, r7, #16
 800545e:	4611      	mov	r1, r2
 8005460:	4618      	mov	r0, r3
 8005462:	f000 febd 	bl	80061e0 <xTaskCheckForTimeOut>
 8005466:	4603      	mov	r3, r0
 8005468:	2b00      	cmp	r3, #0
 800546a:	d123      	bne.n	80054b4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800546c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800546e:	f000 fa3b 	bl	80058e8 <prvIsQueueEmpty>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d017      	beq.n	80054a8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800547a:	3324      	adds	r3, #36	; 0x24
 800547c:	687a      	ldr	r2, [r7, #4]
 800547e:	4611      	mov	r1, r2
 8005480:	4618      	mov	r0, r3
 8005482:	f000 fe11 	bl	80060a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005486:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005488:	f000 f9dc 	bl	8005844 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800548c:	f000 fc5c 	bl	8005d48 <xTaskResumeAll>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d189      	bne.n	80053aa <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005496:	4b10      	ldr	r3, [pc, #64]	; (80054d8 <xQueueReceive+0x1bc>)
 8005498:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800549c:	601a      	str	r2, [r3, #0]
 800549e:	f3bf 8f4f 	dsb	sy
 80054a2:	f3bf 8f6f 	isb	sy
 80054a6:	e780      	b.n	80053aa <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80054a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80054aa:	f000 f9cb 	bl	8005844 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80054ae:	f000 fc4b 	bl	8005d48 <xTaskResumeAll>
 80054b2:	e77a      	b.n	80053aa <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80054b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80054b6:	f000 f9c5 	bl	8005844 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80054ba:	f000 fc45 	bl	8005d48 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80054be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80054c0:	f000 fa12 	bl	80058e8 <prvIsQueueEmpty>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	f43f af6f 	beq.w	80053aa <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80054cc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	3730      	adds	r7, #48	; 0x30
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bd80      	pop	{r7, pc}
 80054d6:	bf00      	nop
 80054d8:	e000ed04 	.word	0xe000ed04

080054dc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b08e      	sub	sp, #56	; 0x38
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80054e6:	2300      	movs	r3, #0
 80054e8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80054ee:	2300      	movs	r3, #0
 80054f0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80054f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d10a      	bne.n	800550e <xQueueSemaphoreTake+0x32>
	__asm volatile
 80054f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054fc:	f383 8811 	msr	BASEPRI, r3
 8005500:	f3bf 8f6f 	isb	sy
 8005504:	f3bf 8f4f 	dsb	sy
 8005508:	623b      	str	r3, [r7, #32]
}
 800550a:	bf00      	nop
 800550c:	e7fe      	b.n	800550c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800550e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005512:	2b00      	cmp	r3, #0
 8005514:	d00a      	beq.n	800552c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8005516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800551a:	f383 8811 	msr	BASEPRI, r3
 800551e:	f3bf 8f6f 	isb	sy
 8005522:	f3bf 8f4f 	dsb	sy
 8005526:	61fb      	str	r3, [r7, #28]
}
 8005528:	bf00      	nop
 800552a:	e7fe      	b.n	800552a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800552c:	f000 ff9c 	bl	8006468 <xTaskGetSchedulerState>
 8005530:	4603      	mov	r3, r0
 8005532:	2b00      	cmp	r3, #0
 8005534:	d102      	bne.n	800553c <xQueueSemaphoreTake+0x60>
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d101      	bne.n	8005540 <xQueueSemaphoreTake+0x64>
 800553c:	2301      	movs	r3, #1
 800553e:	e000      	b.n	8005542 <xQueueSemaphoreTake+0x66>
 8005540:	2300      	movs	r3, #0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d10a      	bne.n	800555c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8005546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800554a:	f383 8811 	msr	BASEPRI, r3
 800554e:	f3bf 8f6f 	isb	sy
 8005552:	f3bf 8f4f 	dsb	sy
 8005556:	61bb      	str	r3, [r7, #24]
}
 8005558:	bf00      	nop
 800555a:	e7fe      	b.n	800555a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800555c:	f001 fad2 	bl	8006b04 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005564:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005568:	2b00      	cmp	r3, #0
 800556a:	d024      	beq.n	80055b6 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800556c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800556e:	1e5a      	subs	r2, r3, #1
 8005570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005572:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d104      	bne.n	8005586 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800557c:	f001 f91c 	bl	80067b8 <pvTaskIncrementMutexHeldCount>
 8005580:	4602      	mov	r2, r0
 8005582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005584:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005588:	691b      	ldr	r3, [r3, #16]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00f      	beq.n	80055ae <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800558e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005590:	3310      	adds	r3, #16
 8005592:	4618      	mov	r0, r3
 8005594:	f000 fdac 	bl	80060f0 <xTaskRemoveFromEventList>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d007      	beq.n	80055ae <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800559e:	4b54      	ldr	r3, [pc, #336]	; (80056f0 <xQueueSemaphoreTake+0x214>)
 80055a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055a4:	601a      	str	r2, [r3, #0]
 80055a6:	f3bf 8f4f 	dsb	sy
 80055aa:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80055ae:	f001 fad9 	bl	8006b64 <vPortExitCritical>
				return pdPASS;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e097      	b.n	80056e6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d111      	bne.n	80055e0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80055bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d00a      	beq.n	80055d8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80055c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c6:	f383 8811 	msr	BASEPRI, r3
 80055ca:	f3bf 8f6f 	isb	sy
 80055ce:	f3bf 8f4f 	dsb	sy
 80055d2:	617b      	str	r3, [r7, #20]
}
 80055d4:	bf00      	nop
 80055d6:	e7fe      	b.n	80055d6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80055d8:	f001 fac4 	bl	8006b64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80055dc:	2300      	movs	r3, #0
 80055de:	e082      	b.n	80056e6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80055e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d106      	bne.n	80055f4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80055e6:	f107 030c 	add.w	r3, r7, #12
 80055ea:	4618      	mov	r0, r3
 80055ec:	f000 fde2 	bl	80061b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80055f0:	2301      	movs	r3, #1
 80055f2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80055f4:	f001 fab6 	bl	8006b64 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80055f8:	f000 fb98 	bl	8005d2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80055fc:	f001 fa82 	bl	8006b04 <vPortEnterCritical>
 8005600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005602:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005606:	b25b      	sxtb	r3, r3
 8005608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800560c:	d103      	bne.n	8005616 <xQueueSemaphoreTake+0x13a>
 800560e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005610:	2200      	movs	r2, #0
 8005612:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005618:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800561c:	b25b      	sxtb	r3, r3
 800561e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005622:	d103      	bne.n	800562c <xQueueSemaphoreTake+0x150>
 8005624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005626:	2200      	movs	r2, #0
 8005628:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800562c:	f001 fa9a 	bl	8006b64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005630:	463a      	mov	r2, r7
 8005632:	f107 030c 	add.w	r3, r7, #12
 8005636:	4611      	mov	r1, r2
 8005638:	4618      	mov	r0, r3
 800563a:	f000 fdd1 	bl	80061e0 <xTaskCheckForTimeOut>
 800563e:	4603      	mov	r3, r0
 8005640:	2b00      	cmp	r3, #0
 8005642:	d132      	bne.n	80056aa <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005644:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005646:	f000 f94f 	bl	80058e8 <prvIsQueueEmpty>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d026      	beq.n	800569e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d109      	bne.n	800566c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8005658:	f001 fa54 	bl	8006b04 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800565c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	4618      	mov	r0, r3
 8005662:	f000 ff1f 	bl	80064a4 <xTaskPriorityInherit>
 8005666:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8005668:	f001 fa7c 	bl	8006b64 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800566c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800566e:	3324      	adds	r3, #36	; 0x24
 8005670:	683a      	ldr	r2, [r7, #0]
 8005672:	4611      	mov	r1, r2
 8005674:	4618      	mov	r0, r3
 8005676:	f000 fd17 	bl	80060a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800567a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800567c:	f000 f8e2 	bl	8005844 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005680:	f000 fb62 	bl	8005d48 <xTaskResumeAll>
 8005684:	4603      	mov	r3, r0
 8005686:	2b00      	cmp	r3, #0
 8005688:	f47f af68 	bne.w	800555c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800568c:	4b18      	ldr	r3, [pc, #96]	; (80056f0 <xQueueSemaphoreTake+0x214>)
 800568e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005692:	601a      	str	r2, [r3, #0]
 8005694:	f3bf 8f4f 	dsb	sy
 8005698:	f3bf 8f6f 	isb	sy
 800569c:	e75e      	b.n	800555c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800569e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80056a0:	f000 f8d0 	bl	8005844 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80056a4:	f000 fb50 	bl	8005d48 <xTaskResumeAll>
 80056a8:	e758      	b.n	800555c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80056aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80056ac:	f000 f8ca 	bl	8005844 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80056b0:	f000 fb4a 	bl	8005d48 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80056b4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80056b6:	f000 f917 	bl	80058e8 <prvIsQueueEmpty>
 80056ba:	4603      	mov	r3, r0
 80056bc:	2b00      	cmp	r3, #0
 80056be:	f43f af4d 	beq.w	800555c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80056c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d00d      	beq.n	80056e4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80056c8:	f001 fa1c 	bl	8006b04 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80056cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80056ce:	f000 f811 	bl	80056f4 <prvGetDisinheritPriorityAfterTimeout>
 80056d2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80056d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80056da:	4618      	mov	r0, r3
 80056dc:	f000 ffde 	bl	800669c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80056e0:	f001 fa40 	bl	8006b64 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80056e4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3738      	adds	r7, #56	; 0x38
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	bf00      	nop
 80056f0:	e000ed04 	.word	0xe000ed04

080056f4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80056f4:	b480      	push	{r7}
 80056f6:	b085      	sub	sp, #20
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005700:	2b00      	cmp	r3, #0
 8005702:	d006      	beq.n	8005712 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f1c3 0307 	rsb	r3, r3, #7
 800570e:	60fb      	str	r3, [r7, #12]
 8005710:	e001      	b.n	8005716 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005712:	2300      	movs	r3, #0
 8005714:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005716:	68fb      	ldr	r3, [r7, #12]
	}
 8005718:	4618      	mov	r0, r3
 800571a:	3714      	adds	r7, #20
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr

08005724 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b086      	sub	sp, #24
 8005728:	af00      	add	r7, sp, #0
 800572a:	60f8      	str	r0, [r7, #12]
 800572c:	60b9      	str	r1, [r7, #8]
 800572e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005730:	2300      	movs	r3, #0
 8005732:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005738:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800573e:	2b00      	cmp	r3, #0
 8005740:	d10d      	bne.n	800575e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d14d      	bne.n	80057e6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	4618      	mov	r0, r3
 8005750:	f000 ff1e 	bl	8006590 <xTaskPriorityDisinherit>
 8005754:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2200      	movs	r2, #0
 800575a:	609a      	str	r2, [r3, #8]
 800575c:	e043      	b.n	80057e6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d119      	bne.n	8005798 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6858      	ldr	r0, [r3, #4]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800576c:	461a      	mov	r2, r3
 800576e:	68b9      	ldr	r1, [r7, #8]
 8005770:	f003 fc3c 	bl	8008fec <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	685a      	ldr	r2, [r3, #4]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800577c:	441a      	add	r2, r3
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	685a      	ldr	r2, [r3, #4]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	429a      	cmp	r2, r3
 800578c:	d32b      	bcc.n	80057e6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	605a      	str	r2, [r3, #4]
 8005796:	e026      	b.n	80057e6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	68d8      	ldr	r0, [r3, #12]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a0:	461a      	mov	r2, r3
 80057a2:	68b9      	ldr	r1, [r7, #8]
 80057a4:	f003 fc22 	bl	8008fec <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	68da      	ldr	r2, [r3, #12]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b0:	425b      	negs	r3, r3
 80057b2:	441a      	add	r2, r3
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	68da      	ldr	r2, [r3, #12]
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d207      	bcs.n	80057d4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	689a      	ldr	r2, [r3, #8]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057cc:	425b      	negs	r3, r3
 80057ce:	441a      	add	r2, r3
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2b02      	cmp	r3, #2
 80057d8:	d105      	bne.n	80057e6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d002      	beq.n	80057e6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	3b01      	subs	r3, #1
 80057e4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	1c5a      	adds	r2, r3, #1
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80057ee:	697b      	ldr	r3, [r7, #20]
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3718      	adds	r7, #24
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}

080057f8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b082      	sub	sp, #8
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
 8005800:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005806:	2b00      	cmp	r3, #0
 8005808:	d018      	beq.n	800583c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	68da      	ldr	r2, [r3, #12]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005812:	441a      	add	r2, r3
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	68da      	ldr	r2, [r3, #12]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	429a      	cmp	r2, r3
 8005822:	d303      	bcc.n	800582c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	68d9      	ldr	r1, [r3, #12]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005834:	461a      	mov	r2, r3
 8005836:	6838      	ldr	r0, [r7, #0]
 8005838:	f003 fbd8 	bl	8008fec <memcpy>
	}
}
 800583c:	bf00      	nop
 800583e:	3708      	adds	r7, #8
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b084      	sub	sp, #16
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800584c:	f001 f95a 	bl	8006b04 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005856:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005858:	e011      	b.n	800587e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585e:	2b00      	cmp	r3, #0
 8005860:	d012      	beq.n	8005888 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	3324      	adds	r3, #36	; 0x24
 8005866:	4618      	mov	r0, r3
 8005868:	f000 fc42 	bl	80060f0 <xTaskRemoveFromEventList>
 800586c:	4603      	mov	r3, r0
 800586e:	2b00      	cmp	r3, #0
 8005870:	d001      	beq.n	8005876 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005872:	f000 fd17 	bl	80062a4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005876:	7bfb      	ldrb	r3, [r7, #15]
 8005878:	3b01      	subs	r3, #1
 800587a:	b2db      	uxtb	r3, r3
 800587c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800587e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005882:	2b00      	cmp	r3, #0
 8005884:	dce9      	bgt.n	800585a <prvUnlockQueue+0x16>
 8005886:	e000      	b.n	800588a <prvUnlockQueue+0x46>
					break;
 8005888:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	22ff      	movs	r2, #255	; 0xff
 800588e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005892:	f001 f967 	bl	8006b64 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005896:	f001 f935 	bl	8006b04 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80058a0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80058a2:	e011      	b.n	80058c8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	691b      	ldr	r3, [r3, #16]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d012      	beq.n	80058d2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	3310      	adds	r3, #16
 80058b0:	4618      	mov	r0, r3
 80058b2:	f000 fc1d 	bl	80060f0 <xTaskRemoveFromEventList>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d001      	beq.n	80058c0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80058bc:	f000 fcf2 	bl	80062a4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80058c0:	7bbb      	ldrb	r3, [r7, #14]
 80058c2:	3b01      	subs	r3, #1
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80058c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	dce9      	bgt.n	80058a4 <prvUnlockQueue+0x60>
 80058d0:	e000      	b.n	80058d4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80058d2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	22ff      	movs	r2, #255	; 0xff
 80058d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80058dc:	f001 f942 	bl	8006b64 <vPortExitCritical>
}
 80058e0:	bf00      	nop
 80058e2:	3710      	adds	r7, #16
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}

080058e8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b084      	sub	sp, #16
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80058f0:	f001 f908 	bl	8006b04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d102      	bne.n	8005902 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80058fc:	2301      	movs	r3, #1
 80058fe:	60fb      	str	r3, [r7, #12]
 8005900:	e001      	b.n	8005906 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005902:	2300      	movs	r3, #0
 8005904:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005906:	f001 f92d 	bl	8006b64 <vPortExitCritical>

	return xReturn;
 800590a:	68fb      	ldr	r3, [r7, #12]
}
 800590c:	4618      	mov	r0, r3
 800590e:	3710      	adds	r7, #16
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}

08005914 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b084      	sub	sp, #16
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800591c:	f001 f8f2 	bl	8006b04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005928:	429a      	cmp	r2, r3
 800592a:	d102      	bne.n	8005932 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800592c:	2301      	movs	r3, #1
 800592e:	60fb      	str	r3, [r7, #12]
 8005930:	e001      	b.n	8005936 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005932:	2300      	movs	r3, #0
 8005934:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005936:	f001 f915 	bl	8006b64 <vPortExitCritical>

	return xReturn;
 800593a:	68fb      	ldr	r3, [r7, #12]
}
 800593c:	4618      	mov	r0, r3
 800593e:	3710      	adds	r7, #16
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}

08005944 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005944:	b580      	push	{r7, lr}
 8005946:	b08e      	sub	sp, #56	; 0x38
 8005948:	af04      	add	r7, sp, #16
 800594a:	60f8      	str	r0, [r7, #12]
 800594c:	60b9      	str	r1, [r7, #8]
 800594e:	607a      	str	r2, [r7, #4]
 8005950:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005952:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005954:	2b00      	cmp	r3, #0
 8005956:	d10a      	bne.n	800596e <xTaskCreateStatic+0x2a>
	__asm volatile
 8005958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800595c:	f383 8811 	msr	BASEPRI, r3
 8005960:	f3bf 8f6f 	isb	sy
 8005964:	f3bf 8f4f 	dsb	sy
 8005968:	623b      	str	r3, [r7, #32]
}
 800596a:	bf00      	nop
 800596c:	e7fe      	b.n	800596c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800596e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005970:	2b00      	cmp	r3, #0
 8005972:	d10a      	bne.n	800598a <xTaskCreateStatic+0x46>
	__asm volatile
 8005974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005978:	f383 8811 	msr	BASEPRI, r3
 800597c:	f3bf 8f6f 	isb	sy
 8005980:	f3bf 8f4f 	dsb	sy
 8005984:	61fb      	str	r3, [r7, #28]
}
 8005986:	bf00      	nop
 8005988:	e7fe      	b.n	8005988 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800598a:	2354      	movs	r3, #84	; 0x54
 800598c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	2b54      	cmp	r3, #84	; 0x54
 8005992:	d00a      	beq.n	80059aa <xTaskCreateStatic+0x66>
	__asm volatile
 8005994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005998:	f383 8811 	msr	BASEPRI, r3
 800599c:	f3bf 8f6f 	isb	sy
 80059a0:	f3bf 8f4f 	dsb	sy
 80059a4:	61bb      	str	r3, [r7, #24]
}
 80059a6:	bf00      	nop
 80059a8:	e7fe      	b.n	80059a8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80059aa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80059ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d01e      	beq.n	80059f0 <xTaskCreateStatic+0xac>
 80059b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d01b      	beq.n	80059f0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80059b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059ba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80059bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059c0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80059c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c4:	2202      	movs	r2, #2
 80059c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80059ca:	2300      	movs	r3, #0
 80059cc:	9303      	str	r3, [sp, #12]
 80059ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d0:	9302      	str	r3, [sp, #8]
 80059d2:	f107 0314 	add.w	r3, r7, #20
 80059d6:	9301      	str	r3, [sp, #4]
 80059d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059da:	9300      	str	r3, [sp, #0]
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	68b9      	ldr	r1, [r7, #8]
 80059e2:	68f8      	ldr	r0, [r7, #12]
 80059e4:	f000 f850 	bl	8005a88 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80059e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80059ea:	f000 f8d5 	bl	8005b98 <prvAddNewTaskToReadyList>
 80059ee:	e001      	b.n	80059f4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80059f0:	2300      	movs	r3, #0
 80059f2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80059f4:	697b      	ldr	r3, [r7, #20]
	}
 80059f6:	4618      	mov	r0, r3
 80059f8:	3728      	adds	r7, #40	; 0x28
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}

080059fe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80059fe:	b580      	push	{r7, lr}
 8005a00:	b08c      	sub	sp, #48	; 0x30
 8005a02:	af04      	add	r7, sp, #16
 8005a04:	60f8      	str	r0, [r7, #12]
 8005a06:	60b9      	str	r1, [r7, #8]
 8005a08:	603b      	str	r3, [r7, #0]
 8005a0a:	4613      	mov	r3, r2
 8005a0c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005a0e:	88fb      	ldrh	r3, [r7, #6]
 8005a10:	009b      	lsls	r3, r3, #2
 8005a12:	4618      	mov	r0, r3
 8005a14:	f001 f998 	bl	8006d48 <pvPortMalloc>
 8005a18:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d00e      	beq.n	8005a3e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005a20:	2054      	movs	r0, #84	; 0x54
 8005a22:	f001 f991 	bl	8006d48 <pvPortMalloc>
 8005a26:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005a28:	69fb      	ldr	r3, [r7, #28]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d003      	beq.n	8005a36 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005a2e:	69fb      	ldr	r3, [r7, #28]
 8005a30:	697a      	ldr	r2, [r7, #20]
 8005a32:	631a      	str	r2, [r3, #48]	; 0x30
 8005a34:	e005      	b.n	8005a42 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005a36:	6978      	ldr	r0, [r7, #20]
 8005a38:	f001 fa52 	bl	8006ee0 <vPortFree>
 8005a3c:	e001      	b.n	8005a42 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005a42:	69fb      	ldr	r3, [r7, #28]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d017      	beq.n	8005a78 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005a48:	69fb      	ldr	r3, [r7, #28]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005a50:	88fa      	ldrh	r2, [r7, #6]
 8005a52:	2300      	movs	r3, #0
 8005a54:	9303      	str	r3, [sp, #12]
 8005a56:	69fb      	ldr	r3, [r7, #28]
 8005a58:	9302      	str	r3, [sp, #8]
 8005a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a5c:	9301      	str	r3, [sp, #4]
 8005a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a60:	9300      	str	r3, [sp, #0]
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	68b9      	ldr	r1, [r7, #8]
 8005a66:	68f8      	ldr	r0, [r7, #12]
 8005a68:	f000 f80e 	bl	8005a88 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a6c:	69f8      	ldr	r0, [r7, #28]
 8005a6e:	f000 f893 	bl	8005b98 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005a72:	2301      	movs	r3, #1
 8005a74:	61bb      	str	r3, [r7, #24]
 8005a76:	e002      	b.n	8005a7e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005a78:	f04f 33ff 	mov.w	r3, #4294967295
 8005a7c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005a7e:	69bb      	ldr	r3, [r7, #24]
	}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3720      	adds	r7, #32
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b088      	sub	sp, #32
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	60f8      	str	r0, [r7, #12]
 8005a90:	60b9      	str	r1, [r7, #8]
 8005a92:	607a      	str	r2, [r7, #4]
 8005a94:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	009b      	lsls	r3, r3, #2
 8005aa4:	4413      	add	r3, r2
 8005aa6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	f023 0307 	bic.w	r3, r3, #7
 8005aae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005ab0:	69bb      	ldr	r3, [r7, #24]
 8005ab2:	f003 0307 	and.w	r3, r3, #7
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d00a      	beq.n	8005ad0 <prvInitialiseNewTask+0x48>
	__asm volatile
 8005aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005abe:	f383 8811 	msr	BASEPRI, r3
 8005ac2:	f3bf 8f6f 	isb	sy
 8005ac6:	f3bf 8f4f 	dsb	sy
 8005aca:	617b      	str	r3, [r7, #20]
}
 8005acc:	bf00      	nop
 8005ace:	e7fe      	b.n	8005ace <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d01f      	beq.n	8005b16 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	61fb      	str	r3, [r7, #28]
 8005ada:	e012      	b.n	8005b02 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005adc:	68ba      	ldr	r2, [r7, #8]
 8005ade:	69fb      	ldr	r3, [r7, #28]
 8005ae0:	4413      	add	r3, r2
 8005ae2:	7819      	ldrb	r1, [r3, #0]
 8005ae4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ae6:	69fb      	ldr	r3, [r7, #28]
 8005ae8:	4413      	add	r3, r2
 8005aea:	3334      	adds	r3, #52	; 0x34
 8005aec:	460a      	mov	r2, r1
 8005aee:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005af0:	68ba      	ldr	r2, [r7, #8]
 8005af2:	69fb      	ldr	r3, [r7, #28]
 8005af4:	4413      	add	r3, r2
 8005af6:	781b      	ldrb	r3, [r3, #0]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d006      	beq.n	8005b0a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005afc:	69fb      	ldr	r3, [r7, #28]
 8005afe:	3301      	adds	r3, #1
 8005b00:	61fb      	str	r3, [r7, #28]
 8005b02:	69fb      	ldr	r3, [r7, #28]
 8005b04:	2b0f      	cmp	r3, #15
 8005b06:	d9e9      	bls.n	8005adc <prvInitialiseNewTask+0x54>
 8005b08:	e000      	b.n	8005b0c <prvInitialiseNewTask+0x84>
			{
				break;
 8005b0a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005b14:	e003      	b.n	8005b1e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b20:	2b06      	cmp	r3, #6
 8005b22:	d901      	bls.n	8005b28 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005b24:	2306      	movs	r3, #6
 8005b26:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b2c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b32:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005b34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b36:	2200      	movs	r2, #0
 8005b38:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b3c:	3304      	adds	r3, #4
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f7ff f8fc 	bl	8004d3c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005b44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b46:	3318      	adds	r3, #24
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f7ff f8f7 	bl	8004d3c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b52:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b56:	f1c3 0207 	rsb	r2, r3, #7
 8005b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b5c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b62:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005b64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b66:	2200      	movs	r2, #0
 8005b68:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005b72:	683a      	ldr	r2, [r7, #0]
 8005b74:	68f9      	ldr	r1, [r7, #12]
 8005b76:	69b8      	ldr	r0, [r7, #24]
 8005b78:	f000 fe98 	bl	80068ac <pxPortInitialiseStack>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b80:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005b82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d002      	beq.n	8005b8e <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005b88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b8c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b8e:	bf00      	nop
 8005b90:	3720      	adds	r7, #32
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
	...

08005b98 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b082      	sub	sp, #8
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005ba0:	f000 ffb0 	bl	8006b04 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005ba4:	4b2a      	ldr	r3, [pc, #168]	; (8005c50 <prvAddNewTaskToReadyList+0xb8>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	3301      	adds	r3, #1
 8005baa:	4a29      	ldr	r2, [pc, #164]	; (8005c50 <prvAddNewTaskToReadyList+0xb8>)
 8005bac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005bae:	4b29      	ldr	r3, [pc, #164]	; (8005c54 <prvAddNewTaskToReadyList+0xbc>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d109      	bne.n	8005bca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005bb6:	4a27      	ldr	r2, [pc, #156]	; (8005c54 <prvAddNewTaskToReadyList+0xbc>)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005bbc:	4b24      	ldr	r3, [pc, #144]	; (8005c50 <prvAddNewTaskToReadyList+0xb8>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	d110      	bne.n	8005be6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005bc4:	f000 fb92 	bl	80062ec <prvInitialiseTaskLists>
 8005bc8:	e00d      	b.n	8005be6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005bca:	4b23      	ldr	r3, [pc, #140]	; (8005c58 <prvAddNewTaskToReadyList+0xc0>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d109      	bne.n	8005be6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005bd2:	4b20      	ldr	r3, [pc, #128]	; (8005c54 <prvAddNewTaskToReadyList+0xbc>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d802      	bhi.n	8005be6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005be0:	4a1c      	ldr	r2, [pc, #112]	; (8005c54 <prvAddNewTaskToReadyList+0xbc>)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005be6:	4b1d      	ldr	r3, [pc, #116]	; (8005c5c <prvAddNewTaskToReadyList+0xc4>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	3301      	adds	r3, #1
 8005bec:	4a1b      	ldr	r2, [pc, #108]	; (8005c5c <prvAddNewTaskToReadyList+0xc4>)
 8005bee:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	409a      	lsls	r2, r3
 8005bf8:	4b19      	ldr	r3, [pc, #100]	; (8005c60 <prvAddNewTaskToReadyList+0xc8>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	4a18      	ldr	r2, [pc, #96]	; (8005c60 <prvAddNewTaskToReadyList+0xc8>)
 8005c00:	6013      	str	r3, [r2, #0]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c06:	4613      	mov	r3, r2
 8005c08:	009b      	lsls	r3, r3, #2
 8005c0a:	4413      	add	r3, r2
 8005c0c:	009b      	lsls	r3, r3, #2
 8005c0e:	4a15      	ldr	r2, [pc, #84]	; (8005c64 <prvAddNewTaskToReadyList+0xcc>)
 8005c10:	441a      	add	r2, r3
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	3304      	adds	r3, #4
 8005c16:	4619      	mov	r1, r3
 8005c18:	4610      	mov	r0, r2
 8005c1a:	f7ff f89c 	bl	8004d56 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005c1e:	f000 ffa1 	bl	8006b64 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005c22:	4b0d      	ldr	r3, [pc, #52]	; (8005c58 <prvAddNewTaskToReadyList+0xc0>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d00e      	beq.n	8005c48 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005c2a:	4b0a      	ldr	r3, [pc, #40]	; (8005c54 <prvAddNewTaskToReadyList+0xbc>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d207      	bcs.n	8005c48 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005c38:	4b0b      	ldr	r3, [pc, #44]	; (8005c68 <prvAddNewTaskToReadyList+0xd0>)
 8005c3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c3e:	601a      	str	r2, [r3, #0]
 8005c40:	f3bf 8f4f 	dsb	sy
 8005c44:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c48:	bf00      	nop
 8005c4a:	3708      	adds	r7, #8
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}
 8005c50:	20000708 	.word	0x20000708
 8005c54:	20000608 	.word	0x20000608
 8005c58:	20000714 	.word	0x20000714
 8005c5c:	20000724 	.word	0x20000724
 8005c60:	20000710 	.word	0x20000710
 8005c64:	2000060c 	.word	0x2000060c
 8005c68:	e000ed04 	.word	0xe000ed04

08005c6c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b08a      	sub	sp, #40	; 0x28
 8005c70:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005c72:	2300      	movs	r3, #0
 8005c74:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005c76:	2300      	movs	r3, #0
 8005c78:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005c7a:	463a      	mov	r2, r7
 8005c7c:	1d39      	adds	r1, r7, #4
 8005c7e:	f107 0308 	add.w	r3, r7, #8
 8005c82:	4618      	mov	r0, r3
 8005c84:	f7fb f90e 	bl	8000ea4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005c88:	6839      	ldr	r1, [r7, #0]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	68ba      	ldr	r2, [r7, #8]
 8005c8e:	9202      	str	r2, [sp, #8]
 8005c90:	9301      	str	r3, [sp, #4]
 8005c92:	2300      	movs	r3, #0
 8005c94:	9300      	str	r3, [sp, #0]
 8005c96:	2300      	movs	r3, #0
 8005c98:	460a      	mov	r2, r1
 8005c9a:	491e      	ldr	r1, [pc, #120]	; (8005d14 <vTaskStartScheduler+0xa8>)
 8005c9c:	481e      	ldr	r0, [pc, #120]	; (8005d18 <vTaskStartScheduler+0xac>)
 8005c9e:	f7ff fe51 	bl	8005944 <xTaskCreateStatic>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	4a1d      	ldr	r2, [pc, #116]	; (8005d1c <vTaskStartScheduler+0xb0>)
 8005ca6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005ca8:	4b1c      	ldr	r3, [pc, #112]	; (8005d1c <vTaskStartScheduler+0xb0>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d002      	beq.n	8005cb6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	617b      	str	r3, [r7, #20]
 8005cb4:	e001      	b.n	8005cba <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	d116      	bne.n	8005cee <vTaskStartScheduler+0x82>
	__asm volatile
 8005cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cc4:	f383 8811 	msr	BASEPRI, r3
 8005cc8:	f3bf 8f6f 	isb	sy
 8005ccc:	f3bf 8f4f 	dsb	sy
 8005cd0:	613b      	str	r3, [r7, #16]
}
 8005cd2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005cd4:	4b12      	ldr	r3, [pc, #72]	; (8005d20 <vTaskStartScheduler+0xb4>)
 8005cd6:	f04f 32ff 	mov.w	r2, #4294967295
 8005cda:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005cdc:	4b11      	ldr	r3, [pc, #68]	; (8005d24 <vTaskStartScheduler+0xb8>)
 8005cde:	2201      	movs	r2, #1
 8005ce0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005ce2:	4b11      	ldr	r3, [pc, #68]	; (8005d28 <vTaskStartScheduler+0xbc>)
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005ce8:	f000 fe6a 	bl	80069c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005cec:	e00e      	b.n	8005d0c <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf4:	d10a      	bne.n	8005d0c <vTaskStartScheduler+0xa0>
	__asm volatile
 8005cf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cfa:	f383 8811 	msr	BASEPRI, r3
 8005cfe:	f3bf 8f6f 	isb	sy
 8005d02:	f3bf 8f4f 	dsb	sy
 8005d06:	60fb      	str	r3, [r7, #12]
}
 8005d08:	bf00      	nop
 8005d0a:	e7fe      	b.n	8005d0a <vTaskStartScheduler+0x9e>
}
 8005d0c:	bf00      	nop
 8005d0e:	3718      	adds	r7, #24
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}
 8005d14:	08009044 	.word	0x08009044
 8005d18:	080062bd 	.word	0x080062bd
 8005d1c:	2000072c 	.word	0x2000072c
 8005d20:	20000728 	.word	0x20000728
 8005d24:	20000714 	.word	0x20000714
 8005d28:	2000070c 	.word	0x2000070c

08005d2c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005d30:	4b04      	ldr	r3, [pc, #16]	; (8005d44 <vTaskSuspendAll+0x18>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	3301      	adds	r3, #1
 8005d36:	4a03      	ldr	r2, [pc, #12]	; (8005d44 <vTaskSuspendAll+0x18>)
 8005d38:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005d3a:	bf00      	nop
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d42:	4770      	bx	lr
 8005d44:	20000730 	.word	0x20000730

08005d48 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b084      	sub	sp, #16
 8005d4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005d52:	2300      	movs	r3, #0
 8005d54:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005d56:	4b41      	ldr	r3, [pc, #260]	; (8005e5c <xTaskResumeAll+0x114>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d10a      	bne.n	8005d74 <xTaskResumeAll+0x2c>
	__asm volatile
 8005d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d62:	f383 8811 	msr	BASEPRI, r3
 8005d66:	f3bf 8f6f 	isb	sy
 8005d6a:	f3bf 8f4f 	dsb	sy
 8005d6e:	603b      	str	r3, [r7, #0]
}
 8005d70:	bf00      	nop
 8005d72:	e7fe      	b.n	8005d72 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005d74:	f000 fec6 	bl	8006b04 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005d78:	4b38      	ldr	r3, [pc, #224]	; (8005e5c <xTaskResumeAll+0x114>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	4a37      	ldr	r2, [pc, #220]	; (8005e5c <xTaskResumeAll+0x114>)
 8005d80:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d82:	4b36      	ldr	r3, [pc, #216]	; (8005e5c <xTaskResumeAll+0x114>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d161      	bne.n	8005e4e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005d8a:	4b35      	ldr	r3, [pc, #212]	; (8005e60 <xTaskResumeAll+0x118>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d05d      	beq.n	8005e4e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d92:	e02e      	b.n	8005df2 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d94:	4b33      	ldr	r3, [pc, #204]	; (8005e64 <xTaskResumeAll+0x11c>)
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	3318      	adds	r3, #24
 8005da0:	4618      	mov	r0, r3
 8005da2:	f7ff f835 	bl	8004e10 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	3304      	adds	r3, #4
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7ff f830 	bl	8004e10 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db4:	2201      	movs	r2, #1
 8005db6:	409a      	lsls	r2, r3
 8005db8:	4b2b      	ldr	r3, [pc, #172]	; (8005e68 <xTaskResumeAll+0x120>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	4a2a      	ldr	r2, [pc, #168]	; (8005e68 <xTaskResumeAll+0x120>)
 8005dc0:	6013      	str	r3, [r2, #0]
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dc6:	4613      	mov	r3, r2
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	4413      	add	r3, r2
 8005dcc:	009b      	lsls	r3, r3, #2
 8005dce:	4a27      	ldr	r2, [pc, #156]	; (8005e6c <xTaskResumeAll+0x124>)
 8005dd0:	441a      	add	r2, r3
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	3304      	adds	r3, #4
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	4610      	mov	r0, r2
 8005dda:	f7fe ffbc 	bl	8004d56 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005de2:	4b23      	ldr	r3, [pc, #140]	; (8005e70 <xTaskResumeAll+0x128>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005de8:	429a      	cmp	r2, r3
 8005dea:	d302      	bcc.n	8005df2 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005dec:	4b21      	ldr	r3, [pc, #132]	; (8005e74 <xTaskResumeAll+0x12c>)
 8005dee:	2201      	movs	r2, #1
 8005df0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005df2:	4b1c      	ldr	r3, [pc, #112]	; (8005e64 <xTaskResumeAll+0x11c>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d1cc      	bne.n	8005d94 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d001      	beq.n	8005e04 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005e00:	f000 fb12 	bl	8006428 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005e04:	4b1c      	ldr	r3, [pc, #112]	; (8005e78 <xTaskResumeAll+0x130>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d010      	beq.n	8005e32 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005e10:	f000 f836 	bl	8005e80 <xTaskIncrementTick>
 8005e14:	4603      	mov	r3, r0
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d002      	beq.n	8005e20 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8005e1a:	4b16      	ldr	r3, [pc, #88]	; (8005e74 <xTaskResumeAll+0x12c>)
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	3b01      	subs	r3, #1
 8005e24:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d1f1      	bne.n	8005e10 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8005e2c:	4b12      	ldr	r3, [pc, #72]	; (8005e78 <xTaskResumeAll+0x130>)
 8005e2e:	2200      	movs	r2, #0
 8005e30:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005e32:	4b10      	ldr	r3, [pc, #64]	; (8005e74 <xTaskResumeAll+0x12c>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d009      	beq.n	8005e4e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005e3e:	4b0f      	ldr	r3, [pc, #60]	; (8005e7c <xTaskResumeAll+0x134>)
 8005e40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e44:	601a      	str	r2, [r3, #0]
 8005e46:	f3bf 8f4f 	dsb	sy
 8005e4a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005e4e:	f000 fe89 	bl	8006b64 <vPortExitCritical>

	return xAlreadyYielded;
 8005e52:	68bb      	ldr	r3, [r7, #8]
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3710      	adds	r7, #16
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}
 8005e5c:	20000730 	.word	0x20000730
 8005e60:	20000708 	.word	0x20000708
 8005e64:	200006c8 	.word	0x200006c8
 8005e68:	20000710 	.word	0x20000710
 8005e6c:	2000060c 	.word	0x2000060c
 8005e70:	20000608 	.word	0x20000608
 8005e74:	2000071c 	.word	0x2000071c
 8005e78:	20000718 	.word	0x20000718
 8005e7c:	e000ed04 	.word	0xe000ed04

08005e80 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b086      	sub	sp, #24
 8005e84:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005e86:	2300      	movs	r3, #0
 8005e88:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e8a:	4b4e      	ldr	r3, [pc, #312]	; (8005fc4 <xTaskIncrementTick+0x144>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	f040 808e 	bne.w	8005fb0 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005e94:	4b4c      	ldr	r3, [pc, #304]	; (8005fc8 <xTaskIncrementTick+0x148>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	3301      	adds	r3, #1
 8005e9a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005e9c:	4a4a      	ldr	r2, [pc, #296]	; (8005fc8 <xTaskIncrementTick+0x148>)
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d120      	bne.n	8005eea <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005ea8:	4b48      	ldr	r3, [pc, #288]	; (8005fcc <xTaskIncrementTick+0x14c>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d00a      	beq.n	8005ec8 <xTaskIncrementTick+0x48>
	__asm volatile
 8005eb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eb6:	f383 8811 	msr	BASEPRI, r3
 8005eba:	f3bf 8f6f 	isb	sy
 8005ebe:	f3bf 8f4f 	dsb	sy
 8005ec2:	603b      	str	r3, [r7, #0]
}
 8005ec4:	bf00      	nop
 8005ec6:	e7fe      	b.n	8005ec6 <xTaskIncrementTick+0x46>
 8005ec8:	4b40      	ldr	r3, [pc, #256]	; (8005fcc <xTaskIncrementTick+0x14c>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	60fb      	str	r3, [r7, #12]
 8005ece:	4b40      	ldr	r3, [pc, #256]	; (8005fd0 <xTaskIncrementTick+0x150>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a3e      	ldr	r2, [pc, #248]	; (8005fcc <xTaskIncrementTick+0x14c>)
 8005ed4:	6013      	str	r3, [r2, #0]
 8005ed6:	4a3e      	ldr	r2, [pc, #248]	; (8005fd0 <xTaskIncrementTick+0x150>)
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	6013      	str	r3, [r2, #0]
 8005edc:	4b3d      	ldr	r3, [pc, #244]	; (8005fd4 <xTaskIncrementTick+0x154>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	3301      	adds	r3, #1
 8005ee2:	4a3c      	ldr	r2, [pc, #240]	; (8005fd4 <xTaskIncrementTick+0x154>)
 8005ee4:	6013      	str	r3, [r2, #0]
 8005ee6:	f000 fa9f 	bl	8006428 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005eea:	4b3b      	ldr	r3, [pc, #236]	; (8005fd8 <xTaskIncrementTick+0x158>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	693a      	ldr	r2, [r7, #16]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d348      	bcc.n	8005f86 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ef4:	4b35      	ldr	r3, [pc, #212]	; (8005fcc <xTaskIncrementTick+0x14c>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d104      	bne.n	8005f08 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005efe:	4b36      	ldr	r3, [pc, #216]	; (8005fd8 <xTaskIncrementTick+0x158>)
 8005f00:	f04f 32ff 	mov.w	r2, #4294967295
 8005f04:	601a      	str	r2, [r3, #0]
					break;
 8005f06:	e03e      	b.n	8005f86 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f08:	4b30      	ldr	r3, [pc, #192]	; (8005fcc <xTaskIncrementTick+0x14c>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	68db      	ldr	r3, [r3, #12]
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005f18:	693a      	ldr	r2, [r7, #16]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d203      	bcs.n	8005f28 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005f20:	4a2d      	ldr	r2, [pc, #180]	; (8005fd8 <xTaskIncrementTick+0x158>)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005f26:	e02e      	b.n	8005f86 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	3304      	adds	r3, #4
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	f7fe ff6f 	bl	8004e10 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d004      	beq.n	8005f44 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	3318      	adds	r3, #24
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f7fe ff66 	bl	8004e10 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f48:	2201      	movs	r2, #1
 8005f4a:	409a      	lsls	r2, r3
 8005f4c:	4b23      	ldr	r3, [pc, #140]	; (8005fdc <xTaskIncrementTick+0x15c>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4313      	orrs	r3, r2
 8005f52:	4a22      	ldr	r2, [pc, #136]	; (8005fdc <xTaskIncrementTick+0x15c>)
 8005f54:	6013      	str	r3, [r2, #0]
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f5a:	4613      	mov	r3, r2
 8005f5c:	009b      	lsls	r3, r3, #2
 8005f5e:	4413      	add	r3, r2
 8005f60:	009b      	lsls	r3, r3, #2
 8005f62:	4a1f      	ldr	r2, [pc, #124]	; (8005fe0 <xTaskIncrementTick+0x160>)
 8005f64:	441a      	add	r2, r3
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	3304      	adds	r3, #4
 8005f6a:	4619      	mov	r1, r3
 8005f6c:	4610      	mov	r0, r2
 8005f6e:	f7fe fef2 	bl	8004d56 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f76:	4b1b      	ldr	r3, [pc, #108]	; (8005fe4 <xTaskIncrementTick+0x164>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d3b9      	bcc.n	8005ef4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005f80:	2301      	movs	r3, #1
 8005f82:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f84:	e7b6      	b.n	8005ef4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005f86:	4b17      	ldr	r3, [pc, #92]	; (8005fe4 <xTaskIncrementTick+0x164>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f8c:	4914      	ldr	r1, [pc, #80]	; (8005fe0 <xTaskIncrementTick+0x160>)
 8005f8e:	4613      	mov	r3, r2
 8005f90:	009b      	lsls	r3, r3, #2
 8005f92:	4413      	add	r3, r2
 8005f94:	009b      	lsls	r3, r3, #2
 8005f96:	440b      	add	r3, r1
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	2b01      	cmp	r3, #1
 8005f9c:	d901      	bls.n	8005fa2 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005fa2:	4b11      	ldr	r3, [pc, #68]	; (8005fe8 <xTaskIncrementTick+0x168>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d007      	beq.n	8005fba <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8005faa:	2301      	movs	r3, #1
 8005fac:	617b      	str	r3, [r7, #20]
 8005fae:	e004      	b.n	8005fba <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005fb0:	4b0e      	ldr	r3, [pc, #56]	; (8005fec <xTaskIncrementTick+0x16c>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	3301      	adds	r3, #1
 8005fb6:	4a0d      	ldr	r2, [pc, #52]	; (8005fec <xTaskIncrementTick+0x16c>)
 8005fb8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005fba:	697b      	ldr	r3, [r7, #20]
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	3718      	adds	r7, #24
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}
 8005fc4:	20000730 	.word	0x20000730
 8005fc8:	2000070c 	.word	0x2000070c
 8005fcc:	200006c0 	.word	0x200006c0
 8005fd0:	200006c4 	.word	0x200006c4
 8005fd4:	20000720 	.word	0x20000720
 8005fd8:	20000728 	.word	0x20000728
 8005fdc:	20000710 	.word	0x20000710
 8005fe0:	2000060c 	.word	0x2000060c
 8005fe4:	20000608 	.word	0x20000608
 8005fe8:	2000071c 	.word	0x2000071c
 8005fec:	20000718 	.word	0x20000718

08005ff0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	b087      	sub	sp, #28
 8005ff4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005ff6:	4b27      	ldr	r3, [pc, #156]	; (8006094 <vTaskSwitchContext+0xa4>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d003      	beq.n	8006006 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005ffe:	4b26      	ldr	r3, [pc, #152]	; (8006098 <vTaskSwitchContext+0xa8>)
 8006000:	2201      	movs	r2, #1
 8006002:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006004:	e03f      	b.n	8006086 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8006006:	4b24      	ldr	r3, [pc, #144]	; (8006098 <vTaskSwitchContext+0xa8>)
 8006008:	2200      	movs	r2, #0
 800600a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800600c:	4b23      	ldr	r3, [pc, #140]	; (800609c <vTaskSwitchContext+0xac>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	fab3 f383 	clz	r3, r3
 8006018:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800601a:	7afb      	ldrb	r3, [r7, #11]
 800601c:	f1c3 031f 	rsb	r3, r3, #31
 8006020:	617b      	str	r3, [r7, #20]
 8006022:	491f      	ldr	r1, [pc, #124]	; (80060a0 <vTaskSwitchContext+0xb0>)
 8006024:	697a      	ldr	r2, [r7, #20]
 8006026:	4613      	mov	r3, r2
 8006028:	009b      	lsls	r3, r3, #2
 800602a:	4413      	add	r3, r2
 800602c:	009b      	lsls	r3, r3, #2
 800602e:	440b      	add	r3, r1
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d10a      	bne.n	800604c <vTaskSwitchContext+0x5c>
	__asm volatile
 8006036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800603a:	f383 8811 	msr	BASEPRI, r3
 800603e:	f3bf 8f6f 	isb	sy
 8006042:	f3bf 8f4f 	dsb	sy
 8006046:	607b      	str	r3, [r7, #4]
}
 8006048:	bf00      	nop
 800604a:	e7fe      	b.n	800604a <vTaskSwitchContext+0x5a>
 800604c:	697a      	ldr	r2, [r7, #20]
 800604e:	4613      	mov	r3, r2
 8006050:	009b      	lsls	r3, r3, #2
 8006052:	4413      	add	r3, r2
 8006054:	009b      	lsls	r3, r3, #2
 8006056:	4a12      	ldr	r2, [pc, #72]	; (80060a0 <vTaskSwitchContext+0xb0>)
 8006058:	4413      	add	r3, r2
 800605a:	613b      	str	r3, [r7, #16]
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	685a      	ldr	r2, [r3, #4]
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	605a      	str	r2, [r3, #4]
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	685a      	ldr	r2, [r3, #4]
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	3308      	adds	r3, #8
 800606e:	429a      	cmp	r2, r3
 8006070:	d104      	bne.n	800607c <vTaskSwitchContext+0x8c>
 8006072:	693b      	ldr	r3, [r7, #16]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	685a      	ldr	r2, [r3, #4]
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	605a      	str	r2, [r3, #4]
 800607c:	693b      	ldr	r3, [r7, #16]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	68db      	ldr	r3, [r3, #12]
 8006082:	4a08      	ldr	r2, [pc, #32]	; (80060a4 <vTaskSwitchContext+0xb4>)
 8006084:	6013      	str	r3, [r2, #0]
}
 8006086:	bf00      	nop
 8006088:	371c      	adds	r7, #28
 800608a:	46bd      	mov	sp, r7
 800608c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006090:	4770      	bx	lr
 8006092:	bf00      	nop
 8006094:	20000730 	.word	0x20000730
 8006098:	2000071c 	.word	0x2000071c
 800609c:	20000710 	.word	0x20000710
 80060a0:	2000060c 	.word	0x2000060c
 80060a4:	20000608 	.word	0x20000608

080060a8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b084      	sub	sp, #16
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
 80060b0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d10a      	bne.n	80060ce <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80060b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060bc:	f383 8811 	msr	BASEPRI, r3
 80060c0:	f3bf 8f6f 	isb	sy
 80060c4:	f3bf 8f4f 	dsb	sy
 80060c8:	60fb      	str	r3, [r7, #12]
}
 80060ca:	bf00      	nop
 80060cc:	e7fe      	b.n	80060cc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80060ce:	4b07      	ldr	r3, [pc, #28]	; (80060ec <vTaskPlaceOnEventList+0x44>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	3318      	adds	r3, #24
 80060d4:	4619      	mov	r1, r3
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f7fe fe61 	bl	8004d9e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80060dc:	2101      	movs	r1, #1
 80060de:	6838      	ldr	r0, [r7, #0]
 80060e0:	f000 fb7e 	bl	80067e0 <prvAddCurrentTaskToDelayedList>
}
 80060e4:	bf00      	nop
 80060e6:	3710      	adds	r7, #16
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}
 80060ec:	20000608 	.word	0x20000608

080060f0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b086      	sub	sp, #24
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	68db      	ldr	r3, [r3, #12]
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d10a      	bne.n	800611c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800610a:	f383 8811 	msr	BASEPRI, r3
 800610e:	f3bf 8f6f 	isb	sy
 8006112:	f3bf 8f4f 	dsb	sy
 8006116:	60fb      	str	r3, [r7, #12]
}
 8006118:	bf00      	nop
 800611a:	e7fe      	b.n	800611a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	3318      	adds	r3, #24
 8006120:	4618      	mov	r0, r3
 8006122:	f7fe fe75 	bl	8004e10 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006126:	4b1d      	ldr	r3, [pc, #116]	; (800619c <xTaskRemoveFromEventList+0xac>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d11c      	bne.n	8006168 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	3304      	adds	r3, #4
 8006132:	4618      	mov	r0, r3
 8006134:	f7fe fe6c 	bl	8004e10 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800613c:	2201      	movs	r2, #1
 800613e:	409a      	lsls	r2, r3
 8006140:	4b17      	ldr	r3, [pc, #92]	; (80061a0 <xTaskRemoveFromEventList+0xb0>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4313      	orrs	r3, r2
 8006146:	4a16      	ldr	r2, [pc, #88]	; (80061a0 <xTaskRemoveFromEventList+0xb0>)
 8006148:	6013      	str	r3, [r2, #0]
 800614a:	693b      	ldr	r3, [r7, #16]
 800614c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800614e:	4613      	mov	r3, r2
 8006150:	009b      	lsls	r3, r3, #2
 8006152:	4413      	add	r3, r2
 8006154:	009b      	lsls	r3, r3, #2
 8006156:	4a13      	ldr	r2, [pc, #76]	; (80061a4 <xTaskRemoveFromEventList+0xb4>)
 8006158:	441a      	add	r2, r3
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	3304      	adds	r3, #4
 800615e:	4619      	mov	r1, r3
 8006160:	4610      	mov	r0, r2
 8006162:	f7fe fdf8 	bl	8004d56 <vListInsertEnd>
 8006166:	e005      	b.n	8006174 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	3318      	adds	r3, #24
 800616c:	4619      	mov	r1, r3
 800616e:	480e      	ldr	r0, [pc, #56]	; (80061a8 <xTaskRemoveFromEventList+0xb8>)
 8006170:	f7fe fdf1 	bl	8004d56 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006178:	4b0c      	ldr	r3, [pc, #48]	; (80061ac <xTaskRemoveFromEventList+0xbc>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800617e:	429a      	cmp	r2, r3
 8006180:	d905      	bls.n	800618e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006182:	2301      	movs	r3, #1
 8006184:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006186:	4b0a      	ldr	r3, [pc, #40]	; (80061b0 <xTaskRemoveFromEventList+0xc0>)
 8006188:	2201      	movs	r2, #1
 800618a:	601a      	str	r2, [r3, #0]
 800618c:	e001      	b.n	8006192 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800618e:	2300      	movs	r3, #0
 8006190:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006192:	697b      	ldr	r3, [r7, #20]
}
 8006194:	4618      	mov	r0, r3
 8006196:	3718      	adds	r7, #24
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}
 800619c:	20000730 	.word	0x20000730
 80061a0:	20000710 	.word	0x20000710
 80061a4:	2000060c 	.word	0x2000060c
 80061a8:	200006c8 	.word	0x200006c8
 80061ac:	20000608 	.word	0x20000608
 80061b0:	2000071c 	.word	0x2000071c

080061b4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80061bc:	4b06      	ldr	r3, [pc, #24]	; (80061d8 <vTaskInternalSetTimeOutState+0x24>)
 80061be:	681a      	ldr	r2, [r3, #0]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80061c4:	4b05      	ldr	r3, [pc, #20]	; (80061dc <vTaskInternalSetTimeOutState+0x28>)
 80061c6:	681a      	ldr	r2, [r3, #0]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	605a      	str	r2, [r3, #4]
}
 80061cc:	bf00      	nop
 80061ce:	370c      	adds	r7, #12
 80061d0:	46bd      	mov	sp, r7
 80061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d6:	4770      	bx	lr
 80061d8:	20000720 	.word	0x20000720
 80061dc:	2000070c 	.word	0x2000070c

080061e0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b088      	sub	sp, #32
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d10a      	bne.n	8006206 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80061f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061f4:	f383 8811 	msr	BASEPRI, r3
 80061f8:	f3bf 8f6f 	isb	sy
 80061fc:	f3bf 8f4f 	dsb	sy
 8006200:	613b      	str	r3, [r7, #16]
}
 8006202:	bf00      	nop
 8006204:	e7fe      	b.n	8006204 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d10a      	bne.n	8006222 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800620c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006210:	f383 8811 	msr	BASEPRI, r3
 8006214:	f3bf 8f6f 	isb	sy
 8006218:	f3bf 8f4f 	dsb	sy
 800621c:	60fb      	str	r3, [r7, #12]
}
 800621e:	bf00      	nop
 8006220:	e7fe      	b.n	8006220 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006222:	f000 fc6f 	bl	8006b04 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006226:	4b1d      	ldr	r3, [pc, #116]	; (800629c <xTaskCheckForTimeOut+0xbc>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	69ba      	ldr	r2, [r7, #24]
 8006232:	1ad3      	subs	r3, r2, r3
 8006234:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800623e:	d102      	bne.n	8006246 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006240:	2300      	movs	r3, #0
 8006242:	61fb      	str	r3, [r7, #28]
 8006244:	e023      	b.n	800628e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681a      	ldr	r2, [r3, #0]
 800624a:	4b15      	ldr	r3, [pc, #84]	; (80062a0 <xTaskCheckForTimeOut+0xc0>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	429a      	cmp	r2, r3
 8006250:	d007      	beq.n	8006262 <xTaskCheckForTimeOut+0x82>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	69ba      	ldr	r2, [r7, #24]
 8006258:	429a      	cmp	r2, r3
 800625a:	d302      	bcc.n	8006262 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800625c:	2301      	movs	r3, #1
 800625e:	61fb      	str	r3, [r7, #28]
 8006260:	e015      	b.n	800628e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	697a      	ldr	r2, [r7, #20]
 8006268:	429a      	cmp	r2, r3
 800626a:	d20b      	bcs.n	8006284 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	1ad2      	subs	r2, r2, r3
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f7ff ff9b 	bl	80061b4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800627e:	2300      	movs	r3, #0
 8006280:	61fb      	str	r3, [r7, #28]
 8006282:	e004      	b.n	800628e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	2200      	movs	r2, #0
 8006288:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800628a:	2301      	movs	r3, #1
 800628c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800628e:	f000 fc69 	bl	8006b64 <vPortExitCritical>

	return xReturn;
 8006292:	69fb      	ldr	r3, [r7, #28]
}
 8006294:	4618      	mov	r0, r3
 8006296:	3720      	adds	r7, #32
 8006298:	46bd      	mov	sp, r7
 800629a:	bd80      	pop	{r7, pc}
 800629c:	2000070c 	.word	0x2000070c
 80062a0:	20000720 	.word	0x20000720

080062a4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80062a4:	b480      	push	{r7}
 80062a6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80062a8:	4b03      	ldr	r3, [pc, #12]	; (80062b8 <vTaskMissedYield+0x14>)
 80062aa:	2201      	movs	r2, #1
 80062ac:	601a      	str	r2, [r3, #0]
}
 80062ae:	bf00      	nop
 80062b0:	46bd      	mov	sp, r7
 80062b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b6:	4770      	bx	lr
 80062b8:	2000071c 	.word	0x2000071c

080062bc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b082      	sub	sp, #8
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80062c4:	f000 f852 	bl	800636c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80062c8:	4b06      	ldr	r3, [pc, #24]	; (80062e4 <prvIdleTask+0x28>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d9f9      	bls.n	80062c4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80062d0:	4b05      	ldr	r3, [pc, #20]	; (80062e8 <prvIdleTask+0x2c>)
 80062d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062d6:	601a      	str	r2, [r3, #0]
 80062d8:	f3bf 8f4f 	dsb	sy
 80062dc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80062e0:	e7f0      	b.n	80062c4 <prvIdleTask+0x8>
 80062e2:	bf00      	nop
 80062e4:	2000060c 	.word	0x2000060c
 80062e8:	e000ed04 	.word	0xe000ed04

080062ec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b082      	sub	sp, #8
 80062f0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80062f2:	2300      	movs	r3, #0
 80062f4:	607b      	str	r3, [r7, #4]
 80062f6:	e00c      	b.n	8006312 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	4613      	mov	r3, r2
 80062fc:	009b      	lsls	r3, r3, #2
 80062fe:	4413      	add	r3, r2
 8006300:	009b      	lsls	r3, r3, #2
 8006302:	4a12      	ldr	r2, [pc, #72]	; (800634c <prvInitialiseTaskLists+0x60>)
 8006304:	4413      	add	r3, r2
 8006306:	4618      	mov	r0, r3
 8006308:	f7fe fcf8 	bl	8004cfc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	3301      	adds	r3, #1
 8006310:	607b      	str	r3, [r7, #4]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2b06      	cmp	r3, #6
 8006316:	d9ef      	bls.n	80062f8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006318:	480d      	ldr	r0, [pc, #52]	; (8006350 <prvInitialiseTaskLists+0x64>)
 800631a:	f7fe fcef 	bl	8004cfc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800631e:	480d      	ldr	r0, [pc, #52]	; (8006354 <prvInitialiseTaskLists+0x68>)
 8006320:	f7fe fcec 	bl	8004cfc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006324:	480c      	ldr	r0, [pc, #48]	; (8006358 <prvInitialiseTaskLists+0x6c>)
 8006326:	f7fe fce9 	bl	8004cfc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800632a:	480c      	ldr	r0, [pc, #48]	; (800635c <prvInitialiseTaskLists+0x70>)
 800632c:	f7fe fce6 	bl	8004cfc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006330:	480b      	ldr	r0, [pc, #44]	; (8006360 <prvInitialiseTaskLists+0x74>)
 8006332:	f7fe fce3 	bl	8004cfc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006336:	4b0b      	ldr	r3, [pc, #44]	; (8006364 <prvInitialiseTaskLists+0x78>)
 8006338:	4a05      	ldr	r2, [pc, #20]	; (8006350 <prvInitialiseTaskLists+0x64>)
 800633a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800633c:	4b0a      	ldr	r3, [pc, #40]	; (8006368 <prvInitialiseTaskLists+0x7c>)
 800633e:	4a05      	ldr	r2, [pc, #20]	; (8006354 <prvInitialiseTaskLists+0x68>)
 8006340:	601a      	str	r2, [r3, #0]
}
 8006342:	bf00      	nop
 8006344:	3708      	adds	r7, #8
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	2000060c 	.word	0x2000060c
 8006350:	20000698 	.word	0x20000698
 8006354:	200006ac 	.word	0x200006ac
 8006358:	200006c8 	.word	0x200006c8
 800635c:	200006dc 	.word	0x200006dc
 8006360:	200006f4 	.word	0x200006f4
 8006364:	200006c0 	.word	0x200006c0
 8006368:	200006c4 	.word	0x200006c4

0800636c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b082      	sub	sp, #8
 8006370:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006372:	e019      	b.n	80063a8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006374:	f000 fbc6 	bl	8006b04 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006378:	4b10      	ldr	r3, [pc, #64]	; (80063bc <prvCheckTasksWaitingTermination+0x50>)
 800637a:	68db      	ldr	r3, [r3, #12]
 800637c:	68db      	ldr	r3, [r3, #12]
 800637e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	3304      	adds	r3, #4
 8006384:	4618      	mov	r0, r3
 8006386:	f7fe fd43 	bl	8004e10 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800638a:	4b0d      	ldr	r3, [pc, #52]	; (80063c0 <prvCheckTasksWaitingTermination+0x54>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	3b01      	subs	r3, #1
 8006390:	4a0b      	ldr	r2, [pc, #44]	; (80063c0 <prvCheckTasksWaitingTermination+0x54>)
 8006392:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006394:	4b0b      	ldr	r3, [pc, #44]	; (80063c4 <prvCheckTasksWaitingTermination+0x58>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	3b01      	subs	r3, #1
 800639a:	4a0a      	ldr	r2, [pc, #40]	; (80063c4 <prvCheckTasksWaitingTermination+0x58>)
 800639c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800639e:	f000 fbe1 	bl	8006b64 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f000 f810 	bl	80063c8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80063a8:	4b06      	ldr	r3, [pc, #24]	; (80063c4 <prvCheckTasksWaitingTermination+0x58>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d1e1      	bne.n	8006374 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80063b0:	bf00      	nop
 80063b2:	bf00      	nop
 80063b4:	3708      	adds	r7, #8
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}
 80063ba:	bf00      	nop
 80063bc:	200006dc 	.word	0x200006dc
 80063c0:	20000708 	.word	0x20000708
 80063c4:	200006f0 	.word	0x200006f0

080063c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b084      	sub	sp, #16
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d108      	bne.n	80063ec <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063de:	4618      	mov	r0, r3
 80063e0:	f000 fd7e 	bl	8006ee0 <vPortFree>
				vPortFree( pxTCB );
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f000 fd7b 	bl	8006ee0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80063ea:	e018      	b.n	800641e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80063f2:	2b01      	cmp	r3, #1
 80063f4:	d103      	bne.n	80063fe <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 fd72 	bl	8006ee0 <vPortFree>
	}
 80063fc:	e00f      	b.n	800641e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006404:	2b02      	cmp	r3, #2
 8006406:	d00a      	beq.n	800641e <prvDeleteTCB+0x56>
	__asm volatile
 8006408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800640c:	f383 8811 	msr	BASEPRI, r3
 8006410:	f3bf 8f6f 	isb	sy
 8006414:	f3bf 8f4f 	dsb	sy
 8006418:	60fb      	str	r3, [r7, #12]
}
 800641a:	bf00      	nop
 800641c:	e7fe      	b.n	800641c <prvDeleteTCB+0x54>
	}
 800641e:	bf00      	nop
 8006420:	3710      	adds	r7, #16
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}
	...

08006428 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800642e:	4b0c      	ldr	r3, [pc, #48]	; (8006460 <prvResetNextTaskUnblockTime+0x38>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d104      	bne.n	8006442 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006438:	4b0a      	ldr	r3, [pc, #40]	; (8006464 <prvResetNextTaskUnblockTime+0x3c>)
 800643a:	f04f 32ff 	mov.w	r2, #4294967295
 800643e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006440:	e008      	b.n	8006454 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006442:	4b07      	ldr	r3, [pc, #28]	; (8006460 <prvResetNextTaskUnblockTime+0x38>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	68db      	ldr	r3, [r3, #12]
 8006448:	68db      	ldr	r3, [r3, #12]
 800644a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	4a04      	ldr	r2, [pc, #16]	; (8006464 <prvResetNextTaskUnblockTime+0x3c>)
 8006452:	6013      	str	r3, [r2, #0]
}
 8006454:	bf00      	nop
 8006456:	370c      	adds	r7, #12
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr
 8006460:	200006c0 	.word	0x200006c0
 8006464:	20000728 	.word	0x20000728

08006468 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006468:	b480      	push	{r7}
 800646a:	b083      	sub	sp, #12
 800646c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800646e:	4b0b      	ldr	r3, [pc, #44]	; (800649c <xTaskGetSchedulerState+0x34>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d102      	bne.n	800647c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006476:	2301      	movs	r3, #1
 8006478:	607b      	str	r3, [r7, #4]
 800647a:	e008      	b.n	800648e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800647c:	4b08      	ldr	r3, [pc, #32]	; (80064a0 <xTaskGetSchedulerState+0x38>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d102      	bne.n	800648a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006484:	2302      	movs	r3, #2
 8006486:	607b      	str	r3, [r7, #4]
 8006488:	e001      	b.n	800648e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800648a:	2300      	movs	r3, #0
 800648c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800648e:	687b      	ldr	r3, [r7, #4]
	}
 8006490:	4618      	mov	r0, r3
 8006492:	370c      	adds	r7, #12
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr
 800649c:	20000714 	.word	0x20000714
 80064a0:	20000730 	.word	0x20000730

080064a4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b084      	sub	sp, #16
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80064b0:	2300      	movs	r3, #0
 80064b2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d05e      	beq.n	8006578 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064be:	4b31      	ldr	r3, [pc, #196]	; (8006584 <xTaskPriorityInherit+0xe0>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064c4:	429a      	cmp	r2, r3
 80064c6:	d24e      	bcs.n	8006566 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	699b      	ldr	r3, [r3, #24]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	db06      	blt.n	80064de <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064d0:	4b2c      	ldr	r3, [pc, #176]	; (8006584 <xTaskPriorityInherit+0xe0>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064d6:	f1c3 0207 	rsb	r2, r3, #7
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	6959      	ldr	r1, [r3, #20]
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064e6:	4613      	mov	r3, r2
 80064e8:	009b      	lsls	r3, r3, #2
 80064ea:	4413      	add	r3, r2
 80064ec:	009b      	lsls	r3, r3, #2
 80064ee:	4a26      	ldr	r2, [pc, #152]	; (8006588 <xTaskPriorityInherit+0xe4>)
 80064f0:	4413      	add	r3, r2
 80064f2:	4299      	cmp	r1, r3
 80064f4:	d12f      	bne.n	8006556 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	3304      	adds	r3, #4
 80064fa:	4618      	mov	r0, r3
 80064fc:	f7fe fc88 	bl	8004e10 <uxListRemove>
 8006500:	4603      	mov	r3, r0
 8006502:	2b00      	cmp	r3, #0
 8006504:	d10a      	bne.n	800651c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800650a:	2201      	movs	r2, #1
 800650c:	fa02 f303 	lsl.w	r3, r2, r3
 8006510:	43da      	mvns	r2, r3
 8006512:	4b1e      	ldr	r3, [pc, #120]	; (800658c <xTaskPriorityInherit+0xe8>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4013      	ands	r3, r2
 8006518:	4a1c      	ldr	r2, [pc, #112]	; (800658c <xTaskPriorityInherit+0xe8>)
 800651a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800651c:	4b19      	ldr	r3, [pc, #100]	; (8006584 <xTaskPriorityInherit+0xe0>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800652a:	2201      	movs	r2, #1
 800652c:	409a      	lsls	r2, r3
 800652e:	4b17      	ldr	r3, [pc, #92]	; (800658c <xTaskPriorityInherit+0xe8>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4313      	orrs	r3, r2
 8006534:	4a15      	ldr	r2, [pc, #84]	; (800658c <xTaskPriorityInherit+0xe8>)
 8006536:	6013      	str	r3, [r2, #0]
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800653c:	4613      	mov	r3, r2
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	4413      	add	r3, r2
 8006542:	009b      	lsls	r3, r3, #2
 8006544:	4a10      	ldr	r2, [pc, #64]	; (8006588 <xTaskPriorityInherit+0xe4>)
 8006546:	441a      	add	r2, r3
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	3304      	adds	r3, #4
 800654c:	4619      	mov	r1, r3
 800654e:	4610      	mov	r0, r2
 8006550:	f7fe fc01 	bl	8004d56 <vListInsertEnd>
 8006554:	e004      	b.n	8006560 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006556:	4b0b      	ldr	r3, [pc, #44]	; (8006584 <xTaskPriorityInherit+0xe0>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006560:	2301      	movs	r3, #1
 8006562:	60fb      	str	r3, [r7, #12]
 8006564:	e008      	b.n	8006578 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800656a:	4b06      	ldr	r3, [pc, #24]	; (8006584 <xTaskPriorityInherit+0xe0>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006570:	429a      	cmp	r2, r3
 8006572:	d201      	bcs.n	8006578 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006574:	2301      	movs	r3, #1
 8006576:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006578:	68fb      	ldr	r3, [r7, #12]
	}
 800657a:	4618      	mov	r0, r3
 800657c:	3710      	adds	r7, #16
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}
 8006582:	bf00      	nop
 8006584:	20000608 	.word	0x20000608
 8006588:	2000060c 	.word	0x2000060c
 800658c:	20000710 	.word	0x20000710

08006590 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006590:	b580      	push	{r7, lr}
 8006592:	b086      	sub	sp, #24
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800659c:	2300      	movs	r3, #0
 800659e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d06e      	beq.n	8006684 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80065a6:	4b3a      	ldr	r3, [pc, #232]	; (8006690 <xTaskPriorityDisinherit+0x100>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	693a      	ldr	r2, [r7, #16]
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d00a      	beq.n	80065c6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80065b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065b4:	f383 8811 	msr	BASEPRI, r3
 80065b8:	f3bf 8f6f 	isb	sy
 80065bc:	f3bf 8f4f 	dsb	sy
 80065c0:	60fb      	str	r3, [r7, #12]
}
 80065c2:	bf00      	nop
 80065c4:	e7fe      	b.n	80065c4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d10a      	bne.n	80065e4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80065ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065d2:	f383 8811 	msr	BASEPRI, r3
 80065d6:	f3bf 8f6f 	isb	sy
 80065da:	f3bf 8f4f 	dsb	sy
 80065de:	60bb      	str	r3, [r7, #8]
}
 80065e0:	bf00      	nop
 80065e2:	e7fe      	b.n	80065e2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065e8:	1e5a      	subs	r2, r3, #1
 80065ea:	693b      	ldr	r3, [r7, #16]
 80065ec:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065f6:	429a      	cmp	r2, r3
 80065f8:	d044      	beq.n	8006684 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d140      	bne.n	8006684 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006602:	693b      	ldr	r3, [r7, #16]
 8006604:	3304      	adds	r3, #4
 8006606:	4618      	mov	r0, r3
 8006608:	f7fe fc02 	bl	8004e10 <uxListRemove>
 800660c:	4603      	mov	r3, r0
 800660e:	2b00      	cmp	r3, #0
 8006610:	d115      	bne.n	800663e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006612:	693b      	ldr	r3, [r7, #16]
 8006614:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006616:	491f      	ldr	r1, [pc, #124]	; (8006694 <xTaskPriorityDisinherit+0x104>)
 8006618:	4613      	mov	r3, r2
 800661a:	009b      	lsls	r3, r3, #2
 800661c:	4413      	add	r3, r2
 800661e:	009b      	lsls	r3, r3, #2
 8006620:	440b      	add	r3, r1
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d10a      	bne.n	800663e <xTaskPriorityDisinherit+0xae>
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800662c:	2201      	movs	r2, #1
 800662e:	fa02 f303 	lsl.w	r3, r2, r3
 8006632:	43da      	mvns	r2, r3
 8006634:	4b18      	ldr	r3, [pc, #96]	; (8006698 <xTaskPriorityDisinherit+0x108>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4013      	ands	r3, r2
 800663a:	4a17      	ldr	r2, [pc, #92]	; (8006698 <xTaskPriorityDisinherit+0x108>)
 800663c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800664a:	f1c3 0207 	rsb	r2, r3, #7
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006656:	2201      	movs	r2, #1
 8006658:	409a      	lsls	r2, r3
 800665a:	4b0f      	ldr	r3, [pc, #60]	; (8006698 <xTaskPriorityDisinherit+0x108>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4313      	orrs	r3, r2
 8006660:	4a0d      	ldr	r2, [pc, #52]	; (8006698 <xTaskPriorityDisinherit+0x108>)
 8006662:	6013      	str	r3, [r2, #0]
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006668:	4613      	mov	r3, r2
 800666a:	009b      	lsls	r3, r3, #2
 800666c:	4413      	add	r3, r2
 800666e:	009b      	lsls	r3, r3, #2
 8006670:	4a08      	ldr	r2, [pc, #32]	; (8006694 <xTaskPriorityDisinherit+0x104>)
 8006672:	441a      	add	r2, r3
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	3304      	adds	r3, #4
 8006678:	4619      	mov	r1, r3
 800667a:	4610      	mov	r0, r2
 800667c:	f7fe fb6b 	bl	8004d56 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006680:	2301      	movs	r3, #1
 8006682:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006684:	697b      	ldr	r3, [r7, #20]
	}
 8006686:	4618      	mov	r0, r3
 8006688:	3718      	adds	r7, #24
 800668a:	46bd      	mov	sp, r7
 800668c:	bd80      	pop	{r7, pc}
 800668e:	bf00      	nop
 8006690:	20000608 	.word	0x20000608
 8006694:	2000060c 	.word	0x2000060c
 8006698:	20000710 	.word	0x20000710

0800669c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800669c:	b580      	push	{r7, lr}
 800669e:	b088      	sub	sp, #32
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
 80066a4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80066aa:	2301      	movs	r3, #1
 80066ac:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d077      	beq.n	80067a4 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80066b4:	69bb      	ldr	r3, [r7, #24]
 80066b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d10a      	bne.n	80066d2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80066bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066c0:	f383 8811 	msr	BASEPRI, r3
 80066c4:	f3bf 8f6f 	isb	sy
 80066c8:	f3bf 8f4f 	dsb	sy
 80066cc:	60fb      	str	r3, [r7, #12]
}
 80066ce:	bf00      	nop
 80066d0:	e7fe      	b.n	80066d0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80066d2:	69bb      	ldr	r3, [r7, #24]
 80066d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066d6:	683a      	ldr	r2, [r7, #0]
 80066d8:	429a      	cmp	r2, r3
 80066da:	d902      	bls.n	80066e2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	61fb      	str	r3, [r7, #28]
 80066e0:	e002      	b.n	80066e8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80066e2:	69bb      	ldr	r3, [r7, #24]
 80066e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066e6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80066e8:	69bb      	ldr	r3, [r7, #24]
 80066ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066ec:	69fa      	ldr	r2, [r7, #28]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d058      	beq.n	80067a4 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80066f2:	69bb      	ldr	r3, [r7, #24]
 80066f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066f6:	697a      	ldr	r2, [r7, #20]
 80066f8:	429a      	cmp	r2, r3
 80066fa:	d153      	bne.n	80067a4 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80066fc:	4b2b      	ldr	r3, [pc, #172]	; (80067ac <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	69ba      	ldr	r2, [r7, #24]
 8006702:	429a      	cmp	r2, r3
 8006704:	d10a      	bne.n	800671c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8006706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800670a:	f383 8811 	msr	BASEPRI, r3
 800670e:	f3bf 8f6f 	isb	sy
 8006712:	f3bf 8f4f 	dsb	sy
 8006716:	60bb      	str	r3, [r7, #8]
}
 8006718:	bf00      	nop
 800671a:	e7fe      	b.n	800671a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800671c:	69bb      	ldr	r3, [r7, #24]
 800671e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006720:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006722:	69bb      	ldr	r3, [r7, #24]
 8006724:	69fa      	ldr	r2, [r7, #28]
 8006726:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006728:	69bb      	ldr	r3, [r7, #24]
 800672a:	699b      	ldr	r3, [r3, #24]
 800672c:	2b00      	cmp	r3, #0
 800672e:	db04      	blt.n	800673a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006730:	69fb      	ldr	r3, [r7, #28]
 8006732:	f1c3 0207 	rsb	r2, r3, #7
 8006736:	69bb      	ldr	r3, [r7, #24]
 8006738:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800673a:	69bb      	ldr	r3, [r7, #24]
 800673c:	6959      	ldr	r1, [r3, #20]
 800673e:	693a      	ldr	r2, [r7, #16]
 8006740:	4613      	mov	r3, r2
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	4413      	add	r3, r2
 8006746:	009b      	lsls	r3, r3, #2
 8006748:	4a19      	ldr	r2, [pc, #100]	; (80067b0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800674a:	4413      	add	r3, r2
 800674c:	4299      	cmp	r1, r3
 800674e:	d129      	bne.n	80067a4 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006750:	69bb      	ldr	r3, [r7, #24]
 8006752:	3304      	adds	r3, #4
 8006754:	4618      	mov	r0, r3
 8006756:	f7fe fb5b 	bl	8004e10 <uxListRemove>
 800675a:	4603      	mov	r3, r0
 800675c:	2b00      	cmp	r3, #0
 800675e:	d10a      	bne.n	8006776 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8006760:	69bb      	ldr	r3, [r7, #24]
 8006762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006764:	2201      	movs	r2, #1
 8006766:	fa02 f303 	lsl.w	r3, r2, r3
 800676a:	43da      	mvns	r2, r3
 800676c:	4b11      	ldr	r3, [pc, #68]	; (80067b4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4013      	ands	r3, r2
 8006772:	4a10      	ldr	r2, [pc, #64]	; (80067b4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006774:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006776:	69bb      	ldr	r3, [r7, #24]
 8006778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800677a:	2201      	movs	r2, #1
 800677c:	409a      	lsls	r2, r3
 800677e:	4b0d      	ldr	r3, [pc, #52]	; (80067b4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4313      	orrs	r3, r2
 8006784:	4a0b      	ldr	r2, [pc, #44]	; (80067b4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006786:	6013      	str	r3, [r2, #0]
 8006788:	69bb      	ldr	r3, [r7, #24]
 800678a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800678c:	4613      	mov	r3, r2
 800678e:	009b      	lsls	r3, r3, #2
 8006790:	4413      	add	r3, r2
 8006792:	009b      	lsls	r3, r3, #2
 8006794:	4a06      	ldr	r2, [pc, #24]	; (80067b0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8006796:	441a      	add	r2, r3
 8006798:	69bb      	ldr	r3, [r7, #24]
 800679a:	3304      	adds	r3, #4
 800679c:	4619      	mov	r1, r3
 800679e:	4610      	mov	r0, r2
 80067a0:	f7fe fad9 	bl	8004d56 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80067a4:	bf00      	nop
 80067a6:	3720      	adds	r7, #32
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}
 80067ac:	20000608 	.word	0x20000608
 80067b0:	2000060c 	.word	0x2000060c
 80067b4:	20000710 	.word	0x20000710

080067b8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80067b8:	b480      	push	{r7}
 80067ba:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80067bc:	4b07      	ldr	r3, [pc, #28]	; (80067dc <pvTaskIncrementMutexHeldCount+0x24>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d004      	beq.n	80067ce <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80067c4:	4b05      	ldr	r3, [pc, #20]	; (80067dc <pvTaskIncrementMutexHeldCount+0x24>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80067ca:	3201      	adds	r2, #1
 80067cc:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 80067ce:	4b03      	ldr	r3, [pc, #12]	; (80067dc <pvTaskIncrementMutexHeldCount+0x24>)
 80067d0:	681b      	ldr	r3, [r3, #0]
	}
 80067d2:	4618      	mov	r0, r3
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr
 80067dc:	20000608 	.word	0x20000608

080067e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b084      	sub	sp, #16
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
 80067e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80067ea:	4b29      	ldr	r3, [pc, #164]	; (8006890 <prvAddCurrentTaskToDelayedList+0xb0>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067f0:	4b28      	ldr	r3, [pc, #160]	; (8006894 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	3304      	adds	r3, #4
 80067f6:	4618      	mov	r0, r3
 80067f8:	f7fe fb0a 	bl	8004e10 <uxListRemove>
 80067fc:	4603      	mov	r3, r0
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d10b      	bne.n	800681a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006802:	4b24      	ldr	r3, [pc, #144]	; (8006894 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006808:	2201      	movs	r2, #1
 800680a:	fa02 f303 	lsl.w	r3, r2, r3
 800680e:	43da      	mvns	r2, r3
 8006810:	4b21      	ldr	r3, [pc, #132]	; (8006898 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4013      	ands	r3, r2
 8006816:	4a20      	ldr	r2, [pc, #128]	; (8006898 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006818:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006820:	d10a      	bne.n	8006838 <prvAddCurrentTaskToDelayedList+0x58>
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d007      	beq.n	8006838 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006828:	4b1a      	ldr	r3, [pc, #104]	; (8006894 <prvAddCurrentTaskToDelayedList+0xb4>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	3304      	adds	r3, #4
 800682e:	4619      	mov	r1, r3
 8006830:	481a      	ldr	r0, [pc, #104]	; (800689c <prvAddCurrentTaskToDelayedList+0xbc>)
 8006832:	f7fe fa90 	bl	8004d56 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006836:	e026      	b.n	8006886 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006838:	68fa      	ldr	r2, [r7, #12]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4413      	add	r3, r2
 800683e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006840:	4b14      	ldr	r3, [pc, #80]	; (8006894 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	68ba      	ldr	r2, [r7, #8]
 8006846:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006848:	68ba      	ldr	r2, [r7, #8]
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	429a      	cmp	r2, r3
 800684e:	d209      	bcs.n	8006864 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006850:	4b13      	ldr	r3, [pc, #76]	; (80068a0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006852:	681a      	ldr	r2, [r3, #0]
 8006854:	4b0f      	ldr	r3, [pc, #60]	; (8006894 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	3304      	adds	r3, #4
 800685a:	4619      	mov	r1, r3
 800685c:	4610      	mov	r0, r2
 800685e:	f7fe fa9e 	bl	8004d9e <vListInsert>
}
 8006862:	e010      	b.n	8006886 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006864:	4b0f      	ldr	r3, [pc, #60]	; (80068a4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006866:	681a      	ldr	r2, [r3, #0]
 8006868:	4b0a      	ldr	r3, [pc, #40]	; (8006894 <prvAddCurrentTaskToDelayedList+0xb4>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	3304      	adds	r3, #4
 800686e:	4619      	mov	r1, r3
 8006870:	4610      	mov	r0, r2
 8006872:	f7fe fa94 	bl	8004d9e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006876:	4b0c      	ldr	r3, [pc, #48]	; (80068a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	68ba      	ldr	r2, [r7, #8]
 800687c:	429a      	cmp	r2, r3
 800687e:	d202      	bcs.n	8006886 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006880:	4a09      	ldr	r2, [pc, #36]	; (80068a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	6013      	str	r3, [r2, #0]
}
 8006886:	bf00      	nop
 8006888:	3710      	adds	r7, #16
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}
 800688e:	bf00      	nop
 8006890:	2000070c 	.word	0x2000070c
 8006894:	20000608 	.word	0x20000608
 8006898:	20000710 	.word	0x20000710
 800689c:	200006f4 	.word	0x200006f4
 80068a0:	200006c4 	.word	0x200006c4
 80068a4:	200006c0 	.word	0x200006c0
 80068a8:	20000728 	.word	0x20000728

080068ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80068ac:	b480      	push	{r7}
 80068ae:	b085      	sub	sp, #20
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	60f8      	str	r0, [r7, #12]
 80068b4:	60b9      	str	r1, [r7, #8]
 80068b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	3b04      	subs	r3, #4
 80068bc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80068c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	3b04      	subs	r3, #4
 80068ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	f023 0201 	bic.w	r2, r3, #1
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	3b04      	subs	r3, #4
 80068da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80068dc:	4a0c      	ldr	r2, [pc, #48]	; (8006910 <pxPortInitialiseStack+0x64>)
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	3b14      	subs	r3, #20
 80068e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80068e8:	687a      	ldr	r2, [r7, #4]
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	3b04      	subs	r3, #4
 80068f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	f06f 0202 	mvn.w	r2, #2
 80068fa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	3b20      	subs	r3, #32
 8006900:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006902:	68fb      	ldr	r3, [r7, #12]
}
 8006904:	4618      	mov	r0, r3
 8006906:	3714      	adds	r7, #20
 8006908:	46bd      	mov	sp, r7
 800690a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690e:	4770      	bx	lr
 8006910:	08006915 	.word	0x08006915

08006914 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006914:	b480      	push	{r7}
 8006916:	b085      	sub	sp, #20
 8006918:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800691a:	2300      	movs	r3, #0
 800691c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800691e:	4b12      	ldr	r3, [pc, #72]	; (8006968 <prvTaskExitError+0x54>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006926:	d00a      	beq.n	800693e <prvTaskExitError+0x2a>
	__asm volatile
 8006928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800692c:	f383 8811 	msr	BASEPRI, r3
 8006930:	f3bf 8f6f 	isb	sy
 8006934:	f3bf 8f4f 	dsb	sy
 8006938:	60fb      	str	r3, [r7, #12]
}
 800693a:	bf00      	nop
 800693c:	e7fe      	b.n	800693c <prvTaskExitError+0x28>
	__asm volatile
 800693e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006942:	f383 8811 	msr	BASEPRI, r3
 8006946:	f3bf 8f6f 	isb	sy
 800694a:	f3bf 8f4f 	dsb	sy
 800694e:	60bb      	str	r3, [r7, #8]
}
 8006950:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006952:	bf00      	nop
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d0fc      	beq.n	8006954 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800695a:	bf00      	nop
 800695c:	bf00      	nop
 800695e:	3714      	adds	r7, #20
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr
 8006968:	20000010 	.word	0x20000010
 800696c:	00000000 	.word	0x00000000

08006970 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006970:	4b07      	ldr	r3, [pc, #28]	; (8006990 <pxCurrentTCBConst2>)
 8006972:	6819      	ldr	r1, [r3, #0]
 8006974:	6808      	ldr	r0, [r1, #0]
 8006976:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800697a:	f380 8809 	msr	PSP, r0
 800697e:	f3bf 8f6f 	isb	sy
 8006982:	f04f 0000 	mov.w	r0, #0
 8006986:	f380 8811 	msr	BASEPRI, r0
 800698a:	4770      	bx	lr
 800698c:	f3af 8000 	nop.w

08006990 <pxCurrentTCBConst2>:
 8006990:	20000608 	.word	0x20000608
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006994:	bf00      	nop
 8006996:	bf00      	nop

08006998 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006998:	4808      	ldr	r0, [pc, #32]	; (80069bc <prvPortStartFirstTask+0x24>)
 800699a:	6800      	ldr	r0, [r0, #0]
 800699c:	6800      	ldr	r0, [r0, #0]
 800699e:	f380 8808 	msr	MSP, r0
 80069a2:	f04f 0000 	mov.w	r0, #0
 80069a6:	f380 8814 	msr	CONTROL, r0
 80069aa:	b662      	cpsie	i
 80069ac:	b661      	cpsie	f
 80069ae:	f3bf 8f4f 	dsb	sy
 80069b2:	f3bf 8f6f 	isb	sy
 80069b6:	df00      	svc	0
 80069b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80069ba:	bf00      	nop
 80069bc:	e000ed08 	.word	0xe000ed08

080069c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b086      	sub	sp, #24
 80069c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80069c6:	4b46      	ldr	r3, [pc, #280]	; (8006ae0 <xPortStartScheduler+0x120>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a46      	ldr	r2, [pc, #280]	; (8006ae4 <xPortStartScheduler+0x124>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d10a      	bne.n	80069e6 <xPortStartScheduler+0x26>
	__asm volatile
 80069d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069d4:	f383 8811 	msr	BASEPRI, r3
 80069d8:	f3bf 8f6f 	isb	sy
 80069dc:	f3bf 8f4f 	dsb	sy
 80069e0:	613b      	str	r3, [r7, #16]
}
 80069e2:	bf00      	nop
 80069e4:	e7fe      	b.n	80069e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80069e6:	4b3e      	ldr	r3, [pc, #248]	; (8006ae0 <xPortStartScheduler+0x120>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a3f      	ldr	r2, [pc, #252]	; (8006ae8 <xPortStartScheduler+0x128>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d10a      	bne.n	8006a06 <xPortStartScheduler+0x46>
	__asm volatile
 80069f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f4:	f383 8811 	msr	BASEPRI, r3
 80069f8:	f3bf 8f6f 	isb	sy
 80069fc:	f3bf 8f4f 	dsb	sy
 8006a00:	60fb      	str	r3, [r7, #12]
}
 8006a02:	bf00      	nop
 8006a04:	e7fe      	b.n	8006a04 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006a06:	4b39      	ldr	r3, [pc, #228]	; (8006aec <xPortStartScheduler+0x12c>)
 8006a08:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	781b      	ldrb	r3, [r3, #0]
 8006a0e:	b2db      	uxtb	r3, r3
 8006a10:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	22ff      	movs	r2, #255	; 0xff
 8006a16:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	781b      	ldrb	r3, [r3, #0]
 8006a1c:	b2db      	uxtb	r3, r3
 8006a1e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006a20:	78fb      	ldrb	r3, [r7, #3]
 8006a22:	b2db      	uxtb	r3, r3
 8006a24:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006a28:	b2da      	uxtb	r2, r3
 8006a2a:	4b31      	ldr	r3, [pc, #196]	; (8006af0 <xPortStartScheduler+0x130>)
 8006a2c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006a2e:	4b31      	ldr	r3, [pc, #196]	; (8006af4 <xPortStartScheduler+0x134>)
 8006a30:	2207      	movs	r2, #7
 8006a32:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006a34:	e009      	b.n	8006a4a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006a36:	4b2f      	ldr	r3, [pc, #188]	; (8006af4 <xPortStartScheduler+0x134>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	3b01      	subs	r3, #1
 8006a3c:	4a2d      	ldr	r2, [pc, #180]	; (8006af4 <xPortStartScheduler+0x134>)
 8006a3e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006a40:	78fb      	ldrb	r3, [r7, #3]
 8006a42:	b2db      	uxtb	r3, r3
 8006a44:	005b      	lsls	r3, r3, #1
 8006a46:	b2db      	uxtb	r3, r3
 8006a48:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006a4a:	78fb      	ldrb	r3, [r7, #3]
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a52:	2b80      	cmp	r3, #128	; 0x80
 8006a54:	d0ef      	beq.n	8006a36 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006a56:	4b27      	ldr	r3, [pc, #156]	; (8006af4 <xPortStartScheduler+0x134>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f1c3 0307 	rsb	r3, r3, #7
 8006a5e:	2b04      	cmp	r3, #4
 8006a60:	d00a      	beq.n	8006a78 <xPortStartScheduler+0xb8>
	__asm volatile
 8006a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a66:	f383 8811 	msr	BASEPRI, r3
 8006a6a:	f3bf 8f6f 	isb	sy
 8006a6e:	f3bf 8f4f 	dsb	sy
 8006a72:	60bb      	str	r3, [r7, #8]
}
 8006a74:	bf00      	nop
 8006a76:	e7fe      	b.n	8006a76 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006a78:	4b1e      	ldr	r3, [pc, #120]	; (8006af4 <xPortStartScheduler+0x134>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	021b      	lsls	r3, r3, #8
 8006a7e:	4a1d      	ldr	r2, [pc, #116]	; (8006af4 <xPortStartScheduler+0x134>)
 8006a80:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006a82:	4b1c      	ldr	r3, [pc, #112]	; (8006af4 <xPortStartScheduler+0x134>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006a8a:	4a1a      	ldr	r2, [pc, #104]	; (8006af4 <xPortStartScheduler+0x134>)
 8006a8c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	b2da      	uxtb	r2, r3
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006a96:	4b18      	ldr	r3, [pc, #96]	; (8006af8 <xPortStartScheduler+0x138>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a17      	ldr	r2, [pc, #92]	; (8006af8 <xPortStartScheduler+0x138>)
 8006a9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006aa0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006aa2:	4b15      	ldr	r3, [pc, #84]	; (8006af8 <xPortStartScheduler+0x138>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4a14      	ldr	r2, [pc, #80]	; (8006af8 <xPortStartScheduler+0x138>)
 8006aa8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006aac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006aae:	f000 f8dd 	bl	8006c6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006ab2:	4b12      	ldr	r3, [pc, #72]	; (8006afc <xPortStartScheduler+0x13c>)
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006ab8:	f000 f8fc 	bl	8006cb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006abc:	4b10      	ldr	r3, [pc, #64]	; (8006b00 <xPortStartScheduler+0x140>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a0f      	ldr	r2, [pc, #60]	; (8006b00 <xPortStartScheduler+0x140>)
 8006ac2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006ac6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006ac8:	f7ff ff66 	bl	8006998 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006acc:	f7ff fa90 	bl	8005ff0 <vTaskSwitchContext>
	prvTaskExitError();
 8006ad0:	f7ff ff20 	bl	8006914 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006ad4:	2300      	movs	r3, #0
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3718      	adds	r7, #24
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}
 8006ade:	bf00      	nop
 8006ae0:	e000ed00 	.word	0xe000ed00
 8006ae4:	410fc271 	.word	0x410fc271
 8006ae8:	410fc270 	.word	0x410fc270
 8006aec:	e000e400 	.word	0xe000e400
 8006af0:	20000734 	.word	0x20000734
 8006af4:	20000738 	.word	0x20000738
 8006af8:	e000ed20 	.word	0xe000ed20
 8006afc:	20000010 	.word	0x20000010
 8006b00:	e000ef34 	.word	0xe000ef34

08006b04 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
	__asm volatile
 8006b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b0e:	f383 8811 	msr	BASEPRI, r3
 8006b12:	f3bf 8f6f 	isb	sy
 8006b16:	f3bf 8f4f 	dsb	sy
 8006b1a:	607b      	str	r3, [r7, #4]
}
 8006b1c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006b1e:	4b0f      	ldr	r3, [pc, #60]	; (8006b5c <vPortEnterCritical+0x58>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	3301      	adds	r3, #1
 8006b24:	4a0d      	ldr	r2, [pc, #52]	; (8006b5c <vPortEnterCritical+0x58>)
 8006b26:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006b28:	4b0c      	ldr	r3, [pc, #48]	; (8006b5c <vPortEnterCritical+0x58>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	d10f      	bne.n	8006b50 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006b30:	4b0b      	ldr	r3, [pc, #44]	; (8006b60 <vPortEnterCritical+0x5c>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	b2db      	uxtb	r3, r3
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00a      	beq.n	8006b50 <vPortEnterCritical+0x4c>
	__asm volatile
 8006b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b3e:	f383 8811 	msr	BASEPRI, r3
 8006b42:	f3bf 8f6f 	isb	sy
 8006b46:	f3bf 8f4f 	dsb	sy
 8006b4a:	603b      	str	r3, [r7, #0]
}
 8006b4c:	bf00      	nop
 8006b4e:	e7fe      	b.n	8006b4e <vPortEnterCritical+0x4a>
	}
}
 8006b50:	bf00      	nop
 8006b52:	370c      	adds	r7, #12
 8006b54:	46bd      	mov	sp, r7
 8006b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5a:	4770      	bx	lr
 8006b5c:	20000010 	.word	0x20000010
 8006b60:	e000ed04 	.word	0xe000ed04

08006b64 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006b64:	b480      	push	{r7}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006b6a:	4b12      	ldr	r3, [pc, #72]	; (8006bb4 <vPortExitCritical+0x50>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d10a      	bne.n	8006b88 <vPortExitCritical+0x24>
	__asm volatile
 8006b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b76:	f383 8811 	msr	BASEPRI, r3
 8006b7a:	f3bf 8f6f 	isb	sy
 8006b7e:	f3bf 8f4f 	dsb	sy
 8006b82:	607b      	str	r3, [r7, #4]
}
 8006b84:	bf00      	nop
 8006b86:	e7fe      	b.n	8006b86 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006b88:	4b0a      	ldr	r3, [pc, #40]	; (8006bb4 <vPortExitCritical+0x50>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	3b01      	subs	r3, #1
 8006b8e:	4a09      	ldr	r2, [pc, #36]	; (8006bb4 <vPortExitCritical+0x50>)
 8006b90:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006b92:	4b08      	ldr	r3, [pc, #32]	; (8006bb4 <vPortExitCritical+0x50>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d105      	bne.n	8006ba6 <vPortExitCritical+0x42>
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	f383 8811 	msr	BASEPRI, r3
}
 8006ba4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006ba6:	bf00      	nop
 8006ba8:	370c      	adds	r7, #12
 8006baa:	46bd      	mov	sp, r7
 8006bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb0:	4770      	bx	lr
 8006bb2:	bf00      	nop
 8006bb4:	20000010 	.word	0x20000010
	...

08006bc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006bc0:	f3ef 8009 	mrs	r0, PSP
 8006bc4:	f3bf 8f6f 	isb	sy
 8006bc8:	4b15      	ldr	r3, [pc, #84]	; (8006c20 <pxCurrentTCBConst>)
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	f01e 0f10 	tst.w	lr, #16
 8006bd0:	bf08      	it	eq
 8006bd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006bd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bda:	6010      	str	r0, [r2, #0]
 8006bdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006be0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006be4:	f380 8811 	msr	BASEPRI, r0
 8006be8:	f3bf 8f4f 	dsb	sy
 8006bec:	f3bf 8f6f 	isb	sy
 8006bf0:	f7ff f9fe 	bl	8005ff0 <vTaskSwitchContext>
 8006bf4:	f04f 0000 	mov.w	r0, #0
 8006bf8:	f380 8811 	msr	BASEPRI, r0
 8006bfc:	bc09      	pop	{r0, r3}
 8006bfe:	6819      	ldr	r1, [r3, #0]
 8006c00:	6808      	ldr	r0, [r1, #0]
 8006c02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c06:	f01e 0f10 	tst.w	lr, #16
 8006c0a:	bf08      	it	eq
 8006c0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006c10:	f380 8809 	msr	PSP, r0
 8006c14:	f3bf 8f6f 	isb	sy
 8006c18:	4770      	bx	lr
 8006c1a:	bf00      	nop
 8006c1c:	f3af 8000 	nop.w

08006c20 <pxCurrentTCBConst>:
 8006c20:	20000608 	.word	0x20000608
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006c24:	bf00      	nop
 8006c26:	bf00      	nop

08006c28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b082      	sub	sp, #8
 8006c2c:	af00      	add	r7, sp, #0
	__asm volatile
 8006c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c32:	f383 8811 	msr	BASEPRI, r3
 8006c36:	f3bf 8f6f 	isb	sy
 8006c3a:	f3bf 8f4f 	dsb	sy
 8006c3e:	607b      	str	r3, [r7, #4]
}
 8006c40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006c42:	f7ff f91d 	bl	8005e80 <xTaskIncrementTick>
 8006c46:	4603      	mov	r3, r0
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d003      	beq.n	8006c54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006c4c:	4b06      	ldr	r3, [pc, #24]	; (8006c68 <xPortSysTickHandler+0x40>)
 8006c4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c52:	601a      	str	r2, [r3, #0]
 8006c54:	2300      	movs	r3, #0
 8006c56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	f383 8811 	msr	BASEPRI, r3
}
 8006c5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006c60:	bf00      	nop
 8006c62:	3708      	adds	r7, #8
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}
 8006c68:	e000ed04 	.word	0xe000ed04

08006c6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006c70:	4b0b      	ldr	r3, [pc, #44]	; (8006ca0 <vPortSetupTimerInterrupt+0x34>)
 8006c72:	2200      	movs	r2, #0
 8006c74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006c76:	4b0b      	ldr	r3, [pc, #44]	; (8006ca4 <vPortSetupTimerInterrupt+0x38>)
 8006c78:	2200      	movs	r2, #0
 8006c7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006c7c:	4b0a      	ldr	r3, [pc, #40]	; (8006ca8 <vPortSetupTimerInterrupt+0x3c>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a0a      	ldr	r2, [pc, #40]	; (8006cac <vPortSetupTimerInterrupt+0x40>)
 8006c82:	fba2 2303 	umull	r2, r3, r2, r3
 8006c86:	099b      	lsrs	r3, r3, #6
 8006c88:	4a09      	ldr	r2, [pc, #36]	; (8006cb0 <vPortSetupTimerInterrupt+0x44>)
 8006c8a:	3b01      	subs	r3, #1
 8006c8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006c8e:	4b04      	ldr	r3, [pc, #16]	; (8006ca0 <vPortSetupTimerInterrupt+0x34>)
 8006c90:	2207      	movs	r2, #7
 8006c92:	601a      	str	r2, [r3, #0]
}
 8006c94:	bf00      	nop
 8006c96:	46bd      	mov	sp, r7
 8006c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9c:	4770      	bx	lr
 8006c9e:	bf00      	nop
 8006ca0:	e000e010 	.word	0xe000e010
 8006ca4:	e000e018 	.word	0xe000e018
 8006ca8:	20000000 	.word	0x20000000
 8006cac:	10624dd3 	.word	0x10624dd3
 8006cb0:	e000e014 	.word	0xe000e014

08006cb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006cb4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006cc4 <vPortEnableVFP+0x10>
 8006cb8:	6801      	ldr	r1, [r0, #0]
 8006cba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006cbe:	6001      	str	r1, [r0, #0]
 8006cc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006cc2:	bf00      	nop
 8006cc4:	e000ed88 	.word	0xe000ed88

08006cc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006cc8:	b480      	push	{r7}
 8006cca:	b085      	sub	sp, #20
 8006ccc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006cce:	f3ef 8305 	mrs	r3, IPSR
 8006cd2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2b0f      	cmp	r3, #15
 8006cd8:	d914      	bls.n	8006d04 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006cda:	4a17      	ldr	r2, [pc, #92]	; (8006d38 <vPortValidateInterruptPriority+0x70>)
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	4413      	add	r3, r2
 8006ce0:	781b      	ldrb	r3, [r3, #0]
 8006ce2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006ce4:	4b15      	ldr	r3, [pc, #84]	; (8006d3c <vPortValidateInterruptPriority+0x74>)
 8006ce6:	781b      	ldrb	r3, [r3, #0]
 8006ce8:	7afa      	ldrb	r2, [r7, #11]
 8006cea:	429a      	cmp	r2, r3
 8006cec:	d20a      	bcs.n	8006d04 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cf2:	f383 8811 	msr	BASEPRI, r3
 8006cf6:	f3bf 8f6f 	isb	sy
 8006cfa:	f3bf 8f4f 	dsb	sy
 8006cfe:	607b      	str	r3, [r7, #4]
}
 8006d00:	bf00      	nop
 8006d02:	e7fe      	b.n	8006d02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006d04:	4b0e      	ldr	r3, [pc, #56]	; (8006d40 <vPortValidateInterruptPriority+0x78>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006d0c:	4b0d      	ldr	r3, [pc, #52]	; (8006d44 <vPortValidateInterruptPriority+0x7c>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	429a      	cmp	r2, r3
 8006d12:	d90a      	bls.n	8006d2a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d18:	f383 8811 	msr	BASEPRI, r3
 8006d1c:	f3bf 8f6f 	isb	sy
 8006d20:	f3bf 8f4f 	dsb	sy
 8006d24:	603b      	str	r3, [r7, #0]
}
 8006d26:	bf00      	nop
 8006d28:	e7fe      	b.n	8006d28 <vPortValidateInterruptPriority+0x60>
	}
 8006d2a:	bf00      	nop
 8006d2c:	3714      	adds	r7, #20
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr
 8006d36:	bf00      	nop
 8006d38:	e000e3f0 	.word	0xe000e3f0
 8006d3c:	20000734 	.word	0x20000734
 8006d40:	e000ed0c 	.word	0xe000ed0c
 8006d44:	20000738 	.word	0x20000738

08006d48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b08a      	sub	sp, #40	; 0x28
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006d50:	2300      	movs	r3, #0
 8006d52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006d54:	f7fe ffea 	bl	8005d2c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006d58:	4b5b      	ldr	r3, [pc, #364]	; (8006ec8 <pvPortMalloc+0x180>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d101      	bne.n	8006d64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006d60:	f000 f920 	bl	8006fa4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006d64:	4b59      	ldr	r3, [pc, #356]	; (8006ecc <pvPortMalloc+0x184>)
 8006d66:	681a      	ldr	r2, [r3, #0]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	4013      	ands	r3, r2
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	f040 8093 	bne.w	8006e98 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d01d      	beq.n	8006db4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006d78:	2208      	movs	r2, #8
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	4413      	add	r3, r2
 8006d7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	f003 0307 	and.w	r3, r3, #7
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d014      	beq.n	8006db4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f023 0307 	bic.w	r3, r3, #7
 8006d90:	3308      	adds	r3, #8
 8006d92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f003 0307 	and.w	r3, r3, #7
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d00a      	beq.n	8006db4 <pvPortMalloc+0x6c>
	__asm volatile
 8006d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006da2:	f383 8811 	msr	BASEPRI, r3
 8006da6:	f3bf 8f6f 	isb	sy
 8006daa:	f3bf 8f4f 	dsb	sy
 8006dae:	617b      	str	r3, [r7, #20]
}
 8006db0:	bf00      	nop
 8006db2:	e7fe      	b.n	8006db2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d06e      	beq.n	8006e98 <pvPortMalloc+0x150>
 8006dba:	4b45      	ldr	r3, [pc, #276]	; (8006ed0 <pvPortMalloc+0x188>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d869      	bhi.n	8006e98 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006dc4:	4b43      	ldr	r3, [pc, #268]	; (8006ed4 <pvPortMalloc+0x18c>)
 8006dc6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006dc8:	4b42      	ldr	r3, [pc, #264]	; (8006ed4 <pvPortMalloc+0x18c>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006dce:	e004      	b.n	8006dda <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	429a      	cmp	r2, r3
 8006de2:	d903      	bls.n	8006dec <pvPortMalloc+0xa4>
 8006de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d1f1      	bne.n	8006dd0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006dec:	4b36      	ldr	r3, [pc, #216]	; (8006ec8 <pvPortMalloc+0x180>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006df2:	429a      	cmp	r2, r3
 8006df4:	d050      	beq.n	8006e98 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006df6:	6a3b      	ldr	r3, [r7, #32]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	2208      	movs	r2, #8
 8006dfc:	4413      	add	r3, r2
 8006dfe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e02:	681a      	ldr	r2, [r3, #0]
 8006e04:	6a3b      	ldr	r3, [r7, #32]
 8006e06:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e0a:	685a      	ldr	r2, [r3, #4]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	1ad2      	subs	r2, r2, r3
 8006e10:	2308      	movs	r3, #8
 8006e12:	005b      	lsls	r3, r3, #1
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d91f      	bls.n	8006e58 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006e18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	4413      	add	r3, r2
 8006e1e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e20:	69bb      	ldr	r3, [r7, #24]
 8006e22:	f003 0307 	and.w	r3, r3, #7
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d00a      	beq.n	8006e40 <pvPortMalloc+0xf8>
	__asm volatile
 8006e2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e2e:	f383 8811 	msr	BASEPRI, r3
 8006e32:	f3bf 8f6f 	isb	sy
 8006e36:	f3bf 8f4f 	dsb	sy
 8006e3a:	613b      	str	r3, [r7, #16]
}
 8006e3c:	bf00      	nop
 8006e3e:	e7fe      	b.n	8006e3e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e42:	685a      	ldr	r2, [r3, #4]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	1ad2      	subs	r2, r2, r3
 8006e48:	69bb      	ldr	r3, [r7, #24]
 8006e4a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e4e:	687a      	ldr	r2, [r7, #4]
 8006e50:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006e52:	69b8      	ldr	r0, [r7, #24]
 8006e54:	f000 f908 	bl	8007068 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006e58:	4b1d      	ldr	r3, [pc, #116]	; (8006ed0 <pvPortMalloc+0x188>)
 8006e5a:	681a      	ldr	r2, [r3, #0]
 8006e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	1ad3      	subs	r3, r2, r3
 8006e62:	4a1b      	ldr	r2, [pc, #108]	; (8006ed0 <pvPortMalloc+0x188>)
 8006e64:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006e66:	4b1a      	ldr	r3, [pc, #104]	; (8006ed0 <pvPortMalloc+0x188>)
 8006e68:	681a      	ldr	r2, [r3, #0]
 8006e6a:	4b1b      	ldr	r3, [pc, #108]	; (8006ed8 <pvPortMalloc+0x190>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d203      	bcs.n	8006e7a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006e72:	4b17      	ldr	r3, [pc, #92]	; (8006ed0 <pvPortMalloc+0x188>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a18      	ldr	r2, [pc, #96]	; (8006ed8 <pvPortMalloc+0x190>)
 8006e78:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e7c:	685a      	ldr	r2, [r3, #4]
 8006e7e:	4b13      	ldr	r3, [pc, #76]	; (8006ecc <pvPortMalloc+0x184>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	431a      	orrs	r2, r3
 8006e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e86:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006e8e:	4b13      	ldr	r3, [pc, #76]	; (8006edc <pvPortMalloc+0x194>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	3301      	adds	r3, #1
 8006e94:	4a11      	ldr	r2, [pc, #68]	; (8006edc <pvPortMalloc+0x194>)
 8006e96:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006e98:	f7fe ff56 	bl	8005d48 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e9c:	69fb      	ldr	r3, [r7, #28]
 8006e9e:	f003 0307 	and.w	r3, r3, #7
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d00a      	beq.n	8006ebc <pvPortMalloc+0x174>
	__asm volatile
 8006ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eaa:	f383 8811 	msr	BASEPRI, r3
 8006eae:	f3bf 8f6f 	isb	sy
 8006eb2:	f3bf 8f4f 	dsb	sy
 8006eb6:	60fb      	str	r3, [r7, #12]
}
 8006eb8:	bf00      	nop
 8006eba:	e7fe      	b.n	8006eba <pvPortMalloc+0x172>
	return pvReturn;
 8006ebc:	69fb      	ldr	r3, [r7, #28]
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3728      	adds	r7, #40	; 0x28
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}
 8006ec6:	bf00      	nop
 8006ec8:	20004344 	.word	0x20004344
 8006ecc:	20004358 	.word	0x20004358
 8006ed0:	20004348 	.word	0x20004348
 8006ed4:	2000433c 	.word	0x2000433c
 8006ed8:	2000434c 	.word	0x2000434c
 8006edc:	20004350 	.word	0x20004350

08006ee0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b086      	sub	sp, #24
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d04d      	beq.n	8006f8e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006ef2:	2308      	movs	r3, #8
 8006ef4:	425b      	negs	r3, r3
 8006ef6:	697a      	ldr	r2, [r7, #20]
 8006ef8:	4413      	add	r3, r2
 8006efa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006f00:	693b      	ldr	r3, [r7, #16]
 8006f02:	685a      	ldr	r2, [r3, #4]
 8006f04:	4b24      	ldr	r3, [pc, #144]	; (8006f98 <vPortFree+0xb8>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4013      	ands	r3, r2
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d10a      	bne.n	8006f24 <vPortFree+0x44>
	__asm volatile
 8006f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f12:	f383 8811 	msr	BASEPRI, r3
 8006f16:	f3bf 8f6f 	isb	sy
 8006f1a:	f3bf 8f4f 	dsb	sy
 8006f1e:	60fb      	str	r3, [r7, #12]
}
 8006f20:	bf00      	nop
 8006f22:	e7fe      	b.n	8006f22 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d00a      	beq.n	8006f42 <vPortFree+0x62>
	__asm volatile
 8006f2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f30:	f383 8811 	msr	BASEPRI, r3
 8006f34:	f3bf 8f6f 	isb	sy
 8006f38:	f3bf 8f4f 	dsb	sy
 8006f3c:	60bb      	str	r3, [r7, #8]
}
 8006f3e:	bf00      	nop
 8006f40:	e7fe      	b.n	8006f40 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	685a      	ldr	r2, [r3, #4]
 8006f46:	4b14      	ldr	r3, [pc, #80]	; (8006f98 <vPortFree+0xb8>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4013      	ands	r3, r2
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d01e      	beq.n	8006f8e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d11a      	bne.n	8006f8e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	685a      	ldr	r2, [r3, #4]
 8006f5c:	4b0e      	ldr	r3, [pc, #56]	; (8006f98 <vPortFree+0xb8>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	43db      	mvns	r3, r3
 8006f62:	401a      	ands	r2, r3
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006f68:	f7fe fee0 	bl	8005d2c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	685a      	ldr	r2, [r3, #4]
 8006f70:	4b0a      	ldr	r3, [pc, #40]	; (8006f9c <vPortFree+0xbc>)
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4413      	add	r3, r2
 8006f76:	4a09      	ldr	r2, [pc, #36]	; (8006f9c <vPortFree+0xbc>)
 8006f78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006f7a:	6938      	ldr	r0, [r7, #16]
 8006f7c:	f000 f874 	bl	8007068 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006f80:	4b07      	ldr	r3, [pc, #28]	; (8006fa0 <vPortFree+0xc0>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	3301      	adds	r3, #1
 8006f86:	4a06      	ldr	r2, [pc, #24]	; (8006fa0 <vPortFree+0xc0>)
 8006f88:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006f8a:	f7fe fedd 	bl	8005d48 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006f8e:	bf00      	nop
 8006f90:	3718      	adds	r7, #24
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}
 8006f96:	bf00      	nop
 8006f98:	20004358 	.word	0x20004358
 8006f9c:	20004348 	.word	0x20004348
 8006fa0:	20004354 	.word	0x20004354

08006fa4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b085      	sub	sp, #20
 8006fa8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006faa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006fae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006fb0:	4b27      	ldr	r3, [pc, #156]	; (8007050 <prvHeapInit+0xac>)
 8006fb2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	f003 0307 	and.w	r3, r3, #7
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d00c      	beq.n	8006fd8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	3307      	adds	r3, #7
 8006fc2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	f023 0307 	bic.w	r3, r3, #7
 8006fca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006fcc:	68ba      	ldr	r2, [r7, #8]
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	1ad3      	subs	r3, r2, r3
 8006fd2:	4a1f      	ldr	r2, [pc, #124]	; (8007050 <prvHeapInit+0xac>)
 8006fd4:	4413      	add	r3, r2
 8006fd6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006fdc:	4a1d      	ldr	r2, [pc, #116]	; (8007054 <prvHeapInit+0xb0>)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006fe2:	4b1c      	ldr	r3, [pc, #112]	; (8007054 <prvHeapInit+0xb0>)
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	68ba      	ldr	r2, [r7, #8]
 8006fec:	4413      	add	r3, r2
 8006fee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006ff0:	2208      	movs	r2, #8
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	1a9b      	subs	r3, r3, r2
 8006ff6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f023 0307 	bic.w	r3, r3, #7
 8006ffe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	4a15      	ldr	r2, [pc, #84]	; (8007058 <prvHeapInit+0xb4>)
 8007004:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007006:	4b14      	ldr	r3, [pc, #80]	; (8007058 <prvHeapInit+0xb4>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	2200      	movs	r2, #0
 800700c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800700e:	4b12      	ldr	r3, [pc, #72]	; (8007058 <prvHeapInit+0xb4>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	2200      	movs	r2, #0
 8007014:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	68fa      	ldr	r2, [r7, #12]
 800701e:	1ad2      	subs	r2, r2, r3
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007024:	4b0c      	ldr	r3, [pc, #48]	; (8007058 <prvHeapInit+0xb4>)
 8007026:	681a      	ldr	r2, [r3, #0]
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	4a0a      	ldr	r2, [pc, #40]	; (800705c <prvHeapInit+0xb8>)
 8007032:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	4a09      	ldr	r2, [pc, #36]	; (8007060 <prvHeapInit+0xbc>)
 800703a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800703c:	4b09      	ldr	r3, [pc, #36]	; (8007064 <prvHeapInit+0xc0>)
 800703e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007042:	601a      	str	r2, [r3, #0]
}
 8007044:	bf00      	nop
 8007046:	3714      	adds	r7, #20
 8007048:	46bd      	mov	sp, r7
 800704a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704e:	4770      	bx	lr
 8007050:	2000073c 	.word	0x2000073c
 8007054:	2000433c 	.word	0x2000433c
 8007058:	20004344 	.word	0x20004344
 800705c:	2000434c 	.word	0x2000434c
 8007060:	20004348 	.word	0x20004348
 8007064:	20004358 	.word	0x20004358

08007068 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007068:	b480      	push	{r7}
 800706a:	b085      	sub	sp, #20
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007070:	4b28      	ldr	r3, [pc, #160]	; (8007114 <prvInsertBlockIntoFreeList+0xac>)
 8007072:	60fb      	str	r3, [r7, #12]
 8007074:	e002      	b.n	800707c <prvInsertBlockIntoFreeList+0x14>
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	60fb      	str	r3, [r7, #12]
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	687a      	ldr	r2, [r7, #4]
 8007082:	429a      	cmp	r2, r3
 8007084:	d8f7      	bhi.n	8007076 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	68ba      	ldr	r2, [r7, #8]
 8007090:	4413      	add	r3, r2
 8007092:	687a      	ldr	r2, [r7, #4]
 8007094:	429a      	cmp	r2, r3
 8007096:	d108      	bne.n	80070aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	685a      	ldr	r2, [r3, #4]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	441a      	add	r2, r3
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	68ba      	ldr	r2, [r7, #8]
 80070b4:	441a      	add	r2, r3
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	429a      	cmp	r2, r3
 80070bc:	d118      	bne.n	80070f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681a      	ldr	r2, [r3, #0]
 80070c2:	4b15      	ldr	r3, [pc, #84]	; (8007118 <prvInsertBlockIntoFreeList+0xb0>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	429a      	cmp	r2, r3
 80070c8:	d00d      	beq.n	80070e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	685a      	ldr	r2, [r3, #4]
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	441a      	add	r2, r3
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	681a      	ldr	r2, [r3, #0]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	601a      	str	r2, [r3, #0]
 80070e4:	e008      	b.n	80070f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80070e6:	4b0c      	ldr	r3, [pc, #48]	; (8007118 <prvInsertBlockIntoFreeList+0xb0>)
 80070e8:	681a      	ldr	r2, [r3, #0]
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	601a      	str	r2, [r3, #0]
 80070ee:	e003      	b.n	80070f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681a      	ldr	r2, [r3, #0]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80070f8:	68fa      	ldr	r2, [r7, #12]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	429a      	cmp	r2, r3
 80070fe:	d002      	beq.n	8007106 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	687a      	ldr	r2, [r7, #4]
 8007104:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007106:	bf00      	nop
 8007108:	3714      	adds	r7, #20
 800710a:	46bd      	mov	sp, r7
 800710c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007110:	4770      	bx	lr
 8007112:	bf00      	nop
 8007114:	2000433c 	.word	0x2000433c
 8007118:	20004344 	.word	0x20004344

0800711c <pow>:
 800711c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800711e:	ed2d 8b02 	vpush	{d8}
 8007122:	eeb0 8a40 	vmov.f32	s16, s0
 8007126:	eef0 8a60 	vmov.f32	s17, s1
 800712a:	ec55 4b11 	vmov	r4, r5, d1
 800712e:	f000 fa97 	bl	8007660 <__ieee754_pow>
 8007132:	4622      	mov	r2, r4
 8007134:	462b      	mov	r3, r5
 8007136:	4620      	mov	r0, r4
 8007138:	4629      	mov	r1, r5
 800713a:	ec57 6b10 	vmov	r6, r7, d0
 800713e:	f7f9 fca5 	bl	8000a8c <__aeabi_dcmpun>
 8007142:	2800      	cmp	r0, #0
 8007144:	d13b      	bne.n	80071be <pow+0xa2>
 8007146:	ec51 0b18 	vmov	r0, r1, d8
 800714a:	2200      	movs	r2, #0
 800714c:	2300      	movs	r3, #0
 800714e:	f7f9 fc6b 	bl	8000a28 <__aeabi_dcmpeq>
 8007152:	b1b8      	cbz	r0, 8007184 <pow+0x68>
 8007154:	2200      	movs	r2, #0
 8007156:	2300      	movs	r3, #0
 8007158:	4620      	mov	r0, r4
 800715a:	4629      	mov	r1, r5
 800715c:	f7f9 fc64 	bl	8000a28 <__aeabi_dcmpeq>
 8007160:	2800      	cmp	r0, #0
 8007162:	d146      	bne.n	80071f2 <pow+0xd6>
 8007164:	ec45 4b10 	vmov	d0, r4, r5
 8007168:	f000 f89e 	bl	80072a8 <finite>
 800716c:	b338      	cbz	r0, 80071be <pow+0xa2>
 800716e:	2200      	movs	r2, #0
 8007170:	2300      	movs	r3, #0
 8007172:	4620      	mov	r0, r4
 8007174:	4629      	mov	r1, r5
 8007176:	f7f9 fc61 	bl	8000a3c <__aeabi_dcmplt>
 800717a:	b300      	cbz	r0, 80071be <pow+0xa2>
 800717c:	f001 ff0c 	bl	8008f98 <__errno>
 8007180:	2322      	movs	r3, #34	; 0x22
 8007182:	e01b      	b.n	80071bc <pow+0xa0>
 8007184:	ec47 6b10 	vmov	d0, r6, r7
 8007188:	f000 f88e 	bl	80072a8 <finite>
 800718c:	b9e0      	cbnz	r0, 80071c8 <pow+0xac>
 800718e:	eeb0 0a48 	vmov.f32	s0, s16
 8007192:	eef0 0a68 	vmov.f32	s1, s17
 8007196:	f000 f887 	bl	80072a8 <finite>
 800719a:	b1a8      	cbz	r0, 80071c8 <pow+0xac>
 800719c:	ec45 4b10 	vmov	d0, r4, r5
 80071a0:	f000 f882 	bl	80072a8 <finite>
 80071a4:	b180      	cbz	r0, 80071c8 <pow+0xac>
 80071a6:	4632      	mov	r2, r6
 80071a8:	463b      	mov	r3, r7
 80071aa:	4630      	mov	r0, r6
 80071ac:	4639      	mov	r1, r7
 80071ae:	f7f9 fc6d 	bl	8000a8c <__aeabi_dcmpun>
 80071b2:	2800      	cmp	r0, #0
 80071b4:	d0e2      	beq.n	800717c <pow+0x60>
 80071b6:	f001 feef 	bl	8008f98 <__errno>
 80071ba:	2321      	movs	r3, #33	; 0x21
 80071bc:	6003      	str	r3, [r0, #0]
 80071be:	ecbd 8b02 	vpop	{d8}
 80071c2:	ec47 6b10 	vmov	d0, r6, r7
 80071c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071c8:	2200      	movs	r2, #0
 80071ca:	2300      	movs	r3, #0
 80071cc:	4630      	mov	r0, r6
 80071ce:	4639      	mov	r1, r7
 80071d0:	f7f9 fc2a 	bl	8000a28 <__aeabi_dcmpeq>
 80071d4:	2800      	cmp	r0, #0
 80071d6:	d0f2      	beq.n	80071be <pow+0xa2>
 80071d8:	eeb0 0a48 	vmov.f32	s0, s16
 80071dc:	eef0 0a68 	vmov.f32	s1, s17
 80071e0:	f000 f862 	bl	80072a8 <finite>
 80071e4:	2800      	cmp	r0, #0
 80071e6:	d0ea      	beq.n	80071be <pow+0xa2>
 80071e8:	ec45 4b10 	vmov	d0, r4, r5
 80071ec:	f000 f85c 	bl	80072a8 <finite>
 80071f0:	e7c3      	b.n	800717a <pow+0x5e>
 80071f2:	4f01      	ldr	r7, [pc, #4]	; (80071f8 <pow+0xdc>)
 80071f4:	2600      	movs	r6, #0
 80071f6:	e7e2      	b.n	80071be <pow+0xa2>
 80071f8:	3ff00000 	.word	0x3ff00000
 80071fc:	00000000 	.word	0x00000000

08007200 <cos>:
 8007200:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007202:	ec53 2b10 	vmov	r2, r3, d0
 8007206:	4826      	ldr	r0, [pc, #152]	; (80072a0 <cos+0xa0>)
 8007208:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800720c:	4281      	cmp	r1, r0
 800720e:	dc06      	bgt.n	800721e <cos+0x1e>
 8007210:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8007298 <cos+0x98>
 8007214:	b005      	add	sp, #20
 8007216:	f85d eb04 	ldr.w	lr, [sp], #4
 800721a:	f000 b899 	b.w	8007350 <__kernel_cos>
 800721e:	4821      	ldr	r0, [pc, #132]	; (80072a4 <cos+0xa4>)
 8007220:	4281      	cmp	r1, r0
 8007222:	dd09      	ble.n	8007238 <cos+0x38>
 8007224:	ee10 0a10 	vmov	r0, s0
 8007228:	4619      	mov	r1, r3
 800722a:	f7f8 ffdd 	bl	80001e8 <__aeabi_dsub>
 800722e:	ec41 0b10 	vmov	d0, r0, r1
 8007232:	b005      	add	sp, #20
 8007234:	f85d fb04 	ldr.w	pc, [sp], #4
 8007238:	4668      	mov	r0, sp
 800723a:	f000 ff3d 	bl	80080b8 <__ieee754_rem_pio2>
 800723e:	f000 0003 	and.w	r0, r0, #3
 8007242:	2801      	cmp	r0, #1
 8007244:	d00b      	beq.n	800725e <cos+0x5e>
 8007246:	2802      	cmp	r0, #2
 8007248:	d016      	beq.n	8007278 <cos+0x78>
 800724a:	b9e0      	cbnz	r0, 8007286 <cos+0x86>
 800724c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007250:	ed9d 0b00 	vldr	d0, [sp]
 8007254:	f000 f87c 	bl	8007350 <__kernel_cos>
 8007258:	ec51 0b10 	vmov	r0, r1, d0
 800725c:	e7e7      	b.n	800722e <cos+0x2e>
 800725e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007262:	ed9d 0b00 	vldr	d0, [sp]
 8007266:	f000 f93b 	bl	80074e0 <__kernel_sin>
 800726a:	ec53 2b10 	vmov	r2, r3, d0
 800726e:	ee10 0a10 	vmov	r0, s0
 8007272:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007276:	e7da      	b.n	800722e <cos+0x2e>
 8007278:	ed9d 1b02 	vldr	d1, [sp, #8]
 800727c:	ed9d 0b00 	vldr	d0, [sp]
 8007280:	f000 f866 	bl	8007350 <__kernel_cos>
 8007284:	e7f1      	b.n	800726a <cos+0x6a>
 8007286:	ed9d 1b02 	vldr	d1, [sp, #8]
 800728a:	ed9d 0b00 	vldr	d0, [sp]
 800728e:	2001      	movs	r0, #1
 8007290:	f000 f926 	bl	80074e0 <__kernel_sin>
 8007294:	e7e0      	b.n	8007258 <cos+0x58>
 8007296:	bf00      	nop
	...
 80072a0:	3fe921fb 	.word	0x3fe921fb
 80072a4:	7fefffff 	.word	0x7fefffff

080072a8 <finite>:
 80072a8:	b082      	sub	sp, #8
 80072aa:	ed8d 0b00 	vstr	d0, [sp]
 80072ae:	9801      	ldr	r0, [sp, #4]
 80072b0:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80072b4:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80072b8:	0fc0      	lsrs	r0, r0, #31
 80072ba:	b002      	add	sp, #8
 80072bc:	4770      	bx	lr
	...

080072c0 <round>:
 80072c0:	ec53 2b10 	vmov	r2, r3, d0
 80072c4:	b570      	push	{r4, r5, r6, lr}
 80072c6:	f3c3 540a 	ubfx	r4, r3, #20, #11
 80072ca:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 80072ce:	2813      	cmp	r0, #19
 80072d0:	ee10 5a10 	vmov	r5, s0
 80072d4:	4619      	mov	r1, r3
 80072d6:	dc18      	bgt.n	800730a <round+0x4a>
 80072d8:	2800      	cmp	r0, #0
 80072da:	da09      	bge.n	80072f0 <round+0x30>
 80072dc:	3001      	adds	r0, #1
 80072de:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 80072e2:	d103      	bne.n	80072ec <round+0x2c>
 80072e4:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 80072e8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80072ec:	2300      	movs	r3, #0
 80072ee:	e02a      	b.n	8007346 <round+0x86>
 80072f0:	4c16      	ldr	r4, [pc, #88]	; (800734c <round+0x8c>)
 80072f2:	4104      	asrs	r4, r0
 80072f4:	ea03 0604 	and.w	r6, r3, r4
 80072f8:	4316      	orrs	r6, r2
 80072fa:	d011      	beq.n	8007320 <round+0x60>
 80072fc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007300:	4103      	asrs	r3, r0
 8007302:	440b      	add	r3, r1
 8007304:	ea23 0104 	bic.w	r1, r3, r4
 8007308:	e7f0      	b.n	80072ec <round+0x2c>
 800730a:	2833      	cmp	r0, #51	; 0x33
 800730c:	dd0b      	ble.n	8007326 <round+0x66>
 800730e:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8007312:	d105      	bne.n	8007320 <round+0x60>
 8007314:	ee10 0a10 	vmov	r0, s0
 8007318:	f7f8 ff68 	bl	80001ec <__adddf3>
 800731c:	4602      	mov	r2, r0
 800731e:	460b      	mov	r3, r1
 8007320:	ec43 2b10 	vmov	d0, r2, r3
 8007324:	bd70      	pop	{r4, r5, r6, pc}
 8007326:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800732a:	f04f 34ff 	mov.w	r4, #4294967295
 800732e:	40f4      	lsrs	r4, r6
 8007330:	4214      	tst	r4, r2
 8007332:	d0f5      	beq.n	8007320 <round+0x60>
 8007334:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 8007338:	2301      	movs	r3, #1
 800733a:	4083      	lsls	r3, r0
 800733c:	195b      	adds	r3, r3, r5
 800733e:	bf28      	it	cs
 8007340:	3101      	addcs	r1, #1
 8007342:	ea23 0304 	bic.w	r3, r3, r4
 8007346:	461a      	mov	r2, r3
 8007348:	460b      	mov	r3, r1
 800734a:	e7e9      	b.n	8007320 <round+0x60>
 800734c:	000fffff 	.word	0x000fffff

08007350 <__kernel_cos>:
 8007350:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007354:	ec57 6b10 	vmov	r6, r7, d0
 8007358:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800735c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8007360:	ed8d 1b00 	vstr	d1, [sp]
 8007364:	da07      	bge.n	8007376 <__kernel_cos+0x26>
 8007366:	ee10 0a10 	vmov	r0, s0
 800736a:	4639      	mov	r1, r7
 800736c:	f7f9 fba4 	bl	8000ab8 <__aeabi_d2iz>
 8007370:	2800      	cmp	r0, #0
 8007372:	f000 8088 	beq.w	8007486 <__kernel_cos+0x136>
 8007376:	4632      	mov	r2, r6
 8007378:	463b      	mov	r3, r7
 800737a:	4630      	mov	r0, r6
 800737c:	4639      	mov	r1, r7
 800737e:	f7f9 f8eb 	bl	8000558 <__aeabi_dmul>
 8007382:	4b51      	ldr	r3, [pc, #324]	; (80074c8 <__kernel_cos+0x178>)
 8007384:	2200      	movs	r2, #0
 8007386:	4604      	mov	r4, r0
 8007388:	460d      	mov	r5, r1
 800738a:	f7f9 f8e5 	bl	8000558 <__aeabi_dmul>
 800738e:	a340      	add	r3, pc, #256	; (adr r3, 8007490 <__kernel_cos+0x140>)
 8007390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007394:	4682      	mov	sl, r0
 8007396:	468b      	mov	fp, r1
 8007398:	4620      	mov	r0, r4
 800739a:	4629      	mov	r1, r5
 800739c:	f7f9 f8dc 	bl	8000558 <__aeabi_dmul>
 80073a0:	a33d      	add	r3, pc, #244	; (adr r3, 8007498 <__kernel_cos+0x148>)
 80073a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a6:	f7f8 ff21 	bl	80001ec <__adddf3>
 80073aa:	4622      	mov	r2, r4
 80073ac:	462b      	mov	r3, r5
 80073ae:	f7f9 f8d3 	bl	8000558 <__aeabi_dmul>
 80073b2:	a33b      	add	r3, pc, #236	; (adr r3, 80074a0 <__kernel_cos+0x150>)
 80073b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073b8:	f7f8 ff16 	bl	80001e8 <__aeabi_dsub>
 80073bc:	4622      	mov	r2, r4
 80073be:	462b      	mov	r3, r5
 80073c0:	f7f9 f8ca 	bl	8000558 <__aeabi_dmul>
 80073c4:	a338      	add	r3, pc, #224	; (adr r3, 80074a8 <__kernel_cos+0x158>)
 80073c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ca:	f7f8 ff0f 	bl	80001ec <__adddf3>
 80073ce:	4622      	mov	r2, r4
 80073d0:	462b      	mov	r3, r5
 80073d2:	f7f9 f8c1 	bl	8000558 <__aeabi_dmul>
 80073d6:	a336      	add	r3, pc, #216	; (adr r3, 80074b0 <__kernel_cos+0x160>)
 80073d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073dc:	f7f8 ff04 	bl	80001e8 <__aeabi_dsub>
 80073e0:	4622      	mov	r2, r4
 80073e2:	462b      	mov	r3, r5
 80073e4:	f7f9 f8b8 	bl	8000558 <__aeabi_dmul>
 80073e8:	a333      	add	r3, pc, #204	; (adr r3, 80074b8 <__kernel_cos+0x168>)
 80073ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ee:	f7f8 fefd 	bl	80001ec <__adddf3>
 80073f2:	4622      	mov	r2, r4
 80073f4:	462b      	mov	r3, r5
 80073f6:	f7f9 f8af 	bl	8000558 <__aeabi_dmul>
 80073fa:	4622      	mov	r2, r4
 80073fc:	462b      	mov	r3, r5
 80073fe:	f7f9 f8ab 	bl	8000558 <__aeabi_dmul>
 8007402:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007406:	4604      	mov	r4, r0
 8007408:	460d      	mov	r5, r1
 800740a:	4630      	mov	r0, r6
 800740c:	4639      	mov	r1, r7
 800740e:	f7f9 f8a3 	bl	8000558 <__aeabi_dmul>
 8007412:	460b      	mov	r3, r1
 8007414:	4602      	mov	r2, r0
 8007416:	4629      	mov	r1, r5
 8007418:	4620      	mov	r0, r4
 800741a:	f7f8 fee5 	bl	80001e8 <__aeabi_dsub>
 800741e:	4b2b      	ldr	r3, [pc, #172]	; (80074cc <__kernel_cos+0x17c>)
 8007420:	4598      	cmp	r8, r3
 8007422:	4606      	mov	r6, r0
 8007424:	460f      	mov	r7, r1
 8007426:	dc10      	bgt.n	800744a <__kernel_cos+0xfa>
 8007428:	4602      	mov	r2, r0
 800742a:	460b      	mov	r3, r1
 800742c:	4650      	mov	r0, sl
 800742e:	4659      	mov	r1, fp
 8007430:	f7f8 feda 	bl	80001e8 <__aeabi_dsub>
 8007434:	460b      	mov	r3, r1
 8007436:	4926      	ldr	r1, [pc, #152]	; (80074d0 <__kernel_cos+0x180>)
 8007438:	4602      	mov	r2, r0
 800743a:	2000      	movs	r0, #0
 800743c:	f7f8 fed4 	bl	80001e8 <__aeabi_dsub>
 8007440:	ec41 0b10 	vmov	d0, r0, r1
 8007444:	b003      	add	sp, #12
 8007446:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800744a:	4b22      	ldr	r3, [pc, #136]	; (80074d4 <__kernel_cos+0x184>)
 800744c:	4920      	ldr	r1, [pc, #128]	; (80074d0 <__kernel_cos+0x180>)
 800744e:	4598      	cmp	r8, r3
 8007450:	bfcc      	ite	gt
 8007452:	4d21      	ldrgt	r5, [pc, #132]	; (80074d8 <__kernel_cos+0x188>)
 8007454:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8007458:	2400      	movs	r4, #0
 800745a:	4622      	mov	r2, r4
 800745c:	462b      	mov	r3, r5
 800745e:	2000      	movs	r0, #0
 8007460:	f7f8 fec2 	bl	80001e8 <__aeabi_dsub>
 8007464:	4622      	mov	r2, r4
 8007466:	4680      	mov	r8, r0
 8007468:	4689      	mov	r9, r1
 800746a:	462b      	mov	r3, r5
 800746c:	4650      	mov	r0, sl
 800746e:	4659      	mov	r1, fp
 8007470:	f7f8 feba 	bl	80001e8 <__aeabi_dsub>
 8007474:	4632      	mov	r2, r6
 8007476:	463b      	mov	r3, r7
 8007478:	f7f8 feb6 	bl	80001e8 <__aeabi_dsub>
 800747c:	4602      	mov	r2, r0
 800747e:	460b      	mov	r3, r1
 8007480:	4640      	mov	r0, r8
 8007482:	4649      	mov	r1, r9
 8007484:	e7da      	b.n	800743c <__kernel_cos+0xec>
 8007486:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 80074c0 <__kernel_cos+0x170>
 800748a:	e7db      	b.n	8007444 <__kernel_cos+0xf4>
 800748c:	f3af 8000 	nop.w
 8007490:	be8838d4 	.word	0xbe8838d4
 8007494:	bda8fae9 	.word	0xbda8fae9
 8007498:	bdb4b1c4 	.word	0xbdb4b1c4
 800749c:	3e21ee9e 	.word	0x3e21ee9e
 80074a0:	809c52ad 	.word	0x809c52ad
 80074a4:	3e927e4f 	.word	0x3e927e4f
 80074a8:	19cb1590 	.word	0x19cb1590
 80074ac:	3efa01a0 	.word	0x3efa01a0
 80074b0:	16c15177 	.word	0x16c15177
 80074b4:	3f56c16c 	.word	0x3f56c16c
 80074b8:	5555554c 	.word	0x5555554c
 80074bc:	3fa55555 	.word	0x3fa55555
 80074c0:	00000000 	.word	0x00000000
 80074c4:	3ff00000 	.word	0x3ff00000
 80074c8:	3fe00000 	.word	0x3fe00000
 80074cc:	3fd33332 	.word	0x3fd33332
 80074d0:	3ff00000 	.word	0x3ff00000
 80074d4:	3fe90000 	.word	0x3fe90000
 80074d8:	3fd20000 	.word	0x3fd20000
 80074dc:	00000000 	.word	0x00000000

080074e0 <__kernel_sin>:
 80074e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074e4:	ed2d 8b04 	vpush	{d8-d9}
 80074e8:	eeb0 8a41 	vmov.f32	s16, s2
 80074ec:	eef0 8a61 	vmov.f32	s17, s3
 80074f0:	ec55 4b10 	vmov	r4, r5, d0
 80074f4:	b083      	sub	sp, #12
 80074f6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80074fa:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80074fe:	9001      	str	r0, [sp, #4]
 8007500:	da06      	bge.n	8007510 <__kernel_sin+0x30>
 8007502:	ee10 0a10 	vmov	r0, s0
 8007506:	4629      	mov	r1, r5
 8007508:	f7f9 fad6 	bl	8000ab8 <__aeabi_d2iz>
 800750c:	2800      	cmp	r0, #0
 800750e:	d051      	beq.n	80075b4 <__kernel_sin+0xd4>
 8007510:	4622      	mov	r2, r4
 8007512:	462b      	mov	r3, r5
 8007514:	4620      	mov	r0, r4
 8007516:	4629      	mov	r1, r5
 8007518:	f7f9 f81e 	bl	8000558 <__aeabi_dmul>
 800751c:	4682      	mov	sl, r0
 800751e:	468b      	mov	fp, r1
 8007520:	4602      	mov	r2, r0
 8007522:	460b      	mov	r3, r1
 8007524:	4620      	mov	r0, r4
 8007526:	4629      	mov	r1, r5
 8007528:	f7f9 f816 	bl	8000558 <__aeabi_dmul>
 800752c:	a341      	add	r3, pc, #260	; (adr r3, 8007634 <__kernel_sin+0x154>)
 800752e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007532:	4680      	mov	r8, r0
 8007534:	4689      	mov	r9, r1
 8007536:	4650      	mov	r0, sl
 8007538:	4659      	mov	r1, fp
 800753a:	f7f9 f80d 	bl	8000558 <__aeabi_dmul>
 800753e:	a33f      	add	r3, pc, #252	; (adr r3, 800763c <__kernel_sin+0x15c>)
 8007540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007544:	f7f8 fe50 	bl	80001e8 <__aeabi_dsub>
 8007548:	4652      	mov	r2, sl
 800754a:	465b      	mov	r3, fp
 800754c:	f7f9 f804 	bl	8000558 <__aeabi_dmul>
 8007550:	a33c      	add	r3, pc, #240	; (adr r3, 8007644 <__kernel_sin+0x164>)
 8007552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007556:	f7f8 fe49 	bl	80001ec <__adddf3>
 800755a:	4652      	mov	r2, sl
 800755c:	465b      	mov	r3, fp
 800755e:	f7f8 fffb 	bl	8000558 <__aeabi_dmul>
 8007562:	a33a      	add	r3, pc, #232	; (adr r3, 800764c <__kernel_sin+0x16c>)
 8007564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007568:	f7f8 fe3e 	bl	80001e8 <__aeabi_dsub>
 800756c:	4652      	mov	r2, sl
 800756e:	465b      	mov	r3, fp
 8007570:	f7f8 fff2 	bl	8000558 <__aeabi_dmul>
 8007574:	a337      	add	r3, pc, #220	; (adr r3, 8007654 <__kernel_sin+0x174>)
 8007576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800757a:	f7f8 fe37 	bl	80001ec <__adddf3>
 800757e:	9b01      	ldr	r3, [sp, #4]
 8007580:	4606      	mov	r6, r0
 8007582:	460f      	mov	r7, r1
 8007584:	b9eb      	cbnz	r3, 80075c2 <__kernel_sin+0xe2>
 8007586:	4602      	mov	r2, r0
 8007588:	460b      	mov	r3, r1
 800758a:	4650      	mov	r0, sl
 800758c:	4659      	mov	r1, fp
 800758e:	f7f8 ffe3 	bl	8000558 <__aeabi_dmul>
 8007592:	a325      	add	r3, pc, #148	; (adr r3, 8007628 <__kernel_sin+0x148>)
 8007594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007598:	f7f8 fe26 	bl	80001e8 <__aeabi_dsub>
 800759c:	4642      	mov	r2, r8
 800759e:	464b      	mov	r3, r9
 80075a0:	f7f8 ffda 	bl	8000558 <__aeabi_dmul>
 80075a4:	4602      	mov	r2, r0
 80075a6:	460b      	mov	r3, r1
 80075a8:	4620      	mov	r0, r4
 80075aa:	4629      	mov	r1, r5
 80075ac:	f7f8 fe1e 	bl	80001ec <__adddf3>
 80075b0:	4604      	mov	r4, r0
 80075b2:	460d      	mov	r5, r1
 80075b4:	ec45 4b10 	vmov	d0, r4, r5
 80075b8:	b003      	add	sp, #12
 80075ba:	ecbd 8b04 	vpop	{d8-d9}
 80075be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075c2:	4b1b      	ldr	r3, [pc, #108]	; (8007630 <__kernel_sin+0x150>)
 80075c4:	ec51 0b18 	vmov	r0, r1, d8
 80075c8:	2200      	movs	r2, #0
 80075ca:	f7f8 ffc5 	bl	8000558 <__aeabi_dmul>
 80075ce:	4632      	mov	r2, r6
 80075d0:	ec41 0b19 	vmov	d9, r0, r1
 80075d4:	463b      	mov	r3, r7
 80075d6:	4640      	mov	r0, r8
 80075d8:	4649      	mov	r1, r9
 80075da:	f7f8 ffbd 	bl	8000558 <__aeabi_dmul>
 80075de:	4602      	mov	r2, r0
 80075e0:	460b      	mov	r3, r1
 80075e2:	ec51 0b19 	vmov	r0, r1, d9
 80075e6:	f7f8 fdff 	bl	80001e8 <__aeabi_dsub>
 80075ea:	4652      	mov	r2, sl
 80075ec:	465b      	mov	r3, fp
 80075ee:	f7f8 ffb3 	bl	8000558 <__aeabi_dmul>
 80075f2:	ec53 2b18 	vmov	r2, r3, d8
 80075f6:	f7f8 fdf7 	bl	80001e8 <__aeabi_dsub>
 80075fa:	a30b      	add	r3, pc, #44	; (adr r3, 8007628 <__kernel_sin+0x148>)
 80075fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007600:	4606      	mov	r6, r0
 8007602:	460f      	mov	r7, r1
 8007604:	4640      	mov	r0, r8
 8007606:	4649      	mov	r1, r9
 8007608:	f7f8 ffa6 	bl	8000558 <__aeabi_dmul>
 800760c:	4602      	mov	r2, r0
 800760e:	460b      	mov	r3, r1
 8007610:	4630      	mov	r0, r6
 8007612:	4639      	mov	r1, r7
 8007614:	f7f8 fdea 	bl	80001ec <__adddf3>
 8007618:	4602      	mov	r2, r0
 800761a:	460b      	mov	r3, r1
 800761c:	4620      	mov	r0, r4
 800761e:	4629      	mov	r1, r5
 8007620:	f7f8 fde2 	bl	80001e8 <__aeabi_dsub>
 8007624:	e7c4      	b.n	80075b0 <__kernel_sin+0xd0>
 8007626:	bf00      	nop
 8007628:	55555549 	.word	0x55555549
 800762c:	3fc55555 	.word	0x3fc55555
 8007630:	3fe00000 	.word	0x3fe00000
 8007634:	5acfd57c 	.word	0x5acfd57c
 8007638:	3de5d93a 	.word	0x3de5d93a
 800763c:	8a2b9ceb 	.word	0x8a2b9ceb
 8007640:	3e5ae5e6 	.word	0x3e5ae5e6
 8007644:	57b1fe7d 	.word	0x57b1fe7d
 8007648:	3ec71de3 	.word	0x3ec71de3
 800764c:	19c161d5 	.word	0x19c161d5
 8007650:	3f2a01a0 	.word	0x3f2a01a0
 8007654:	1110f8a6 	.word	0x1110f8a6
 8007658:	3f811111 	.word	0x3f811111
 800765c:	00000000 	.word	0x00000000

08007660 <__ieee754_pow>:
 8007660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007664:	ed2d 8b06 	vpush	{d8-d10}
 8007668:	b089      	sub	sp, #36	; 0x24
 800766a:	ed8d 1b00 	vstr	d1, [sp]
 800766e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8007672:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8007676:	ea58 0102 	orrs.w	r1, r8, r2
 800767a:	ec57 6b10 	vmov	r6, r7, d0
 800767e:	d115      	bne.n	80076ac <__ieee754_pow+0x4c>
 8007680:	19b3      	adds	r3, r6, r6
 8007682:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8007686:	4152      	adcs	r2, r2
 8007688:	4299      	cmp	r1, r3
 800768a:	4b89      	ldr	r3, [pc, #548]	; (80078b0 <__ieee754_pow+0x250>)
 800768c:	4193      	sbcs	r3, r2
 800768e:	f080 84d1 	bcs.w	8008034 <__ieee754_pow+0x9d4>
 8007692:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007696:	4630      	mov	r0, r6
 8007698:	4639      	mov	r1, r7
 800769a:	f7f8 fda7 	bl	80001ec <__adddf3>
 800769e:	ec41 0b10 	vmov	d0, r0, r1
 80076a2:	b009      	add	sp, #36	; 0x24
 80076a4:	ecbd 8b06 	vpop	{d8-d10}
 80076a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076ac:	4b81      	ldr	r3, [pc, #516]	; (80078b4 <__ieee754_pow+0x254>)
 80076ae:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80076b2:	429c      	cmp	r4, r3
 80076b4:	ee10 aa10 	vmov	sl, s0
 80076b8:	463d      	mov	r5, r7
 80076ba:	dc06      	bgt.n	80076ca <__ieee754_pow+0x6a>
 80076bc:	d101      	bne.n	80076c2 <__ieee754_pow+0x62>
 80076be:	2e00      	cmp	r6, #0
 80076c0:	d1e7      	bne.n	8007692 <__ieee754_pow+0x32>
 80076c2:	4598      	cmp	r8, r3
 80076c4:	dc01      	bgt.n	80076ca <__ieee754_pow+0x6a>
 80076c6:	d10f      	bne.n	80076e8 <__ieee754_pow+0x88>
 80076c8:	b172      	cbz	r2, 80076e8 <__ieee754_pow+0x88>
 80076ca:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80076ce:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80076d2:	ea55 050a 	orrs.w	r5, r5, sl
 80076d6:	d1dc      	bne.n	8007692 <__ieee754_pow+0x32>
 80076d8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80076dc:	18db      	adds	r3, r3, r3
 80076de:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80076e2:	4152      	adcs	r2, r2
 80076e4:	429d      	cmp	r5, r3
 80076e6:	e7d0      	b.n	800768a <__ieee754_pow+0x2a>
 80076e8:	2d00      	cmp	r5, #0
 80076ea:	da3b      	bge.n	8007764 <__ieee754_pow+0x104>
 80076ec:	4b72      	ldr	r3, [pc, #456]	; (80078b8 <__ieee754_pow+0x258>)
 80076ee:	4598      	cmp	r8, r3
 80076f0:	dc51      	bgt.n	8007796 <__ieee754_pow+0x136>
 80076f2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80076f6:	4598      	cmp	r8, r3
 80076f8:	f340 84ab 	ble.w	8008052 <__ieee754_pow+0x9f2>
 80076fc:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007700:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007704:	2b14      	cmp	r3, #20
 8007706:	dd0f      	ble.n	8007728 <__ieee754_pow+0xc8>
 8007708:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800770c:	fa22 f103 	lsr.w	r1, r2, r3
 8007710:	fa01 f303 	lsl.w	r3, r1, r3
 8007714:	4293      	cmp	r3, r2
 8007716:	f040 849c 	bne.w	8008052 <__ieee754_pow+0x9f2>
 800771a:	f001 0101 	and.w	r1, r1, #1
 800771e:	f1c1 0302 	rsb	r3, r1, #2
 8007722:	9304      	str	r3, [sp, #16]
 8007724:	b182      	cbz	r2, 8007748 <__ieee754_pow+0xe8>
 8007726:	e05f      	b.n	80077e8 <__ieee754_pow+0x188>
 8007728:	2a00      	cmp	r2, #0
 800772a:	d15b      	bne.n	80077e4 <__ieee754_pow+0x184>
 800772c:	f1c3 0314 	rsb	r3, r3, #20
 8007730:	fa48 f103 	asr.w	r1, r8, r3
 8007734:	fa01 f303 	lsl.w	r3, r1, r3
 8007738:	4543      	cmp	r3, r8
 800773a:	f040 8487 	bne.w	800804c <__ieee754_pow+0x9ec>
 800773e:	f001 0101 	and.w	r1, r1, #1
 8007742:	f1c1 0302 	rsb	r3, r1, #2
 8007746:	9304      	str	r3, [sp, #16]
 8007748:	4b5c      	ldr	r3, [pc, #368]	; (80078bc <__ieee754_pow+0x25c>)
 800774a:	4598      	cmp	r8, r3
 800774c:	d132      	bne.n	80077b4 <__ieee754_pow+0x154>
 800774e:	f1b9 0f00 	cmp.w	r9, #0
 8007752:	f280 8477 	bge.w	8008044 <__ieee754_pow+0x9e4>
 8007756:	4959      	ldr	r1, [pc, #356]	; (80078bc <__ieee754_pow+0x25c>)
 8007758:	4632      	mov	r2, r6
 800775a:	463b      	mov	r3, r7
 800775c:	2000      	movs	r0, #0
 800775e:	f7f9 f825 	bl	80007ac <__aeabi_ddiv>
 8007762:	e79c      	b.n	800769e <__ieee754_pow+0x3e>
 8007764:	2300      	movs	r3, #0
 8007766:	9304      	str	r3, [sp, #16]
 8007768:	2a00      	cmp	r2, #0
 800776a:	d13d      	bne.n	80077e8 <__ieee754_pow+0x188>
 800776c:	4b51      	ldr	r3, [pc, #324]	; (80078b4 <__ieee754_pow+0x254>)
 800776e:	4598      	cmp	r8, r3
 8007770:	d1ea      	bne.n	8007748 <__ieee754_pow+0xe8>
 8007772:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8007776:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800777a:	ea53 030a 	orrs.w	r3, r3, sl
 800777e:	f000 8459 	beq.w	8008034 <__ieee754_pow+0x9d4>
 8007782:	4b4f      	ldr	r3, [pc, #316]	; (80078c0 <__ieee754_pow+0x260>)
 8007784:	429c      	cmp	r4, r3
 8007786:	dd08      	ble.n	800779a <__ieee754_pow+0x13a>
 8007788:	f1b9 0f00 	cmp.w	r9, #0
 800778c:	f2c0 8456 	blt.w	800803c <__ieee754_pow+0x9dc>
 8007790:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007794:	e783      	b.n	800769e <__ieee754_pow+0x3e>
 8007796:	2302      	movs	r3, #2
 8007798:	e7e5      	b.n	8007766 <__ieee754_pow+0x106>
 800779a:	f1b9 0f00 	cmp.w	r9, #0
 800779e:	f04f 0000 	mov.w	r0, #0
 80077a2:	f04f 0100 	mov.w	r1, #0
 80077a6:	f6bf af7a 	bge.w	800769e <__ieee754_pow+0x3e>
 80077aa:	e9dd 0300 	ldrd	r0, r3, [sp]
 80077ae:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80077b2:	e774      	b.n	800769e <__ieee754_pow+0x3e>
 80077b4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80077b8:	d106      	bne.n	80077c8 <__ieee754_pow+0x168>
 80077ba:	4632      	mov	r2, r6
 80077bc:	463b      	mov	r3, r7
 80077be:	4630      	mov	r0, r6
 80077c0:	4639      	mov	r1, r7
 80077c2:	f7f8 fec9 	bl	8000558 <__aeabi_dmul>
 80077c6:	e76a      	b.n	800769e <__ieee754_pow+0x3e>
 80077c8:	4b3e      	ldr	r3, [pc, #248]	; (80078c4 <__ieee754_pow+0x264>)
 80077ca:	4599      	cmp	r9, r3
 80077cc:	d10c      	bne.n	80077e8 <__ieee754_pow+0x188>
 80077ce:	2d00      	cmp	r5, #0
 80077d0:	db0a      	blt.n	80077e8 <__ieee754_pow+0x188>
 80077d2:	ec47 6b10 	vmov	d0, r6, r7
 80077d6:	b009      	add	sp, #36	; 0x24
 80077d8:	ecbd 8b06 	vpop	{d8-d10}
 80077dc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077e0:	f000 bf28 	b.w	8008634 <__ieee754_sqrt>
 80077e4:	2300      	movs	r3, #0
 80077e6:	9304      	str	r3, [sp, #16]
 80077e8:	ec47 6b10 	vmov	d0, r6, r7
 80077ec:	f000 fe6a 	bl	80084c4 <fabs>
 80077f0:	ec51 0b10 	vmov	r0, r1, d0
 80077f4:	f1ba 0f00 	cmp.w	sl, #0
 80077f8:	d129      	bne.n	800784e <__ieee754_pow+0x1ee>
 80077fa:	b124      	cbz	r4, 8007806 <__ieee754_pow+0x1a6>
 80077fc:	4b2f      	ldr	r3, [pc, #188]	; (80078bc <__ieee754_pow+0x25c>)
 80077fe:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8007802:	429a      	cmp	r2, r3
 8007804:	d123      	bne.n	800784e <__ieee754_pow+0x1ee>
 8007806:	f1b9 0f00 	cmp.w	r9, #0
 800780a:	da05      	bge.n	8007818 <__ieee754_pow+0x1b8>
 800780c:	4602      	mov	r2, r0
 800780e:	460b      	mov	r3, r1
 8007810:	2000      	movs	r0, #0
 8007812:	492a      	ldr	r1, [pc, #168]	; (80078bc <__ieee754_pow+0x25c>)
 8007814:	f7f8 ffca 	bl	80007ac <__aeabi_ddiv>
 8007818:	2d00      	cmp	r5, #0
 800781a:	f6bf af40 	bge.w	800769e <__ieee754_pow+0x3e>
 800781e:	9b04      	ldr	r3, [sp, #16]
 8007820:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8007824:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8007828:	431c      	orrs	r4, r3
 800782a:	d108      	bne.n	800783e <__ieee754_pow+0x1de>
 800782c:	4602      	mov	r2, r0
 800782e:	460b      	mov	r3, r1
 8007830:	4610      	mov	r0, r2
 8007832:	4619      	mov	r1, r3
 8007834:	f7f8 fcd8 	bl	80001e8 <__aeabi_dsub>
 8007838:	4602      	mov	r2, r0
 800783a:	460b      	mov	r3, r1
 800783c:	e78f      	b.n	800775e <__ieee754_pow+0xfe>
 800783e:	9b04      	ldr	r3, [sp, #16]
 8007840:	2b01      	cmp	r3, #1
 8007842:	f47f af2c 	bne.w	800769e <__ieee754_pow+0x3e>
 8007846:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800784a:	4619      	mov	r1, r3
 800784c:	e727      	b.n	800769e <__ieee754_pow+0x3e>
 800784e:	0feb      	lsrs	r3, r5, #31
 8007850:	3b01      	subs	r3, #1
 8007852:	9306      	str	r3, [sp, #24]
 8007854:	9a06      	ldr	r2, [sp, #24]
 8007856:	9b04      	ldr	r3, [sp, #16]
 8007858:	4313      	orrs	r3, r2
 800785a:	d102      	bne.n	8007862 <__ieee754_pow+0x202>
 800785c:	4632      	mov	r2, r6
 800785e:	463b      	mov	r3, r7
 8007860:	e7e6      	b.n	8007830 <__ieee754_pow+0x1d0>
 8007862:	4b19      	ldr	r3, [pc, #100]	; (80078c8 <__ieee754_pow+0x268>)
 8007864:	4598      	cmp	r8, r3
 8007866:	f340 80fb 	ble.w	8007a60 <__ieee754_pow+0x400>
 800786a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800786e:	4598      	cmp	r8, r3
 8007870:	4b13      	ldr	r3, [pc, #76]	; (80078c0 <__ieee754_pow+0x260>)
 8007872:	dd0c      	ble.n	800788e <__ieee754_pow+0x22e>
 8007874:	429c      	cmp	r4, r3
 8007876:	dc0f      	bgt.n	8007898 <__ieee754_pow+0x238>
 8007878:	f1b9 0f00 	cmp.w	r9, #0
 800787c:	da0f      	bge.n	800789e <__ieee754_pow+0x23e>
 800787e:	2000      	movs	r0, #0
 8007880:	b009      	add	sp, #36	; 0x24
 8007882:	ecbd 8b06 	vpop	{d8-d10}
 8007886:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800788a:	f000 beca 	b.w	8008622 <__math_oflow>
 800788e:	429c      	cmp	r4, r3
 8007890:	dbf2      	blt.n	8007878 <__ieee754_pow+0x218>
 8007892:	4b0a      	ldr	r3, [pc, #40]	; (80078bc <__ieee754_pow+0x25c>)
 8007894:	429c      	cmp	r4, r3
 8007896:	dd19      	ble.n	80078cc <__ieee754_pow+0x26c>
 8007898:	f1b9 0f00 	cmp.w	r9, #0
 800789c:	dcef      	bgt.n	800787e <__ieee754_pow+0x21e>
 800789e:	2000      	movs	r0, #0
 80078a0:	b009      	add	sp, #36	; 0x24
 80078a2:	ecbd 8b06 	vpop	{d8-d10}
 80078a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078aa:	f000 beb1 	b.w	8008610 <__math_uflow>
 80078ae:	bf00      	nop
 80078b0:	fff00000 	.word	0xfff00000
 80078b4:	7ff00000 	.word	0x7ff00000
 80078b8:	433fffff 	.word	0x433fffff
 80078bc:	3ff00000 	.word	0x3ff00000
 80078c0:	3fefffff 	.word	0x3fefffff
 80078c4:	3fe00000 	.word	0x3fe00000
 80078c8:	41e00000 	.word	0x41e00000
 80078cc:	4b60      	ldr	r3, [pc, #384]	; (8007a50 <__ieee754_pow+0x3f0>)
 80078ce:	2200      	movs	r2, #0
 80078d0:	f7f8 fc8a 	bl	80001e8 <__aeabi_dsub>
 80078d4:	a354      	add	r3, pc, #336	; (adr r3, 8007a28 <__ieee754_pow+0x3c8>)
 80078d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078da:	4604      	mov	r4, r0
 80078dc:	460d      	mov	r5, r1
 80078de:	f7f8 fe3b 	bl	8000558 <__aeabi_dmul>
 80078e2:	a353      	add	r3, pc, #332	; (adr r3, 8007a30 <__ieee754_pow+0x3d0>)
 80078e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078e8:	4606      	mov	r6, r0
 80078ea:	460f      	mov	r7, r1
 80078ec:	4620      	mov	r0, r4
 80078ee:	4629      	mov	r1, r5
 80078f0:	f7f8 fe32 	bl	8000558 <__aeabi_dmul>
 80078f4:	4b57      	ldr	r3, [pc, #348]	; (8007a54 <__ieee754_pow+0x3f4>)
 80078f6:	4682      	mov	sl, r0
 80078f8:	468b      	mov	fp, r1
 80078fa:	2200      	movs	r2, #0
 80078fc:	4620      	mov	r0, r4
 80078fe:	4629      	mov	r1, r5
 8007900:	f7f8 fe2a 	bl	8000558 <__aeabi_dmul>
 8007904:	4602      	mov	r2, r0
 8007906:	460b      	mov	r3, r1
 8007908:	a14b      	add	r1, pc, #300	; (adr r1, 8007a38 <__ieee754_pow+0x3d8>)
 800790a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800790e:	f7f8 fc6b 	bl	80001e8 <__aeabi_dsub>
 8007912:	4622      	mov	r2, r4
 8007914:	462b      	mov	r3, r5
 8007916:	f7f8 fe1f 	bl	8000558 <__aeabi_dmul>
 800791a:	4602      	mov	r2, r0
 800791c:	460b      	mov	r3, r1
 800791e:	2000      	movs	r0, #0
 8007920:	494d      	ldr	r1, [pc, #308]	; (8007a58 <__ieee754_pow+0x3f8>)
 8007922:	f7f8 fc61 	bl	80001e8 <__aeabi_dsub>
 8007926:	4622      	mov	r2, r4
 8007928:	4680      	mov	r8, r0
 800792a:	4689      	mov	r9, r1
 800792c:	462b      	mov	r3, r5
 800792e:	4620      	mov	r0, r4
 8007930:	4629      	mov	r1, r5
 8007932:	f7f8 fe11 	bl	8000558 <__aeabi_dmul>
 8007936:	4602      	mov	r2, r0
 8007938:	460b      	mov	r3, r1
 800793a:	4640      	mov	r0, r8
 800793c:	4649      	mov	r1, r9
 800793e:	f7f8 fe0b 	bl	8000558 <__aeabi_dmul>
 8007942:	a33f      	add	r3, pc, #252	; (adr r3, 8007a40 <__ieee754_pow+0x3e0>)
 8007944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007948:	f7f8 fe06 	bl	8000558 <__aeabi_dmul>
 800794c:	4602      	mov	r2, r0
 800794e:	460b      	mov	r3, r1
 8007950:	4650      	mov	r0, sl
 8007952:	4659      	mov	r1, fp
 8007954:	f7f8 fc48 	bl	80001e8 <__aeabi_dsub>
 8007958:	4602      	mov	r2, r0
 800795a:	460b      	mov	r3, r1
 800795c:	4680      	mov	r8, r0
 800795e:	4689      	mov	r9, r1
 8007960:	4630      	mov	r0, r6
 8007962:	4639      	mov	r1, r7
 8007964:	f7f8 fc42 	bl	80001ec <__adddf3>
 8007968:	2000      	movs	r0, #0
 800796a:	4632      	mov	r2, r6
 800796c:	463b      	mov	r3, r7
 800796e:	4604      	mov	r4, r0
 8007970:	460d      	mov	r5, r1
 8007972:	f7f8 fc39 	bl	80001e8 <__aeabi_dsub>
 8007976:	4602      	mov	r2, r0
 8007978:	460b      	mov	r3, r1
 800797a:	4640      	mov	r0, r8
 800797c:	4649      	mov	r1, r9
 800797e:	f7f8 fc33 	bl	80001e8 <__aeabi_dsub>
 8007982:	9b04      	ldr	r3, [sp, #16]
 8007984:	9a06      	ldr	r2, [sp, #24]
 8007986:	3b01      	subs	r3, #1
 8007988:	4313      	orrs	r3, r2
 800798a:	4682      	mov	sl, r0
 800798c:	468b      	mov	fp, r1
 800798e:	f040 81e7 	bne.w	8007d60 <__ieee754_pow+0x700>
 8007992:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8007a48 <__ieee754_pow+0x3e8>
 8007996:	eeb0 8a47 	vmov.f32	s16, s14
 800799a:	eef0 8a67 	vmov.f32	s17, s15
 800799e:	e9dd 6700 	ldrd	r6, r7, [sp]
 80079a2:	2600      	movs	r6, #0
 80079a4:	4632      	mov	r2, r6
 80079a6:	463b      	mov	r3, r7
 80079a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80079ac:	f7f8 fc1c 	bl	80001e8 <__aeabi_dsub>
 80079b0:	4622      	mov	r2, r4
 80079b2:	462b      	mov	r3, r5
 80079b4:	f7f8 fdd0 	bl	8000558 <__aeabi_dmul>
 80079b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079bc:	4680      	mov	r8, r0
 80079be:	4689      	mov	r9, r1
 80079c0:	4650      	mov	r0, sl
 80079c2:	4659      	mov	r1, fp
 80079c4:	f7f8 fdc8 	bl	8000558 <__aeabi_dmul>
 80079c8:	4602      	mov	r2, r0
 80079ca:	460b      	mov	r3, r1
 80079cc:	4640      	mov	r0, r8
 80079ce:	4649      	mov	r1, r9
 80079d0:	f7f8 fc0c 	bl	80001ec <__adddf3>
 80079d4:	4632      	mov	r2, r6
 80079d6:	463b      	mov	r3, r7
 80079d8:	4680      	mov	r8, r0
 80079da:	4689      	mov	r9, r1
 80079dc:	4620      	mov	r0, r4
 80079de:	4629      	mov	r1, r5
 80079e0:	f7f8 fdba 	bl	8000558 <__aeabi_dmul>
 80079e4:	460b      	mov	r3, r1
 80079e6:	4604      	mov	r4, r0
 80079e8:	460d      	mov	r5, r1
 80079ea:	4602      	mov	r2, r0
 80079ec:	4649      	mov	r1, r9
 80079ee:	4640      	mov	r0, r8
 80079f0:	f7f8 fbfc 	bl	80001ec <__adddf3>
 80079f4:	4b19      	ldr	r3, [pc, #100]	; (8007a5c <__ieee754_pow+0x3fc>)
 80079f6:	4299      	cmp	r1, r3
 80079f8:	ec45 4b19 	vmov	d9, r4, r5
 80079fc:	4606      	mov	r6, r0
 80079fe:	460f      	mov	r7, r1
 8007a00:	468b      	mov	fp, r1
 8007a02:	f340 82f0 	ble.w	8007fe6 <__ieee754_pow+0x986>
 8007a06:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8007a0a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8007a0e:	4303      	orrs	r3, r0
 8007a10:	f000 81e4 	beq.w	8007ddc <__ieee754_pow+0x77c>
 8007a14:	ec51 0b18 	vmov	r0, r1, d8
 8007a18:	2200      	movs	r2, #0
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	f7f9 f80e 	bl	8000a3c <__aeabi_dcmplt>
 8007a20:	3800      	subs	r0, #0
 8007a22:	bf18      	it	ne
 8007a24:	2001      	movne	r0, #1
 8007a26:	e72b      	b.n	8007880 <__ieee754_pow+0x220>
 8007a28:	60000000 	.word	0x60000000
 8007a2c:	3ff71547 	.word	0x3ff71547
 8007a30:	f85ddf44 	.word	0xf85ddf44
 8007a34:	3e54ae0b 	.word	0x3e54ae0b
 8007a38:	55555555 	.word	0x55555555
 8007a3c:	3fd55555 	.word	0x3fd55555
 8007a40:	652b82fe 	.word	0x652b82fe
 8007a44:	3ff71547 	.word	0x3ff71547
 8007a48:	00000000 	.word	0x00000000
 8007a4c:	bff00000 	.word	0xbff00000
 8007a50:	3ff00000 	.word	0x3ff00000
 8007a54:	3fd00000 	.word	0x3fd00000
 8007a58:	3fe00000 	.word	0x3fe00000
 8007a5c:	408fffff 	.word	0x408fffff
 8007a60:	4bd5      	ldr	r3, [pc, #852]	; (8007db8 <__ieee754_pow+0x758>)
 8007a62:	402b      	ands	r3, r5
 8007a64:	2200      	movs	r2, #0
 8007a66:	b92b      	cbnz	r3, 8007a74 <__ieee754_pow+0x414>
 8007a68:	4bd4      	ldr	r3, [pc, #848]	; (8007dbc <__ieee754_pow+0x75c>)
 8007a6a:	f7f8 fd75 	bl	8000558 <__aeabi_dmul>
 8007a6e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8007a72:	460c      	mov	r4, r1
 8007a74:	1523      	asrs	r3, r4, #20
 8007a76:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007a7a:	4413      	add	r3, r2
 8007a7c:	9305      	str	r3, [sp, #20]
 8007a7e:	4bd0      	ldr	r3, [pc, #832]	; (8007dc0 <__ieee754_pow+0x760>)
 8007a80:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007a84:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8007a88:	429c      	cmp	r4, r3
 8007a8a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007a8e:	dd08      	ble.n	8007aa2 <__ieee754_pow+0x442>
 8007a90:	4bcc      	ldr	r3, [pc, #816]	; (8007dc4 <__ieee754_pow+0x764>)
 8007a92:	429c      	cmp	r4, r3
 8007a94:	f340 8162 	ble.w	8007d5c <__ieee754_pow+0x6fc>
 8007a98:	9b05      	ldr	r3, [sp, #20]
 8007a9a:	3301      	adds	r3, #1
 8007a9c:	9305      	str	r3, [sp, #20]
 8007a9e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8007aa2:	2400      	movs	r4, #0
 8007aa4:	00e3      	lsls	r3, r4, #3
 8007aa6:	9307      	str	r3, [sp, #28]
 8007aa8:	4bc7      	ldr	r3, [pc, #796]	; (8007dc8 <__ieee754_pow+0x768>)
 8007aaa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007aae:	ed93 7b00 	vldr	d7, [r3]
 8007ab2:	4629      	mov	r1, r5
 8007ab4:	ec53 2b17 	vmov	r2, r3, d7
 8007ab8:	eeb0 9a47 	vmov.f32	s18, s14
 8007abc:	eef0 9a67 	vmov.f32	s19, s15
 8007ac0:	4682      	mov	sl, r0
 8007ac2:	f7f8 fb91 	bl	80001e8 <__aeabi_dsub>
 8007ac6:	4652      	mov	r2, sl
 8007ac8:	4606      	mov	r6, r0
 8007aca:	460f      	mov	r7, r1
 8007acc:	462b      	mov	r3, r5
 8007ace:	ec51 0b19 	vmov	r0, r1, d9
 8007ad2:	f7f8 fb8b 	bl	80001ec <__adddf3>
 8007ad6:	4602      	mov	r2, r0
 8007ad8:	460b      	mov	r3, r1
 8007ada:	2000      	movs	r0, #0
 8007adc:	49bb      	ldr	r1, [pc, #748]	; (8007dcc <__ieee754_pow+0x76c>)
 8007ade:	f7f8 fe65 	bl	80007ac <__aeabi_ddiv>
 8007ae2:	ec41 0b1a 	vmov	d10, r0, r1
 8007ae6:	4602      	mov	r2, r0
 8007ae8:	460b      	mov	r3, r1
 8007aea:	4630      	mov	r0, r6
 8007aec:	4639      	mov	r1, r7
 8007aee:	f7f8 fd33 	bl	8000558 <__aeabi_dmul>
 8007af2:	2300      	movs	r3, #0
 8007af4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007af8:	9302      	str	r3, [sp, #8]
 8007afa:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007afe:	46ab      	mov	fp, r5
 8007b00:	106d      	asrs	r5, r5, #1
 8007b02:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8007b06:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8007b0a:	ec41 0b18 	vmov	d8, r0, r1
 8007b0e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8007b12:	2200      	movs	r2, #0
 8007b14:	4640      	mov	r0, r8
 8007b16:	4649      	mov	r1, r9
 8007b18:	4614      	mov	r4, r2
 8007b1a:	461d      	mov	r5, r3
 8007b1c:	f7f8 fd1c 	bl	8000558 <__aeabi_dmul>
 8007b20:	4602      	mov	r2, r0
 8007b22:	460b      	mov	r3, r1
 8007b24:	4630      	mov	r0, r6
 8007b26:	4639      	mov	r1, r7
 8007b28:	f7f8 fb5e 	bl	80001e8 <__aeabi_dsub>
 8007b2c:	ec53 2b19 	vmov	r2, r3, d9
 8007b30:	4606      	mov	r6, r0
 8007b32:	460f      	mov	r7, r1
 8007b34:	4620      	mov	r0, r4
 8007b36:	4629      	mov	r1, r5
 8007b38:	f7f8 fb56 	bl	80001e8 <__aeabi_dsub>
 8007b3c:	4602      	mov	r2, r0
 8007b3e:	460b      	mov	r3, r1
 8007b40:	4650      	mov	r0, sl
 8007b42:	4659      	mov	r1, fp
 8007b44:	f7f8 fb50 	bl	80001e8 <__aeabi_dsub>
 8007b48:	4642      	mov	r2, r8
 8007b4a:	464b      	mov	r3, r9
 8007b4c:	f7f8 fd04 	bl	8000558 <__aeabi_dmul>
 8007b50:	4602      	mov	r2, r0
 8007b52:	460b      	mov	r3, r1
 8007b54:	4630      	mov	r0, r6
 8007b56:	4639      	mov	r1, r7
 8007b58:	f7f8 fb46 	bl	80001e8 <__aeabi_dsub>
 8007b5c:	ec53 2b1a 	vmov	r2, r3, d10
 8007b60:	f7f8 fcfa 	bl	8000558 <__aeabi_dmul>
 8007b64:	ec53 2b18 	vmov	r2, r3, d8
 8007b68:	ec41 0b19 	vmov	d9, r0, r1
 8007b6c:	ec51 0b18 	vmov	r0, r1, d8
 8007b70:	f7f8 fcf2 	bl	8000558 <__aeabi_dmul>
 8007b74:	a37c      	add	r3, pc, #496	; (adr r3, 8007d68 <__ieee754_pow+0x708>)
 8007b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b7a:	4604      	mov	r4, r0
 8007b7c:	460d      	mov	r5, r1
 8007b7e:	f7f8 fceb 	bl	8000558 <__aeabi_dmul>
 8007b82:	a37b      	add	r3, pc, #492	; (adr r3, 8007d70 <__ieee754_pow+0x710>)
 8007b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b88:	f7f8 fb30 	bl	80001ec <__adddf3>
 8007b8c:	4622      	mov	r2, r4
 8007b8e:	462b      	mov	r3, r5
 8007b90:	f7f8 fce2 	bl	8000558 <__aeabi_dmul>
 8007b94:	a378      	add	r3, pc, #480	; (adr r3, 8007d78 <__ieee754_pow+0x718>)
 8007b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b9a:	f7f8 fb27 	bl	80001ec <__adddf3>
 8007b9e:	4622      	mov	r2, r4
 8007ba0:	462b      	mov	r3, r5
 8007ba2:	f7f8 fcd9 	bl	8000558 <__aeabi_dmul>
 8007ba6:	a376      	add	r3, pc, #472	; (adr r3, 8007d80 <__ieee754_pow+0x720>)
 8007ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bac:	f7f8 fb1e 	bl	80001ec <__adddf3>
 8007bb0:	4622      	mov	r2, r4
 8007bb2:	462b      	mov	r3, r5
 8007bb4:	f7f8 fcd0 	bl	8000558 <__aeabi_dmul>
 8007bb8:	a373      	add	r3, pc, #460	; (adr r3, 8007d88 <__ieee754_pow+0x728>)
 8007bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bbe:	f7f8 fb15 	bl	80001ec <__adddf3>
 8007bc2:	4622      	mov	r2, r4
 8007bc4:	462b      	mov	r3, r5
 8007bc6:	f7f8 fcc7 	bl	8000558 <__aeabi_dmul>
 8007bca:	a371      	add	r3, pc, #452	; (adr r3, 8007d90 <__ieee754_pow+0x730>)
 8007bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd0:	f7f8 fb0c 	bl	80001ec <__adddf3>
 8007bd4:	4622      	mov	r2, r4
 8007bd6:	4606      	mov	r6, r0
 8007bd8:	460f      	mov	r7, r1
 8007bda:	462b      	mov	r3, r5
 8007bdc:	4620      	mov	r0, r4
 8007bde:	4629      	mov	r1, r5
 8007be0:	f7f8 fcba 	bl	8000558 <__aeabi_dmul>
 8007be4:	4602      	mov	r2, r0
 8007be6:	460b      	mov	r3, r1
 8007be8:	4630      	mov	r0, r6
 8007bea:	4639      	mov	r1, r7
 8007bec:	f7f8 fcb4 	bl	8000558 <__aeabi_dmul>
 8007bf0:	4642      	mov	r2, r8
 8007bf2:	4604      	mov	r4, r0
 8007bf4:	460d      	mov	r5, r1
 8007bf6:	464b      	mov	r3, r9
 8007bf8:	ec51 0b18 	vmov	r0, r1, d8
 8007bfc:	f7f8 faf6 	bl	80001ec <__adddf3>
 8007c00:	ec53 2b19 	vmov	r2, r3, d9
 8007c04:	f7f8 fca8 	bl	8000558 <__aeabi_dmul>
 8007c08:	4622      	mov	r2, r4
 8007c0a:	462b      	mov	r3, r5
 8007c0c:	f7f8 faee 	bl	80001ec <__adddf3>
 8007c10:	4642      	mov	r2, r8
 8007c12:	4682      	mov	sl, r0
 8007c14:	468b      	mov	fp, r1
 8007c16:	464b      	mov	r3, r9
 8007c18:	4640      	mov	r0, r8
 8007c1a:	4649      	mov	r1, r9
 8007c1c:	f7f8 fc9c 	bl	8000558 <__aeabi_dmul>
 8007c20:	4b6b      	ldr	r3, [pc, #428]	; (8007dd0 <__ieee754_pow+0x770>)
 8007c22:	2200      	movs	r2, #0
 8007c24:	4606      	mov	r6, r0
 8007c26:	460f      	mov	r7, r1
 8007c28:	f7f8 fae0 	bl	80001ec <__adddf3>
 8007c2c:	4652      	mov	r2, sl
 8007c2e:	465b      	mov	r3, fp
 8007c30:	f7f8 fadc 	bl	80001ec <__adddf3>
 8007c34:	2000      	movs	r0, #0
 8007c36:	4604      	mov	r4, r0
 8007c38:	460d      	mov	r5, r1
 8007c3a:	4602      	mov	r2, r0
 8007c3c:	460b      	mov	r3, r1
 8007c3e:	4640      	mov	r0, r8
 8007c40:	4649      	mov	r1, r9
 8007c42:	f7f8 fc89 	bl	8000558 <__aeabi_dmul>
 8007c46:	4b62      	ldr	r3, [pc, #392]	; (8007dd0 <__ieee754_pow+0x770>)
 8007c48:	4680      	mov	r8, r0
 8007c4a:	4689      	mov	r9, r1
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	4620      	mov	r0, r4
 8007c50:	4629      	mov	r1, r5
 8007c52:	f7f8 fac9 	bl	80001e8 <__aeabi_dsub>
 8007c56:	4632      	mov	r2, r6
 8007c58:	463b      	mov	r3, r7
 8007c5a:	f7f8 fac5 	bl	80001e8 <__aeabi_dsub>
 8007c5e:	4602      	mov	r2, r0
 8007c60:	460b      	mov	r3, r1
 8007c62:	4650      	mov	r0, sl
 8007c64:	4659      	mov	r1, fp
 8007c66:	f7f8 fabf 	bl	80001e8 <__aeabi_dsub>
 8007c6a:	ec53 2b18 	vmov	r2, r3, d8
 8007c6e:	f7f8 fc73 	bl	8000558 <__aeabi_dmul>
 8007c72:	4622      	mov	r2, r4
 8007c74:	4606      	mov	r6, r0
 8007c76:	460f      	mov	r7, r1
 8007c78:	462b      	mov	r3, r5
 8007c7a:	ec51 0b19 	vmov	r0, r1, d9
 8007c7e:	f7f8 fc6b 	bl	8000558 <__aeabi_dmul>
 8007c82:	4602      	mov	r2, r0
 8007c84:	460b      	mov	r3, r1
 8007c86:	4630      	mov	r0, r6
 8007c88:	4639      	mov	r1, r7
 8007c8a:	f7f8 faaf 	bl	80001ec <__adddf3>
 8007c8e:	4606      	mov	r6, r0
 8007c90:	460f      	mov	r7, r1
 8007c92:	4602      	mov	r2, r0
 8007c94:	460b      	mov	r3, r1
 8007c96:	4640      	mov	r0, r8
 8007c98:	4649      	mov	r1, r9
 8007c9a:	f7f8 faa7 	bl	80001ec <__adddf3>
 8007c9e:	a33e      	add	r3, pc, #248	; (adr r3, 8007d98 <__ieee754_pow+0x738>)
 8007ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ca4:	2000      	movs	r0, #0
 8007ca6:	4604      	mov	r4, r0
 8007ca8:	460d      	mov	r5, r1
 8007caa:	f7f8 fc55 	bl	8000558 <__aeabi_dmul>
 8007cae:	4642      	mov	r2, r8
 8007cb0:	ec41 0b18 	vmov	d8, r0, r1
 8007cb4:	464b      	mov	r3, r9
 8007cb6:	4620      	mov	r0, r4
 8007cb8:	4629      	mov	r1, r5
 8007cba:	f7f8 fa95 	bl	80001e8 <__aeabi_dsub>
 8007cbe:	4602      	mov	r2, r0
 8007cc0:	460b      	mov	r3, r1
 8007cc2:	4630      	mov	r0, r6
 8007cc4:	4639      	mov	r1, r7
 8007cc6:	f7f8 fa8f 	bl	80001e8 <__aeabi_dsub>
 8007cca:	a335      	add	r3, pc, #212	; (adr r3, 8007da0 <__ieee754_pow+0x740>)
 8007ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cd0:	f7f8 fc42 	bl	8000558 <__aeabi_dmul>
 8007cd4:	a334      	add	r3, pc, #208	; (adr r3, 8007da8 <__ieee754_pow+0x748>)
 8007cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cda:	4606      	mov	r6, r0
 8007cdc:	460f      	mov	r7, r1
 8007cde:	4620      	mov	r0, r4
 8007ce0:	4629      	mov	r1, r5
 8007ce2:	f7f8 fc39 	bl	8000558 <__aeabi_dmul>
 8007ce6:	4602      	mov	r2, r0
 8007ce8:	460b      	mov	r3, r1
 8007cea:	4630      	mov	r0, r6
 8007cec:	4639      	mov	r1, r7
 8007cee:	f7f8 fa7d 	bl	80001ec <__adddf3>
 8007cf2:	9a07      	ldr	r2, [sp, #28]
 8007cf4:	4b37      	ldr	r3, [pc, #220]	; (8007dd4 <__ieee754_pow+0x774>)
 8007cf6:	4413      	add	r3, r2
 8007cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cfc:	f7f8 fa76 	bl	80001ec <__adddf3>
 8007d00:	4682      	mov	sl, r0
 8007d02:	9805      	ldr	r0, [sp, #20]
 8007d04:	468b      	mov	fp, r1
 8007d06:	f7f8 fbbd 	bl	8000484 <__aeabi_i2d>
 8007d0a:	9a07      	ldr	r2, [sp, #28]
 8007d0c:	4b32      	ldr	r3, [pc, #200]	; (8007dd8 <__ieee754_pow+0x778>)
 8007d0e:	4413      	add	r3, r2
 8007d10:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007d14:	4606      	mov	r6, r0
 8007d16:	460f      	mov	r7, r1
 8007d18:	4652      	mov	r2, sl
 8007d1a:	465b      	mov	r3, fp
 8007d1c:	ec51 0b18 	vmov	r0, r1, d8
 8007d20:	f7f8 fa64 	bl	80001ec <__adddf3>
 8007d24:	4642      	mov	r2, r8
 8007d26:	464b      	mov	r3, r9
 8007d28:	f7f8 fa60 	bl	80001ec <__adddf3>
 8007d2c:	4632      	mov	r2, r6
 8007d2e:	463b      	mov	r3, r7
 8007d30:	f7f8 fa5c 	bl	80001ec <__adddf3>
 8007d34:	2000      	movs	r0, #0
 8007d36:	4632      	mov	r2, r6
 8007d38:	463b      	mov	r3, r7
 8007d3a:	4604      	mov	r4, r0
 8007d3c:	460d      	mov	r5, r1
 8007d3e:	f7f8 fa53 	bl	80001e8 <__aeabi_dsub>
 8007d42:	4642      	mov	r2, r8
 8007d44:	464b      	mov	r3, r9
 8007d46:	f7f8 fa4f 	bl	80001e8 <__aeabi_dsub>
 8007d4a:	ec53 2b18 	vmov	r2, r3, d8
 8007d4e:	f7f8 fa4b 	bl	80001e8 <__aeabi_dsub>
 8007d52:	4602      	mov	r2, r0
 8007d54:	460b      	mov	r3, r1
 8007d56:	4650      	mov	r0, sl
 8007d58:	4659      	mov	r1, fp
 8007d5a:	e610      	b.n	800797e <__ieee754_pow+0x31e>
 8007d5c:	2401      	movs	r4, #1
 8007d5e:	e6a1      	b.n	8007aa4 <__ieee754_pow+0x444>
 8007d60:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8007db0 <__ieee754_pow+0x750>
 8007d64:	e617      	b.n	8007996 <__ieee754_pow+0x336>
 8007d66:	bf00      	nop
 8007d68:	4a454eef 	.word	0x4a454eef
 8007d6c:	3fca7e28 	.word	0x3fca7e28
 8007d70:	93c9db65 	.word	0x93c9db65
 8007d74:	3fcd864a 	.word	0x3fcd864a
 8007d78:	a91d4101 	.word	0xa91d4101
 8007d7c:	3fd17460 	.word	0x3fd17460
 8007d80:	518f264d 	.word	0x518f264d
 8007d84:	3fd55555 	.word	0x3fd55555
 8007d88:	db6fabff 	.word	0xdb6fabff
 8007d8c:	3fdb6db6 	.word	0x3fdb6db6
 8007d90:	33333303 	.word	0x33333303
 8007d94:	3fe33333 	.word	0x3fe33333
 8007d98:	e0000000 	.word	0xe0000000
 8007d9c:	3feec709 	.word	0x3feec709
 8007da0:	dc3a03fd 	.word	0xdc3a03fd
 8007da4:	3feec709 	.word	0x3feec709
 8007da8:	145b01f5 	.word	0x145b01f5
 8007dac:	be3e2fe0 	.word	0xbe3e2fe0
 8007db0:	00000000 	.word	0x00000000
 8007db4:	3ff00000 	.word	0x3ff00000
 8007db8:	7ff00000 	.word	0x7ff00000
 8007dbc:	43400000 	.word	0x43400000
 8007dc0:	0003988e 	.word	0x0003988e
 8007dc4:	000bb679 	.word	0x000bb679
 8007dc8:	08009068 	.word	0x08009068
 8007dcc:	3ff00000 	.word	0x3ff00000
 8007dd0:	40080000 	.word	0x40080000
 8007dd4:	08009088 	.word	0x08009088
 8007dd8:	08009078 	.word	0x08009078
 8007ddc:	a3b3      	add	r3, pc, #716	; (adr r3, 80080ac <__ieee754_pow+0xa4c>)
 8007dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de2:	4640      	mov	r0, r8
 8007de4:	4649      	mov	r1, r9
 8007de6:	f7f8 fa01 	bl	80001ec <__adddf3>
 8007dea:	4622      	mov	r2, r4
 8007dec:	ec41 0b1a 	vmov	d10, r0, r1
 8007df0:	462b      	mov	r3, r5
 8007df2:	4630      	mov	r0, r6
 8007df4:	4639      	mov	r1, r7
 8007df6:	f7f8 f9f7 	bl	80001e8 <__aeabi_dsub>
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	460b      	mov	r3, r1
 8007dfe:	ec51 0b1a 	vmov	r0, r1, d10
 8007e02:	f7f8 fe39 	bl	8000a78 <__aeabi_dcmpgt>
 8007e06:	2800      	cmp	r0, #0
 8007e08:	f47f ae04 	bne.w	8007a14 <__ieee754_pow+0x3b4>
 8007e0c:	4aa2      	ldr	r2, [pc, #648]	; (8008098 <__ieee754_pow+0xa38>)
 8007e0e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007e12:	4293      	cmp	r3, r2
 8007e14:	f340 8107 	ble.w	8008026 <__ieee754_pow+0x9c6>
 8007e18:	151b      	asrs	r3, r3, #20
 8007e1a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8007e1e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8007e22:	fa4a fa03 	asr.w	sl, sl, r3
 8007e26:	44da      	add	sl, fp
 8007e28:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8007e2c:	489b      	ldr	r0, [pc, #620]	; (800809c <__ieee754_pow+0xa3c>)
 8007e2e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8007e32:	4108      	asrs	r0, r1
 8007e34:	ea00 030a 	and.w	r3, r0, sl
 8007e38:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8007e3c:	f1c1 0114 	rsb	r1, r1, #20
 8007e40:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8007e44:	fa4a fa01 	asr.w	sl, sl, r1
 8007e48:	f1bb 0f00 	cmp.w	fp, #0
 8007e4c:	f04f 0200 	mov.w	r2, #0
 8007e50:	4620      	mov	r0, r4
 8007e52:	4629      	mov	r1, r5
 8007e54:	bfb8      	it	lt
 8007e56:	f1ca 0a00 	rsblt	sl, sl, #0
 8007e5a:	f7f8 f9c5 	bl	80001e8 <__aeabi_dsub>
 8007e5e:	ec41 0b19 	vmov	d9, r0, r1
 8007e62:	4642      	mov	r2, r8
 8007e64:	464b      	mov	r3, r9
 8007e66:	ec51 0b19 	vmov	r0, r1, d9
 8007e6a:	f7f8 f9bf 	bl	80001ec <__adddf3>
 8007e6e:	a37a      	add	r3, pc, #488	; (adr r3, 8008058 <__ieee754_pow+0x9f8>)
 8007e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e74:	2000      	movs	r0, #0
 8007e76:	4604      	mov	r4, r0
 8007e78:	460d      	mov	r5, r1
 8007e7a:	f7f8 fb6d 	bl	8000558 <__aeabi_dmul>
 8007e7e:	ec53 2b19 	vmov	r2, r3, d9
 8007e82:	4606      	mov	r6, r0
 8007e84:	460f      	mov	r7, r1
 8007e86:	4620      	mov	r0, r4
 8007e88:	4629      	mov	r1, r5
 8007e8a:	f7f8 f9ad 	bl	80001e8 <__aeabi_dsub>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	460b      	mov	r3, r1
 8007e92:	4640      	mov	r0, r8
 8007e94:	4649      	mov	r1, r9
 8007e96:	f7f8 f9a7 	bl	80001e8 <__aeabi_dsub>
 8007e9a:	a371      	add	r3, pc, #452	; (adr r3, 8008060 <__ieee754_pow+0xa00>)
 8007e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ea0:	f7f8 fb5a 	bl	8000558 <__aeabi_dmul>
 8007ea4:	a370      	add	r3, pc, #448	; (adr r3, 8008068 <__ieee754_pow+0xa08>)
 8007ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eaa:	4680      	mov	r8, r0
 8007eac:	4689      	mov	r9, r1
 8007eae:	4620      	mov	r0, r4
 8007eb0:	4629      	mov	r1, r5
 8007eb2:	f7f8 fb51 	bl	8000558 <__aeabi_dmul>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	460b      	mov	r3, r1
 8007eba:	4640      	mov	r0, r8
 8007ebc:	4649      	mov	r1, r9
 8007ebe:	f7f8 f995 	bl	80001ec <__adddf3>
 8007ec2:	4604      	mov	r4, r0
 8007ec4:	460d      	mov	r5, r1
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	460b      	mov	r3, r1
 8007eca:	4630      	mov	r0, r6
 8007ecc:	4639      	mov	r1, r7
 8007ece:	f7f8 f98d 	bl	80001ec <__adddf3>
 8007ed2:	4632      	mov	r2, r6
 8007ed4:	463b      	mov	r3, r7
 8007ed6:	4680      	mov	r8, r0
 8007ed8:	4689      	mov	r9, r1
 8007eda:	f7f8 f985 	bl	80001e8 <__aeabi_dsub>
 8007ede:	4602      	mov	r2, r0
 8007ee0:	460b      	mov	r3, r1
 8007ee2:	4620      	mov	r0, r4
 8007ee4:	4629      	mov	r1, r5
 8007ee6:	f7f8 f97f 	bl	80001e8 <__aeabi_dsub>
 8007eea:	4642      	mov	r2, r8
 8007eec:	4606      	mov	r6, r0
 8007eee:	460f      	mov	r7, r1
 8007ef0:	464b      	mov	r3, r9
 8007ef2:	4640      	mov	r0, r8
 8007ef4:	4649      	mov	r1, r9
 8007ef6:	f7f8 fb2f 	bl	8000558 <__aeabi_dmul>
 8007efa:	a35d      	add	r3, pc, #372	; (adr r3, 8008070 <__ieee754_pow+0xa10>)
 8007efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f00:	4604      	mov	r4, r0
 8007f02:	460d      	mov	r5, r1
 8007f04:	f7f8 fb28 	bl	8000558 <__aeabi_dmul>
 8007f08:	a35b      	add	r3, pc, #364	; (adr r3, 8008078 <__ieee754_pow+0xa18>)
 8007f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f0e:	f7f8 f96b 	bl	80001e8 <__aeabi_dsub>
 8007f12:	4622      	mov	r2, r4
 8007f14:	462b      	mov	r3, r5
 8007f16:	f7f8 fb1f 	bl	8000558 <__aeabi_dmul>
 8007f1a:	a359      	add	r3, pc, #356	; (adr r3, 8008080 <__ieee754_pow+0xa20>)
 8007f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f20:	f7f8 f964 	bl	80001ec <__adddf3>
 8007f24:	4622      	mov	r2, r4
 8007f26:	462b      	mov	r3, r5
 8007f28:	f7f8 fb16 	bl	8000558 <__aeabi_dmul>
 8007f2c:	a356      	add	r3, pc, #344	; (adr r3, 8008088 <__ieee754_pow+0xa28>)
 8007f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f32:	f7f8 f959 	bl	80001e8 <__aeabi_dsub>
 8007f36:	4622      	mov	r2, r4
 8007f38:	462b      	mov	r3, r5
 8007f3a:	f7f8 fb0d 	bl	8000558 <__aeabi_dmul>
 8007f3e:	a354      	add	r3, pc, #336	; (adr r3, 8008090 <__ieee754_pow+0xa30>)
 8007f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f44:	f7f8 f952 	bl	80001ec <__adddf3>
 8007f48:	4622      	mov	r2, r4
 8007f4a:	462b      	mov	r3, r5
 8007f4c:	f7f8 fb04 	bl	8000558 <__aeabi_dmul>
 8007f50:	4602      	mov	r2, r0
 8007f52:	460b      	mov	r3, r1
 8007f54:	4640      	mov	r0, r8
 8007f56:	4649      	mov	r1, r9
 8007f58:	f7f8 f946 	bl	80001e8 <__aeabi_dsub>
 8007f5c:	4604      	mov	r4, r0
 8007f5e:	460d      	mov	r5, r1
 8007f60:	4602      	mov	r2, r0
 8007f62:	460b      	mov	r3, r1
 8007f64:	4640      	mov	r0, r8
 8007f66:	4649      	mov	r1, r9
 8007f68:	f7f8 faf6 	bl	8000558 <__aeabi_dmul>
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	ec41 0b19 	vmov	d9, r0, r1
 8007f72:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007f76:	4620      	mov	r0, r4
 8007f78:	4629      	mov	r1, r5
 8007f7a:	f7f8 f935 	bl	80001e8 <__aeabi_dsub>
 8007f7e:	4602      	mov	r2, r0
 8007f80:	460b      	mov	r3, r1
 8007f82:	ec51 0b19 	vmov	r0, r1, d9
 8007f86:	f7f8 fc11 	bl	80007ac <__aeabi_ddiv>
 8007f8a:	4632      	mov	r2, r6
 8007f8c:	4604      	mov	r4, r0
 8007f8e:	460d      	mov	r5, r1
 8007f90:	463b      	mov	r3, r7
 8007f92:	4640      	mov	r0, r8
 8007f94:	4649      	mov	r1, r9
 8007f96:	f7f8 fadf 	bl	8000558 <__aeabi_dmul>
 8007f9a:	4632      	mov	r2, r6
 8007f9c:	463b      	mov	r3, r7
 8007f9e:	f7f8 f925 	bl	80001ec <__adddf3>
 8007fa2:	4602      	mov	r2, r0
 8007fa4:	460b      	mov	r3, r1
 8007fa6:	4620      	mov	r0, r4
 8007fa8:	4629      	mov	r1, r5
 8007faa:	f7f8 f91d 	bl	80001e8 <__aeabi_dsub>
 8007fae:	4642      	mov	r2, r8
 8007fb0:	464b      	mov	r3, r9
 8007fb2:	f7f8 f919 	bl	80001e8 <__aeabi_dsub>
 8007fb6:	460b      	mov	r3, r1
 8007fb8:	4602      	mov	r2, r0
 8007fba:	4939      	ldr	r1, [pc, #228]	; (80080a0 <__ieee754_pow+0xa40>)
 8007fbc:	2000      	movs	r0, #0
 8007fbe:	f7f8 f913 	bl	80001e8 <__aeabi_dsub>
 8007fc2:	ec41 0b10 	vmov	d0, r0, r1
 8007fc6:	ee10 3a90 	vmov	r3, s1
 8007fca:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8007fce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007fd2:	da2b      	bge.n	800802c <__ieee754_pow+0x9cc>
 8007fd4:	4650      	mov	r0, sl
 8007fd6:	f000 fa7f 	bl	80084d8 <scalbn>
 8007fda:	ec51 0b10 	vmov	r0, r1, d0
 8007fde:	ec53 2b18 	vmov	r2, r3, d8
 8007fe2:	f7ff bbee 	b.w	80077c2 <__ieee754_pow+0x162>
 8007fe6:	4b2f      	ldr	r3, [pc, #188]	; (80080a4 <__ieee754_pow+0xa44>)
 8007fe8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007fec:	429e      	cmp	r6, r3
 8007fee:	f77f af0d 	ble.w	8007e0c <__ieee754_pow+0x7ac>
 8007ff2:	4b2d      	ldr	r3, [pc, #180]	; (80080a8 <__ieee754_pow+0xa48>)
 8007ff4:	440b      	add	r3, r1
 8007ff6:	4303      	orrs	r3, r0
 8007ff8:	d009      	beq.n	800800e <__ieee754_pow+0x9ae>
 8007ffa:	ec51 0b18 	vmov	r0, r1, d8
 8007ffe:	2200      	movs	r2, #0
 8008000:	2300      	movs	r3, #0
 8008002:	f7f8 fd1b 	bl	8000a3c <__aeabi_dcmplt>
 8008006:	3800      	subs	r0, #0
 8008008:	bf18      	it	ne
 800800a:	2001      	movne	r0, #1
 800800c:	e448      	b.n	80078a0 <__ieee754_pow+0x240>
 800800e:	4622      	mov	r2, r4
 8008010:	462b      	mov	r3, r5
 8008012:	f7f8 f8e9 	bl	80001e8 <__aeabi_dsub>
 8008016:	4642      	mov	r2, r8
 8008018:	464b      	mov	r3, r9
 800801a:	f7f8 fd23 	bl	8000a64 <__aeabi_dcmpge>
 800801e:	2800      	cmp	r0, #0
 8008020:	f43f aef4 	beq.w	8007e0c <__ieee754_pow+0x7ac>
 8008024:	e7e9      	b.n	8007ffa <__ieee754_pow+0x99a>
 8008026:	f04f 0a00 	mov.w	sl, #0
 800802a:	e71a      	b.n	8007e62 <__ieee754_pow+0x802>
 800802c:	ec51 0b10 	vmov	r0, r1, d0
 8008030:	4619      	mov	r1, r3
 8008032:	e7d4      	b.n	8007fde <__ieee754_pow+0x97e>
 8008034:	491a      	ldr	r1, [pc, #104]	; (80080a0 <__ieee754_pow+0xa40>)
 8008036:	2000      	movs	r0, #0
 8008038:	f7ff bb31 	b.w	800769e <__ieee754_pow+0x3e>
 800803c:	2000      	movs	r0, #0
 800803e:	2100      	movs	r1, #0
 8008040:	f7ff bb2d 	b.w	800769e <__ieee754_pow+0x3e>
 8008044:	4630      	mov	r0, r6
 8008046:	4639      	mov	r1, r7
 8008048:	f7ff bb29 	b.w	800769e <__ieee754_pow+0x3e>
 800804c:	9204      	str	r2, [sp, #16]
 800804e:	f7ff bb7b 	b.w	8007748 <__ieee754_pow+0xe8>
 8008052:	2300      	movs	r3, #0
 8008054:	f7ff bb65 	b.w	8007722 <__ieee754_pow+0xc2>
 8008058:	00000000 	.word	0x00000000
 800805c:	3fe62e43 	.word	0x3fe62e43
 8008060:	fefa39ef 	.word	0xfefa39ef
 8008064:	3fe62e42 	.word	0x3fe62e42
 8008068:	0ca86c39 	.word	0x0ca86c39
 800806c:	be205c61 	.word	0xbe205c61
 8008070:	72bea4d0 	.word	0x72bea4d0
 8008074:	3e663769 	.word	0x3e663769
 8008078:	c5d26bf1 	.word	0xc5d26bf1
 800807c:	3ebbbd41 	.word	0x3ebbbd41
 8008080:	af25de2c 	.word	0xaf25de2c
 8008084:	3f11566a 	.word	0x3f11566a
 8008088:	16bebd93 	.word	0x16bebd93
 800808c:	3f66c16c 	.word	0x3f66c16c
 8008090:	5555553e 	.word	0x5555553e
 8008094:	3fc55555 	.word	0x3fc55555
 8008098:	3fe00000 	.word	0x3fe00000
 800809c:	fff00000 	.word	0xfff00000
 80080a0:	3ff00000 	.word	0x3ff00000
 80080a4:	4090cbff 	.word	0x4090cbff
 80080a8:	3f6f3400 	.word	0x3f6f3400
 80080ac:	652b82fe 	.word	0x652b82fe
 80080b0:	3c971547 	.word	0x3c971547
 80080b4:	00000000 	.word	0x00000000

080080b8 <__ieee754_rem_pio2>:
 80080b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080bc:	ed2d 8b02 	vpush	{d8}
 80080c0:	ec55 4b10 	vmov	r4, r5, d0
 80080c4:	4bca      	ldr	r3, [pc, #808]	; (80083f0 <__ieee754_rem_pio2+0x338>)
 80080c6:	b08b      	sub	sp, #44	; 0x2c
 80080c8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80080cc:	4598      	cmp	r8, r3
 80080ce:	4682      	mov	sl, r0
 80080d0:	9502      	str	r5, [sp, #8]
 80080d2:	dc08      	bgt.n	80080e6 <__ieee754_rem_pio2+0x2e>
 80080d4:	2200      	movs	r2, #0
 80080d6:	2300      	movs	r3, #0
 80080d8:	ed80 0b00 	vstr	d0, [r0]
 80080dc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80080e0:	f04f 0b00 	mov.w	fp, #0
 80080e4:	e028      	b.n	8008138 <__ieee754_rem_pio2+0x80>
 80080e6:	4bc3      	ldr	r3, [pc, #780]	; (80083f4 <__ieee754_rem_pio2+0x33c>)
 80080e8:	4598      	cmp	r8, r3
 80080ea:	dc78      	bgt.n	80081de <__ieee754_rem_pio2+0x126>
 80080ec:	9b02      	ldr	r3, [sp, #8]
 80080ee:	4ec2      	ldr	r6, [pc, #776]	; (80083f8 <__ieee754_rem_pio2+0x340>)
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	ee10 0a10 	vmov	r0, s0
 80080f6:	a3b0      	add	r3, pc, #704	; (adr r3, 80083b8 <__ieee754_rem_pio2+0x300>)
 80080f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080fc:	4629      	mov	r1, r5
 80080fe:	dd39      	ble.n	8008174 <__ieee754_rem_pio2+0xbc>
 8008100:	f7f8 f872 	bl	80001e8 <__aeabi_dsub>
 8008104:	45b0      	cmp	r8, r6
 8008106:	4604      	mov	r4, r0
 8008108:	460d      	mov	r5, r1
 800810a:	d01b      	beq.n	8008144 <__ieee754_rem_pio2+0x8c>
 800810c:	a3ac      	add	r3, pc, #688	; (adr r3, 80083c0 <__ieee754_rem_pio2+0x308>)
 800810e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008112:	f7f8 f869 	bl	80001e8 <__aeabi_dsub>
 8008116:	4602      	mov	r2, r0
 8008118:	460b      	mov	r3, r1
 800811a:	e9ca 2300 	strd	r2, r3, [sl]
 800811e:	4620      	mov	r0, r4
 8008120:	4629      	mov	r1, r5
 8008122:	f7f8 f861 	bl	80001e8 <__aeabi_dsub>
 8008126:	a3a6      	add	r3, pc, #664	; (adr r3, 80083c0 <__ieee754_rem_pio2+0x308>)
 8008128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812c:	f7f8 f85c 	bl	80001e8 <__aeabi_dsub>
 8008130:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008134:	f04f 0b01 	mov.w	fp, #1
 8008138:	4658      	mov	r0, fp
 800813a:	b00b      	add	sp, #44	; 0x2c
 800813c:	ecbd 8b02 	vpop	{d8}
 8008140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008144:	a3a0      	add	r3, pc, #640	; (adr r3, 80083c8 <__ieee754_rem_pio2+0x310>)
 8008146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800814a:	f7f8 f84d 	bl	80001e8 <__aeabi_dsub>
 800814e:	a3a0      	add	r3, pc, #640	; (adr r3, 80083d0 <__ieee754_rem_pio2+0x318>)
 8008150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008154:	4604      	mov	r4, r0
 8008156:	460d      	mov	r5, r1
 8008158:	f7f8 f846 	bl	80001e8 <__aeabi_dsub>
 800815c:	4602      	mov	r2, r0
 800815e:	460b      	mov	r3, r1
 8008160:	e9ca 2300 	strd	r2, r3, [sl]
 8008164:	4620      	mov	r0, r4
 8008166:	4629      	mov	r1, r5
 8008168:	f7f8 f83e 	bl	80001e8 <__aeabi_dsub>
 800816c:	a398      	add	r3, pc, #608	; (adr r3, 80083d0 <__ieee754_rem_pio2+0x318>)
 800816e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008172:	e7db      	b.n	800812c <__ieee754_rem_pio2+0x74>
 8008174:	f7f8 f83a 	bl	80001ec <__adddf3>
 8008178:	45b0      	cmp	r8, r6
 800817a:	4604      	mov	r4, r0
 800817c:	460d      	mov	r5, r1
 800817e:	d016      	beq.n	80081ae <__ieee754_rem_pio2+0xf6>
 8008180:	a38f      	add	r3, pc, #572	; (adr r3, 80083c0 <__ieee754_rem_pio2+0x308>)
 8008182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008186:	f7f8 f831 	bl	80001ec <__adddf3>
 800818a:	4602      	mov	r2, r0
 800818c:	460b      	mov	r3, r1
 800818e:	e9ca 2300 	strd	r2, r3, [sl]
 8008192:	4620      	mov	r0, r4
 8008194:	4629      	mov	r1, r5
 8008196:	f7f8 f827 	bl	80001e8 <__aeabi_dsub>
 800819a:	a389      	add	r3, pc, #548	; (adr r3, 80083c0 <__ieee754_rem_pio2+0x308>)
 800819c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081a0:	f7f8 f824 	bl	80001ec <__adddf3>
 80081a4:	f04f 3bff 	mov.w	fp, #4294967295
 80081a8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80081ac:	e7c4      	b.n	8008138 <__ieee754_rem_pio2+0x80>
 80081ae:	a386      	add	r3, pc, #536	; (adr r3, 80083c8 <__ieee754_rem_pio2+0x310>)
 80081b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081b4:	f7f8 f81a 	bl	80001ec <__adddf3>
 80081b8:	a385      	add	r3, pc, #532	; (adr r3, 80083d0 <__ieee754_rem_pio2+0x318>)
 80081ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081be:	4604      	mov	r4, r0
 80081c0:	460d      	mov	r5, r1
 80081c2:	f7f8 f813 	bl	80001ec <__adddf3>
 80081c6:	4602      	mov	r2, r0
 80081c8:	460b      	mov	r3, r1
 80081ca:	e9ca 2300 	strd	r2, r3, [sl]
 80081ce:	4620      	mov	r0, r4
 80081d0:	4629      	mov	r1, r5
 80081d2:	f7f8 f809 	bl	80001e8 <__aeabi_dsub>
 80081d6:	a37e      	add	r3, pc, #504	; (adr r3, 80083d0 <__ieee754_rem_pio2+0x318>)
 80081d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081dc:	e7e0      	b.n	80081a0 <__ieee754_rem_pio2+0xe8>
 80081de:	4b87      	ldr	r3, [pc, #540]	; (80083fc <__ieee754_rem_pio2+0x344>)
 80081e0:	4598      	cmp	r8, r3
 80081e2:	f300 80d8 	bgt.w	8008396 <__ieee754_rem_pio2+0x2de>
 80081e6:	f000 f96d 	bl	80084c4 <fabs>
 80081ea:	ec55 4b10 	vmov	r4, r5, d0
 80081ee:	ee10 0a10 	vmov	r0, s0
 80081f2:	a379      	add	r3, pc, #484	; (adr r3, 80083d8 <__ieee754_rem_pio2+0x320>)
 80081f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f8:	4629      	mov	r1, r5
 80081fa:	f7f8 f9ad 	bl	8000558 <__aeabi_dmul>
 80081fe:	4b80      	ldr	r3, [pc, #512]	; (8008400 <__ieee754_rem_pio2+0x348>)
 8008200:	2200      	movs	r2, #0
 8008202:	f7f7 fff3 	bl	80001ec <__adddf3>
 8008206:	f7f8 fc57 	bl	8000ab8 <__aeabi_d2iz>
 800820a:	4683      	mov	fp, r0
 800820c:	f7f8 f93a 	bl	8000484 <__aeabi_i2d>
 8008210:	4602      	mov	r2, r0
 8008212:	460b      	mov	r3, r1
 8008214:	ec43 2b18 	vmov	d8, r2, r3
 8008218:	a367      	add	r3, pc, #412	; (adr r3, 80083b8 <__ieee754_rem_pio2+0x300>)
 800821a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800821e:	f7f8 f99b 	bl	8000558 <__aeabi_dmul>
 8008222:	4602      	mov	r2, r0
 8008224:	460b      	mov	r3, r1
 8008226:	4620      	mov	r0, r4
 8008228:	4629      	mov	r1, r5
 800822a:	f7f7 ffdd 	bl	80001e8 <__aeabi_dsub>
 800822e:	a364      	add	r3, pc, #400	; (adr r3, 80083c0 <__ieee754_rem_pio2+0x308>)
 8008230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008234:	4606      	mov	r6, r0
 8008236:	460f      	mov	r7, r1
 8008238:	ec51 0b18 	vmov	r0, r1, d8
 800823c:	f7f8 f98c 	bl	8000558 <__aeabi_dmul>
 8008240:	f1bb 0f1f 	cmp.w	fp, #31
 8008244:	4604      	mov	r4, r0
 8008246:	460d      	mov	r5, r1
 8008248:	dc0d      	bgt.n	8008266 <__ieee754_rem_pio2+0x1ae>
 800824a:	4b6e      	ldr	r3, [pc, #440]	; (8008404 <__ieee754_rem_pio2+0x34c>)
 800824c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8008250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008254:	4543      	cmp	r3, r8
 8008256:	d006      	beq.n	8008266 <__ieee754_rem_pio2+0x1ae>
 8008258:	4622      	mov	r2, r4
 800825a:	462b      	mov	r3, r5
 800825c:	4630      	mov	r0, r6
 800825e:	4639      	mov	r1, r7
 8008260:	f7f7 ffc2 	bl	80001e8 <__aeabi_dsub>
 8008264:	e00e      	b.n	8008284 <__ieee754_rem_pio2+0x1cc>
 8008266:	462b      	mov	r3, r5
 8008268:	4622      	mov	r2, r4
 800826a:	4630      	mov	r0, r6
 800826c:	4639      	mov	r1, r7
 800826e:	f7f7 ffbb 	bl	80001e8 <__aeabi_dsub>
 8008272:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008276:	9303      	str	r3, [sp, #12]
 8008278:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800827c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8008280:	2b10      	cmp	r3, #16
 8008282:	dc02      	bgt.n	800828a <__ieee754_rem_pio2+0x1d2>
 8008284:	e9ca 0100 	strd	r0, r1, [sl]
 8008288:	e039      	b.n	80082fe <__ieee754_rem_pio2+0x246>
 800828a:	a34f      	add	r3, pc, #316	; (adr r3, 80083c8 <__ieee754_rem_pio2+0x310>)
 800828c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008290:	ec51 0b18 	vmov	r0, r1, d8
 8008294:	f7f8 f960 	bl	8000558 <__aeabi_dmul>
 8008298:	4604      	mov	r4, r0
 800829a:	460d      	mov	r5, r1
 800829c:	4602      	mov	r2, r0
 800829e:	460b      	mov	r3, r1
 80082a0:	4630      	mov	r0, r6
 80082a2:	4639      	mov	r1, r7
 80082a4:	f7f7 ffa0 	bl	80001e8 <__aeabi_dsub>
 80082a8:	4602      	mov	r2, r0
 80082aa:	460b      	mov	r3, r1
 80082ac:	4680      	mov	r8, r0
 80082ae:	4689      	mov	r9, r1
 80082b0:	4630      	mov	r0, r6
 80082b2:	4639      	mov	r1, r7
 80082b4:	f7f7 ff98 	bl	80001e8 <__aeabi_dsub>
 80082b8:	4622      	mov	r2, r4
 80082ba:	462b      	mov	r3, r5
 80082bc:	f7f7 ff94 	bl	80001e8 <__aeabi_dsub>
 80082c0:	a343      	add	r3, pc, #268	; (adr r3, 80083d0 <__ieee754_rem_pio2+0x318>)
 80082c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c6:	4604      	mov	r4, r0
 80082c8:	460d      	mov	r5, r1
 80082ca:	ec51 0b18 	vmov	r0, r1, d8
 80082ce:	f7f8 f943 	bl	8000558 <__aeabi_dmul>
 80082d2:	4622      	mov	r2, r4
 80082d4:	462b      	mov	r3, r5
 80082d6:	f7f7 ff87 	bl	80001e8 <__aeabi_dsub>
 80082da:	4602      	mov	r2, r0
 80082dc:	460b      	mov	r3, r1
 80082de:	4604      	mov	r4, r0
 80082e0:	460d      	mov	r5, r1
 80082e2:	4640      	mov	r0, r8
 80082e4:	4649      	mov	r1, r9
 80082e6:	f7f7 ff7f 	bl	80001e8 <__aeabi_dsub>
 80082ea:	9a03      	ldr	r2, [sp, #12]
 80082ec:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80082f0:	1ad3      	subs	r3, r2, r3
 80082f2:	2b31      	cmp	r3, #49	; 0x31
 80082f4:	dc24      	bgt.n	8008340 <__ieee754_rem_pio2+0x288>
 80082f6:	e9ca 0100 	strd	r0, r1, [sl]
 80082fa:	4646      	mov	r6, r8
 80082fc:	464f      	mov	r7, r9
 80082fe:	e9da 8900 	ldrd	r8, r9, [sl]
 8008302:	4630      	mov	r0, r6
 8008304:	4642      	mov	r2, r8
 8008306:	464b      	mov	r3, r9
 8008308:	4639      	mov	r1, r7
 800830a:	f7f7 ff6d 	bl	80001e8 <__aeabi_dsub>
 800830e:	462b      	mov	r3, r5
 8008310:	4622      	mov	r2, r4
 8008312:	f7f7 ff69 	bl	80001e8 <__aeabi_dsub>
 8008316:	9b02      	ldr	r3, [sp, #8]
 8008318:	2b00      	cmp	r3, #0
 800831a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800831e:	f6bf af0b 	bge.w	8008138 <__ieee754_rem_pio2+0x80>
 8008322:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008326:	f8ca 3004 	str.w	r3, [sl, #4]
 800832a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800832e:	f8ca 8000 	str.w	r8, [sl]
 8008332:	f8ca 0008 	str.w	r0, [sl, #8]
 8008336:	f8ca 300c 	str.w	r3, [sl, #12]
 800833a:	f1cb 0b00 	rsb	fp, fp, #0
 800833e:	e6fb      	b.n	8008138 <__ieee754_rem_pio2+0x80>
 8008340:	a327      	add	r3, pc, #156	; (adr r3, 80083e0 <__ieee754_rem_pio2+0x328>)
 8008342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008346:	ec51 0b18 	vmov	r0, r1, d8
 800834a:	f7f8 f905 	bl	8000558 <__aeabi_dmul>
 800834e:	4604      	mov	r4, r0
 8008350:	460d      	mov	r5, r1
 8008352:	4602      	mov	r2, r0
 8008354:	460b      	mov	r3, r1
 8008356:	4640      	mov	r0, r8
 8008358:	4649      	mov	r1, r9
 800835a:	f7f7 ff45 	bl	80001e8 <__aeabi_dsub>
 800835e:	4602      	mov	r2, r0
 8008360:	460b      	mov	r3, r1
 8008362:	4606      	mov	r6, r0
 8008364:	460f      	mov	r7, r1
 8008366:	4640      	mov	r0, r8
 8008368:	4649      	mov	r1, r9
 800836a:	f7f7 ff3d 	bl	80001e8 <__aeabi_dsub>
 800836e:	4622      	mov	r2, r4
 8008370:	462b      	mov	r3, r5
 8008372:	f7f7 ff39 	bl	80001e8 <__aeabi_dsub>
 8008376:	a31c      	add	r3, pc, #112	; (adr r3, 80083e8 <__ieee754_rem_pio2+0x330>)
 8008378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800837c:	4604      	mov	r4, r0
 800837e:	460d      	mov	r5, r1
 8008380:	ec51 0b18 	vmov	r0, r1, d8
 8008384:	f7f8 f8e8 	bl	8000558 <__aeabi_dmul>
 8008388:	4622      	mov	r2, r4
 800838a:	462b      	mov	r3, r5
 800838c:	f7f7 ff2c 	bl	80001e8 <__aeabi_dsub>
 8008390:	4604      	mov	r4, r0
 8008392:	460d      	mov	r5, r1
 8008394:	e760      	b.n	8008258 <__ieee754_rem_pio2+0x1a0>
 8008396:	4b1c      	ldr	r3, [pc, #112]	; (8008408 <__ieee754_rem_pio2+0x350>)
 8008398:	4598      	cmp	r8, r3
 800839a:	dd37      	ble.n	800840c <__ieee754_rem_pio2+0x354>
 800839c:	ee10 2a10 	vmov	r2, s0
 80083a0:	462b      	mov	r3, r5
 80083a2:	4620      	mov	r0, r4
 80083a4:	4629      	mov	r1, r5
 80083a6:	f7f7 ff1f 	bl	80001e8 <__aeabi_dsub>
 80083aa:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80083ae:	e9ca 0100 	strd	r0, r1, [sl]
 80083b2:	e695      	b.n	80080e0 <__ieee754_rem_pio2+0x28>
 80083b4:	f3af 8000 	nop.w
 80083b8:	54400000 	.word	0x54400000
 80083bc:	3ff921fb 	.word	0x3ff921fb
 80083c0:	1a626331 	.word	0x1a626331
 80083c4:	3dd0b461 	.word	0x3dd0b461
 80083c8:	1a600000 	.word	0x1a600000
 80083cc:	3dd0b461 	.word	0x3dd0b461
 80083d0:	2e037073 	.word	0x2e037073
 80083d4:	3ba3198a 	.word	0x3ba3198a
 80083d8:	6dc9c883 	.word	0x6dc9c883
 80083dc:	3fe45f30 	.word	0x3fe45f30
 80083e0:	2e000000 	.word	0x2e000000
 80083e4:	3ba3198a 	.word	0x3ba3198a
 80083e8:	252049c1 	.word	0x252049c1
 80083ec:	397b839a 	.word	0x397b839a
 80083f0:	3fe921fb 	.word	0x3fe921fb
 80083f4:	4002d97b 	.word	0x4002d97b
 80083f8:	3ff921fb 	.word	0x3ff921fb
 80083fc:	413921fb 	.word	0x413921fb
 8008400:	3fe00000 	.word	0x3fe00000
 8008404:	08009098 	.word	0x08009098
 8008408:	7fefffff 	.word	0x7fefffff
 800840c:	ea4f 5628 	mov.w	r6, r8, asr #20
 8008410:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 8008414:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 8008418:	4620      	mov	r0, r4
 800841a:	460d      	mov	r5, r1
 800841c:	f7f8 fb4c 	bl	8000ab8 <__aeabi_d2iz>
 8008420:	f7f8 f830 	bl	8000484 <__aeabi_i2d>
 8008424:	4602      	mov	r2, r0
 8008426:	460b      	mov	r3, r1
 8008428:	4620      	mov	r0, r4
 800842a:	4629      	mov	r1, r5
 800842c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008430:	f7f7 feda 	bl	80001e8 <__aeabi_dsub>
 8008434:	4b21      	ldr	r3, [pc, #132]	; (80084bc <__ieee754_rem_pio2+0x404>)
 8008436:	2200      	movs	r2, #0
 8008438:	f7f8 f88e 	bl	8000558 <__aeabi_dmul>
 800843c:	460d      	mov	r5, r1
 800843e:	4604      	mov	r4, r0
 8008440:	f7f8 fb3a 	bl	8000ab8 <__aeabi_d2iz>
 8008444:	f7f8 f81e 	bl	8000484 <__aeabi_i2d>
 8008448:	4602      	mov	r2, r0
 800844a:	460b      	mov	r3, r1
 800844c:	4620      	mov	r0, r4
 800844e:	4629      	mov	r1, r5
 8008450:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008454:	f7f7 fec8 	bl	80001e8 <__aeabi_dsub>
 8008458:	4b18      	ldr	r3, [pc, #96]	; (80084bc <__ieee754_rem_pio2+0x404>)
 800845a:	2200      	movs	r2, #0
 800845c:	f7f8 f87c 	bl	8000558 <__aeabi_dmul>
 8008460:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008464:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8008468:	2703      	movs	r7, #3
 800846a:	2400      	movs	r4, #0
 800846c:	2500      	movs	r5, #0
 800846e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 8008472:	4622      	mov	r2, r4
 8008474:	462b      	mov	r3, r5
 8008476:	46b9      	mov	r9, r7
 8008478:	3f01      	subs	r7, #1
 800847a:	f7f8 fad5 	bl	8000a28 <__aeabi_dcmpeq>
 800847e:	2800      	cmp	r0, #0
 8008480:	d1f5      	bne.n	800846e <__ieee754_rem_pio2+0x3b6>
 8008482:	4b0f      	ldr	r3, [pc, #60]	; (80084c0 <__ieee754_rem_pio2+0x408>)
 8008484:	9301      	str	r3, [sp, #4]
 8008486:	2302      	movs	r3, #2
 8008488:	9300      	str	r3, [sp, #0]
 800848a:	4632      	mov	r2, r6
 800848c:	464b      	mov	r3, r9
 800848e:	4651      	mov	r1, sl
 8008490:	a804      	add	r0, sp, #16
 8008492:	f000 f9a9 	bl	80087e8 <__kernel_rem_pio2>
 8008496:	9b02      	ldr	r3, [sp, #8]
 8008498:	2b00      	cmp	r3, #0
 800849a:	4683      	mov	fp, r0
 800849c:	f6bf ae4c 	bge.w	8008138 <__ieee754_rem_pio2+0x80>
 80084a0:	e9da 2100 	ldrd	r2, r1, [sl]
 80084a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80084a8:	e9ca 2300 	strd	r2, r3, [sl]
 80084ac:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 80084b0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80084b4:	e9ca 2302 	strd	r2, r3, [sl, #8]
 80084b8:	e73f      	b.n	800833a <__ieee754_rem_pio2+0x282>
 80084ba:	bf00      	nop
 80084bc:	41700000 	.word	0x41700000
 80084c0:	08009118 	.word	0x08009118

080084c4 <fabs>:
 80084c4:	ec51 0b10 	vmov	r0, r1, d0
 80084c8:	ee10 2a10 	vmov	r2, s0
 80084cc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80084d0:	ec43 2b10 	vmov	d0, r2, r3
 80084d4:	4770      	bx	lr
	...

080084d8 <scalbn>:
 80084d8:	b570      	push	{r4, r5, r6, lr}
 80084da:	ec55 4b10 	vmov	r4, r5, d0
 80084de:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80084e2:	4606      	mov	r6, r0
 80084e4:	462b      	mov	r3, r5
 80084e6:	b999      	cbnz	r1, 8008510 <scalbn+0x38>
 80084e8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80084ec:	4323      	orrs	r3, r4
 80084ee:	d03f      	beq.n	8008570 <scalbn+0x98>
 80084f0:	4b35      	ldr	r3, [pc, #212]	; (80085c8 <scalbn+0xf0>)
 80084f2:	4629      	mov	r1, r5
 80084f4:	ee10 0a10 	vmov	r0, s0
 80084f8:	2200      	movs	r2, #0
 80084fa:	f7f8 f82d 	bl	8000558 <__aeabi_dmul>
 80084fe:	4b33      	ldr	r3, [pc, #204]	; (80085cc <scalbn+0xf4>)
 8008500:	429e      	cmp	r6, r3
 8008502:	4604      	mov	r4, r0
 8008504:	460d      	mov	r5, r1
 8008506:	da10      	bge.n	800852a <scalbn+0x52>
 8008508:	a327      	add	r3, pc, #156	; (adr r3, 80085a8 <scalbn+0xd0>)
 800850a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800850e:	e01f      	b.n	8008550 <scalbn+0x78>
 8008510:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8008514:	4291      	cmp	r1, r2
 8008516:	d10c      	bne.n	8008532 <scalbn+0x5a>
 8008518:	ee10 2a10 	vmov	r2, s0
 800851c:	4620      	mov	r0, r4
 800851e:	4629      	mov	r1, r5
 8008520:	f7f7 fe64 	bl	80001ec <__adddf3>
 8008524:	4604      	mov	r4, r0
 8008526:	460d      	mov	r5, r1
 8008528:	e022      	b.n	8008570 <scalbn+0x98>
 800852a:	460b      	mov	r3, r1
 800852c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8008530:	3936      	subs	r1, #54	; 0x36
 8008532:	f24c 3250 	movw	r2, #50000	; 0xc350
 8008536:	4296      	cmp	r6, r2
 8008538:	dd0d      	ble.n	8008556 <scalbn+0x7e>
 800853a:	2d00      	cmp	r5, #0
 800853c:	a11c      	add	r1, pc, #112	; (adr r1, 80085b0 <scalbn+0xd8>)
 800853e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008542:	da02      	bge.n	800854a <scalbn+0x72>
 8008544:	a11c      	add	r1, pc, #112	; (adr r1, 80085b8 <scalbn+0xe0>)
 8008546:	e9d1 0100 	ldrd	r0, r1, [r1]
 800854a:	a319      	add	r3, pc, #100	; (adr r3, 80085b0 <scalbn+0xd8>)
 800854c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008550:	f7f8 f802 	bl	8000558 <__aeabi_dmul>
 8008554:	e7e6      	b.n	8008524 <scalbn+0x4c>
 8008556:	1872      	adds	r2, r6, r1
 8008558:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800855c:	428a      	cmp	r2, r1
 800855e:	dcec      	bgt.n	800853a <scalbn+0x62>
 8008560:	2a00      	cmp	r2, #0
 8008562:	dd08      	ble.n	8008576 <scalbn+0x9e>
 8008564:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008568:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800856c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008570:	ec45 4b10 	vmov	d0, r4, r5
 8008574:	bd70      	pop	{r4, r5, r6, pc}
 8008576:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800857a:	da08      	bge.n	800858e <scalbn+0xb6>
 800857c:	2d00      	cmp	r5, #0
 800857e:	a10a      	add	r1, pc, #40	; (adr r1, 80085a8 <scalbn+0xd0>)
 8008580:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008584:	dac0      	bge.n	8008508 <scalbn+0x30>
 8008586:	a10e      	add	r1, pc, #56	; (adr r1, 80085c0 <scalbn+0xe8>)
 8008588:	e9d1 0100 	ldrd	r0, r1, [r1]
 800858c:	e7bc      	b.n	8008508 <scalbn+0x30>
 800858e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008592:	3236      	adds	r2, #54	; 0x36
 8008594:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008598:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800859c:	4620      	mov	r0, r4
 800859e:	4b0c      	ldr	r3, [pc, #48]	; (80085d0 <scalbn+0xf8>)
 80085a0:	2200      	movs	r2, #0
 80085a2:	e7d5      	b.n	8008550 <scalbn+0x78>
 80085a4:	f3af 8000 	nop.w
 80085a8:	c2f8f359 	.word	0xc2f8f359
 80085ac:	01a56e1f 	.word	0x01a56e1f
 80085b0:	8800759c 	.word	0x8800759c
 80085b4:	7e37e43c 	.word	0x7e37e43c
 80085b8:	8800759c 	.word	0x8800759c
 80085bc:	fe37e43c 	.word	0xfe37e43c
 80085c0:	c2f8f359 	.word	0xc2f8f359
 80085c4:	81a56e1f 	.word	0x81a56e1f
 80085c8:	43500000 	.word	0x43500000
 80085cc:	ffff3cb0 	.word	0xffff3cb0
 80085d0:	3c900000 	.word	0x3c900000

080085d4 <with_errno>:
 80085d4:	b570      	push	{r4, r5, r6, lr}
 80085d6:	4604      	mov	r4, r0
 80085d8:	460d      	mov	r5, r1
 80085da:	4616      	mov	r6, r2
 80085dc:	f000 fcdc 	bl	8008f98 <__errno>
 80085e0:	4629      	mov	r1, r5
 80085e2:	6006      	str	r6, [r0, #0]
 80085e4:	4620      	mov	r0, r4
 80085e6:	bd70      	pop	{r4, r5, r6, pc}

080085e8 <xflow>:
 80085e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80085ea:	4614      	mov	r4, r2
 80085ec:	461d      	mov	r5, r3
 80085ee:	b108      	cbz	r0, 80085f4 <xflow+0xc>
 80085f0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80085f4:	e9cd 2300 	strd	r2, r3, [sp]
 80085f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085fc:	4620      	mov	r0, r4
 80085fe:	4629      	mov	r1, r5
 8008600:	f7f7 ffaa 	bl	8000558 <__aeabi_dmul>
 8008604:	2222      	movs	r2, #34	; 0x22
 8008606:	b003      	add	sp, #12
 8008608:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800860c:	f7ff bfe2 	b.w	80085d4 <with_errno>

08008610 <__math_uflow>:
 8008610:	b508      	push	{r3, lr}
 8008612:	2200      	movs	r2, #0
 8008614:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008618:	f7ff ffe6 	bl	80085e8 <xflow>
 800861c:	ec41 0b10 	vmov	d0, r0, r1
 8008620:	bd08      	pop	{r3, pc}

08008622 <__math_oflow>:
 8008622:	b508      	push	{r3, lr}
 8008624:	2200      	movs	r2, #0
 8008626:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800862a:	f7ff ffdd 	bl	80085e8 <xflow>
 800862e:	ec41 0b10 	vmov	d0, r0, r1
 8008632:	bd08      	pop	{r3, pc}

08008634 <__ieee754_sqrt>:
 8008634:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008638:	ec55 4b10 	vmov	r4, r5, d0
 800863c:	4e67      	ldr	r6, [pc, #412]	; (80087dc <__ieee754_sqrt+0x1a8>)
 800863e:	43ae      	bics	r6, r5
 8008640:	ee10 0a10 	vmov	r0, s0
 8008644:	ee10 2a10 	vmov	r2, s0
 8008648:	4629      	mov	r1, r5
 800864a:	462b      	mov	r3, r5
 800864c:	d10d      	bne.n	800866a <__ieee754_sqrt+0x36>
 800864e:	f7f7 ff83 	bl	8000558 <__aeabi_dmul>
 8008652:	4602      	mov	r2, r0
 8008654:	460b      	mov	r3, r1
 8008656:	4620      	mov	r0, r4
 8008658:	4629      	mov	r1, r5
 800865a:	f7f7 fdc7 	bl	80001ec <__adddf3>
 800865e:	4604      	mov	r4, r0
 8008660:	460d      	mov	r5, r1
 8008662:	ec45 4b10 	vmov	d0, r4, r5
 8008666:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800866a:	2d00      	cmp	r5, #0
 800866c:	dc0b      	bgt.n	8008686 <__ieee754_sqrt+0x52>
 800866e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008672:	4326      	orrs	r6, r4
 8008674:	d0f5      	beq.n	8008662 <__ieee754_sqrt+0x2e>
 8008676:	b135      	cbz	r5, 8008686 <__ieee754_sqrt+0x52>
 8008678:	f7f7 fdb6 	bl	80001e8 <__aeabi_dsub>
 800867c:	4602      	mov	r2, r0
 800867e:	460b      	mov	r3, r1
 8008680:	f7f8 f894 	bl	80007ac <__aeabi_ddiv>
 8008684:	e7eb      	b.n	800865e <__ieee754_sqrt+0x2a>
 8008686:	1509      	asrs	r1, r1, #20
 8008688:	f000 808d 	beq.w	80087a6 <__ieee754_sqrt+0x172>
 800868c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008690:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8008694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008698:	07c9      	lsls	r1, r1, #31
 800869a:	bf5c      	itt	pl
 800869c:	005b      	lslpl	r3, r3, #1
 800869e:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 80086a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80086a6:	bf58      	it	pl
 80086a8:	0052      	lslpl	r2, r2, #1
 80086aa:	2500      	movs	r5, #0
 80086ac:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80086b0:	1076      	asrs	r6, r6, #1
 80086b2:	0052      	lsls	r2, r2, #1
 80086b4:	f04f 0e16 	mov.w	lr, #22
 80086b8:	46ac      	mov	ip, r5
 80086ba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80086be:	eb0c 0001 	add.w	r0, ip, r1
 80086c2:	4298      	cmp	r0, r3
 80086c4:	bfde      	ittt	le
 80086c6:	1a1b      	suble	r3, r3, r0
 80086c8:	eb00 0c01 	addle.w	ip, r0, r1
 80086cc:	186d      	addle	r5, r5, r1
 80086ce:	005b      	lsls	r3, r3, #1
 80086d0:	f1be 0e01 	subs.w	lr, lr, #1
 80086d4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80086d8:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80086dc:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80086e0:	d1ed      	bne.n	80086be <__ieee754_sqrt+0x8a>
 80086e2:	4674      	mov	r4, lr
 80086e4:	2720      	movs	r7, #32
 80086e6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80086ea:	4563      	cmp	r3, ip
 80086ec:	eb01 000e 	add.w	r0, r1, lr
 80086f0:	dc02      	bgt.n	80086f8 <__ieee754_sqrt+0xc4>
 80086f2:	d113      	bne.n	800871c <__ieee754_sqrt+0xe8>
 80086f4:	4290      	cmp	r0, r2
 80086f6:	d811      	bhi.n	800871c <__ieee754_sqrt+0xe8>
 80086f8:	2800      	cmp	r0, #0
 80086fa:	eb00 0e01 	add.w	lr, r0, r1
 80086fe:	da57      	bge.n	80087b0 <__ieee754_sqrt+0x17c>
 8008700:	f1be 0f00 	cmp.w	lr, #0
 8008704:	db54      	blt.n	80087b0 <__ieee754_sqrt+0x17c>
 8008706:	f10c 0801 	add.w	r8, ip, #1
 800870a:	eba3 030c 	sub.w	r3, r3, ip
 800870e:	4290      	cmp	r0, r2
 8008710:	bf88      	it	hi
 8008712:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8008716:	1a12      	subs	r2, r2, r0
 8008718:	440c      	add	r4, r1
 800871a:	46c4      	mov	ip, r8
 800871c:	005b      	lsls	r3, r3, #1
 800871e:	3f01      	subs	r7, #1
 8008720:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8008724:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8008728:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800872c:	d1dd      	bne.n	80086ea <__ieee754_sqrt+0xb6>
 800872e:	4313      	orrs	r3, r2
 8008730:	d01b      	beq.n	800876a <__ieee754_sqrt+0x136>
 8008732:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 80087e0 <__ieee754_sqrt+0x1ac>
 8008736:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 80087e4 <__ieee754_sqrt+0x1b0>
 800873a:	e9da 0100 	ldrd	r0, r1, [sl]
 800873e:	e9db 2300 	ldrd	r2, r3, [fp]
 8008742:	f7f7 fd51 	bl	80001e8 <__aeabi_dsub>
 8008746:	e9da 8900 	ldrd	r8, r9, [sl]
 800874a:	4602      	mov	r2, r0
 800874c:	460b      	mov	r3, r1
 800874e:	4640      	mov	r0, r8
 8008750:	4649      	mov	r1, r9
 8008752:	f7f8 f97d 	bl	8000a50 <__aeabi_dcmple>
 8008756:	b140      	cbz	r0, 800876a <__ieee754_sqrt+0x136>
 8008758:	f1b4 3fff 	cmp.w	r4, #4294967295
 800875c:	e9da 0100 	ldrd	r0, r1, [sl]
 8008760:	e9db 2300 	ldrd	r2, r3, [fp]
 8008764:	d126      	bne.n	80087b4 <__ieee754_sqrt+0x180>
 8008766:	3501      	adds	r5, #1
 8008768:	463c      	mov	r4, r7
 800876a:	106a      	asrs	r2, r5, #1
 800876c:	0863      	lsrs	r3, r4, #1
 800876e:	07e9      	lsls	r1, r5, #31
 8008770:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8008774:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8008778:	bf48      	it	mi
 800877a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800877e:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8008782:	461c      	mov	r4, r3
 8008784:	e76d      	b.n	8008662 <__ieee754_sqrt+0x2e>
 8008786:	0ad3      	lsrs	r3, r2, #11
 8008788:	3815      	subs	r0, #21
 800878a:	0552      	lsls	r2, r2, #21
 800878c:	2b00      	cmp	r3, #0
 800878e:	d0fa      	beq.n	8008786 <__ieee754_sqrt+0x152>
 8008790:	02dc      	lsls	r4, r3, #11
 8008792:	d50a      	bpl.n	80087aa <__ieee754_sqrt+0x176>
 8008794:	f1c1 0420 	rsb	r4, r1, #32
 8008798:	fa22 f404 	lsr.w	r4, r2, r4
 800879c:	1e4d      	subs	r5, r1, #1
 800879e:	408a      	lsls	r2, r1
 80087a0:	4323      	orrs	r3, r4
 80087a2:	1b41      	subs	r1, r0, r5
 80087a4:	e772      	b.n	800868c <__ieee754_sqrt+0x58>
 80087a6:	4608      	mov	r0, r1
 80087a8:	e7f0      	b.n	800878c <__ieee754_sqrt+0x158>
 80087aa:	005b      	lsls	r3, r3, #1
 80087ac:	3101      	adds	r1, #1
 80087ae:	e7ef      	b.n	8008790 <__ieee754_sqrt+0x15c>
 80087b0:	46e0      	mov	r8, ip
 80087b2:	e7aa      	b.n	800870a <__ieee754_sqrt+0xd6>
 80087b4:	f7f7 fd1a 	bl	80001ec <__adddf3>
 80087b8:	e9da 8900 	ldrd	r8, r9, [sl]
 80087bc:	4602      	mov	r2, r0
 80087be:	460b      	mov	r3, r1
 80087c0:	4640      	mov	r0, r8
 80087c2:	4649      	mov	r1, r9
 80087c4:	f7f8 f93a 	bl	8000a3c <__aeabi_dcmplt>
 80087c8:	b120      	cbz	r0, 80087d4 <__ieee754_sqrt+0x1a0>
 80087ca:	1ca0      	adds	r0, r4, #2
 80087cc:	bf08      	it	eq
 80087ce:	3501      	addeq	r5, #1
 80087d0:	3402      	adds	r4, #2
 80087d2:	e7ca      	b.n	800876a <__ieee754_sqrt+0x136>
 80087d4:	3401      	adds	r4, #1
 80087d6:	f024 0401 	bic.w	r4, r4, #1
 80087da:	e7c6      	b.n	800876a <__ieee754_sqrt+0x136>
 80087dc:	7ff00000 	.word	0x7ff00000
 80087e0:	20000018 	.word	0x20000018
 80087e4:	20000020 	.word	0x20000020

080087e8 <__kernel_rem_pio2>:
 80087e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087ec:	ed2d 8b02 	vpush	{d8}
 80087f0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80087f4:	f112 0f14 	cmn.w	r2, #20
 80087f8:	9306      	str	r3, [sp, #24]
 80087fa:	9104      	str	r1, [sp, #16]
 80087fc:	4bc2      	ldr	r3, [pc, #776]	; (8008b08 <__kernel_rem_pio2+0x320>)
 80087fe:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8008800:	9009      	str	r0, [sp, #36]	; 0x24
 8008802:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008806:	9300      	str	r3, [sp, #0]
 8008808:	9b06      	ldr	r3, [sp, #24]
 800880a:	f103 33ff 	add.w	r3, r3, #4294967295
 800880e:	bfa8      	it	ge
 8008810:	1ed4      	subge	r4, r2, #3
 8008812:	9305      	str	r3, [sp, #20]
 8008814:	bfb2      	itee	lt
 8008816:	2400      	movlt	r4, #0
 8008818:	2318      	movge	r3, #24
 800881a:	fb94 f4f3 	sdivge	r4, r4, r3
 800881e:	f06f 0317 	mvn.w	r3, #23
 8008822:	fb04 3303 	mla	r3, r4, r3, r3
 8008826:	eb03 0a02 	add.w	sl, r3, r2
 800882a:	9b00      	ldr	r3, [sp, #0]
 800882c:	9a05      	ldr	r2, [sp, #20]
 800882e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 8008af8 <__kernel_rem_pio2+0x310>
 8008832:	eb03 0802 	add.w	r8, r3, r2
 8008836:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8008838:	1aa7      	subs	r7, r4, r2
 800883a:	ae20      	add	r6, sp, #128	; 0x80
 800883c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8008840:	2500      	movs	r5, #0
 8008842:	4545      	cmp	r5, r8
 8008844:	dd13      	ble.n	800886e <__kernel_rem_pio2+0x86>
 8008846:	9b06      	ldr	r3, [sp, #24]
 8008848:	aa20      	add	r2, sp, #128	; 0x80
 800884a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800884e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8008852:	f04f 0800 	mov.w	r8, #0
 8008856:	9b00      	ldr	r3, [sp, #0]
 8008858:	4598      	cmp	r8, r3
 800885a:	dc31      	bgt.n	80088c0 <__kernel_rem_pio2+0xd8>
 800885c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 8008af8 <__kernel_rem_pio2+0x310>
 8008860:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008864:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008868:	462f      	mov	r7, r5
 800886a:	2600      	movs	r6, #0
 800886c:	e01b      	b.n	80088a6 <__kernel_rem_pio2+0xbe>
 800886e:	42ef      	cmn	r7, r5
 8008870:	d407      	bmi.n	8008882 <__kernel_rem_pio2+0x9a>
 8008872:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8008876:	f7f7 fe05 	bl	8000484 <__aeabi_i2d>
 800887a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800887e:	3501      	adds	r5, #1
 8008880:	e7df      	b.n	8008842 <__kernel_rem_pio2+0x5a>
 8008882:	ec51 0b18 	vmov	r0, r1, d8
 8008886:	e7f8      	b.n	800887a <__kernel_rem_pio2+0x92>
 8008888:	e9d7 2300 	ldrd	r2, r3, [r7]
 800888c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8008890:	f7f7 fe62 	bl	8000558 <__aeabi_dmul>
 8008894:	4602      	mov	r2, r0
 8008896:	460b      	mov	r3, r1
 8008898:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800889c:	f7f7 fca6 	bl	80001ec <__adddf3>
 80088a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088a4:	3601      	adds	r6, #1
 80088a6:	9b05      	ldr	r3, [sp, #20]
 80088a8:	429e      	cmp	r6, r3
 80088aa:	f1a7 0708 	sub.w	r7, r7, #8
 80088ae:	ddeb      	ble.n	8008888 <__kernel_rem_pio2+0xa0>
 80088b0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80088b4:	f108 0801 	add.w	r8, r8, #1
 80088b8:	ecab 7b02 	vstmia	fp!, {d7}
 80088bc:	3508      	adds	r5, #8
 80088be:	e7ca      	b.n	8008856 <__kernel_rem_pio2+0x6e>
 80088c0:	9b00      	ldr	r3, [sp, #0]
 80088c2:	aa0c      	add	r2, sp, #48	; 0x30
 80088c4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80088c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80088ca:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80088cc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80088d0:	9c00      	ldr	r4, [sp, #0]
 80088d2:	930a      	str	r3, [sp, #40]	; 0x28
 80088d4:	00e3      	lsls	r3, r4, #3
 80088d6:	9308      	str	r3, [sp, #32]
 80088d8:	ab98      	add	r3, sp, #608	; 0x260
 80088da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80088de:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80088e2:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 80088e6:	ab70      	add	r3, sp, #448	; 0x1c0
 80088e8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 80088ec:	46c3      	mov	fp, r8
 80088ee:	46a1      	mov	r9, r4
 80088f0:	f1b9 0f00 	cmp.w	r9, #0
 80088f4:	f1a5 0508 	sub.w	r5, r5, #8
 80088f8:	dc77      	bgt.n	80089ea <__kernel_rem_pio2+0x202>
 80088fa:	ec47 6b10 	vmov	d0, r6, r7
 80088fe:	4650      	mov	r0, sl
 8008900:	f7ff fdea 	bl	80084d8 <scalbn>
 8008904:	ec57 6b10 	vmov	r6, r7, d0
 8008908:	2200      	movs	r2, #0
 800890a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800890e:	ee10 0a10 	vmov	r0, s0
 8008912:	4639      	mov	r1, r7
 8008914:	f7f7 fe20 	bl	8000558 <__aeabi_dmul>
 8008918:	ec41 0b10 	vmov	d0, r0, r1
 800891c:	f000 fab4 	bl	8008e88 <floor>
 8008920:	4b7a      	ldr	r3, [pc, #488]	; (8008b0c <__kernel_rem_pio2+0x324>)
 8008922:	ec51 0b10 	vmov	r0, r1, d0
 8008926:	2200      	movs	r2, #0
 8008928:	f7f7 fe16 	bl	8000558 <__aeabi_dmul>
 800892c:	4602      	mov	r2, r0
 800892e:	460b      	mov	r3, r1
 8008930:	4630      	mov	r0, r6
 8008932:	4639      	mov	r1, r7
 8008934:	f7f7 fc58 	bl	80001e8 <__aeabi_dsub>
 8008938:	460f      	mov	r7, r1
 800893a:	4606      	mov	r6, r0
 800893c:	f7f8 f8bc 	bl	8000ab8 <__aeabi_d2iz>
 8008940:	9002      	str	r0, [sp, #8]
 8008942:	f7f7 fd9f 	bl	8000484 <__aeabi_i2d>
 8008946:	4602      	mov	r2, r0
 8008948:	460b      	mov	r3, r1
 800894a:	4630      	mov	r0, r6
 800894c:	4639      	mov	r1, r7
 800894e:	f7f7 fc4b 	bl	80001e8 <__aeabi_dsub>
 8008952:	f1ba 0f00 	cmp.w	sl, #0
 8008956:	4606      	mov	r6, r0
 8008958:	460f      	mov	r7, r1
 800895a:	dd6d      	ble.n	8008a38 <__kernel_rem_pio2+0x250>
 800895c:	1e61      	subs	r1, r4, #1
 800895e:	ab0c      	add	r3, sp, #48	; 0x30
 8008960:	9d02      	ldr	r5, [sp, #8]
 8008962:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008966:	f1ca 0018 	rsb	r0, sl, #24
 800896a:	fa43 f200 	asr.w	r2, r3, r0
 800896e:	4415      	add	r5, r2
 8008970:	4082      	lsls	r2, r0
 8008972:	1a9b      	subs	r3, r3, r2
 8008974:	aa0c      	add	r2, sp, #48	; 0x30
 8008976:	9502      	str	r5, [sp, #8]
 8008978:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800897c:	f1ca 0217 	rsb	r2, sl, #23
 8008980:	fa43 fb02 	asr.w	fp, r3, r2
 8008984:	f1bb 0f00 	cmp.w	fp, #0
 8008988:	dd65      	ble.n	8008a56 <__kernel_rem_pio2+0x26e>
 800898a:	9b02      	ldr	r3, [sp, #8]
 800898c:	2200      	movs	r2, #0
 800898e:	3301      	adds	r3, #1
 8008990:	9302      	str	r3, [sp, #8]
 8008992:	4615      	mov	r5, r2
 8008994:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8008998:	4294      	cmp	r4, r2
 800899a:	f300 809f 	bgt.w	8008adc <__kernel_rem_pio2+0x2f4>
 800899e:	f1ba 0f00 	cmp.w	sl, #0
 80089a2:	dd07      	ble.n	80089b4 <__kernel_rem_pio2+0x1cc>
 80089a4:	f1ba 0f01 	cmp.w	sl, #1
 80089a8:	f000 80c1 	beq.w	8008b2e <__kernel_rem_pio2+0x346>
 80089ac:	f1ba 0f02 	cmp.w	sl, #2
 80089b0:	f000 80c7 	beq.w	8008b42 <__kernel_rem_pio2+0x35a>
 80089b4:	f1bb 0f02 	cmp.w	fp, #2
 80089b8:	d14d      	bne.n	8008a56 <__kernel_rem_pio2+0x26e>
 80089ba:	4632      	mov	r2, r6
 80089bc:	463b      	mov	r3, r7
 80089be:	4954      	ldr	r1, [pc, #336]	; (8008b10 <__kernel_rem_pio2+0x328>)
 80089c0:	2000      	movs	r0, #0
 80089c2:	f7f7 fc11 	bl	80001e8 <__aeabi_dsub>
 80089c6:	4606      	mov	r6, r0
 80089c8:	460f      	mov	r7, r1
 80089ca:	2d00      	cmp	r5, #0
 80089cc:	d043      	beq.n	8008a56 <__kernel_rem_pio2+0x26e>
 80089ce:	4650      	mov	r0, sl
 80089d0:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 8008b00 <__kernel_rem_pio2+0x318>
 80089d4:	f7ff fd80 	bl	80084d8 <scalbn>
 80089d8:	4630      	mov	r0, r6
 80089da:	4639      	mov	r1, r7
 80089dc:	ec53 2b10 	vmov	r2, r3, d0
 80089e0:	f7f7 fc02 	bl	80001e8 <__aeabi_dsub>
 80089e4:	4606      	mov	r6, r0
 80089e6:	460f      	mov	r7, r1
 80089e8:	e035      	b.n	8008a56 <__kernel_rem_pio2+0x26e>
 80089ea:	4b4a      	ldr	r3, [pc, #296]	; (8008b14 <__kernel_rem_pio2+0x32c>)
 80089ec:	2200      	movs	r2, #0
 80089ee:	4630      	mov	r0, r6
 80089f0:	4639      	mov	r1, r7
 80089f2:	f7f7 fdb1 	bl	8000558 <__aeabi_dmul>
 80089f6:	f7f8 f85f 	bl	8000ab8 <__aeabi_d2iz>
 80089fa:	f7f7 fd43 	bl	8000484 <__aeabi_i2d>
 80089fe:	4602      	mov	r2, r0
 8008a00:	460b      	mov	r3, r1
 8008a02:	ec43 2b18 	vmov	d8, r2, r3
 8008a06:	4b44      	ldr	r3, [pc, #272]	; (8008b18 <__kernel_rem_pio2+0x330>)
 8008a08:	2200      	movs	r2, #0
 8008a0a:	f7f7 fda5 	bl	8000558 <__aeabi_dmul>
 8008a0e:	4602      	mov	r2, r0
 8008a10:	460b      	mov	r3, r1
 8008a12:	4630      	mov	r0, r6
 8008a14:	4639      	mov	r1, r7
 8008a16:	f7f7 fbe7 	bl	80001e8 <__aeabi_dsub>
 8008a1a:	f7f8 f84d 	bl	8000ab8 <__aeabi_d2iz>
 8008a1e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008a22:	f84b 0b04 	str.w	r0, [fp], #4
 8008a26:	ec51 0b18 	vmov	r0, r1, d8
 8008a2a:	f7f7 fbdf 	bl	80001ec <__adddf3>
 8008a2e:	f109 39ff 	add.w	r9, r9, #4294967295
 8008a32:	4606      	mov	r6, r0
 8008a34:	460f      	mov	r7, r1
 8008a36:	e75b      	b.n	80088f0 <__kernel_rem_pio2+0x108>
 8008a38:	d106      	bne.n	8008a48 <__kernel_rem_pio2+0x260>
 8008a3a:	1e63      	subs	r3, r4, #1
 8008a3c:	aa0c      	add	r2, sp, #48	; 0x30
 8008a3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008a42:	ea4f 5be3 	mov.w	fp, r3, asr #23
 8008a46:	e79d      	b.n	8008984 <__kernel_rem_pio2+0x19c>
 8008a48:	4b34      	ldr	r3, [pc, #208]	; (8008b1c <__kernel_rem_pio2+0x334>)
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	f7f8 f80a 	bl	8000a64 <__aeabi_dcmpge>
 8008a50:	2800      	cmp	r0, #0
 8008a52:	d140      	bne.n	8008ad6 <__kernel_rem_pio2+0x2ee>
 8008a54:	4683      	mov	fp, r0
 8008a56:	2200      	movs	r2, #0
 8008a58:	2300      	movs	r3, #0
 8008a5a:	4630      	mov	r0, r6
 8008a5c:	4639      	mov	r1, r7
 8008a5e:	f7f7 ffe3 	bl	8000a28 <__aeabi_dcmpeq>
 8008a62:	2800      	cmp	r0, #0
 8008a64:	f000 80c1 	beq.w	8008bea <__kernel_rem_pio2+0x402>
 8008a68:	1e65      	subs	r5, r4, #1
 8008a6a:	462b      	mov	r3, r5
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	9900      	ldr	r1, [sp, #0]
 8008a70:	428b      	cmp	r3, r1
 8008a72:	da6d      	bge.n	8008b50 <__kernel_rem_pio2+0x368>
 8008a74:	2a00      	cmp	r2, #0
 8008a76:	f000 808a 	beq.w	8008b8e <__kernel_rem_pio2+0x3a6>
 8008a7a:	ab0c      	add	r3, sp, #48	; 0x30
 8008a7c:	f1aa 0a18 	sub.w	sl, sl, #24
 8008a80:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	f000 80ae 	beq.w	8008be6 <__kernel_rem_pio2+0x3fe>
 8008a8a:	4650      	mov	r0, sl
 8008a8c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8008b00 <__kernel_rem_pio2+0x318>
 8008a90:	f7ff fd22 	bl	80084d8 <scalbn>
 8008a94:	1c6b      	adds	r3, r5, #1
 8008a96:	00da      	lsls	r2, r3, #3
 8008a98:	9205      	str	r2, [sp, #20]
 8008a9a:	ec57 6b10 	vmov	r6, r7, d0
 8008a9e:	aa70      	add	r2, sp, #448	; 0x1c0
 8008aa0:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8008b14 <__kernel_rem_pio2+0x32c>
 8008aa4:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8008aa8:	462c      	mov	r4, r5
 8008aaa:	f04f 0800 	mov.w	r8, #0
 8008aae:	2c00      	cmp	r4, #0
 8008ab0:	f280 80d4 	bge.w	8008c5c <__kernel_rem_pio2+0x474>
 8008ab4:	462c      	mov	r4, r5
 8008ab6:	2c00      	cmp	r4, #0
 8008ab8:	f2c0 8102 	blt.w	8008cc0 <__kernel_rem_pio2+0x4d8>
 8008abc:	4b18      	ldr	r3, [pc, #96]	; (8008b20 <__kernel_rem_pio2+0x338>)
 8008abe:	461e      	mov	r6, r3
 8008ac0:	ab70      	add	r3, sp, #448	; 0x1c0
 8008ac2:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 8008ac6:	1b2b      	subs	r3, r5, r4
 8008ac8:	f04f 0900 	mov.w	r9, #0
 8008acc:	f04f 0a00 	mov.w	sl, #0
 8008ad0:	2700      	movs	r7, #0
 8008ad2:	9306      	str	r3, [sp, #24]
 8008ad4:	e0e6      	b.n	8008ca4 <__kernel_rem_pio2+0x4bc>
 8008ad6:	f04f 0b02 	mov.w	fp, #2
 8008ada:	e756      	b.n	800898a <__kernel_rem_pio2+0x1a2>
 8008adc:	f8d8 3000 	ldr.w	r3, [r8]
 8008ae0:	bb05      	cbnz	r5, 8008b24 <__kernel_rem_pio2+0x33c>
 8008ae2:	b123      	cbz	r3, 8008aee <__kernel_rem_pio2+0x306>
 8008ae4:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8008ae8:	f8c8 3000 	str.w	r3, [r8]
 8008aec:	2301      	movs	r3, #1
 8008aee:	3201      	adds	r2, #1
 8008af0:	f108 0804 	add.w	r8, r8, #4
 8008af4:	461d      	mov	r5, r3
 8008af6:	e74f      	b.n	8008998 <__kernel_rem_pio2+0x1b0>
	...
 8008b04:	3ff00000 	.word	0x3ff00000
 8008b08:	08009260 	.word	0x08009260
 8008b0c:	40200000 	.word	0x40200000
 8008b10:	3ff00000 	.word	0x3ff00000
 8008b14:	3e700000 	.word	0x3e700000
 8008b18:	41700000 	.word	0x41700000
 8008b1c:	3fe00000 	.word	0x3fe00000
 8008b20:	08009220 	.word	0x08009220
 8008b24:	1acb      	subs	r3, r1, r3
 8008b26:	f8c8 3000 	str.w	r3, [r8]
 8008b2a:	462b      	mov	r3, r5
 8008b2c:	e7df      	b.n	8008aee <__kernel_rem_pio2+0x306>
 8008b2e:	1e62      	subs	r2, r4, #1
 8008b30:	ab0c      	add	r3, sp, #48	; 0x30
 8008b32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b36:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8008b3a:	a90c      	add	r1, sp, #48	; 0x30
 8008b3c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8008b40:	e738      	b.n	80089b4 <__kernel_rem_pio2+0x1cc>
 8008b42:	1e62      	subs	r2, r4, #1
 8008b44:	ab0c      	add	r3, sp, #48	; 0x30
 8008b46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b4a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8008b4e:	e7f4      	b.n	8008b3a <__kernel_rem_pio2+0x352>
 8008b50:	a90c      	add	r1, sp, #48	; 0x30
 8008b52:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8008b56:	3b01      	subs	r3, #1
 8008b58:	430a      	orrs	r2, r1
 8008b5a:	e788      	b.n	8008a6e <__kernel_rem_pio2+0x286>
 8008b5c:	3301      	adds	r3, #1
 8008b5e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8008b62:	2900      	cmp	r1, #0
 8008b64:	d0fa      	beq.n	8008b5c <__kernel_rem_pio2+0x374>
 8008b66:	9a08      	ldr	r2, [sp, #32]
 8008b68:	f502 7218 	add.w	r2, r2, #608	; 0x260
 8008b6c:	446a      	add	r2, sp
 8008b6e:	3a98      	subs	r2, #152	; 0x98
 8008b70:	9208      	str	r2, [sp, #32]
 8008b72:	9a06      	ldr	r2, [sp, #24]
 8008b74:	a920      	add	r1, sp, #128	; 0x80
 8008b76:	18a2      	adds	r2, r4, r2
 8008b78:	18e3      	adds	r3, r4, r3
 8008b7a:	f104 0801 	add.w	r8, r4, #1
 8008b7e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8008b82:	9302      	str	r3, [sp, #8]
 8008b84:	9b02      	ldr	r3, [sp, #8]
 8008b86:	4543      	cmp	r3, r8
 8008b88:	da04      	bge.n	8008b94 <__kernel_rem_pio2+0x3ac>
 8008b8a:	461c      	mov	r4, r3
 8008b8c:	e6a2      	b.n	80088d4 <__kernel_rem_pio2+0xec>
 8008b8e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008b90:	2301      	movs	r3, #1
 8008b92:	e7e4      	b.n	8008b5e <__kernel_rem_pio2+0x376>
 8008b94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b96:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8008b9a:	f7f7 fc73 	bl	8000484 <__aeabi_i2d>
 8008b9e:	e8e5 0102 	strd	r0, r1, [r5], #8
 8008ba2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ba4:	46ab      	mov	fp, r5
 8008ba6:	461c      	mov	r4, r3
 8008ba8:	f04f 0900 	mov.w	r9, #0
 8008bac:	2600      	movs	r6, #0
 8008bae:	2700      	movs	r7, #0
 8008bb0:	9b05      	ldr	r3, [sp, #20]
 8008bb2:	4599      	cmp	r9, r3
 8008bb4:	dd06      	ble.n	8008bc4 <__kernel_rem_pio2+0x3dc>
 8008bb6:	9b08      	ldr	r3, [sp, #32]
 8008bb8:	e8e3 6702 	strd	r6, r7, [r3], #8
 8008bbc:	f108 0801 	add.w	r8, r8, #1
 8008bc0:	9308      	str	r3, [sp, #32]
 8008bc2:	e7df      	b.n	8008b84 <__kernel_rem_pio2+0x39c>
 8008bc4:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8008bc8:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8008bcc:	f7f7 fcc4 	bl	8000558 <__aeabi_dmul>
 8008bd0:	4602      	mov	r2, r0
 8008bd2:	460b      	mov	r3, r1
 8008bd4:	4630      	mov	r0, r6
 8008bd6:	4639      	mov	r1, r7
 8008bd8:	f7f7 fb08 	bl	80001ec <__adddf3>
 8008bdc:	f109 0901 	add.w	r9, r9, #1
 8008be0:	4606      	mov	r6, r0
 8008be2:	460f      	mov	r7, r1
 8008be4:	e7e4      	b.n	8008bb0 <__kernel_rem_pio2+0x3c8>
 8008be6:	3d01      	subs	r5, #1
 8008be8:	e747      	b.n	8008a7a <__kernel_rem_pio2+0x292>
 8008bea:	ec47 6b10 	vmov	d0, r6, r7
 8008bee:	f1ca 0000 	rsb	r0, sl, #0
 8008bf2:	f7ff fc71 	bl	80084d8 <scalbn>
 8008bf6:	ec57 6b10 	vmov	r6, r7, d0
 8008bfa:	4ba0      	ldr	r3, [pc, #640]	; (8008e7c <__kernel_rem_pio2+0x694>)
 8008bfc:	ee10 0a10 	vmov	r0, s0
 8008c00:	2200      	movs	r2, #0
 8008c02:	4639      	mov	r1, r7
 8008c04:	f7f7 ff2e 	bl	8000a64 <__aeabi_dcmpge>
 8008c08:	b1f8      	cbz	r0, 8008c4a <__kernel_rem_pio2+0x462>
 8008c0a:	4b9d      	ldr	r3, [pc, #628]	; (8008e80 <__kernel_rem_pio2+0x698>)
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	4630      	mov	r0, r6
 8008c10:	4639      	mov	r1, r7
 8008c12:	f7f7 fca1 	bl	8000558 <__aeabi_dmul>
 8008c16:	f7f7 ff4f 	bl	8000ab8 <__aeabi_d2iz>
 8008c1a:	4680      	mov	r8, r0
 8008c1c:	f7f7 fc32 	bl	8000484 <__aeabi_i2d>
 8008c20:	4b96      	ldr	r3, [pc, #600]	; (8008e7c <__kernel_rem_pio2+0x694>)
 8008c22:	2200      	movs	r2, #0
 8008c24:	f7f7 fc98 	bl	8000558 <__aeabi_dmul>
 8008c28:	460b      	mov	r3, r1
 8008c2a:	4602      	mov	r2, r0
 8008c2c:	4639      	mov	r1, r7
 8008c2e:	4630      	mov	r0, r6
 8008c30:	f7f7 fada 	bl	80001e8 <__aeabi_dsub>
 8008c34:	f7f7 ff40 	bl	8000ab8 <__aeabi_d2iz>
 8008c38:	1c65      	adds	r5, r4, #1
 8008c3a:	ab0c      	add	r3, sp, #48	; 0x30
 8008c3c:	f10a 0a18 	add.w	sl, sl, #24
 8008c40:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008c44:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8008c48:	e71f      	b.n	8008a8a <__kernel_rem_pio2+0x2a2>
 8008c4a:	4630      	mov	r0, r6
 8008c4c:	4639      	mov	r1, r7
 8008c4e:	f7f7 ff33 	bl	8000ab8 <__aeabi_d2iz>
 8008c52:	ab0c      	add	r3, sp, #48	; 0x30
 8008c54:	4625      	mov	r5, r4
 8008c56:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008c5a:	e716      	b.n	8008a8a <__kernel_rem_pio2+0x2a2>
 8008c5c:	ab0c      	add	r3, sp, #48	; 0x30
 8008c5e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8008c62:	f7f7 fc0f 	bl	8000484 <__aeabi_i2d>
 8008c66:	4632      	mov	r2, r6
 8008c68:	463b      	mov	r3, r7
 8008c6a:	f7f7 fc75 	bl	8000558 <__aeabi_dmul>
 8008c6e:	4642      	mov	r2, r8
 8008c70:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8008c74:	464b      	mov	r3, r9
 8008c76:	4630      	mov	r0, r6
 8008c78:	4639      	mov	r1, r7
 8008c7a:	f7f7 fc6d 	bl	8000558 <__aeabi_dmul>
 8008c7e:	3c01      	subs	r4, #1
 8008c80:	4606      	mov	r6, r0
 8008c82:	460f      	mov	r7, r1
 8008c84:	e713      	b.n	8008aae <__kernel_rem_pio2+0x2c6>
 8008c86:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8008c8a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 8008c8e:	f7f7 fc63 	bl	8000558 <__aeabi_dmul>
 8008c92:	4602      	mov	r2, r0
 8008c94:	460b      	mov	r3, r1
 8008c96:	4648      	mov	r0, r9
 8008c98:	4651      	mov	r1, sl
 8008c9a:	f7f7 faa7 	bl	80001ec <__adddf3>
 8008c9e:	3701      	adds	r7, #1
 8008ca0:	4681      	mov	r9, r0
 8008ca2:	468a      	mov	sl, r1
 8008ca4:	9b00      	ldr	r3, [sp, #0]
 8008ca6:	429f      	cmp	r7, r3
 8008ca8:	dc02      	bgt.n	8008cb0 <__kernel_rem_pio2+0x4c8>
 8008caa:	9b06      	ldr	r3, [sp, #24]
 8008cac:	429f      	cmp	r7, r3
 8008cae:	ddea      	ble.n	8008c86 <__kernel_rem_pio2+0x49e>
 8008cb0:	9a06      	ldr	r2, [sp, #24]
 8008cb2:	ab48      	add	r3, sp, #288	; 0x120
 8008cb4:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8008cb8:	e9c6 9a00 	strd	r9, sl, [r6]
 8008cbc:	3c01      	subs	r4, #1
 8008cbe:	e6fa      	b.n	8008ab6 <__kernel_rem_pio2+0x2ce>
 8008cc0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008cc2:	2b02      	cmp	r3, #2
 8008cc4:	dc0b      	bgt.n	8008cde <__kernel_rem_pio2+0x4f6>
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	dc39      	bgt.n	8008d3e <__kernel_rem_pio2+0x556>
 8008cca:	d05d      	beq.n	8008d88 <__kernel_rem_pio2+0x5a0>
 8008ccc:	9b02      	ldr	r3, [sp, #8]
 8008cce:	f003 0007 	and.w	r0, r3, #7
 8008cd2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8008cd6:	ecbd 8b02 	vpop	{d8}
 8008cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cde:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008ce0:	2b03      	cmp	r3, #3
 8008ce2:	d1f3      	bne.n	8008ccc <__kernel_rem_pio2+0x4e4>
 8008ce4:	9b05      	ldr	r3, [sp, #20]
 8008ce6:	9500      	str	r5, [sp, #0]
 8008ce8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8008cec:	eb0d 0403 	add.w	r4, sp, r3
 8008cf0:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 8008cf4:	46a2      	mov	sl, r4
 8008cf6:	9b00      	ldr	r3, [sp, #0]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	f1aa 0a08 	sub.w	sl, sl, #8
 8008cfe:	dc69      	bgt.n	8008dd4 <__kernel_rem_pio2+0x5ec>
 8008d00:	46aa      	mov	sl, r5
 8008d02:	f1ba 0f01 	cmp.w	sl, #1
 8008d06:	f1a4 0408 	sub.w	r4, r4, #8
 8008d0a:	f300 8083 	bgt.w	8008e14 <__kernel_rem_pio2+0x62c>
 8008d0e:	9c05      	ldr	r4, [sp, #20]
 8008d10:	ab48      	add	r3, sp, #288	; 0x120
 8008d12:	441c      	add	r4, r3
 8008d14:	2000      	movs	r0, #0
 8008d16:	2100      	movs	r1, #0
 8008d18:	2d01      	cmp	r5, #1
 8008d1a:	f300 809a 	bgt.w	8008e52 <__kernel_rem_pio2+0x66a>
 8008d1e:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 8008d22:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8008d26:	f1bb 0f00 	cmp.w	fp, #0
 8008d2a:	f040 8098 	bne.w	8008e5e <__kernel_rem_pio2+0x676>
 8008d2e:	9b04      	ldr	r3, [sp, #16]
 8008d30:	e9c3 7800 	strd	r7, r8, [r3]
 8008d34:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8008d38:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8008d3c:	e7c6      	b.n	8008ccc <__kernel_rem_pio2+0x4e4>
 8008d3e:	9e05      	ldr	r6, [sp, #20]
 8008d40:	ab48      	add	r3, sp, #288	; 0x120
 8008d42:	441e      	add	r6, r3
 8008d44:	462c      	mov	r4, r5
 8008d46:	2000      	movs	r0, #0
 8008d48:	2100      	movs	r1, #0
 8008d4a:	2c00      	cmp	r4, #0
 8008d4c:	da33      	bge.n	8008db6 <__kernel_rem_pio2+0x5ce>
 8008d4e:	f1bb 0f00 	cmp.w	fp, #0
 8008d52:	d036      	beq.n	8008dc2 <__kernel_rem_pio2+0x5da>
 8008d54:	4602      	mov	r2, r0
 8008d56:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008d5a:	9c04      	ldr	r4, [sp, #16]
 8008d5c:	e9c4 2300 	strd	r2, r3, [r4]
 8008d60:	4602      	mov	r2, r0
 8008d62:	460b      	mov	r3, r1
 8008d64:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8008d68:	f7f7 fa3e 	bl	80001e8 <__aeabi_dsub>
 8008d6c:	ae4a      	add	r6, sp, #296	; 0x128
 8008d6e:	2401      	movs	r4, #1
 8008d70:	42a5      	cmp	r5, r4
 8008d72:	da29      	bge.n	8008dc8 <__kernel_rem_pio2+0x5e0>
 8008d74:	f1bb 0f00 	cmp.w	fp, #0
 8008d78:	d002      	beq.n	8008d80 <__kernel_rem_pio2+0x598>
 8008d7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008d7e:	4619      	mov	r1, r3
 8008d80:	9b04      	ldr	r3, [sp, #16]
 8008d82:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008d86:	e7a1      	b.n	8008ccc <__kernel_rem_pio2+0x4e4>
 8008d88:	9c05      	ldr	r4, [sp, #20]
 8008d8a:	ab48      	add	r3, sp, #288	; 0x120
 8008d8c:	441c      	add	r4, r3
 8008d8e:	2000      	movs	r0, #0
 8008d90:	2100      	movs	r1, #0
 8008d92:	2d00      	cmp	r5, #0
 8008d94:	da09      	bge.n	8008daa <__kernel_rem_pio2+0x5c2>
 8008d96:	f1bb 0f00 	cmp.w	fp, #0
 8008d9a:	d002      	beq.n	8008da2 <__kernel_rem_pio2+0x5ba>
 8008d9c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008da0:	4619      	mov	r1, r3
 8008da2:	9b04      	ldr	r3, [sp, #16]
 8008da4:	e9c3 0100 	strd	r0, r1, [r3]
 8008da8:	e790      	b.n	8008ccc <__kernel_rem_pio2+0x4e4>
 8008daa:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008dae:	f7f7 fa1d 	bl	80001ec <__adddf3>
 8008db2:	3d01      	subs	r5, #1
 8008db4:	e7ed      	b.n	8008d92 <__kernel_rem_pio2+0x5aa>
 8008db6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8008dba:	f7f7 fa17 	bl	80001ec <__adddf3>
 8008dbe:	3c01      	subs	r4, #1
 8008dc0:	e7c3      	b.n	8008d4a <__kernel_rem_pio2+0x562>
 8008dc2:	4602      	mov	r2, r0
 8008dc4:	460b      	mov	r3, r1
 8008dc6:	e7c8      	b.n	8008d5a <__kernel_rem_pio2+0x572>
 8008dc8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8008dcc:	f7f7 fa0e 	bl	80001ec <__adddf3>
 8008dd0:	3401      	adds	r4, #1
 8008dd2:	e7cd      	b.n	8008d70 <__kernel_rem_pio2+0x588>
 8008dd4:	e9da 8900 	ldrd	r8, r9, [sl]
 8008dd8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8008ddc:	9b00      	ldr	r3, [sp, #0]
 8008dde:	3b01      	subs	r3, #1
 8008de0:	9300      	str	r3, [sp, #0]
 8008de2:	4632      	mov	r2, r6
 8008de4:	463b      	mov	r3, r7
 8008de6:	4640      	mov	r0, r8
 8008de8:	4649      	mov	r1, r9
 8008dea:	f7f7 f9ff 	bl	80001ec <__adddf3>
 8008dee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008df2:	4602      	mov	r2, r0
 8008df4:	460b      	mov	r3, r1
 8008df6:	4640      	mov	r0, r8
 8008df8:	4649      	mov	r1, r9
 8008dfa:	f7f7 f9f5 	bl	80001e8 <__aeabi_dsub>
 8008dfe:	4632      	mov	r2, r6
 8008e00:	463b      	mov	r3, r7
 8008e02:	f7f7 f9f3 	bl	80001ec <__adddf3>
 8008e06:	ed9d 7b06 	vldr	d7, [sp, #24]
 8008e0a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008e0e:	ed8a 7b00 	vstr	d7, [sl]
 8008e12:	e770      	b.n	8008cf6 <__kernel_rem_pio2+0x50e>
 8008e14:	e9d4 8900 	ldrd	r8, r9, [r4]
 8008e18:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8008e1c:	4640      	mov	r0, r8
 8008e1e:	4632      	mov	r2, r6
 8008e20:	463b      	mov	r3, r7
 8008e22:	4649      	mov	r1, r9
 8008e24:	f7f7 f9e2 	bl	80001ec <__adddf3>
 8008e28:	e9cd 0100 	strd	r0, r1, [sp]
 8008e2c:	4602      	mov	r2, r0
 8008e2e:	460b      	mov	r3, r1
 8008e30:	4640      	mov	r0, r8
 8008e32:	4649      	mov	r1, r9
 8008e34:	f7f7 f9d8 	bl	80001e8 <__aeabi_dsub>
 8008e38:	4632      	mov	r2, r6
 8008e3a:	463b      	mov	r3, r7
 8008e3c:	f7f7 f9d6 	bl	80001ec <__adddf3>
 8008e40:	ed9d 7b00 	vldr	d7, [sp]
 8008e44:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008e48:	ed84 7b00 	vstr	d7, [r4]
 8008e4c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008e50:	e757      	b.n	8008d02 <__kernel_rem_pio2+0x51a>
 8008e52:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008e56:	f7f7 f9c9 	bl	80001ec <__adddf3>
 8008e5a:	3d01      	subs	r5, #1
 8008e5c:	e75c      	b.n	8008d18 <__kernel_rem_pio2+0x530>
 8008e5e:	9b04      	ldr	r3, [sp, #16]
 8008e60:	9a04      	ldr	r2, [sp, #16]
 8008e62:	601f      	str	r7, [r3, #0]
 8008e64:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8008e68:	605c      	str	r4, [r3, #4]
 8008e6a:	609d      	str	r5, [r3, #8]
 8008e6c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008e70:	60d3      	str	r3, [r2, #12]
 8008e72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008e76:	6110      	str	r0, [r2, #16]
 8008e78:	6153      	str	r3, [r2, #20]
 8008e7a:	e727      	b.n	8008ccc <__kernel_rem_pio2+0x4e4>
 8008e7c:	41700000 	.word	0x41700000
 8008e80:	3e700000 	.word	0x3e700000
 8008e84:	00000000 	.word	0x00000000

08008e88 <floor>:
 8008e88:	ec51 0b10 	vmov	r0, r1, d0
 8008e8c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008e90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e94:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8008e98:	2e13      	cmp	r6, #19
 8008e9a:	ee10 5a10 	vmov	r5, s0
 8008e9e:	ee10 8a10 	vmov	r8, s0
 8008ea2:	460c      	mov	r4, r1
 8008ea4:	dc31      	bgt.n	8008f0a <floor+0x82>
 8008ea6:	2e00      	cmp	r6, #0
 8008ea8:	da14      	bge.n	8008ed4 <floor+0x4c>
 8008eaa:	a333      	add	r3, pc, #204	; (adr r3, 8008f78 <floor+0xf0>)
 8008eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb0:	f7f7 f99c 	bl	80001ec <__adddf3>
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	f7f7 fdde 	bl	8000a78 <__aeabi_dcmpgt>
 8008ebc:	b138      	cbz	r0, 8008ece <floor+0x46>
 8008ebe:	2c00      	cmp	r4, #0
 8008ec0:	da53      	bge.n	8008f6a <floor+0xe2>
 8008ec2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8008ec6:	4325      	orrs	r5, r4
 8008ec8:	d052      	beq.n	8008f70 <floor+0xe8>
 8008eca:	4c2d      	ldr	r4, [pc, #180]	; (8008f80 <floor+0xf8>)
 8008ecc:	2500      	movs	r5, #0
 8008ece:	4621      	mov	r1, r4
 8008ed0:	4628      	mov	r0, r5
 8008ed2:	e024      	b.n	8008f1e <floor+0x96>
 8008ed4:	4f2b      	ldr	r7, [pc, #172]	; (8008f84 <floor+0xfc>)
 8008ed6:	4137      	asrs	r7, r6
 8008ed8:	ea01 0307 	and.w	r3, r1, r7
 8008edc:	4303      	orrs	r3, r0
 8008ede:	d01e      	beq.n	8008f1e <floor+0x96>
 8008ee0:	a325      	add	r3, pc, #148	; (adr r3, 8008f78 <floor+0xf0>)
 8008ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ee6:	f7f7 f981 	bl	80001ec <__adddf3>
 8008eea:	2200      	movs	r2, #0
 8008eec:	2300      	movs	r3, #0
 8008eee:	f7f7 fdc3 	bl	8000a78 <__aeabi_dcmpgt>
 8008ef2:	2800      	cmp	r0, #0
 8008ef4:	d0eb      	beq.n	8008ece <floor+0x46>
 8008ef6:	2c00      	cmp	r4, #0
 8008ef8:	bfbe      	ittt	lt
 8008efa:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8008efe:	4133      	asrlt	r3, r6
 8008f00:	18e4      	addlt	r4, r4, r3
 8008f02:	ea24 0407 	bic.w	r4, r4, r7
 8008f06:	2500      	movs	r5, #0
 8008f08:	e7e1      	b.n	8008ece <floor+0x46>
 8008f0a:	2e33      	cmp	r6, #51	; 0x33
 8008f0c:	dd0b      	ble.n	8008f26 <floor+0x9e>
 8008f0e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8008f12:	d104      	bne.n	8008f1e <floor+0x96>
 8008f14:	ee10 2a10 	vmov	r2, s0
 8008f18:	460b      	mov	r3, r1
 8008f1a:	f7f7 f967 	bl	80001ec <__adddf3>
 8008f1e:	ec41 0b10 	vmov	d0, r0, r1
 8008f22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f26:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8008f2a:	f04f 37ff 	mov.w	r7, #4294967295
 8008f2e:	40df      	lsrs	r7, r3
 8008f30:	4238      	tst	r0, r7
 8008f32:	d0f4      	beq.n	8008f1e <floor+0x96>
 8008f34:	a310      	add	r3, pc, #64	; (adr r3, 8008f78 <floor+0xf0>)
 8008f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f3a:	f7f7 f957 	bl	80001ec <__adddf3>
 8008f3e:	2200      	movs	r2, #0
 8008f40:	2300      	movs	r3, #0
 8008f42:	f7f7 fd99 	bl	8000a78 <__aeabi_dcmpgt>
 8008f46:	2800      	cmp	r0, #0
 8008f48:	d0c1      	beq.n	8008ece <floor+0x46>
 8008f4a:	2c00      	cmp	r4, #0
 8008f4c:	da0a      	bge.n	8008f64 <floor+0xdc>
 8008f4e:	2e14      	cmp	r6, #20
 8008f50:	d101      	bne.n	8008f56 <floor+0xce>
 8008f52:	3401      	adds	r4, #1
 8008f54:	e006      	b.n	8008f64 <floor+0xdc>
 8008f56:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	40b3      	lsls	r3, r6
 8008f5e:	441d      	add	r5, r3
 8008f60:	45a8      	cmp	r8, r5
 8008f62:	d8f6      	bhi.n	8008f52 <floor+0xca>
 8008f64:	ea25 0507 	bic.w	r5, r5, r7
 8008f68:	e7b1      	b.n	8008ece <floor+0x46>
 8008f6a:	2500      	movs	r5, #0
 8008f6c:	462c      	mov	r4, r5
 8008f6e:	e7ae      	b.n	8008ece <floor+0x46>
 8008f70:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8008f74:	e7ab      	b.n	8008ece <floor+0x46>
 8008f76:	bf00      	nop
 8008f78:	8800759c 	.word	0x8800759c
 8008f7c:	7e37e43c 	.word	0x7e37e43c
 8008f80:	bff00000 	.word	0xbff00000
 8008f84:	000fffff 	.word	0x000fffff

08008f88 <memset>:
 8008f88:	4402      	add	r2, r0
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d100      	bne.n	8008f92 <memset+0xa>
 8008f90:	4770      	bx	lr
 8008f92:	f803 1b01 	strb.w	r1, [r3], #1
 8008f96:	e7f9      	b.n	8008f8c <memset+0x4>

08008f98 <__errno>:
 8008f98:	4b01      	ldr	r3, [pc, #4]	; (8008fa0 <__errno+0x8>)
 8008f9a:	6818      	ldr	r0, [r3, #0]
 8008f9c:	4770      	bx	lr
 8008f9e:	bf00      	nop
 8008fa0:	20000074 	.word	0x20000074

08008fa4 <__libc_init_array>:
 8008fa4:	b570      	push	{r4, r5, r6, lr}
 8008fa6:	4d0d      	ldr	r5, [pc, #52]	; (8008fdc <__libc_init_array+0x38>)
 8008fa8:	4c0d      	ldr	r4, [pc, #52]	; (8008fe0 <__libc_init_array+0x3c>)
 8008faa:	1b64      	subs	r4, r4, r5
 8008fac:	10a4      	asrs	r4, r4, #2
 8008fae:	2600      	movs	r6, #0
 8008fb0:	42a6      	cmp	r6, r4
 8008fb2:	d109      	bne.n	8008fc8 <__libc_init_array+0x24>
 8008fb4:	4d0b      	ldr	r5, [pc, #44]	; (8008fe4 <__libc_init_array+0x40>)
 8008fb6:	4c0c      	ldr	r4, [pc, #48]	; (8008fe8 <__libc_init_array+0x44>)
 8008fb8:	f000 f826 	bl	8009008 <_init>
 8008fbc:	1b64      	subs	r4, r4, r5
 8008fbe:	10a4      	asrs	r4, r4, #2
 8008fc0:	2600      	movs	r6, #0
 8008fc2:	42a6      	cmp	r6, r4
 8008fc4:	d105      	bne.n	8008fd2 <__libc_init_array+0x2e>
 8008fc6:	bd70      	pop	{r4, r5, r6, pc}
 8008fc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fcc:	4798      	blx	r3
 8008fce:	3601      	adds	r6, #1
 8008fd0:	e7ee      	b.n	8008fb0 <__libc_init_array+0xc>
 8008fd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fd6:	4798      	blx	r3
 8008fd8:	3601      	adds	r6, #1
 8008fda:	e7f2      	b.n	8008fc2 <__libc_init_array+0x1e>
 8008fdc:	08009278 	.word	0x08009278
 8008fe0:	08009278 	.word	0x08009278
 8008fe4:	08009278 	.word	0x08009278
 8008fe8:	0800927c 	.word	0x0800927c

08008fec <memcpy>:
 8008fec:	440a      	add	r2, r1
 8008fee:	4291      	cmp	r1, r2
 8008ff0:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ff4:	d100      	bne.n	8008ff8 <memcpy+0xc>
 8008ff6:	4770      	bx	lr
 8008ff8:	b510      	push	{r4, lr}
 8008ffa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ffe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009002:	4291      	cmp	r1, r2
 8009004:	d1f9      	bne.n	8008ffa <memcpy+0xe>
 8009006:	bd10      	pop	{r4, pc}

08009008 <_init>:
 8009008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800900a:	bf00      	nop
 800900c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800900e:	bc08      	pop	{r3}
 8009010:	469e      	mov	lr, r3
 8009012:	4770      	bx	lr

08009014 <_fini>:
 8009014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009016:	bf00      	nop
 8009018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800901a:	bc08      	pop	{r3}
 800901c:	469e      	mov	lr, r3
 800901e:	4770      	bx	lr
