// Seed: 3282019814
module module_0;
  assign module_3.type_4 = 0;
  reg id_1;
  always @(negedge 1) id_1 = #1 1;
  assign module_1.type_0 = 0;
  wire id_3;
  assign module_2.type_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    input supply1 id_1,
    output uwire id_2
    , id_5,
    output wand id_3
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_3 (
    inout tri1  id_0,
    input uwire id_1
);
  wire id_3;
  notif1 primCall (id_0, id_1, id_3);
  module_0 modCall_1 ();
endmodule
