--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/osama/XILINX/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml FilterTest_Syn.twx FilterTest_Syn.ncd -o
FilterTest_Syn.twr FilterTest_Syn.pcf -ucf FilterTest_Syn.ucf

Design file:              FilterTest_Syn.ncd
Physical constraint file: FilterTest_Syn.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 4.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4308 paths analyzed, 491 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.350ns.
--------------------------------------------------------------------------------

Paths for end point ADD8_9 (SLICE_X30Y105.CIN), 476 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pixel9temp3/temp_1 (FF)
  Destination:          ADD8_9 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.274ns (Levels of Logic = 7)
  Clock Path Skew:      -0.041ns (0.796 - 0.837)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pixel9temp3/temp_1 to ADD8_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y101.BQ     Tcko                  0.518   Pixel9temp3/temp<3>
                                                       Pixel9temp3/temp_1
    SLICE_X29Y101.B5     net (fanout=1)        0.722   Pixel9temp3/temp<1>
    SLICE_X29Y101.COUT   Topcyb                0.674   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_lut<1>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3>
    SLICE_X29Y102.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3>
    SLICE_X29Y102.COUT   Tbyp                  0.114   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
    SLICE_X29Y103.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
    SLICE_X29Y103.COUT   Tbyp                  0.114   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
    SLICE_X29Y104.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
    SLICE_X29Y104.DMUX   Tcind                 0.495   ADD7[15]_std_multiplied9[12]_add_25_OUT<15>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_xor<15>
    SLICE_X30Y103.B5     net (fanout=11)       0.649   ADD7[15]_std_multiplied9[12]_add_25_OUT<15>
    SLICE_X30Y103.COUT   Topcyb                0.657   ADD8<3>
                                                       Mxor_ADD7[15]_ADD7[15]_XOR_30_o_xo<0>1
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_cy<3>
    SLICE_X30Y104.CIN    net (fanout=1)        0.000   Madd_GND_4_o_GND_4_o_add_26_OUT_cy<3>
    SLICE_X30Y104.COUT   Tbyp                  0.117   ADD8<7>
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_cy<7>
    SLICE_X30Y105.CIN    net (fanout=1)        0.000   Madd_GND_4_o_GND_4_o_add_26_OUT_cy<7>
    SLICE_X30Y105.CLK    Tcinck                0.214   ADD8<10>
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_xor<10>
                                                       ADD8_9
    -------------------------------------------------  ---------------------------
    Total                                      4.274ns (2.903ns logic, 1.371ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pixel9temp3/temp_5 (FF)
  Destination:          ADD8_9 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.262ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.796 - 0.837)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pixel9temp3/temp_5 to ADD8_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y105.BQ     Tcko                  0.518   Pixel9temp3/temp<7>
                                                       Pixel9temp3/temp_5
    SLICE_X29Y102.B5     net (fanout=1)        0.824   Pixel9temp3/temp<5>
    SLICE_X29Y102.COUT   Topcyb                0.674   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_lut<5>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
    SLICE_X29Y103.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
    SLICE_X29Y103.COUT   Tbyp                  0.114   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
    SLICE_X29Y104.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
    SLICE_X29Y104.DMUX   Tcind                 0.495   ADD7[15]_std_multiplied9[12]_add_25_OUT<15>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_xor<15>
    SLICE_X30Y103.B5     net (fanout=11)       0.649   ADD7[15]_std_multiplied9[12]_add_25_OUT<15>
    SLICE_X30Y103.COUT   Topcyb                0.657   ADD8<3>
                                                       Mxor_ADD7[15]_ADD7[15]_XOR_30_o_xo<0>1
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_cy<3>
    SLICE_X30Y104.CIN    net (fanout=1)        0.000   Madd_GND_4_o_GND_4_o_add_26_OUT_cy<3>
    SLICE_X30Y104.COUT   Tbyp                  0.117   ADD8<7>
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_cy<7>
    SLICE_X30Y105.CIN    net (fanout=1)        0.000   Madd_GND_4_o_GND_4_o_add_26_OUT_cy<7>
    SLICE_X30Y105.CLK    Tcinck                0.214   ADD8<10>
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_xor<10>
                                                       ADD8_9
    -------------------------------------------------  ---------------------------
    Total                                      4.262ns (2.789ns logic, 1.473ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pixel9temp3/temp_0 (FF)
  Destination:          ADD8_9 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.145ns (Levels of Logic = 7)
  Clock Path Skew:      -0.041ns (0.796 - 0.837)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pixel9temp3/temp_0 to ADD8_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y101.AQ     Tcko                  0.518   Pixel9temp3/temp<3>
                                                       Pixel9temp3/temp_0
    SLICE_X29Y101.A6     net (fanout=1)        0.611   Pixel9temp3/temp<0>
    SLICE_X29Y101.COUT   Topcya                0.656   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_lut<0>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3>
    SLICE_X29Y102.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3>
    SLICE_X29Y102.COUT   Tbyp                  0.114   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
    SLICE_X29Y103.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
    SLICE_X29Y103.COUT   Tbyp                  0.114   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
    SLICE_X29Y104.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
    SLICE_X29Y104.DMUX   Tcind                 0.495   ADD7[15]_std_multiplied9[12]_add_25_OUT<15>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_xor<15>
    SLICE_X30Y103.B5     net (fanout=11)       0.649   ADD7[15]_std_multiplied9[12]_add_25_OUT<15>
    SLICE_X30Y103.COUT   Topcyb                0.657   ADD8<3>
                                                       Mxor_ADD7[15]_ADD7[15]_XOR_30_o_xo<0>1
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_cy<3>
    SLICE_X30Y104.CIN    net (fanout=1)        0.000   Madd_GND_4_o_GND_4_o_add_26_OUT_cy<3>
    SLICE_X30Y104.COUT   Tbyp                  0.117   ADD8<7>
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_cy<7>
    SLICE_X30Y105.CIN    net (fanout=1)        0.000   Madd_GND_4_o_GND_4_o_add_26_OUT_cy<7>
    SLICE_X30Y105.CLK    Tcinck                0.214   ADD8<10>
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_xor<10>
                                                       ADD8_9
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (2.885ns logic, 1.260ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------

Paths for end point ADD8_10 (SLICE_X30Y105.CIN), 476 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pixel9temp3/temp_1 (FF)
  Destination:          ADD8_10 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.190ns (Levels of Logic = 7)
  Clock Path Skew:      -0.041ns (0.796 - 0.837)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pixel9temp3/temp_1 to ADD8_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y101.BQ     Tcko                  0.518   Pixel9temp3/temp<3>
                                                       Pixel9temp3/temp_1
    SLICE_X29Y101.B5     net (fanout=1)        0.722   Pixel9temp3/temp<1>
    SLICE_X29Y101.COUT   Topcyb                0.674   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_lut<1>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3>
    SLICE_X29Y102.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3>
    SLICE_X29Y102.COUT   Tbyp                  0.114   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
    SLICE_X29Y103.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
    SLICE_X29Y103.COUT   Tbyp                  0.114   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
    SLICE_X29Y104.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
    SLICE_X29Y104.DMUX   Tcind                 0.495   ADD7[15]_std_multiplied9[12]_add_25_OUT<15>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_xor<15>
    SLICE_X30Y103.B5     net (fanout=11)       0.649   ADD7[15]_std_multiplied9[12]_add_25_OUT<15>
    SLICE_X30Y103.COUT   Topcyb                0.657   ADD8<3>
                                                       Mxor_ADD7[15]_ADD7[15]_XOR_30_o_xo<0>1
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_cy<3>
    SLICE_X30Y104.CIN    net (fanout=1)        0.000   Madd_GND_4_o_GND_4_o_add_26_OUT_cy<3>
    SLICE_X30Y104.COUT   Tbyp                  0.117   ADD8<7>
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_cy<7>
    SLICE_X30Y105.CIN    net (fanout=1)        0.000   Madd_GND_4_o_GND_4_o_add_26_OUT_cy<7>
    SLICE_X30Y105.CLK    Tcinck                0.130   ADD8<10>
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_xor<10>
                                                       ADD8_10
    -------------------------------------------------  ---------------------------
    Total                                      4.190ns (2.819ns logic, 1.371ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pixel9temp3/temp_5 (FF)
  Destination:          ADD8_10 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.178ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.796 - 0.837)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pixel9temp3/temp_5 to ADD8_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y105.BQ     Tcko                  0.518   Pixel9temp3/temp<7>
                                                       Pixel9temp3/temp_5
    SLICE_X29Y102.B5     net (fanout=1)        0.824   Pixel9temp3/temp<5>
    SLICE_X29Y102.COUT   Topcyb                0.674   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_lut<5>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
    SLICE_X29Y103.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
    SLICE_X29Y103.COUT   Tbyp                  0.114   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
    SLICE_X29Y104.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
    SLICE_X29Y104.DMUX   Tcind                 0.495   ADD7[15]_std_multiplied9[12]_add_25_OUT<15>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_xor<15>
    SLICE_X30Y103.B5     net (fanout=11)       0.649   ADD7[15]_std_multiplied9[12]_add_25_OUT<15>
    SLICE_X30Y103.COUT   Topcyb                0.657   ADD8<3>
                                                       Mxor_ADD7[15]_ADD7[15]_XOR_30_o_xo<0>1
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_cy<3>
    SLICE_X30Y104.CIN    net (fanout=1)        0.000   Madd_GND_4_o_GND_4_o_add_26_OUT_cy<3>
    SLICE_X30Y104.COUT   Tbyp                  0.117   ADD8<7>
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_cy<7>
    SLICE_X30Y105.CIN    net (fanout=1)        0.000   Madd_GND_4_o_GND_4_o_add_26_OUT_cy<7>
    SLICE_X30Y105.CLK    Tcinck                0.130   ADD8<10>
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_xor<10>
                                                       ADD8_10
    -------------------------------------------------  ---------------------------
    Total                                      4.178ns (2.705ns logic, 1.473ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pixel9temp3/temp_0 (FF)
  Destination:          ADD8_10 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.061ns (Levels of Logic = 7)
  Clock Path Skew:      -0.041ns (0.796 - 0.837)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pixel9temp3/temp_0 to ADD8_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y101.AQ     Tcko                  0.518   Pixel9temp3/temp<3>
                                                       Pixel9temp3/temp_0
    SLICE_X29Y101.A6     net (fanout=1)        0.611   Pixel9temp3/temp<0>
    SLICE_X29Y101.COUT   Topcya                0.656   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_lut<0>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3>
    SLICE_X29Y102.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3>
    SLICE_X29Y102.COUT   Tbyp                  0.114   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
    SLICE_X29Y103.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
    SLICE_X29Y103.COUT   Tbyp                  0.114   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
    SLICE_X29Y104.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
    SLICE_X29Y104.DMUX   Tcind                 0.495   ADD7[15]_std_multiplied9[12]_add_25_OUT<15>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_xor<15>
    SLICE_X30Y103.B5     net (fanout=11)       0.649   ADD7[15]_std_multiplied9[12]_add_25_OUT<15>
    SLICE_X30Y103.COUT   Topcyb                0.657   ADD8<3>
                                                       Mxor_ADD7[15]_ADD7[15]_XOR_30_o_xo<0>1
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_cy<3>
    SLICE_X30Y104.CIN    net (fanout=1)        0.000   Madd_GND_4_o_GND_4_o_add_26_OUT_cy<3>
    SLICE_X30Y104.COUT   Tbyp                  0.117   ADD8<7>
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_cy<7>
    SLICE_X30Y105.CIN    net (fanout=1)        0.000   Madd_GND_4_o_GND_4_o_add_26_OUT_cy<7>
    SLICE_X30Y105.CLK    Tcinck                0.130   ADD8<10>
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_xor<10>
                                                       ADD8_10
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (2.801ns logic, 1.260ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Paths for end point ADD8_8 (SLICE_X30Y105.CIN), 476 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pixel9temp3/temp_1 (FF)
  Destination:          ADD8_8 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.169ns (Levels of Logic = 7)
  Clock Path Skew:      -0.041ns (0.796 - 0.837)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pixel9temp3/temp_1 to ADD8_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y101.BQ     Tcko                  0.518   Pixel9temp3/temp<3>
                                                       Pixel9temp3/temp_1
    SLICE_X29Y101.B5     net (fanout=1)        0.722   Pixel9temp3/temp<1>
    SLICE_X29Y101.COUT   Topcyb                0.674   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_lut<1>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3>
    SLICE_X29Y102.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3>
    SLICE_X29Y102.COUT   Tbyp                  0.114   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
    SLICE_X29Y103.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
    SLICE_X29Y103.COUT   Tbyp                  0.114   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
    SLICE_X29Y104.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
    SLICE_X29Y104.DMUX   Tcind                 0.495   ADD7[15]_std_multiplied9[12]_add_25_OUT<15>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_xor<15>
    SLICE_X30Y103.B5     net (fanout=11)       0.649   ADD7[15]_std_multiplied9[12]_add_25_OUT<15>
    SLICE_X30Y103.COUT   Topcyb                0.657   ADD8<3>
                                                       Mxor_ADD7[15]_ADD7[15]_XOR_30_o_xo<0>1
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_cy<3>
    SLICE_X30Y104.CIN    net (fanout=1)        0.000   Madd_GND_4_o_GND_4_o_add_26_OUT_cy<3>
    SLICE_X30Y104.COUT   Tbyp                  0.117   ADD8<7>
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_cy<7>
    SLICE_X30Y105.CIN    net (fanout=1)        0.000   Madd_GND_4_o_GND_4_o_add_26_OUT_cy<7>
    SLICE_X30Y105.CLK    Tcinck                0.109   ADD8<10>
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_xor<10>
                                                       ADD8_8
    -------------------------------------------------  ---------------------------
    Total                                      4.169ns (2.798ns logic, 1.371ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pixel9temp3/temp_5 (FF)
  Destination:          ADD8_8 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.157ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.796 - 0.837)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pixel9temp3/temp_5 to ADD8_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y105.BQ     Tcko                  0.518   Pixel9temp3/temp<7>
                                                       Pixel9temp3/temp_5
    SLICE_X29Y102.B5     net (fanout=1)        0.824   Pixel9temp3/temp<5>
    SLICE_X29Y102.COUT   Topcyb                0.674   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_lut<5>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
    SLICE_X29Y103.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
    SLICE_X29Y103.COUT   Tbyp                  0.114   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
    SLICE_X29Y104.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
    SLICE_X29Y104.DMUX   Tcind                 0.495   ADD7[15]_std_multiplied9[12]_add_25_OUT<15>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_xor<15>
    SLICE_X30Y103.B5     net (fanout=11)       0.649   ADD7[15]_std_multiplied9[12]_add_25_OUT<15>
    SLICE_X30Y103.COUT   Topcyb                0.657   ADD8<3>
                                                       Mxor_ADD7[15]_ADD7[15]_XOR_30_o_xo<0>1
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_cy<3>
    SLICE_X30Y104.CIN    net (fanout=1)        0.000   Madd_GND_4_o_GND_4_o_add_26_OUT_cy<3>
    SLICE_X30Y104.COUT   Tbyp                  0.117   ADD8<7>
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_cy<7>
    SLICE_X30Y105.CIN    net (fanout=1)        0.000   Madd_GND_4_o_GND_4_o_add_26_OUT_cy<7>
    SLICE_X30Y105.CLK    Tcinck                0.109   ADD8<10>
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_xor<10>
                                                       ADD8_8
    -------------------------------------------------  ---------------------------
    Total                                      4.157ns (2.684ns logic, 1.473ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pixel9temp3/temp_0 (FF)
  Destination:          ADD8_8 (FF)
  Requirement:          4.500ns
  Data Path Delay:      4.040ns (Levels of Logic = 7)
  Clock Path Skew:      -0.041ns (0.796 - 0.837)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pixel9temp3/temp_0 to ADD8_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y101.AQ     Tcko                  0.518   Pixel9temp3/temp<3>
                                                       Pixel9temp3/temp_0
    SLICE_X29Y101.A6     net (fanout=1)        0.611   Pixel9temp3/temp<0>
    SLICE_X29Y101.COUT   Topcya                0.656   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_lut<0>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3>
    SLICE_X29Y102.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<3>
    SLICE_X29Y102.COUT   Tbyp                  0.114   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
    SLICE_X29Y103.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<7>
    SLICE_X29Y103.COUT   Tbyp                  0.114   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
    SLICE_X29Y104.CIN    net (fanout=1)        0.000   Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_cy<11>
    SLICE_X29Y104.DMUX   Tcind                 0.495   ADD7[15]_std_multiplied9[12]_add_25_OUT<15>
                                                       Madd_ADD7[15]_std_multiplied9[12]_add_25_OUT_xor<15>
    SLICE_X30Y103.B5     net (fanout=11)       0.649   ADD7[15]_std_multiplied9[12]_add_25_OUT<15>
    SLICE_X30Y103.COUT   Topcyb                0.657   ADD8<3>
                                                       Mxor_ADD7[15]_ADD7[15]_XOR_30_o_xo<0>1
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_cy<3>
    SLICE_X30Y104.CIN    net (fanout=1)        0.000   Madd_GND_4_o_GND_4_o_add_26_OUT_cy<3>
    SLICE_X30Y104.COUT   Tbyp                  0.117   ADD8<7>
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_cy<7>
    SLICE_X30Y105.CIN    net (fanout=1)        0.000   Madd_GND_4_o_GND_4_o_add_26_OUT_cy<7>
    SLICE_X30Y105.CLK    Tcinck                0.109   ADD8<10>
                                                       Madd_GND_4_o_GND_4_o_add_26_OUT_xor<10>
                                                       ADD8_8
    -------------------------------------------------  ---------------------------
    Total                                      4.040ns (2.780ns logic, 1.260ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 4.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Mshreg_Output_5 (SLICE_X66Y105.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADD8_8 (FF)
  Destination:          Mshreg_Output_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (0.779 - 0.515)
  Source Clock:         CLK_BUFGP rising at 4.500ns
  Destination Clock:    CLK_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ADD8_8 to Mshreg_Output_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y105.AQ     Tcko                  0.164   ADD8<10>
                                                       ADD8_8
    SLICE_X66Y105.BX     net (fanout=1)        0.548   ADD8<8>
    SLICE_X66Y105.CLK    Tdh         (-Th)     0.109   Output_7
                                                       Mshreg_Output_5
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.055ns logic, 0.548ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_Output_7 (SLICE_X66Y105.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADD8_10 (FF)
  Destination:          Mshreg_Output_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (0.779 - 0.515)
  Source Clock:         CLK_BUFGP rising at 4.500ns
  Destination Clock:    CLK_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ADD8_10 to Mshreg_Output_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y105.CQ     Tcko                  0.164   ADD8<10>
                                                       ADD8_10
    SLICE_X66Y105.DX     net (fanout=1)        0.558   ADD8<10>
    SLICE_X66Y105.CLK    Tdh         (-Th)     0.108   Output_7
                                                       Mshreg_Output_7
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.056ns logic, 0.558ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_Output_6 (SLICE_X66Y105.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADD8_9 (FF)
  Destination:          Mshreg_Output_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (0.779 - 0.515)
  Source Clock:         CLK_BUFGP rising at 4.500ns
  Destination Clock:    CLK_BUFGP rising at 4.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ADD8_9 to Mshreg_Output_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y105.BQ     Tcko                  0.164   ADD8<10>
                                                       ADD8_9
    SLICE_X66Y105.CX     net (fanout=1)        0.548   ADD8<9>
    SLICE_X66Y105.CLK    Tdh         (-Th)     0.094   Output_7
                                                       Mshreg_Output_6
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.070ns logic, 0.548ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 4.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.345ns (period - min period limit)
  Period: 4.500ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 2.346ns (period - min period limit)
  Period: 4.500ns
  Min period limit: 2.154ns (464.253MHz) (Tdspper_MREG_PREG)
  Physical resource: Maddsub_GND_4_o_MASK1[3]_MuLt_9_OUT/CLK
  Logical resource: Maddsub_GND_4_o_MASK1[3]_MuLt_9_OUT/CLK
  Location pin: DSP48_X0Y47.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 2.346ns (period - min period limit)
  Period: 4.500ns
  Min period limit: 2.154ns (464.253MHz) (Tdspper_MREG_PREG)
  Physical resource: Maddsub_GND_4_o_MASK7[3]_MuLt_15_OUT/CLK
  Logical resource: Maddsub_GND_4_o_MASK7[3]_MuLt_15_OUT/CLK
  Location pin: DSP48_X1Y51.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.350|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4308 paths, 0 nets, and 475 connections

Design statistics:
   Minimum period:   4.350ns{1}   (Maximum frequency: 229.885MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 15 15:31:57 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 779 MB



