DISPPLANE_TILED	,	V_362
"LCPLL still locked\n"	,	L_132
tiling	,	V_340
pch_id	,	V_808
wait_vblank	,	V_1124
intel_crtc_active	,	F_39
PF_PIPE_SEL_IVB	,	F_334
TU_SIZE_SHIFT	,	V_834
intel_modeset_readout_hw_state	,	F_883
intel_ddi_disable_pipe_clock	,	F_389
pipeconf	,	V_751
save_crtc_enabled	,	V_1094
state_string	,	F_51
has_panel	,	V_789
PIPEDSL	,	F_42
intel_pin_and_fence_fb_obj	,	F_183
plane_ctl	,	V_370
PCH_GTC_CTL	,	V_859
assert_pch_hdmi_disabled	,	F_112
scratch	,	V_1012
"pipe state doesn't match!\n"	,	L_204
i9xx_pll_refclk	,	F_622
GMBUSFREQ_VLV	,	V_558
FDI_RX_CTL	,	F_66
i915_gem_object_attach_phys	,	F_778
DPLL_FPA01_P1_POST_DIV_MASK	,	V_965
DPLLB_LVDS_P2_CLOCK_DIV_14	,	V_725
"  STAT: %08x\n"	,	L_284
page_flip_flags	,	V_1027
"dot out of range\n"	,	L_9
BCS	,	V_1032
cursor_width	,	V_1236
size	,	V_339
POWER_DOMAIN_PORT_DDI_B_4_LANES	,	V_535
for_each_crtc	,	F_211
drm_i915_get_pipe_from_crtc_id	,	V_1158
IS_845G	,	F_73
encoder_retry	,	V_1049
drm_atomic_get_connector_state	,	F_614
intel_create_plane_state	,	F_792
DISPPLANE_SEL_PIPE_MASK	,	V_167
GFP_ATOMIC	,	V_1262
num_connector	,	V_39
PCH_DP_D	,	V_200
PCH_DP_C	,	V_198
PLANE_STRIDE	,	F_236
err_most	,	V_81
POWER_DOMAIN_TRANSCODER	,	F_78
PCH_DP_B	,	V_196
DISPPLANE_RGBX888	,	V_319
"applying lvds SSC disable quirk\n"	,	L_256
"FDI train 1 done, level %i.\n"	,	L_63
disable_plane	,	V_599
queue_flip	,	V_1035
a	,	V_983
b	,	V_984
c	,	V_347
d	,	V_1210
i9xx_clock	,	F_25
i	,	V_37
INTEL_OUTPUT_HDMI	,	V_52
j	,	V_428
intel_primary_formats	,	V_1134
m	,	V_19
"%s enabled but not in use, disabling\n"	,	L_275
n	,	V_25
assert_fdi_rx_disabled	,	F_156
p	,	V_22
q	,	V_1213
DPLL_DVO_2X_MODE	,	V_218
blue	,	V_929
allow_fb_modifiers	,	V_1232
x	,	V_265
y	,	V_266
"only 2 lanes on pipe %c: required %i lanes\n"	,	L_95
i9xx_update_pll	,	F_515
__i915_wait_request	,	F_676
PIPE_CSC_COEFF_RY_GY	,	F_540
"failed to enable transcoder %c\n"	,	L_45
FDI_LINK_TRAIN_AUTO	,	V_429
HTOTAL	,	F_300
cursor_base	,	V_911
PCH_GTC_ENABLE	,	V_860
chv_disable_pll	,	F_136
intel_fb_align_height	,	F_179
PFIT_PIPE_SHIFT	,	V_772
DRM_FORMAT_XRGB1555	,	V_314
force_thru	,	V_546
dither	,	V_752
hsw_enable_ips	,	F_342
intel_modeset_update_connector_atomic_state	,	F_702
CHV_BUFRIGHTENA2_MASK	,	V_227
SDVO_PIPE_SEL_MASK_CPT	,	V_186
PLANE_SIZE	,	F_235
intel_modeset_stage_output_state	,	F_759
dpll_md	,	V_213
intel_irq_uninstall	,	F_897
pp_reg	,	V_140
CURSOR_ENABLE	,	V_158
FDI_PLL_FB_CLOCK_MASK	,	V_17
HSW_PWR_WELL_DRIVER	,	V_844
intel_framebuffer_create	,	F_600
trace_i915_flip_complete	,	F_287
FP1	,	F_429
FP0	,	F_428
get_hw_state	,	V_133
FDI_RX_PHASE_SYNC_POINTER_OVR	,	V_417
SDVO_MULTIPLIER_SHIFT_HIRES	,	V_717
DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS	,	V_968
intel_gen6_queue_flip	,	F_661
HAS_IPS	,	F_371
"[CRTC:%d] wrong plane connection detected!\n"	,	L_264
spin_unlock_irqrestore	,	F_644
_CURABASE	,	V_913
DPIO_DCLKP_EN	,	V_216
drm_modeset_lock	,	F_242
DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD	,	V_798
vlv_force_pll_off	,	F_514
drm_property	,	V_1055
vga_reg	,	V_1222
intel_display_port_power_domain	,	F_395
tile_height	,	V_270
PIPE_CSC_COEFF_BY	,	F_541
check_wm_state	,	F_732
"[CONNECTOR:%d:%s] hw state readout: %s\n"	,	L_272
PIPE_CSC_COEFF_BU	,	F_543
update_scanline_offset	,	F_742
PIPE_CSC_COEFF_BV	,	F_545
GEN4_HDMIB	,	V_1181
drm_kms_helper_poll_fini	,	F_898
intel_mode_max_pixclk	,	F_415
pipe_src_h	,	V_356
TRANS_DDI_EDP_INPUT_MASK	,	V_899
mode_set	,	V_237
drm_object_property_set_value	,	F_723
intel_limits_i8xx_lvds	,	V_63
"(expected (%u,%u), found (%u,%u))\n"	,	L_187
GEN4_HDMIC	,	V_1183
divider	,	V_566
MI_STORE_REGISTER_MEM	,	F_667
surf_addr	,	V_372
chv_update_pll	,	F_504
spin_unlock	,	F_688
BIT	,	F_220
GC_DISPLAY_CLOCK_MASK	,	V_621
DPLL_VCO_ENABLE	,	V_123
dev_private	,	V_13
port_sel	,	V_144
PP_ON	,	V_851
IOSF_PORT_DPIO_2	,	V_207
tribuf_calcntr	,	V_693
CURSOR_MODE_64_ARGB_AX	,	V_916
PLANE_CTL_PIPE_GAMMA_ENABLE	,	V_373
valleyview_get_display_clock_speed	,	F_460
GAMMA_MODE_MODE_MASK	,	V_509
"iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n"	,	L_68
"set mode pipe masks: modeset: %x, prepare: %x, disable: %x\n"	,	L_185
cur_pipe	,	V_166
TRANS_DDI_PORT_MASK	,	V_894
bestppm	,	V_86
IS_I915GM	,	F_848
"  VBLANK: %08x\n"	,	L_301
vlv_bunit_write	,	F_412
round_up	,	F_201
PIPE_CSC_PREOFF_LO	,	F_548
has_reduced_clock	,	V_765
tmp	,	V_215
event_lock	,	V_393
intel_set_config	,	V_1091
"FDI train 2 done, level %i.\n"	,	L_65
SBI_SSCAUXDIV_FINALDIV2SEL	,	F_297
"Utility pin enabled\n"	,	L_127
FDI_PCDCLK	,	V_434
intel_init_pm	,	F_871
DRM_PLANE_HELPER_NO_SCALING	,	V_1120
DRM_ROTATE_0	,	V_1123
"  VTOTAL: %08x\n"	,	L_300
p2_slow	,	V_76
"FDI TX state assertion failure (expected %s, current %s)\n"	,	L_17
gtt	,	V_1243
mode_config	,	V_940
PIPE_CSC_POSTOFF_ME	,	F_550
DVSCNTR	,	F_90
drm_universal_plane_init	,	F_794
PIPE_CONF_CHECK_I_ALT	,	F_728
mdiv	,	V_673
pipe_src_w	,	V_357
"m out of range\n"	,	L_7
ironlake_enable_pch_transcoder	,	F_149
cmd	,	V_560
PIPECONF_6BPC	,	V_755
DRM_INFO	,	F_853
VGA_RSRC_LEGACY_IO	,	V_1223
"timed out waiting for CDclk change\n"	,	L_81
drm_modeset_backoff	,	F_619
intel_decrease_pllclock	,	F_627
FDI_TX_ENABLE	,	V_136
PIPE_CSC_POSTOFF_LO	,	F_551
_CHV_CMN_DW5_CH0	,	V_222
assert_shared_dpll	,	F_60
"  STRIDE: %08x\n"	,	L_287
"PLL %d failed to lock\n"	,	L_38
FDI_RX_PHASE_SYNC_POINTER_EN	,	V_418
DPIO_M1DIV_SHIFT	,	V_682
i915_gem_object_pin_fence	,	F_191
intel_connector_init	,	F_443
crtc_vtotal	,	V_733
INTEL_OUTPUT_SDVO	,	V_55
MI_WAIT_FOR_PLANE_A_FLIP	,	V_991
SBI_SSCAUXDIV6	,	V_461
intel_mode_funcs	,	V_1233
PIXCLK_GATE_UNGATE	,	V_462
haswell_crtc_enable	,	F_373
GC_DISPLAY_CLOCK_333_MHZ	,	V_629
crtc_hsync_start	,	V_738
PIPECONF_INTERLACED_ILK	,	V_247
intel_crtc_page_flip	,	F_689
intel_pch_transcoder_get_m_n	,	F_559
intel_enable_sprite_planes	,	F_335
DP_A	,	V_1165
DP_B	,	V_1182
DP_C	,	V_1184
DP_D	,	V_1186
snb_b_fdi_train_param	,	V_426
crtc_vsync_start	,	V_743
frontbuffer_bits	,	V_350
to_intel_crtc	,	F_31
disable	,	V_241
FDI_LINK_TRAIN_PATTERN_1	,	V_416
hsw_fdi_link_train	,	V_1203
FDI_LINK_TRAIN_PATTERN_2	,	V_419
this_err	,	V_78
PLANE_CTL_PIPE_CSC_ENABLE	,	V_374
cpu_transcoder	,	V_98
"pipe/plane %c/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n"	,	L_106
FP_M1_DIV_SHIFT	,	V_957
intel_post_enable_primary	,	F_787
PLL_REF_INPUT_TVCLKINBC	,	V_728
"pll in on but not on in use in sw tracking\n"	,	L_210
IOSF_PORT_DPIO	,	V_209
"disabling %s\n"	,	L_44
PIPE_CSC_MODE	,	F_552
CURSOR_STRIDE	,	F_592
nlanes	,	V_642
"wrong connector dpms state\n"	,	L_84
preserve_bios_swizzle	,	V_349
intel_dig_port	,	V_539
PRIMCNSTALPHA	,	F_219
i915_redisable_vga	,	F_881
QUIRK_PIPEA_FORCE	,	V_161
intel_ddi_set_pipe_settings	,	F_379
pitches	,	V_289
spin_lock_irq	,	F_251
pipe	,	V_4
DISPPLANE_BGRX101010	,	V_321
vlv_pllb_recal_opamp	,	F_478
"CRTC for pipe %c enabled\n"	,	L_118
cpp	,	V_305
for_each_sprite	,	F_85
DRM_FORMAT_RGB565	,	V_316
intel_crtc_load_lut	,	F_347
PIPECONF	,	F_46
crtc_htotal	,	V_737
intel_mark_idle	,	F_631
"Current CD clock rate: %d kHz\n"	,	L_80
intel_backlight_register	,	F_890
dpio_channel	,	V_214
pipe_name	,	F_71
GC_CLOCK_166_250	,	V_635
DPIO_CHV_N_DIV_SHIFT	,	V_701
TRANS_DDI_EDP_INPUT_A_ONOFF	,	V_900
i9xx_dpll_compute_fp	,	F_476
IS_CRESTLINE	,	F_187
"failed to allocate framebuffer for load-detection\n"	,	L_144
"inactive crtc, full mode set\n"	,	L_220
"Disabling package C8+\n"	,	L_137
intel_fbc_disable	,	F_360
list_for_each_entry	,	F_438
"FDI train done\n"	,	L_60
"flip queue: previous flip completed, continuing\n"	,	L_153
PLANE_CTL_TILED_X	,	V_377
drm_crtc_vblank_on	,	F_369
PLANE_CTL_TILED_Y	,	V_378
intel_finish_page_flip	,	F_645
coreclk	,	V_679
reenable_ips	,	V_508
FDI_LINK_TRAIN_NONE	,	V_405
quirk	,	T_8
PANEL_PORT_SELECT_MASK	,	V_147
busy	,	V_977
TRANS_PROGRESSIVE	,	V_250
PIPE_CSC_POSTOFF_HI	,	F_549
update_wm	,	V_1127
lane	,	V_606
save_encoder_crtcs	,	V_1093
min_width	,	V_1228
crtc_vblank_end	,	V_734
"Cursor dimension %dx%d not supported\n"	,	L_234
PLL_P1_DIVIDE_BY_TWO	,	V_731
crt	,	V_1245
start_vbl_count	,	V_1017
PIPE_CSC_PREOFF_ME	,	F_547
"Enabling package C8+\n"	,	L_136
PIXCLK_GATE	,	V_447
IS_BROADWELL	,	F_170
GC_DISPLAY_CLOCK_167_MHZ_PNV	,	V_627
disable_crtc_nofb	,	F_761
CHV_BUFLEFTENA2_MASK	,	V_226
PIPE_CONF_CHECK_I	,	F_727
"encoder's hw state doesn't match sw tracking "	,	L_197
port_name	,	F_139
PIPE_CONF_CHECK_X	,	F_726
pll	,	V_130
"[sw state]"	,	L_206
"DSI PLL state assertion failure (expected %s, current %s)\n"	,	L_14
"m2 out of range\n"	,	L_3
VLV_PIPE_PP_CONTROL	,	F_70
"modes are different, full mode set\n"	,	L_221
"Plane [%d]:\n"	,	L_285
i915_update_gfx_val	,	F_629
FP_M2_DIV_SHIFT	,	V_961
other_active_crtc	,	V_520
IS_ERR	,	F_615
"CRTC:%d allocated %s\n"	,	L_75
ironlake_compute_clocks	,	F_554
drm_connector_unregister	,	F_893
DSPFREQGUAR_SHIFT_CHV	,	V_573
"crtc not enabled\n"	,	L_88
"Invalid cursor width/stride, width=%u, stride=%u\n"	,	L_139
ADPA_PIPE_SELECT_MASK	,	V_193
"CRTC:%d sharing existing %s (crtc mask 0x%08x, ative %d)\n"	,	L_74
TRANS_DP_HSYNC_ACTIVE_HIGH	,	V_479
intel_unpin_work_fn	,	F_637
len	,	V_999
POWER_DOMAIN_PORT_CRT	,	V_543
reduced_clock	,	V_657
ctl	,	V_1015
state	,	V_34
file_priv	,	V_1275
chv_enable_pll	,	F_125
chv_find_best_dpll	,	F_38
i855_get_display_clock_speed	,	F_468
intel_PLL_is_valid	,	F_28
ctx	,	V_937
new_config	,	V_484
"pll hw state mismatch\n"	,	L_214
vlv_wait_port_ready	,	F_137
was_interruptible	,	V_389
adjusted_mode	,	V_94
IS_I945GM	,	F_517
drm_get_format_name	,	F_839
intel_link_m_n	,	V_645
ironlake_crtc_disable	,	F_385
pnv_find_best_dpll	,	F_32
PIPECONF_INTERLACE_W_FIELD_INDICATION	,	V_759
DPLL_DAC_SERIAL_P2_CLOCK_DIV_10	,	V_724
intel_sbi_read	,	F_293
quirk_pipeb_force	,	F_854
TRANS_INTERLACE_MASK	,	V_245
IS_CHERRYVIEW	,	F_20
"applying pipe a force quirk\n"	,	L_254
TRANS_DP_CTL	,	F_100
PORT_CLK_SEL_WRPLL1	,	V_890
PORT_CLK_SEL_WRPLL2	,	V_892
DPIO_CHV_FRAC_DIV_EN	,	V_703
intel_panel_init_backlight_funcs	,	F_850
PIPE_LINK_M2	,	F_491
PIPE_LINK_M1	,	F_487
"IBX PCH dp port still using transcoder B\n"	,	L_32
MI_DISPLAY_FLIP	,	V_994
found	,	V_80
SDEISR	,	V_119
BUG	,	F_138
pos	,	V_492
"encoder's stage crtc doesn't match current crtc\n"	,	L_191
lpt_program_iclkip	,	F_291
PLANE_C	,	V_1003
I915_HI_DISPBASE	,	F_683
intel_limits_g4x_hdmi	,	V_54
intel_enable_gt_powersave	,	F_868
DREF_SSC_SOURCE_MASK	,	V_175
i915_gem_obj_ggtt_offset	,	F_212
"crtc has no fb, will flip\n"	,	L_219
release_fb	,	V_948
SPRCTL	,	F_89
M1_N1	,	V_516
GEN3_SDVOC	,	V_1188
GEN3_SDVOB	,	V_1187
ppm	,	V_87
drm_mode_crtc_set_gamma_size	,	F_804
SDE_PORTC_HOTPLUG_CPT	,	V_117
PIPE_LINK_N2	,	F_492
LCPLL_POWER_DOWN_ALLOW	,	V_873
check_digital_port_conflicts	,	F_713
out_unref_obj	,	V_346
FDI_TX_CTL	,	F_64
intel_limits_pineview_sdvo	,	V_59
intel_limits_g4x_dual_channel_lvds	,	V_50
i9xx_pfit_enable	,	F_392
PIPE_LINK_N1	,	F_488
PCH_DPLL	,	F_765
dmi_system_id	,	V_1207
div_u64	,	F_36
intel_ddi_set_vc_payload_alloc	,	F_381
DISPLAY_PLANE_ENABLE	,	V_165
PIPE_MULT	,	F_374
divsel	,	V_443
source	,	V_1268
intel_crtc_state	,	V_31
intel_default_queue_flip	,	F_679
align	,	V_1113
err_interruptible	,	V_302
FDI_LINK_TRAIN_PATTERN_MASK_CPT	,	V_406
DRM_MODE_FLAG_PHSYNC	,	V_478
PIPE_CSC_COEFF_RV_GV	,	F_544
bestn	,	V_674
PIPE_CSC_PREOFF_HI	,	F_546
assert_fdi_rx_pll	,	F_68
VLV_DISPLAY_BASE	,	V_1180
intel_dmi_quirks	,	V_1219
intel_flush_primary_plane	,	F_165
DPLL_ID_SKL_DPLL1	,	V_885
last_read_req	,	V_1014
FORCEWAKE_ALL	,	V_874
IS_I865G	,	F_74
"crtc not active\n"	,	L_89
DPIO_CHV_PROP_COEFF_SHIFT	,	V_708
DPLL_ID_SKL_DPLL3	,	V_889
"Couldn't get view from plane state!"	,	L_52
DPLL_ID_SKL_DPLL2	,	V_887
"Unknown DPLL mode %08x in programmed "	,	L_147
clear_intel_crtc_state	,	F_714
"type: 0x%x flags: 0x%x\n"	,	L_160
KHz	,	F_454
GC_DISPLAY_CLOCK_133_MHZ_PNV	,	V_626
intel_modeset_init	,	F_869
intel_modeset_vga_set_state	,	F_907
"failed to find PLL for pipe %c\n"	,	L_116
TU_SIZE_MASK	,	V_466
intel_runtime_pm_enable_interrupts	,	F_249
FDI_COMPOSITE_SYNC	,	V_431
intel_check_cursor_plane	,	F_798
DPIO_PHY_STATUS	,	V_234
"on"	,	L_11
"PWR_WELL_CTL2: %08x\n"	,	L_280
crtc_hsync_end	,	V_741
kzalloc	,	F_444
dp_encoder_is_mst	,	V_523
save_set	,	V_1102
intel_modeset_preclose	,	F_914
fail_unlock	,	V_942
intel_dp_is_edp	,	F_821
PF_FILTER_MED_3x3	,	V_494
intel_crtc_to_shared_dpll	,	F_59
DRM_FORMAT_ABGR2101010	,	V_361
has_ck505	,	V_790
fb_format_modifier	,	V_269
vdisplay	,	V_745
FDI_MPHY_IOSFSB_RESET_STATUS	,	V_804
"Unsupported fb modifier 0x%llx!\n"	,	L_246
rotation	,	V_286
start	,	V_930
vlv_cck_read	,	F_57
hsync	,	V_974
PFI_CREDIT	,	F_418
SOUTH_CHICKEN2	,	V_802
SOUTH_CHICKEN1	,	V_463
DRM_FORMAT_XBGR2101010	,	V_324
PS_WIN_SZ	,	F_332
"Timed out waiting for IPS disable\n"	,	L_79
PORT_TRANS_SEL_MASK	,	V_190
get_initial_plane_config	,	V_1202
IPS_ENABLE	,	V_506
intel_crtc	,	V_28
ddi_pll_sel	,	V_880
flip_queued_req	,	V_980
mmio_flip	,	V_1018
intel_crtc_set_config	,	F_762
"CPU transcoder: %c\n"	,	L_295
intel_limits_ironlake_dual_lvds	,	V_46
dotclock	,	V_1083
drm_plane_cleanup	,	F_790
"swapping pipes &amp; planes for FBC\n"	,	L_237
"unsupported pixel format: %s\n"	,	L_252
intel_init_audio	,	F_872
"LCPLL not locked yet\n"	,	L_134
__intel_ring_advance	,	F_658
INTEL_FRONTBUFFER_SPRITE	,	F_777
intel_is_dual_link_lvds	,	F_15
drm_encoder_cleanup	,	F_440
intel_set_mode	,	F_617
old_obj	,	V_1108
VSYNC	,	F_310
MI_NOOP	,	V_993
compute_config	,	V_1051
"fdi link B uses too many lanes to enable link C\n"	,	L_96
drm_vblank_count	,	F_687
"SPLL enabled\n"	,	L_120
"WRPLL2 enabled\n"	,	L_122
haswell_set_pipeconf	,	F_375
hw_entry	,	V_1074
DRM_DEBUG_DRIVER	,	F_141
"intel fb init failed\n"	,	L_53
DPIO_CHV_S1_DIV_SHIFT	,	V_696
destroy	,	V_952
"PCH PWM1 enabled\n"	,	L_126
intel_user_framebuffer_create	,	F_842
intel_engine_cs	,	V_293
i9xx_enable_pll	,	F_132
skylake_pfit_disable	,	F_383
"PLL state assertion failure (expected %s, current %s)\n"	,	L_13
connection_mutex	,	V_941
old_state	,	V_1114
intel_rotation_info	,	V_282
drm_calc_timestamping_constants	,	F_749
assert_pll_enabled	,	F_162
primary	,	V_91
intel_get_crtc_for_pipe	,	F_450
DP_PIPE_MASK_CHV	,	V_183
ibx_pch_dpll_init	,	F_771
ibx_pch_dpll_get_hw_state	,	F_764
vlv_enable_pll	,	F_116
dport	,	V_228
hsw_compute_ips_config	,	F_457
DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE	,	V_706
num_crtc	,	V_1095
DISPPLANE_SEL_PIPE_SHIFT	,	V_168
CHV_CANVAS	,	F_424
GC_DISPLAY_CLOCK_444_MHZ_PNV	,	V_624
PORT_CLK_SEL	,	F_587
"m1 &lt;= m2\n"	,	L_5
PF_ENABLE	,	V_493
CURSOR_X_SHIFT	,	V_925
intel_limits_g4x_sdvo	,	V_56
ironlake_needs_fb_cb_tune	,	F_555
intel_helper_funcs	,	V_1153
tiling_mode	,	V_304
"FDI_RX_IIR 0x%x\n"	,	L_55
INTEL_FRONTBUFFER_PRIMARY	,	F_213
DSPFREQSTAT_MASK	,	V_564
intel_connector_dpms	,	F_446
atomic_update	,	V_1016
intel_primary_formats_gen2	,	V_1139
intel_runtime_pm_disable_interrupts	,	F_248
DP_PIPEB_SELECT	,	V_194
clip	,	V_1119
intel_primary_formats_gen4	,	V_1140
pixel_bytes	,	V_271
load_detect_mode	,	V_951
pch_transcoder	,	V_256
intel_link_compute_m_n	,	F_456
"active encoder's pipe doesn't match"	,	L_198
cursor_y	,	V_922
i915_disable_vga	,	F_861
cursor_x	,	V_921
IS_BROADWATER	,	F_186
PLANE_CTL_TILED_LINEAR	,	V_839
SDVO_PIPE_SEL_MASK_CHV	,	V_187
PIPECONF_DITHER_TYPE_SP	,	V_754
DPLL_MD_UDI_MULTIPLIER_MASK	,	V_784
i915_gem_alloc_object	,	F_606
atomic_dec	,	F_641
enabled_crtcs	,	V_1081
PLANE_B	,	V_358
SUPPORTS_INTEGRATED_DP	,	F_828
PLANE_A	,	V_1000
SBI_SSCCTL6	,	V_449
DPIO_P1_SHIFT	,	V_684
format	,	V_310
intel_modeset_pipe_config	,	F_715
check_crtc_state	,	F_738
intel_fb_pitch_limit	,	F_838
vlv_update_cdclk	,	F_405
HAS_FBC	,	F_793
enable_ips	,	V_614
done	,	V_1086
intel_pipe_to_cpu_transcoder	,	F_40
DSPFREQSTAT_SHIFT	,	V_565
alt_name	,	T_7
intel_initial_plane_config	,	V_332
"[ENCODER:%d:%s] manually disabled\n"	,	L_267
check_encoder_cloning	,	F_712
i845_update_cursor	,	F_590
enabled_power_domains	,	V_551
pipe_to_crtc_mapping	,	V_97
LVDS_BORDER_ENABLE	,	V_774
INTEL_PCH_TYPE	,	F_558
kmemdup	,	F_325
intel_modeset_init_hw	,	F_250
gmch_pfit	,	V_526
p2_fast	,	V_75
mappable_base	,	V_1244
intel_mark_page_flip_active	,	F_651
intel_check_plane_mapping	,	F_876
fdi_link_train	,	V_467
htotal	,	V_746
for_each_intel_encoder	,	F_531
DISPPLANE_BGRX888	,	V_317
post_enable_primary	,	V_1132
lpt_disable_clkout_dp	,	F_536
CURSIZE	,	V_914
DPLL_PORTD_READY_MASK	,	V_233
pipe_dsl_stopped	,	F_41
ironlake_get_pfit_config	,	F_565
DDI_BUF_CTL_A	,	V_1171
DSPFREQGUAR_MASK_CHV	,	V_572
intel_mmio_flip	,	V_1019
target_freq	,	V_82
assert_cursor	,	F_72
FP_M2_DIV_MASK	,	V_963
"Couldn't release load detect pipe.\n"	,	L_146
temp	,	V_402
ddb	,	V_1072
vlv_clock	,	F_8
intel_encoder_dpms	,	F_441
GC_LOW_FREQUENCY_ENABLE	,	V_628
DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW	,	V_964
refclk	,	V_18
rotation_info	,	V_284
WARN_ON	,	F_3
INTEL_OUTPUT_DP_MST	,	V_542
SFUSE_STRAP	,	V_1174
g4x_flip_count_after_eq	,	F_646
for_each_plane	,	F_734
round_down	,	F_200
min_t	,	F_472
intel_crtc_compute_config	,	F_458
PIPECONF_PROGRESSIVE	,	V_761
funcs	,	V_495
intel_crtc_destroy	,	F_634
pending_flip_queue	,	V_439
connectors	,	V_40
"%s\n"	,	L_207
DPIO_CHV_P2_DIV_SHIFT	,	V_698
intel_ring_cacheline_align	,	F_664
ident	,	V_1208
TRANS_DP_PORT_SEL_NONE	,	V_525
stride	,	V_342
den	,	V_638
gmch_ctrl	,	V_1255
PS_WIN_POS	,	F_331
skl_ddb_get_hw_state	,	F_733
i9xx_find_best_dpll	,	F_30
assert_dsi_pll_enabled	,	F_161
dev	,	V_10
SUPPORTS_TV	,	F_830
i9xx_check_fifo_underruns	,	F_426
PLL_REF_INPUT_DREFCLK	,	V_730
intel_ddi_pll_init	,	F_773
connector_states	,	V_41
SKL_DPLL0	,	V_881
SKL_DPLL2	,	V_886
DERRMR	,	V_1007
SKL_DPLL1	,	V_884
intel_limit_t	,	T_3
dpio_lock	,	V_124
drm_framebuffer_init	,	F_841
SKL_DPLL3	,	V_888
ARRAY_SIZE	,	F_277
intel_fuzzy_clock_check	,	F_724
intel_release_load_detect_pipe	,	F_620
drm_mode_equal	,	F_758
FDI_LINK_TRAIN_VOL_EMP_MASK	,	V_421
IS_HASWELL	,	F_225
intel_crtc_update_dpms	,	F_436
assert_shared_dpll_disabled	,	F_142
active	,	V_90
intel_crtc_funcs	,	V_1152
"m1 out of range\n"	,	L_4
intel_update_primary_planes	,	F_241
DSPPOS	,	F_216
intel_update_pipe_size	,	F_261
bestm2_frac	,	V_694
domain	,	V_549
FP_N_PINEVIEW_DIV_MASK	,	V_958
"cpu_transcoder: %c\n"	,	L_162
busaddr	,	V_1150
i915_gem_obj_ggtt_offset_view	,	F_229
for_each_intel_crtc	,	F_131
"enabling %s\n"	,	L_42
drm_plane	,	V_261
DPLL_DAC_SERIAL_P2_CLOCK_DIV_5	,	V_722
"[CRTC:%d]\n"	,	L_199
pci_read_config_word	,	F_465
PLL_LOAD_PULSE_PHASE_SHIFT	,	V_726
DRM_FORMAT_UYVY	,	V_1196
""	,	L_262
drm_format_plane_cpp	,	F_176
"FDI train 1 fail!\n"	,	L_57
LCPLL_PLL_LOCK	,	V_870
hdisplay	,	V_617
i915_redisable_vga_power_on	,	F_880
assert_pch_ports_disabled	,	F_113
pixel_size	,	V_353
"cursor cannot be tiled\n"	,	L_236
reg_val	,	V_661
encoder_type	,	V_1077
IS_GEN2	,	F_22
i915_get_display_clock_speed	,	F_462
ironlake_fdi_link_train	,	F_268
IS_GEN8	,	F_663
IS_GEN7	,	F_566
wait_for	,	F_47
IS_GEN9	,	F_884
IS_GEN3	,	F_873
IS_GEN6	,	F_275
IS_GEN5	,	F_7
subsystem_device	,	V_1217
"%d display pipe%s available.\n"	,	L_260
"  SIZE: %08x\n"	,	L_288
lpt_enable_pch_transcoder	,	F_153
DRM_FORMAT_ARGB2101010	,	V_360
msb_divisor_value	,	V_455
INTEL_OUTPUT_LVDS	,	V_44
SNB_GMCH_CTRL	,	V_1253
num_shared_dpll	,	V_485
vblank	,	V_1273
drm_modeset_unlock_all	,	F_255
intel_dotclock_calculate	,	F_624
crtc_vblank_start	,	V_742
vsync_end	,	V_750
SBI_MPHY	,	V_805
"flip queue: crtc already busy\n"	,	L_154
intel_plane	,	V_369
"Unknown pnv display core clock 0x%04x\n"	,	L_99
ironlake_crtc_off	,	F_391
intel_display_power_domain	,	V_532
match_clock	,	V_72
pending_flip_obj	,	V_441
drm_crtc_cleanup	,	F_636
assert_vblank_disabled	,	F_91
SR01	,	V_1224
intel_prepare_ddi	,	F_581
plane_name	,	F_81
valleyview_get_vco	,	F_404
is_dsi	,	V_589
vlv_dpio_read	,	F_127
PLANE_SURF	,	F_231
INTEL_FLIP_COMPLETE	,	V_981
i915_gem_object_finish_gpu	,	F_257
pre_pll_enable	,	V_591
valid_fb	,	V_348
phaseinc	,	V_444
SFUSE_STRAP_DDIB_DETECTED	,	V_1175
"128-bit pixels are not supported for display!"	,	L_49
lvds_downclock_avail	,	V_769
PCH_TRANS_LINK_M1	,	F_484
info	,	V_283
intel_crtc_enable_planes	,	F_354
IS_SKYLAKE	,	F_378
drm_object_attach_property	,	F_796
i915_gem_track_fb	,	F_696
DRM_MODE_FLAG_NHSYNC	,	V_1047
SPLL_CTL	,	V_845
count	,	V_217
best_clock	,	V_73
"unsupported depth\n"	,	L_158
intel_plane_state	,	V_497
link_m_n_set	,	V_665
link_freq	,	V_971
vga_get_uninterruptible	,	F_863
INTEL_PCH_LPT_LP_DEVICE_ID_TYPE	,	V_809
pch_pfit	,	V_400
final	,	V_786
to_intel_connector	,	F_612
haswell_get_pipe_config	,	F_589
assert_fdi_tx_disabled	,	F_155
gcfgc	,	V_618
intel_plane_destroy	,	F_789
FDI_FE_ERRC_ENABLE	,	V_410
TRANS_LEGACY_INTERLACED_ILK	,	V_248
ibx_pch_dpll_names	,	V_1105
PLANE_CTL_ALPHA_MASK	,	V_837
INTEL_REVID	,	F_819
"plane %c assertion failure, should be off on pipe %c but is still active\n"	,	L_26
FDI_RX_CHICKEN	,	F_271
TRANS_DP_ENH_FRAMING	,	V_476
i9xx_crtc_enable	,	F_430
DISPLAY_FREQUENCY_VALUES	,	V_568
intel_gen4_queue_flip	,	F_660
"%sabling fdi C rx\n"	,	L_69
chv_clock	,	F_26
cancel_work_sync	,	F_635
alpha	,	V_326
assert_pch_transcoder_disabled	,	F_97
retry	,	V_420
assert_fdi_tx_enabled	,	F_150
ironlake_fdi_compute_config	,	F_452
"FDI_RX_IIR before link train 0x%x\n"	,	L_62
i865_get_display_clock_speed	,	F_467
plane_bpp	,	V_1046
crtc_vsync_end	,	V_744
intel_disable_primary_hw_plane	,	F_172
pre_enable	,	V_518
prefer_shadow	,	V_1231
best_error_ppm	,	V_84
valleyview_set_cdclk	,	F_407
HAS_DDI	,	F_62
intel_frontbuffer_flip	,	F_357
ironlake_fdi_pll_disable	,	F_279
PFI_CREDIT_RESEND	,	V_586
SDVO_PIPE_SEL	,	F_105
intel_crtc_dpms_overlay	,	F_352
PCH_TRANS_LINK_N1	,	F_485
VGA_SR_DATA	,	V_1226
PCI_ANY_ID	,	V_1216
save_connector_encoders	,	V_1092
intel_limits_chv	,	V_60
intel_wait_for_vblank	,	F_171
intel_atomic_get_crtc_state	,	F_716
"downclocking LVDS\n"	,	L_149
enable_execlists	,	V_1013
ENOMEM	,	V_489
PFIT_PIPE_MASK	,	V_771
skylake_get_initial_plane_config	,	F_564
intel_prepare_page_flip	,	F_239
GC_DISPLAY_CLOCK_267_MHZ_PNV	,	V_622
compute_baseline_pipe_bpp	,	F_705
cursor_cntl	,	V_910
shared_dpll	,	V_128
trans_edp_pipe	,	V_898
"pipe %c sprite %c init failed: %d\n"	,	L_263
tiles	,	V_308
atomic_duplicate_state	,	V_496
hook	,	V_1218
TRANS_DDI_EDP_INPUT_B_ONOFF	,	V_902
vtot	,	V_975
"pipe_off wait timed out\n"	,	L_10
"CPU PWM2 enabled\n"	,	L_125
intel_limits_i8xx_dac	,	V_66
intel_commit_cursor_plane	,	F_800
pitch	,	V_288
intel_get_pipe_from_crtc_id	,	F_809
m_n	,	V_646
IS_G33	,	F_518
"Failed to write to D_COMP\n"	,	L_130
intel_iommu_gfx_mapped	,	V_267
drm_modeset_unlock	,	F_243
has_vga	,	V_815
intel_crt_init	,	F_818
get_crtc_power_domains	,	F_398
"enabling CxSR downclocking\n"	,	L_102
hsw_disable_ips	,	F_346
encoder	,	V_6
PCH_TRANS_HSYNC	,	F_303
DSPSTRIDE	,	F_221
intel_ddi_init	,	F_820
DPIO_ENABLE_CALIBRATION	,	V_690
dpms_property	,	V_1056
intel_cursor_plane_create	,	F_801
plane_bit	,	V_998
DPLL_FPA1_P1_POST_DIV_SHIFT	,	V_721
PCH_RAWCLK_FREQ	,	V_14
intel_fb	,	V_778
best_encoder	,	V_42
hpllcc	,	V_631
intel_plane_init	,	F_874
MI_DISPLAY_FLIP_IVB_PLANE_B	,	V_1002
MI_DISPLAY_FLIP_IVB_PLANE_A	,	V_1001
DRM_PLANE_TYPE_PRIMARY	,	V_1109
vga_put	,	F_866
MI_DISPLAY_FLIP_IVB_PLANE_C	,	V_1004
dot	,	V_27
has_infoframe	,	V_1040
vlv_crtc_clock_get	,	F_525
"FDI train done.\n"	,	L_61
"Y tiling bo slipped through, driver bug!\n"	,	L_51
file	,	V_1157
i915_gem_request_get_ring	,	F_669
intel_cursor_formats	,	V_1151
modeset_pipes	,	V_1052
cursor_addr	,	V_923
SDVO_PIPE_SEL_MASK	,	V_188
DISPLAY_FREQUENCY_STATUS	,	V_569
max	,	V_70
"disabling CxSR downclocking\n"	,	L_103
HSW_BLC_PWM2_CTL	,	V_854
drm_connector_state	,	V_35
ironlake_get_refclk	,	F_539
"Num Pipes: %d\n"	,	L_279
intel_digital_port	,	V_107
DISPPLANE_GAMMA_ENABLE	,	V_354
DRM_FORMAT_ARGB1555	,	V_359
drm_mode_legacy_fb_format	,	F_607
sw_ddb	,	V_1069
"CPU PWM1 enabled\n"	,	L_124
LCPLL_PLL_DISABLE	,	V_869
TRANS_DDI_EDP_INPUT_C_ONOFF	,	V_903
PCH_LP_PARTITION_LEVEL_DISABLE	,	V_877
__work	,	V_979
DPLL_MODE_MASK	,	V_966
intel_queue_mmio_flip	,	F_677
QUIRK_LVDS_SSC_DISABLE	,	V_655
crtc_enable	,	V_595
vsync_start	,	V_749
intel_limits_pineview_lvds	,	V_58
"encoder active on the wrong pipe\n"	,	L_90
flip_queued_vblank	,	V_1025
err_unpin	,	V_303
"active crtc, but not enabled in sw tracking\n"	,	L_200
i915_gem_request_completed	,	F_681
is_crtc_connector_off	,	F_756
SBI_DBUFF0	,	V_813
SDVO_PIPE_B_SELECT	,	V_195
intel_display_capture_error_state	,	F_909
DVS_ENABLE	,	V_173
framebuffer_references	,	V_1190
intel_clock_t	,	T_2
intel_framebuffer_create_for_mode	,	F_605
pipe_from_crtc_id	,	V_1159
filp	,	V_1200
"pll active crtcs mismatch (expected %i, found %i)\n"	,	L_212
FDI_BC_BIFURCATION_SELECT	,	V_464
VGA_SR_INDEX	,	V_1225
clear_pipes	,	V_486
haswell_crtc_disable	,	F_387
intel_ddi_fdi_disable	,	F_390
intel_quirks	,	V_1211
ADPA_DAC_ENABLE	,	V_192
SBI_SSCDIVINTPHASE_DIR	,	F_295
MI_STORE_REGISTER_MEM_GEN8	,	F_666
cleanup	,	V_488
drm_plane_helper_add	,	F_797
intel_connector_attach_encoder	,	F_905
position	,	V_1265
ironlake_update_primary_plane	,	F_224
LVDS_PORT_EN	,	V_189
disabled_planes	,	V_1129
update_state_fb	,	F_206
__intel_set_mode	,	F_747
"PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n"	,	L_31
compute_m_n	,	F_471
INTEL_FLIP_PENDING	,	V_987
dst	,	V_1117
WARN_ON_ONCE	,	F_35
dp_m2_n2	,	V_667
tmp_crtc	,	V_1054
has_active_crtc	,	V_1249
PIPE_DATA_M_G4X	,	F_493
intel_dmi_reverse_brightness	,	F_858
IS_G4X	,	F_18
dpll_hw_state	,	V_211
can_ssc	,	V_791
atomic_inc_not_zero	,	F_650
check_shared_dpll_state	,	F_739
has_dp_encoder	,	V_471
subsystem_vendor	,	V_1215
max_downscale	,	V_1137
"plane %c assertion failure (expected %s, current %s)\n"	,	L_24
drm_mode_create_rotation_property	,	F_795
unregister	,	V_1252
clock_limit	,	V_615
MI_DISPLAY_FLIP_I915	,	V_995
GC_DISPLAY_CLOCK_190_200_MHZ	,	V_630
POWER_DOMAIN_PORT_DDI_C_4_LANES	,	V_536
container_of	,	F_638
SBI_SSCCTL_DISABLE	,	V_451
drm_file	,	V_1156
with_spread	,	V_806
DISPLAY_RATE_SELECT_FPA1	,	V_955
intel_encoder_destroy	,	F_439
drm_atomic_state_alloc	,	F_613
FDI_RX_ENHANCE_FRAME_ENABLE	,	V_408
VGA_DISP_DISABLE	,	V_1227
has_edp_a	,	F_812
vlv_cck_write	,	F_410
"FDI train 1 done.\n"	,	L_56
FUSE_STRAP	,	V_1167
pixel_format	,	V_268
"IRQs enabled\n"	,	L_129
intel_crtc_gamma_set	,	F_597
intel_encoder_clones	,	F_811
__intel_display_power_is_enabled	,	F_910
SBI_ICLK	,	V_450
GEN2_CURSOR_HEIGHT	,	V_1239
hsw_crtc_supports_ips	,	F_370
fdi_m_n	,	V_517
crtc_clock	,	V_95
height	,	V_276
pipe_domains	,	V_547
"encoder-&gt;connectors_active not set\n"	,	L_86
drm_atomic_state_clear	,	F_763
ret_n	,	V_641
"unknown pipe linked to edp transcoder\n"	,	L_138
"[ENCODER:%d:%s]\n"	,	L_190
check_connector_state	,	F_736
dpio_val	,	V_695
intel_ring_emit	,	F_656
DPLL_CTRL1	,	V_882
to_intel_encoder	,	F_13
ret_m	,	V_640
valleyview_modeset_global_resources	,	F_419
intel_dump_pipe_config	,	F_707
connectors_active	,	V_596
PIPEMISC_DITHER_10_BPC	,	V_824
ivybridge_update_fdi_bc_bifurcation	,	F_314
DPLL_CTRL2	,	V_879
flip_mask	,	V_989
skl_hw	,	V_1071
i9xx_get_pfit_config	,	F_524
DPLL_ID_WRPLL1	,	V_891
DPIO_CHV_FEEDFWD_GAIN_MASK	,	V_702
DPLL_ID_WRPLL2	,	V_893
can_scale	,	V_1136
intel_g4x_limit	,	F_16
PIPECONF_INTERLACE_MASK	,	V_246
min	,	V_69
vlv_bunit_read	,	F_411
PCH_TRANS_DATA_M1	,	F_481
coeff	,	V_817
DISPPLANE_BGRX565	,	V_315
intel_ddi_disable_transcoder_func	,	F_388
dpms_mode	,	V_943
ironlake_crtc_enable	,	F_361
stat	,	V_1269
drm_framebuffer_reference	,	F_208
IS_VALLEYVIEW	,	F_21
CURSOR_GAMMA_ENABLE	,	V_908
port_to_power_domain	,	F_394
drm_i915_private	,	V_11
connected_sink_compute_bpp	,	F_704
"ips: %i\n"	,	L_176
kcalloc	,	F_754
SUPPORTS_DIGITAL_OUTPUTS	,	F_826
PLANE_CTL_FORMAT_MASK	,	V_836
vlv_disable_pll	,	F_135
CURSOR_FORMAT_ARGB	,	V_909
"[CRTC:%d] [FB:%d] #connectors=%d (x y) (%i %i)\n"	,	L_229
i9xx_get_initial_plane_config	,	F_526
intel_tile_height	,	F_175
DPLLB_LVDS_P2_CLOCK_DIV_7	,	V_723
PCH_TRANSCONF	,	F_98
DSPSIZE	,	F_215
"rejecting conflicting digital port configuration\n"	,	L_179
current_config	,	V_1060
"sprite %c assertion failure, should be off on pipe %c but is still active\n"	,	L_28
intel_modeset_compute_config	,	F_743
DISPPLANE_BGRX555	,	V_313
"encoder not enabled\n"	,	L_87
"Using SSC on panel\n"	,	L_108
irq_lock	,	V_386
DPLL_ID_PRIVATE	,	V_482
"%s assertion failure (expected %s, current %s)\n"	,	L_16
num_formats	,	V_1135
intel_limit	,	F_17
intel_mmio_flip_work_func	,	F_675
cloneable	,	V_1041
POWER_DOMAIN_PORT_DDI_D_4_LANES	,	V_537
intel_check_page_flip	,	F_684
"mode set failed: pipe %c stuck\n"	,	L_77
drm_mode_debug_printmodeline	,	F_709
FDI_DP_PORT_WIDTH_MASK	,	V_414
DPIO_N_SHIFT	,	V_686
quirk_invert_brightness	,	F_856
intel_output_type	,	V_30
assert_sprites_disabled	,	F_84
PAGE_ALIGN	,	F_604
"applying backlight present quirk\n"	,	L_258
intel_display_power_is_enabled	,	F_77
I915_TILING_NONE	,	V_306
vsync	,	V_976
"No Y tiling for legacy addfb\n"	,	L_244
drm_atomic_state	,	V_33
intel_overlay_switch_off	,	F_353
new_encoder	,	V_947
FDI_LINK_TRAIN_PATTERN_1_CPT	,	V_425
"[CONNECTOR:%d:%s] checking for sink bpp constrains\n"	,	L_155
PRIMSIZE	,	F_217
intel_uncore_forcewake_get	,	F_577
CHV_HDMID	,	V_1185
intel_user_framebuffer_destroy	,	F_834
intel_dp_set_m_n	,	F_362
intel_connector_alloc	,	F_445
PCH_TRANS_DATA_N1	,	F_483
i9xx_crtc_disable	,	F_432
"panel assertion failure, pipe %c regs locked\n"	,	L_21
index_mask	,	V_1163
possible_clones	,	V_1189
has_audio	,	V_1039
__intel_pageflip_stall_check	,	F_680
update	,	V_1148
crtc_state_copy	,	V_1088
"pipe %c assertion failure (expected %s, current %s)\n"	,	L_23
DPLL_CTRL2_DDI_CLK_SEL_MASK	,	F_585
MAX_CURSOR_HEIGHT	,	V_1241
"gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n"	,	L_172
SDE_PORTC_HOTPLUG	,	V_113
dpll_ctl1	,	V_878
mask	,	V_545
skl_ddb_entry	,	V_1073
active_crtcs	,	V_1082
hblank	,	V_1272
LCPLL_CD_SOURCE_FCLK	,	V_867
intel_dsi_init	,	F_825
hpll_freq	,	V_552
DPLL_VGA_MODE_DIS	,	V_670
PCH_TRANS_HBLANK	,	F_301
intel_fbdev_output_poll_changed	,	F_845
pitch_limit	,	V_1192
flush_workqueue	,	F_692
intel_set_memory_cxsr	,	F_433
fb_bits	,	V_1125
"pitch (%d) must be at least %u byte aligned\n"	,	L_247
LPT_TRANSCONF	,	V_255
wake_up_all	,	F_285
PIPE_CSC_COEFF_RU_GU	,	F_542
page_flip_completed	,	F_282
base	,	V_8
quirks	,	V_160
"audio: %i, infoframes: %i\n"	,	L_167
IS_IVYBRIDGE	,	F_267
tracked_pipe	,	V_1076
vlv_punit_write	,	F_409
SBI_GEN0	,	V_812
PIPE_LINK_N_G4X	,	F_496
ironlake_pfit_enable	,	F_333
_CHV_CMN_DW1_CH1	,	V_225
enable	,	V_240
DISPPLANE_RGBX101010	,	V_323
PIPEMISC_DITHER_12_BPC	,	V_825
D_COMP_BDW	,	V_862
"failed to restore config after modeset failure\n"	,	L_232
dpms	,	V_600
PCH_PP_CONTROL	,	V_145
drm_for_each_legacy_plane	,	F_336
val	,	V_121
dpll	,	V_67
i915	,	V_396
work	,	V_437
assert_pch_dp_disabled	,	F_111
PIPE_DATA_M2	,	F_489
PIPE_DATA_M1	,	F_317
fail	,	V_950
SBI_SSCCTL_PATHALT	,	V_811
intel_prepare_reset	,	F_244
intel_ironlake_limit	,	F_14
FP_M2_PINEVIEW_DIV_MASK	,	V_960
WARN_ONCE	,	F_177
intel_connector_get_hw_state	,	F_448
DSL_LINEMASK_GEN3	,	V_104
ENODEV	,	V_1005
intel_plane_helper_funcs	,	V_1143
PIPE_DATA_N1	,	F_486
page_flip_finished	,	F_647
"Using SSC on eDP\n"	,	L_109
BLC_PWM_CPU_CTL2	,	V_852
flip_count	,	V_986
I915_READ	,	F_5
bestm1	,	V_675
mutex	,	V_384
vbt	,	V_653
PIPE_DATA_N2	,	F_490
bestm2	,	V_676
DPIO_PHY_IOSF_PORT	,	F_115
"FDI TX PLL assertion failure, should be active but is disabled\n"	,	L_19
intel_begin_crtc_commit	,	F_783
POWER_DOMAIN_PIPE	,	F_399
intel_limits_ironlake_dual_lvds_100m	,	V_45
BLM_PCH_PWM_ENABLE	,	V_856
needs_recompute	,	V_610
haswell_get_ddi_pll	,	F_586
update_plane	,	V_1089
intel_panel_destroy_backlight	,	F_892
iclk_pi_range	,	V_453
DSPTILEOFF	,	F_222
event	,	V_438
vco	,	V_26
CHV_PLL_DW9	,	F_510
ips_enabled	,	V_501
CHV_PLL_DW8	,	F_512
"pipe bpp: %i, dithering: %i\n"	,	L_163
assert_cursor_disabled	,	F_159
EDEADLK	,	V_953
CCK_DISPLAY_CLOCK_CONTROL	,	V_567
CHV_PLL_DW6	,	F_511
drm_send_vblank_event	,	F_284
CHV_PLL_DW1	,	F_507
CHV_PLL_DW0	,	F_506
intel_commit_primary_plane	,	F_782
CHV_PLL_DW3	,	F_509
CHV_PLL_DW2	,	F_508
DRM_FORMAT_YUYV	,	V_1195
drm_atomic_state_free	,	F_618
drm_framebuffer_cleanup	,	F_835
intel_dvo_init	,	F_829
FDI_LINK_TRAIN_PATTERN_2_IVB	,	V_432
DRM_FORMAT_XRGB2101010	,	V_322
udelay	,	F_122
DRM_FORMAT_XBGR8888	,	V_320
vsyncshift	,	V_735
MI_SRM_LRM_GLOBAL_GTT	,	V_1011
intel_init_display	,	F_846
PCH_TRANS_VBLANK	,	F_307
FDI_RX_TP1_TO_TP2_48	,	V_423
hsw_disable_lcpll	,	F_574
"clamping display bpp (was %d) to EDID reported max of %d\n"	,	L_156
DSL_LINEMASK_GEN2	,	V_103
intel_modeset_update_state	,	F_722
"pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n"	,	L_117
"  TILEOFF: %08x\n"	,	L_292
DREF_CPU_SOURCE_OUTPUT_MASK	,	V_795
atomic_inc	,	F_694
assert_planes_disabled	,	F_82
LCPLL_CTL	,	V_866
intel_dpll_id	,	V_483
"n out of range\n"	,	L_1
"failed to write control word\n"	,	L_278
"transcoder assertion failed, should be off on pipe %c but is still active\n"	,	L_30
drm_helper_move_panel_connectors_to_head	,	F_833
enc_to_dig_port	,	F_396
ironlake_init_pch_refclk	,	F_530
"only 2 lanes on haswell, required: %i lanes\n"	,	L_93
IS_I945G	,	F_516
intel_get_pipe_timings	,	F_520
evade	,	V_1131
i9xx_update_pll_dividers	,	F_477
TRANS_DP_SYNC_MASK	,	V_473
BCLRPAT	,	F_393
bw_constrained	,	V_612
need_vtd_wa	,	F_173
DSPOFFSET	,	F_226
PIPE_CONFIG_QUIRK_INHERITED_MODE	,	V_1063
"encoder's active_connectors set, but no crtc\n"	,	L_192
offset	,	V_309
bestp1	,	V_677
TRANS_INTERLACED	,	V_249
bestp2	,	V_678
"PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n"	,	L_33
PTR_ERR	,	F_616
i9xx_update_cursor	,	F_593
drm_i915_error_state_buf	,	V_1274
intel_crtc_wait_for_pending_flips	,	F_288
__intel_framebuffer_create	,	F_598
intel_get_load_detect_pipe	,	F_610
CURCNTR	,	F_75
hsw_restore_lcpll	,	F_576
LVDS	,	V_153
intel_update_watermarks	,	F_368
__intel_set_mode_setup_plls	,	F_746
schedule_work	,	F_678
TRANS_ENABLE	,	V_178
htot	,	V_973
vlv_dpio_write	,	F_129
drm_crtc_init_with_planes	,	F_803
TRANS_CHICKEN2	,	F_152
intel_limits_g4x_single_channel_lvds	,	V_51
TRANS_DP_VSYNC_ACTIVE_HIGH	,	V_481
drm_gem_object_lookup	,	F_844
FDI_RX_ENABLE	,	V_137
FDI_LINK_TRAIN_400MV_0DB_SNB_B	,	V_422
crtc_it	,	V_519
"  ADDR: %08x\n"	,	L_290
DSI_PLL_VCO_EN	,	V_126
PLANE_CTL_ALPHA_SW_PREMULTIPLY	,	V_375
ironlake_get_fdi_m_n_config	,	F_562
PIXCLK_GATE_GATE	,	V_448
plane_state	,	V_281
intel_frontbuffer_flip_complete	,	F_640
sw_entry	,	V_1075
inb	,	F_865
"failed to alloc fb\n"	,	L_105
VLV_REF_DW13	,	V_662
GC_CLOCK_133_200	,	V_633
PIPEMISC	,	F_553
PCH_HDMIC	,	V_204
PCH_HDMIB	,	V_203
PIPECONF_12BPC	,	V_816
PCH_HDMID	,	V_205
"probing SDVOC\n"	,	L_241
"[CRTC:%d] hw state adjusted, was %s, now %s\n"	,	L_265
DIV_ROUND_CLOSEST_ULL	,	F_27
intel_hdmi_init	,	F_824
wrpll	,	V_1064
"CRTC fixup failed\n"	,	L_181
"PCH VGA enabled on transcoder %c, should be disabled\n"	,	L_35
crtc_id	,	V_1161
TRANS_DDI_FUNC_CTL	,	F_63
intel_hpd_init	,	F_254
crtc_mask	,	V_235
cfgcr2	,	V_1066
cfgcr1	,	V_1065
assert_can_disable_lcpll	,	F_570
unpin_work	,	V_394
i9xx_crtc_compute_clock	,	F_523
intel_shared_dpll_abort_config	,	F_327
intel_set_pipe_timings	,	F_363
new_enabled	,	V_578
check_encoder_state	,	F_737
fbdev	,	V_933
DREF_NONSPREAD_CK505_ENABLE	,	V_793
intel_ring_get_request	,	F_695
VBLANK	,	F_308
intel_update_sprite_watermarks	,	F_788
HAS_PCH_LPT	,	F_160
SDVO_ENABLE	,	V_185
mode_fits_in_fbdev	,	F_608
modeset_update_crtc_power_domains	,	F_401
quirk_pipea_force	,	F_852
drm_plane_state	,	V_280
fb_base	,	V_1242
drm_mode_set_name	,	F_626
assert_plane	,	F_79
intel_modeset_setup_hw_state	,	F_253
commit_plane	,	V_500
drm_atomic_add_affected_connectors	,	F_744
"[CONNECTOR:%d:%s] to [NOCRTC]\n"	,	L_223
update_primary_plane	,	V_264
i945_get_display_clock_speed	,	F_461
aligned_height	,	V_776
CURSOR_POS_SIGN	,	V_924
intel_crt_present	,	F_813
PIPEMISC_DITHER_ENABLE	,	V_826
force_restore	,	V_1251
GEN6_PCODE_WRITE_D_COMP	,	V_863
FDI_PLL_BIOS_0	,	V_16
haswell_crtc_compute_clock	,	F_582
CURSOR_MODE_128_ARGB_AX	,	V_917
sprite	,	V_169
tile_offset	,	V_1267
PIPESRC	,	F_262
INVALID_PIPE	,	V_1154
drm_crtc	,	V_89
WRPLL_PLL_ENABLE	,	V_848
DSPFREQGUAR_MASK	,	V_562
postoff	,	V_818
PANEL_PORT_SELECT_LVDS	,	V_148
DPLL_SSC_REF_CLOCK_CHV	,	V_221
PF_WIN_POS	,	F_264
num_connectors	,	V_38
drm_i915_gem_object	,	V_295
PCH_TRANS_VTOTAL	,	F_305
ENOENT	,	V_1162
"invalid shared fdi lane config on pipe %c: %i lanes\n"	,	L_94
PIPECONF_CXSR_DOWNCLOCK	,	V_758
PLL_P2_DIVIDE_BY_4	,	V_732
DREF_CPU_SOURCE_OUTPUT_NONSPREAD	,	V_799
"crtc timings: %d %d %d %d %d %d %d %d %d, "	,	L_159
intel_init_pch_refclk	,	F_538
intel_unregister_dsm_handler	,	F_899
cdclk	,	V_559
hw_ddb	,	V_1068
"rejecting invalid cloning configuration\n"	,	L_178
m2_n2	,	V_663
DERRMR_PIPEA_PRI_FLIP_DONE	,	V_1008
pps_mutex	,	V_1204
"crtc active state doesn't match with hw state "	,	L_203
"tiled"	,	L_249
lvds_downclock	,	V_770
red	,	V_927
FP_N_DIV_SHIFT	,	V_959
i9xx_crtc_clock_get	,	F_529
"Trying to restore without FB -&gt; disabling pipe %c\n"	,	L_228
reg	,	V_99
"encoder's enabled state mismatch "	,	L_193
finish	,	V_1144
has_hdmi_sink	,	V_1061
line2	,	V_101
drm_mode_set	,	V_1097
line1	,	V_100
req	,	V_1020
ret	,	V_298
TRANS_DP_BPC_MASK	,	V_474
pnv_get_display_clock_speed	,	F_464
intel_user_framebuffer_create_handle	,	F_836
assert_dsi_pll	,	F_55
POSTING_READ	,	F_121
ironlake_check_fdi_lanes	,	F_451
i915_vgacntrl_reg	,	F_862
wait_for_flips	,	V_1122
"pll in active use but not on in sw tracking\n"	,	L_209
LVDS_PIPE	,	F_108
DATA_LINK_M_N_MASK	,	V_639
port	,	V_108
vlv_prepare_pll	,	F_422
intel_plane_obj_offset	,	F_228
intel_display_print_error_state	,	F_912
PF_CTL	,	F_263
alignment	,	V_297
PIPECONF_FRAME_START_DELAY_MASK	,	V_1246
SDVO_PIPE_SEL_CPT	,	F_103
skylake_get_ddi_pll	,	F_584
drm_helper_mode_fill_fb_struct	,	F_840
drm_crtc_vblank_get	,	F_93
train_done	,	V_433
intel_cleanup_overlay	,	F_902
switch_to_fclk	,	V_864
pci_write_config_word	,	F_908
roundup_pow_of_two	,	F_591
intel_connector_unregister	,	F_891
drm_gem_object_reference	,	F_693
last_write_req	,	V_1021
DISPPLANE_8BPP	,	V_311
update_fbc	,	V_1126
"Unexpected PCH type %d\n"	,	L_115
kmalloc	,	F_748
flip_ready_vblank	,	V_1024
smp_rmb	,	F_283
end	,	V_931
valleyview_crtc_enable	,	F_420
"has_panel %d has_lvds %d has_ck505 %d\n"	,	L_107
"Failed to disable PCH transcoder\n"	,	L_48
sandybridge_pcode_write	,	F_344
intel_fdi_link_freq	,	F_6
i9xx_set_pipeconf	,	F_425
iclk_virtual_root_freq	,	V_452
crtc_h	,	V_907
pfit_domain	,	V_897
"Failed to enable PCH transcoder\n"	,	L_46
FP_N_DIV_MASK	,	V_962
crtc_y	,	V_1146
IS_PINEVIEW	,	F_19
intel_runtime_pm_get	,	F_188
"FDI train 2 fail!\n"	,	L_59
i8xx_update_pll	,	F_519
PLANE_CTL_PLANE_GAMMA_DISABLE	,	V_380
crtc_w	,	V_906
TRANSCODER_C	,	V_1261
PLANE_CTL_ORDER_RGBX	,	V_376
clock_set	,	V_767
DRM_DEBUG	,	F_799
crtc_x	,	V_1145
TRANSCODER_B	,	V_1260
"FDI RX state assertion failure (expected %s, current %s)\n"	,	L_18
"timed out waiting for port %c ready: 0x%08x\n"	,	L_39
PS_CTL	,	F_330
vlv_pipe_to_channel	,	F_126
use_mmio_flip	,	F_668
intel_set_mode_pipes	,	F_750
tries	,	V_411
drm_crtc_vblank_count	,	F_682
ILK_eDP_A_DISABLE	,	V_1168
haswell_mode_set_planes_workaround	,	F_372
IS_I830	,	F_133
TRANSCODER_A	,	V_252
"Encoder config failure\n"	,	L_180
CONFIG_DRM_I915_FBDEV	,	F_609
gmch_m	,	V_648
gmch_n	,	V_649
DRM_FORMAT_C8	,	V_312
POWER_DOMAIN_PORT_OTHER	,	V_538
max_width	,	V_1234
intel_find_encoder	,	F_1
HZ	,	V_442
intel_limits_ironlake_single_lvds	,	V_48
double_wide	,	V_259
CSC_MODE_YUV_TO_RGB	,	V_819
assert_plane_enabled	,	F_343
i9xx_get_pipe_config	,	F_528
drm_mode_config	,	V_939
intel_dump_crtc_timings	,	F_706
CURSOR_ROTATE_180	,	V_920
PFIT_CONTROL	,	V_528
CURBASE	,	F_594
gen6_fdi_link_train	,	F_273
"loop in pipe configuration computation\n"	,	L_182
intel_best_encoder	,	F_904
"Pipe [%d]:\n"	,	L_281
intel_modeset_update_staged_output_state	,	F_700
"[CONNECTOR:%d:%s]\n"	,	L_83
ironlake_crtc_compute_clock	,	F_557
cursor_size	,	V_912
cursor_needs_physical	,	V_1112
phasedir	,	V_446
handle	,	V_1191
wait_event_timeout	,	F_290
cherryview_set_cdclk	,	F_413
PFIT_PGM_RATIOS	,	V_530
DISPLAY_IPS_CONTROL	,	V_504
DERRMR_PIPEB_PRI_FLIP_DONE	,	V_1009
connector	,	V_3
"p out of range\n"	,	L_6
intel_cpu_transcoder_set_m_n	,	F_364
FDI_RX_MISC	,	F_274
intel_crtc_control	,	F_435
GEN2_CURSOR_WIDTH	,	V_1238
get_pipe_config	,	V_1079
intel_framebuffer_init	,	F_203
drm_crtc_get_hv_timing	,	F_718
ironlake_pch_clock_get	,	F_569
vlv_find_best_dpll	,	F_37
SBI_SSCCTL	,	V_810
haswell_get_ddi_port_state	,	F_588
GAMMA_MODE	,	F_351
num_transcoders	,	V_1270
QUIRK_INVERT_BRIGHTNESS	,	V_1205
skl_ddb_entry_equal	,	F_735
CONFIG_INTEL_IOMMU	,	F_174
err	,	V_74
drm_rect	,	V_1115
"[ENCODER:%d:%s] hw state readout: %s, pipe %c\n"	,	L_271
PIPECONF_INTERLACE_MASK_HSW	,	V_254
DPIO_K_SHIFT	,	V_687
"plane %c assertion failure, should be disabled but not\n"	,	L_25
plane_config	,	V_333
"framebuffer init failed %d\n"	,	L_253
assert_fdi_rx_pll_enabled	,	F_163
min_height	,	V_1229
PALETTE	,	F_348
cleanup_unpin	,	V_1034
"[CRTC:%d] mode restore failed, out of memory"	,	L_217
drm_plane_helper_check_update	,	F_781
hsw_enable_pc8	,	F_579
PIPESTAT	,	F_911
trans_dp_ctl	,	V_181
"cdclk change in progress\n"	,	L_98
"more active pll users than references: %i vs %i\n"	,	L_208
intel_modeset_gem_init	,	F_887
DISPPLANE_ROTATE_180	,	V_366
"Y or Yf tiling is needed for 90/270 rotation!\n"	,	L_50
"  Power: %s\n"	,	L_282
tile_rows	,	V_307
valleyview_modeset_global_pipes	,	F_416
SDE_PORTD_HOTPLUG	,	V_115
modifier	,	V_291
i915_ggtt_view_rotated	,	V_287
intel_sbi_write	,	F_292
i915_terminally_wedged	,	F_690
"enable %s (active %d, on? %d) for crtc %d\n"	,	L_41
mode	,	V_477
DSPFREQSTAT_MASK_CHV	,	V_574
intel_pipe_update_start	,	F_673
CCK_REG_DSI_PLL_CONTROL	,	V_125
gtt_offset	,	V_985
DPIO_CHV_M1_DIV_BY_2	,	V_700
is_lvds	,	V_766
drm_crtc_index	,	F_806
GC_CLOCK_100_200	,	V_634
PCH_TRANS_HTOTAL	,	F_299
i915_gem_request_assign	,	F_639
DRM_FORMAT_VYUY	,	V_1198
IPS_CTL	,	V_505
intel_display_power_get	,	F_146
domains	,	V_594
"FDI requires downspread\n"	,	L_113
DDI_INIT_DISPLAY_DETECTED	,	V_1172
crtc_disable	,	V_385
uint16_t	,	T_6
DPLL_PORTB_READY_MASK	,	V_231
DSPFREQGUAR_SHIFT	,	V_563
intel_crtc_disable	,	F_437
struct_mutex	,	V_299
allow_power_down	,	V_865
DRM_FORMAT_ABGR8888	,	V_329
CHV_BLEND_LEGACY	,	V_590
D_COMP_RCOMP_IN_PROGRESS	,	V_872
ironlake_fdi_pll_enable	,	F_278
SFUSE_STRAP_DDID_DETECTED	,	V_1177
DRM_MODE_FB_MODIFIERS	,	V_345
"double wide: %i\n"	,	L_177
intel_backlight_unregister	,	F_896
PRIMPOS	,	F_218
INTEL_OUTPUT_UNKNOWN	,	V_540
FDI_TX_PLL_ENABLE	,	V_138
VLV_CMN_DW0	,	V_681
crtc_compute_clock	,	V_1085
linear_offset	,	V_351
PANEL_UNLOCK_REGS	,	V_156
TRANS_STATE_ENABLE	,	V_251
intel_connector	,	V_2
credits	,	V_580
SDVO_PIPE_SEL_CHV	,	F_104
PIPECONF_DITHER_EN	,	V_753
intel_sanitize_crtc	,	F_877
new_state	,	V_1107
"initial plane fb obj %p\n"	,	L_54
"enabled"	,	L_174
i9xx_disable_pll	,	F_134
drm_modeset_is_locked	,	F_808
to_intel_plane	,	F_232
PLANE_CTL_FORMAT_RGB_565	,	V_327
"[ENCODER:%d:%s] crtc changed, full mode switch\n"	,	L_226
DPLL_REFA_CLK_ENABLE_VLV	,	V_220
req_cdclk	,	V_587
rps	,	V_502
INTEL_FRONTBUFFER_ALL_MASK	,	F_358
out_hang	,	V_1030
PIPECONF_8BPC	,	V_756
intel_fbc_update	,	F_356
ironlake_get_lanes_required	,	F_455
intel_prepare_plane_fb	,	F_775
disable_fbc	,	V_383
intel_gen3_queue_flip	,	F_659
"mismatch in DDB state pipe %c cursor "	,	L_188
FDI_DP_PORT_WIDTH	,	F_270
lpt_pch_enable	,	F_321
ring	,	V_988
ilk_do_mmio_flip	,	F_671
DIV_ROUND_UP	,	F_406
"bad %s crtc mask\n"	,	L_72
intel_pre_disable_primary	,	F_785
PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS	,	V_1062
"%s pitch (%u) must be at less than %d\n"	,	L_248
mode_changed	,	V_1099
intel_panel_use_ssc	,	F_473
dp_m_n	,	V_666
PLANE_CTL_FORMAT_XRGB_2101010	,	V_331
DSPCNTR	,	F_80
vlv_punit_read	,	F_408
SPLL_PLL_ENABLE	,	V_846
fb_changed	,	V_1100
WRPLL_CTL2	,	V_849
WRPLL_CTL1	,	V_847
intel_num_dvo_pipes	,	F_130
"[modeset]"	,	L_216
intel_put_shared_dpll	,	F_322
PIPEMISC_DITHER_6_BPC	,	V_822
DRM_MODE_DPMS_OFF	,	V_601
SPCNTR	,	F_87
assert_shared_dpll_enabled	,	F_145
atomic	,	V_1121
PCH_LVDS	,	V_149
transcoders	,	V_1259
GFP_KERNEL	,	V_487
DPIO_PHY1	,	V_208
intel_finish_page_flip_plane	,	F_240
DPIO_PHY0	,	V_206
enable_stall_check	,	V_1023
MHz	,	F_453
MAX_CURSOR_WIDTH	,	V_1240
TRANS_DPLL_ENABLE	,	F_318
intel_get_shared_dpll	,	F_323
intel_finish_reset	,	F_247
mutex_init	,	F_851
intel_enable_pipe	,	F_158
drm_mode_connector_attach_encoder	,	F_906
mutex_unlock	,	F_58
"  SURF: %08x\n"	,	L_291
intel_dpll_hw_state	,	V_131
DPLL_MD	,	F_124
intel_attached_encoder	,	F_611
dpd_is_edp	,	V_1170
ibx_pch_dpll_mode_set	,	F_768
intel_plane_funcs	,	V_1141
PIPE_FLIPCOUNT_GM45	,	F_649
DSPADDR	,	F_167
POWER_DOMAIN_PLLS	,	V_239
"pipe src size: %dx%d\n"	,	L_171
for_each_power_domain	,	F_402
get_display_clock_speed	,	V_557
"disable %s (active %d, on? %d) for crtc %d\n"	,	L_43
intel_enable_primary_hw_plane	,	F_168
DSPSURF	,	F_166
drm_gem_object_unreference_unlocked	,	F_699
PIPE_CONF_CHECK_CLOCK_FUZZY	,	F_730
FDI_RX_IMR	,	F_269
"clamping display bpp (was %d) to default limit of 24\n"	,	L_157
PLANE_POS	,	F_233
intel_shared_dpll_commit	,	F_326
mutex_lock	,	F_56
dspaddr_offset	,	V_364
SDE_PORTB_HOTPLUG_CPT	,	V_116
I915_FORMAT_MOD_Y_TILED	,	V_274
intel_uncore_forcewake_put	,	F_578
ERR_PTR	,	F_599
pipelined	,	V_294
intel_crtc_init	,	F_802
DPIO_M2DIV_MASK	,	V_683
mdelay	,	F_43
intel_disable_pipe	,	F_164
CURSOR_Y_SHIFT	,	V_926
primary_get_hw_state	,	F_882
"dp: %i, gmch_m2: %u, gmch_n2: %u, link_m2: %u, link_n2: %u, tu2: %u\n"	,	L_166
size_aligned	,	V_338
encoders_cloneable	,	F_710
view	,	V_278
"failed to downclock LVDS!\n"	,	L_150
TRANSCODER_EDP	,	V_521
IS_I85X	,	F_849
overlay	,	V_514
DPLLB_MODE_LVDS	,	V_715
crtc_state	,	V_32
intel_framebuffer_pitch_for_width	,	F_602
WARN	,	F_48
"[CONNECTOR:%d:%s] encoder changed, full mode switch\n"	,	L_224
palreg	,	V_507
pci_dev	,	V_1209
transcoder_name	,	F_708
"Unsupported tiling 0x%llx!\n"	,	L_245
name	,	V_134
pineview_clock	,	F_23
PLANE_CTL	,	F_86
PLLB_REF_INPUT_SPREADSPECTRUMIN	,	V_729
"FDI RX PLL assertion failure (expected %s, current %s)\n"	,	L_20
dmi_id_list	,	V_1220
for_each_intel_connector	,	F_701
D_COMP_COMP_DISABLE	,	V_871
intel_trans_dp_port_sel	,	F_320
INTEL_GMCH_VGA_DISABLE	,	V_1257
lowfreq_avail	,	V_660
"tiling_mode doesn't match fb modifier\n"	,	L_243
intel_modeset_check_state	,	F_447
"checking fdi config on pipe %c, lanes %i\n"	,	L_91
"Timed out waiting for IPS enable\n"	,	L_78
DRM_MODE_FLAG_PVSYNC	,	V_480
BLM_PWM_ENABLE	,	V_853
cpt_verify_modeset	,	F_328
skl_ddb_allocation	,	V_1067
factor	,	V_831
intel_dp_get_m_n	,	F_561
CHV_BUFRIGHTENA1_MASK	,	V_224
outb	,	F_864
green	,	V_928
"failed to pin boot fb on pipe %d\n"	,	L_276
BLC_PWM_PCH_CTL1	,	V_855
DP_DETECTED	,	V_1166
intel_init_gt_powersave	,	F_888
target	,	V_71
DPLL_LOCK_VLV	,	V_212
enc_to_mst	,	F_397
clock2	,	V_1058
"applying pipe b force quirk\n"	,	L_255
i9xx_format_to_fourcc	,	F_197
FDI_RX_IIR	,	F_272
intel_quirk	,	V_1212
clock1	,	V_1057
drm_crtc_vblank_off	,	F_386
"pitch (%d) must match tiling stride (%d)\n"	,	L_251
PIPECONF_DOUBLE_WIDE	,	V_260
adpa_pipe_enabled	,	F_109
HSYNC	,	F_304
"failed to set mode on [CRTC:%d], err = %d\n"	,	L_231
DRM_MODE_FLAG_INTERLACE	,	V_736
FDI_DP_PORT_WIDTH_SHIFT	,	V_841
uint64_t	,	V_68
"Disabling SSC entirely\n"	,	L_110
waitqueue_active	,	F_289
GAMMA_MODE_MODE_SPLIT	,	V_510
max_height	,	V_1235
DPIO_P2_SHIFT	,	V_685
intel_gen2_queue_flip	,	F_654
loopfilter	,	V_692
drm_device	,	V_9
CHV_BUFLEFTENA1_MASK	,	V_223
PIPECONF_COLOR_RANGE_SELECT	,	V_763
"asserting DPLL %s with no DPLL\n"	,	L_15
PCH_TRANS_VSYNCSHIFT	,	F_311
"Switching to FCLK failed\n"	,	L_131
intel_sdvo_init	,	F_823
intel_check_primary_plane	,	F_780
intel_crtc_has_pending_flip	,	F_258
phys_handle	,	V_1149
intel_limits_ironlake_dac	,	V_49
assert_pipe	,	F_76
fbc	,	V_515
DPIO_CHV_INT_COEFF_SHIFT	,	V_709
lpt_reset_fdi_mphy	,	F_532
intel_wm_need_update	,	F_774
crtc_vdisplay	,	V_399
desired_divisor	,	V_454
link_m	,	V_650
link_n	,	V_651
free_work	,	V_1031
crtc	,	V_29
"[CRTC:%d] %sabled, full mode switch\n"	,	L_227
DRM_FORMAT_YVYU	,	V_1197
HAS_PCH_IBX	,	F_50
pipesrc	,	V_997
DRM_FORMAT_ARGB8888	,	V_330
PAGE_SIZE	,	V_337
pipeconf_val	,	V_242
mst_port	,	V_5
i915gm_get_display_clock_speed	,	F_466
CURPOS	,	F_595
"Failed to add [CONNECTOR:%d:%s] to state: %ld\n"	,	L_218
wait_for_atomic_us	,	F_533
to_intel_bo	,	F_843
DPLL_INTEGRATED_CRI_CLK_VLV	,	V_219
update_sprite_watermarks	,	V_1133
"applying inverted panel brightness quirk\n"	,	L_257
i9xx_crtc_off	,	F_434
post_disable	,	V_524
"Couldn't find PLL settings for mode!\n"	,	L_104
DREF_CPU_SOURCE_OUTPUT_DISABLE	,	V_800
flags	,	V_344
"[CRTC:%d]%s config for pipe %c\n"	,	L_161
"unknown plane in flip command\n"	,	L_151
ironlake_get_initial_plane_config	,	F_567
I965_PIPECONF_ACTIVE	,	V_106
enabled	,	V_120
HBLANK	,	F_302
stride_alignment	,	V_1193
"  SRC: %08x\n"	,	L_283
"active connector not linked to encoder\n"	,	L_85
INT_MAX	,	V_88
stride_mult	,	V_835
intel_disable_gt_powersave	,	F_895
num_pipes	,	V_605
spin_unlock_irq	,	F_252
"%s hw state readout: crtc_mask 0x%08x, on %i\n"	,	L_270
DPIO_CHV_TDC_TARGET_CNT_MASK	,	V_711
display	,	V_263
"no such CRTC id\n"	,	L_238
intel_setup_overlay	,	F_889
GC_CLOCK_CONTROL_MASK	,	V_632
intel_crtc_update_cursor	,	F_355
intel_ddi_pll_select	,	F_583
interruptible	,	V_301
DISPLAY_FREQUENCY_STATUS_SHIFT	,	V_570
intel_pipe_has_type	,	F_10
"setting up %s\n"	,	L_40
intel_init_clock_gating	,	F_867
has_pch_encoder	,	V_258
width	,	V_343
intel_find_initial_plane_obj	,	F_209
vtotal	,	V_748
IS_HSW_ULT	,	F_814
"pll on state mismatch (expected %i, found %i)\n"	,	L_211
"  HBLANK: %08x\n"	,	L_298
do_intel_finish_page_flip	,	F_642
IS_MOBILE	,	F_119
num	,	V_637
TRANS_DDI_FUNC_ENABLE	,	V_135
mode_cmd	,	V_335
"probing SDVOB\n"	,	L_239
"  POS: %08x\n"	,	L_289
vlv_PLL_is_optimal	,	F_34
BUNIT_REG_BISOC	,	V_571
intel_connector_check_state	,	F_442
panel_use_ssc	,	V_652
PCH_PP_STATUS	,	V_850
gpu_error	,	V_391
intel_cleanup_gt_powersave	,	F_903
intel_crtc_set_state	,	F_633
freq_320	,	V_577
"dp: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n"	,	L_165
used_ports	,	V_1043
for_each_pipe	,	F_83
visible	,	V_499
drm_pending_vblank_event	,	V_1026
power_domain_on	,	V_1264
intel_limits_i8xx_dvo	,	V_65
UTIL_PIN_ENABLE	,	V_858
"  HTOTAL: %08x\n"	,	L_297
ffs	,	F_623
skylake_get_pfit_config	,	F_563
check_single_encoder_cloning	,	F_711
intel_complete_page_flips	,	F_238
SBI_SSCDIVINTPHASE_PROPAGATE	,	V_460
PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT	,	V_833
fdi_dotclock	,	V_608
chv_crtc_clock_get	,	F_527
ironlake_get_pipe_config	,	F_568
MI_WAIT_FOR_PLANE_B_FLIP	,	V_990
POWER_DOMAIN_PIPE_A	,	V_588
DPIO_AFC_RECAL	,	V_713
valleyview_calc_cdclk	,	F_414
"creating tmp fb for load-detection\n"	,	L_142
saved_mode	,	V_1087
drm_connector	,	V_597
lvds_ssc_freq	,	V_656
"adjusted mode:\n"	,	L_169
err_printf	,	F_913
intel_framebuffer	,	V_777
PORT_TRANS_SEL_CPT	,	F_107
intel_fdi_normal_train	,	F_266
PIPEMISC_DITHER_8_BPC	,	V_823
POWER_DOMAIN_VGA	,	V_1250
intel_fill_fb_ggtt_view	,	F_181
unpin_work_count	,	V_435
lpt_enable_clkout_dp	,	F_535
addr	,	V_1022
RAWCLK_FREQ_MASK	,	V_15
drm_encoder_crtc_ok	,	F_760
hpd_irq_setup	,	V_387
DPIO_CHV_P1_DIV_SHIFT	,	V_697
DSPLINOFF	,	F_223
int_crt_support	,	V_1169
INTEL_OUTPUT_DISPLAYPORT	,	V_541
encoder_enabled	,	V_604
PCH_DREF_CONTROL	,	V_174
"reusing fbdev for load-detection framebuffer\n"	,	L_143
queue_work	,	F_286
hsw_read_dcomp	,	F_572
GC_DISPLAY_CLOCK_333_MHZ_PNV	,	V_623
"probing HDMI on SDVOC\n"	,	L_242
limited_color_range	,	V_762
HAS_PIPE_CXSR	,	F_522
plane	,	V_164
atomic_set	,	F_653
IS_PINEVIEW_M	,	F_847
intel_finish_fb	,	F_256
intel_shared_dpll_start_config	,	F_324
intel_fb_obj	,	F_184
"crtc's computed active state doesn't match tracked active state "	,	L_201
pll_dw1	,	V_782
pll_dw0	,	V_781
cntl	,	V_904
cursor_size_ok	,	F_596
pll_dw2	,	V_783
SDE_PORTB_HOTPLUG	,	V_111
SBI_SSCDIVINTPHASE_DIVSEL	,	F_294
error_ppm	,	V_85
"Unsupported divider value\n"	,	L_101
FDI_TX_ENHANCE_FRAME_ENABLE	,	V_404
DPLL_PORTC_READY_MASK	,	V_232
cpu_fifo_underrun_disabled	,	V_1247
intel_unpin_fb_obj	,	F_194
i9xx_misc_get_display_clock_speed	,	F_463
IS_I915G	,	F_459
PANEL_POWER_ON	,	V_154
HAS_PCH_SPLIT	,	F_4
EIO	,	V_1036
tmp_state	,	V_1045
diff	,	V_1059
"plane bpp: %i, pipe bpp: %i, dithering: %i\n"	,	L_184
intel_unpin_work	,	V_436
link_bw	,	V_607
DPIO_CHV_INT_LOCK_THRESHOLD_MASK	,	V_705
DRM_FORMAT_MOD_NONE	,	V_272
vlv_update_pll	,	F_497
QUIRK_BACKLIGHT_PRESENT	,	V_1206
base_aligned	,	V_336
LVDS_PIPEB_SELECT	,	V_150
i915_reset_in_progress	,	F_259
"invalid fdi lane config on pipe %c: %i lanes\n"	,	L_92
RCS	,	V_1006
TRANS_DP_PORT_SEL_MASK	,	V_182
"plane %d assertion failure, should be off on pipe %c but is still active\n"	,	L_27
find_dpll	,	V_768
PCH_ADPA	,	V_202
intel_has_pending_fb_unpin	,	F_281
new_crtc	,	V_946
PCH_SDVOB	,	V_1179
intel_init_quirks	,	F_859
"  CONF: %08x\n"	,	L_296
quirk_backlight_present	,	F_857
intel_set_config_save_state	,	F_753
ironlake_set_pipeconf	,	F_365
"PCH GTC enabled\n"	,	L_128
EBUSY	,	V_1028
intel_prepare_shared_dpll	,	F_140
sel	,	V_468
DREF_NONSPREAD_SOURCE_ENABLE	,	V_794
skl_do_mmio_flip	,	F_670
hw_lock	,	V_503
PANEL_UNLOCK_MASK	,	V_155
INIT_WORK	,	F_691
"Panel power on\n"	,	L_123
set	,	V_1098
fourcc	,	V_775
skylake_pfit_enable	,	F_329
crtc_hblank_start	,	V_739
CURSOR_MODE	,	V_159
intel_pipe_config_compare	,	F_725
"IBX PCH hdmi port still using transcoder B\n"	,	L_34
i915_gem_object_create_stolen_for_preallocated	,	F_202
scanline_offset	,	V_1084
vlv_program_pfi_credits	,	F_417
PCH_FP0	,	F_766
PCH_FP1	,	F_767
intel_mark_busy	,	F_628
ibx_pch_dpll_disable	,	F_770
I915_NUM_PLLS	,	V_1106
config	,	V_93
ilk_wm_get_hw_state	,	F_886
DRM_DEBUG_KMS	,	F_144
intel_runtime_pm_put	,	F_192
drmmode_crtc	,	V_1160
i9xx_pfit_disable	,	F_431
out_config	,	V_1104
intel_psr_init	,	F_832
fastboot	,	V_397
DP_PIPE_SELECT_CHV	,	F_101
SBI_SSCDIVINTPHASE_DIVSEL_MASK	,	V_457
DP_PORT_EN	,	V_179
TRANS_DP_OUTPUT_ENABLE	,	V_475
in_interrupt	,	F_685
INTEL_FRONTBUFFER_CURSOR	,	F_776
drm_crtc_vblank_put	,	F_94
dslreg	,	V_490
vco_freq	,	V_553
intel_primary_plane_create	,	F_791
intel_shared_dpll	,	V_127
calculated_clock	,	V_83
cursor_bo	,	V_1147
I915_FORMAT_MOD_Yf_TILED	,	V_275
fp1	,	V_593
fp0	,	V_592
gen6_rps_busy	,	F_630
fp2	,	V_659
trans_dp_ctl_reg	,	V_180
target_clock	,	V_828
ndelay	,	F_575
hdmi_pipe_enabled	,	F_102
INTEL_OUTPUT_DSI	,	V_257
intel_disable_sprite_planes	,	F_341
DRM_ERROR	,	F_123
dot_limit	,	V_77
intel_set_config_free	,	F_752
line_mask	,	V_102
SBI_SSCDIVINTPHASE_INCVAL	,	F_296
fb	,	V_92
i915_mutex_lock_interruptible	,	F_601
"FDI train 1 fail on vswing %d\n"	,	L_64
intel_opregion_notify_encoder	,	F_382
SOUTH_DSPCLK_GATE_D	,	V_876
cursor	,	V_905
work_struct	,	V_978
reset_counter	,	V_392
DPIO_POST_DIV_HDMIDP	,	V_688
fp	,	V_658
"computed changes for [CRTC:%d], mode_changed=%d, fb_changed=%d\n"	,	L_222
"  CNTR: %08x\n"	,	L_286
intel_shared_dpll_init	,	F_772
ironlake_check_encoder_dotclock	,	F_741
pipe_required_fdi_lanes	,	F_449
drm_modeset_lock_all	,	F_246
num_encoder	,	V_1096
DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT	,	V_707
PLL_REF_SDVO_HDMI_MULTIPLIER_MASK	,	V_843
INTEL_OUTPUT_DVO	,	V_64
pgm_ratios	,	V_531
"vco out of range\n"	,	L_8
GC_CLOCK_100_133	,	V_636
lpt_init_pch_refclk	,	F_537
"Cursor [%d]:\n"	,	L_293
ibx_digital_port_connected	,	F_49
intel_dp_init	,	F_822
intel_fb_stride_alignment	,	F_227
obj	,	V_296
FDI_FS_ERRC_ENABLE	,	V_409
"Something enabled VGA plane, disabling it\n"	,	L_268
intel_sanitize_encoder	,	F_879
intel_disable_shared_dpll	,	F_147
PIPECONF_BPC_MASK	,	V_244
"FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n"	,	L_215
intel_irqs_enabled	,	F_571
PORT_A	,	V_533
"[ENCODER:%d:%s] has active connectors but no active pipe!\n"	,	L_266
PORT_E	,	V_896
PORT_D	,	V_114
"[CRTC:%d] [NOFB]\n"	,	L_230
PORT_C	,	V_112
PORT_B	,	V_110
sprite_name	,	F_88
ibx_assert_pch_refclk_enabled	,	F_95
crtc_hdisplay	,	V_398
DPIO_CHV_K_DIV_SHIFT	,	V_699
MISSING_CASE	,	F_178
fb_modifier	,	V_290
intel_ddi_enable_pipe_clock	,	F_377
"FDI mPHY reset de-assert timeout\n"	,	L_112
g4x_find_best_dpll	,	F_33
bit	,	V_109
mutex_is_locked	,	F_185
bits_per_pixel	,	V_368
intel_limits_vlv	,	V_61
"Power well on\n"	,	L_119
dev_priv	,	V_12
_TRANSA_CHICKEN2	,	V_253
skylake_update_primary_plane	,	F_230
DPLL_FPA01_P1_POST_DIV_MASK_I830	,	V_970
context	,	V_1038
FDI_RX_SYMBOL_LOCK	,	V_412
id	,	V_238
PLANE_CTL_TILED_MASK	,	V_838
"mismatch in DDB state pipe %c plane %d "	,	L_186
"Kicking stuck page flip: queued at %d, now %d\n"	,	L_152
intel_fb_funcs	,	V_1199
FDI_MPHY_IOSFSB_RESET_CTL	,	V_803
PLL_REF_INPUT_MASK	,	V_954
"active encoder with no crtc\n"	,	L_195
intel_load_detect_pipe	,	V_934
surface	,	V_1266
PLANE_OFFSET	,	F_234
"disabled"	,	L_175
"en"	,	L_70
FP_CB_TUNE	,	V_832
skl_wm_get_hw_state	,	F_885
"failed to disable transcoder %c\n"	,	L_47
i915_ggtt_view	,	V_277
drm_modeset_acquire_ctx	,	V_936
DREF_NONSPREAD_SOURCE_MASK	,	V_176
has_cpu_edp	,	V_788
i830_get_display_clock_speed	,	F_469
intel_init_dpio	,	F_114
"[hw state]"	,	L_205
intel_finish_crtc_commit	,	F_786
"linear"	,	L_250
GCFGC	,	V_620
drm_framebuffer_unregister_private	,	F_621
ALIGN	,	F_180
intel_limits_i9xx_lvds	,	V_62
ivb_manual_fdi_link_train	,	F_276
"CRTC bw constrained, retrying\n"	,	L_183
PIPE_DATA_N_G4X	,	F_494
GC_DISPLAY_CLOCK_200_MHZ_PNV	,	V_625
u16	,	T_5
PIPE_B	,	V_151
PIPE_A	,	V_142
"no pipe available for load-detect\n"	,	L_141
crtc_hblank_end	,	V_740
intel_pipe_update_end	,	F_674
PIPE_C	,	V_465
drm_gem_object_unreference	,	F_205
DPLL_INTEGRATED_CLOCK_VLV	,	V_671
m1	,	V_20
m2	,	V_21
flush_scheduled_work	,	F_900
VLV_PLL_DW10	,	F_500
VLV_PLL_DW11	,	F_503
"WRPLL1 enabled\n"	,	L_121
PFIT_ENABLE	,	V_529
off	,	V_598
DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW	,	V_719
to_i915	,	F_245
intel_tv_init	,	F_831
primary_enabled	,	V_262
i915_gem_object_unpin_from_display_plane	,	F_193
intel_set_config_compute_mode_changes	,	F_757
intel_display_power_put	,	F_148
power_well_driver	,	V_1263
ironlake_pch_transcoder_set_timings	,	F_298
default_credits	,	V_581
POWER_DOMAIN_PIPE_PANEL_FITTER	,	F_400
SP_ENABLE	,	V_171
SBI_SSCDIVINTPHASE_INCVAL_MASK	,	V_458
hsync_end	,	V_747
SKL_REVID_D0	,	V_1173
has_drrs	,	V_664
possible_crtcs	,	V_945
vlv_force_pll_on	,	F_513
pdev	,	V_619
dmi_check_system	,	F_860
for_each_encoder_on_crtc	,	F_11
drm_encoder	,	V_602
drm_mode_copy	,	F_717
drm_crtc_vblank_reset	,	F_878
port_mask	,	V_229
PUNIT_REG_DSPFREQ	,	V_561
hsw_disable_pc8	,	F_580
u32	,	T_1
SBI_GEN0_CFG_BUFFENABLE_DISABLE	,	V_814
PP_CONTROL	,	V_152
I915_FORMAT_MOD_X_TILED	,	V_273
limit	,	V_43
"failed to set mode on load-detect pipe\n"	,	L_145
CHV_CMN_DW14	,	F_128
CHV_CMN_DW13	,	F_505
locked	,	V_143
intel_cleanup_plane_fb	,	F_779
"(expected %i, found %i)\n"	,	L_194
mm	,	V_300
"PCH LVDS enabled on transcoder %c, should be disabled\n"	,	L_36
DISPPLANE_TRICKLE_FEED_DISABLE	,	V_363
intel_enable_pipe_a	,	F_875
FDI_RX_BIT_LOCK	,	V_413
"off"	,	L_12
ironlake_fdi_disable	,	F_280
intel_display_set_init_power	,	F_403
entry	,	V_1164
"s"	,	L_261
"  BASE: %08x\n"	,	L_294
sr1	,	V_1221
DPLL_FPA01_P1_POST_DIV_SHIFT	,	V_720
I915_STATE_WARN	,	F_54
spin_lock_irqsave	,	F_643
"cursor on pipe %c assertion failure (expected %s, current %s)\n"	,	L_22
DREF_SSC1_ENABLE	,	V_796
DRM_PLANE_TYPE_CURSOR	,	V_1110
intel_set_cpu_fifo_underrun_reporting	,	F_366
intel_gen7_queue_flip	,	F_662
DPLL_MD_UDI_MULTIPLIER_SHIFT	,	V_672
p1	,	V_23
p2	,	V_24
PS_ENABLE	,	V_491
DPIO_CHV_TDC_TARGET_CNT_SHIFT	,	V_712
intel_set_pipe_csc	,	F_376
drm_crtc_state	,	V_1044
i915_gem_object_get_fence	,	F_190
"pch pfit: pos: 0x%08x, size: 0x%08x, %s\n"	,	L_173
drm_framebuffer	,	V_279
assert_pll	,	F_52
bpc	,	V_472
intel_limits_ironlake_single_lvds_100m	,	V_47
pre_disable_primary	,	V_1130
ok	,	V_764
on	,	V_236
bpp	,	V_829
bps	,	V_830
src	,	V_1118
control	,	V_527
intel_pipe_set_base_atomic	,	F_237
cleanup_pending	,	V_1033
dspcntr	,	V_352
QUIRK_PIPEB_FORCE	,	V_162
u64	,	V_972
offsets	,	V_1029
pf	,	V_996
PLANE_CTL_ENABLE	,	V_170
FDI_LINK_TRAIN_NONE_IVB	,	V_403
"crtc's computed enabled state doesn't match tracked enabled state "	,	L_202
helper_private	,	V_1103
VGA_FAST_MODE_DISABLE	,	V_585
handles	,	V_1201
DPLL_EXT_BUFFER_ENABLE_VLV	,	V_669
PIPEMISC_DITHER_TYPE_SP	,	V_827
I915_TILING_X	,	V_341
TRANS_DPLLB_SEL	,	F_319
assert_pipe_enabled	,	F_169
I915_WRITE	,	F_120
FDI_RX_TUSIZE1	,	F_316
TRANS_DDI_PORT_SHIFT	,	V_895
DPIO_CHV_GAIN_CTRL_SHIFT	,	V_710
pi_value	,	V_456
ADPA_PIPE_SELECT	,	F_110
SDVO_MULTIPLIER_MASK	,	V_785
VLV_PLL_DW9	,	F_479
intel_rotation_90_or_270	,	F_182
intel_state	,	V_498
intel_ring_begin	,	F_655
VLV_PLL_DW5	,	F_501
HAS_PCH_CPT	,	F_96
HAS_GMCH_DISPLAY	,	F_349
VLV_PLL_DW7	,	F_502
VLV_PLL_DW8	,	F_498
pipe_bpp	,	V_611
I915_TILING_Y	,	V_1194
VLV_PLL_DW3	,	F_499
dp_pipe_enabled	,	F_99
lvds_border_bits	,	V_773
old	,	V_935
smp_wmb	,	F_652
intel_mode_from_pipe_config	,	F_521
PIPECONF_10BPC	,	V_757
RETRY	,	V_613
ibx_pch_dpll_enable	,	F_769
intel_crtc_mode_get	,	F_625
"  VSYNC: %08x\n"	,	L_302
DRM_PLANE_TYPE_OVERLAY	,	V_1111
drm_mode_config_init	,	F_870
intel_modeset_affected_pipes	,	F_720
FP_M1_DIV_MASK	,	V_956
skl_format_to_fourcc	,	F_198
ro	,	V_1101
device	,	V_1214
POWER_DOMAIN_PORT_DSI	,	V_544
link_clock	,	V_644
VSYNCSHIFT	,	F_312
to_intel_plane_state	,	F_339
hw_state	,	V_132
FDI_LINK_TRAIN_PATTERN_2_CPT	,	V_427
INTEL_OUTPUT_EDP	,	V_401
drm_mode_set_crtcinfo	,	F_719
intel_crtc_in_use	,	F_721
display_info	,	V_1037
lpt_disable_pch_transcoder	,	F_157
intel_get_pipe_from_connector	,	F_807
PLANE_CTL_TILED_YF	,	V_379
INTEL_GMCH_CTRL	,	V_1254
_CURACNTR	,	V_157
"Switching back to LCPLL failed\n"	,	L_135
pipe_config	,	V_210
drm_framebuffer_unreference	,	F_207
"FDI mPHY reset assert timeout\n"	,	L_111
intel_wait_for_pipe_off	,	F_44
INTEL_INFO	,	F_45
old_fb	,	V_388
cur_state	,	V_122
mst_encoders	,	V_7
atomic_read	,	F_260
u8	,	T_9
intel_plane_restore	,	F_337
hweight32	,	F_740
uint32_t	,	T_4
panel_pipe	,	V_141
intel_crtc_disable_planes	,	F_359
check_plane	,	V_1138
DREF_SUPERSPREAD_SOURCE_MASK	,	V_177
"connector's staged encoder doesn't match current encoder\n"	,	L_189
SBI_SSCDIVINTPHASE6	,	V_459
SDE_PORTD_HOTPLUG_CPT	,	V_118
load_detect_temp	,	V_944
"[CRTC:%d] found active mode: "	,	L_273
INTEL_OUTPUT_ANALOG	,	V_53
disable_pipes	,	V_1053
i9xx_dpll_compute_m	,	F_24
i9xx_update_primary_plane	,	F_214
"dis"	,	L_71
cursor_height	,	V_1237
max_n	,	V_79
has_lvds	,	V_787
tu	,	V_647
intel_modeset_commit_output_state	,	F_703
DPIO_POST_DIV_SHIFT	,	V_689
mode_set_atomic	,	V_382
gen6_rps_idle	,	F_632
dest	,	V_1116
intel_setup_outputs	,	F_816
disable_plane_internal	,	F_338
"fdi link bw constraint, reducing pipe bpp to %i\n"	,	L_97
ctrl1	,	V_883
intel_frontbuffer_flip_prepare	,	F_697
hsync_start	,	V_616
transcoder	,	V_96
MI_LOAD_REGISTER_IMM	,	F_665
plane_to_crtc_mapping	,	V_982
"  HSYNC: %08x\n"	,	L_299
lpt_program_fdi_mphy	,	F_534
"failed to read control word\n"	,	L_277
drm_display_mode	,	V_395
DPLL_SDVO_HIGH_SPEED	,	V_718
is_sdvo	,	V_714
intel_limits_i9xx_sdvo	,	V_57
"port clock: %d\n"	,	L_170
"using %s for pipe %c\n"	,	L_76
intel_plane_destroy_state	,	F_340
MI_WAIT_FOR_EVENT	,	V_992
LGC_PALETTE	,	F_350
"disabling pfit, current: 0x%08x\n"	,	L_82
VLV_PLL_DW9_BCAST	,	V_680
pixel_multiplier	,	V_522
x1	,	V_1128
intel_crtc_restore_mode	,	F_751
pnv_dpll_compute_fp	,	F_475
DRM_ROTATE_180	,	V_365
intel_ddi_enable_transcoder_func	,	F_380
DRM_MODE_DPMS_ON	,	V_603
BUG_ON	,	F_118
pending	,	V_390
"buffer is too small\n"	,	L_235
intel_pipe_will_have_type	,	F_12
M2_N2	,	V_668
"[CRTC:%d] hw state readout: %s\n"	,	L_269
D_COMP_HSW	,	V_861
"Removing stuck page flip\n"	,	L_67
ironlake_compute_dpll	,	F_556
"LP PCH doesn't have FDI\n"	,	L_114
intel_modeset_cleanup	,	F_894
wm	,	V_1070
wq	,	V_440
DERRMR_PIPEC_PRI_FLIP_DONE	,	V_1010
acquire_ctx	,	V_949
"mode\n"	,	L_148
DSPSURFLIVE	,	F_648
"DPLL %d failed to lock\n"	,	L_37
drm_mode_fb_cmd2	,	V_334
"[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n"	,	L_140
DSPFREQSTAT_SHIFT_CHV	,	V_575
port_clock	,	V_691
DISPPLANE_SEL_PIPE_B	,	V_355
DRM_FORMAT_XRGB8888	,	V_318
"failed to attach phys object\n"	,	L_233
"CRTC:%d using pre-allocated %s\n"	,	L_73
CURSOR_MODE_256_ARGB_AX	,	V_918
intel_encoder	,	V_1
INTELPllInvalid	,	F_29
intel_set_pch_fifo_underrun_reporting	,	F_367
prepare_pipes	,	V_579
TRANS_DDI_EDP_INPUT_A_ON	,	V_901
connector_state	,	V_36
lut_b	,	V_513
DPLL_ID_PCH_PLL_A	,	V_842
TU_SIZE	,	F_482
DPLL_ID_PCH_PLL_B	,	V_470
conf	,	V_1271
VTOTAL	,	F_306
FDI_LINK_TRAIN_NORMAL_CPT	,	V_407
get_config	,	V_1080
max_pixclk	,	V_576
possible_crtc	,	V_938
PIPE_CONF_CHECK_FLAGS	,	F_729
"requested mode:\n"	,	L_168
shared_dplls	,	V_129
lut_r	,	V_511
DIV_ROUND_CLOSEST	,	F_9
PCH_PP_ON_DELAYS	,	V_146
intel_pch_rawclk	,	F_2
lut_g	,	V_512
UTIL_PIN_CTL	,	V_857
intel_framebuffer_size_for_mode	,	F_603
i915_gem_object_pin_to_display_plane	,	F_189
assert_panel_unlocked	,	F_69
i915_ggtt_view_normal	,	V_285
chv_prepare_pll	,	F_421
CSC_BLACK_SCREEN_OFFSET	,	V_820
lvds_use_ssc	,	V_654
intel_pch_transcoder_set_m_n	,	F_480
assert_fdi_tx	,	F_61
cmn_dw13	,	V_780
DPLL	,	F_53
assert_fdi_rx_enabled	,	F_151
"FDI train 2 done.\n"	,	L_58
sdvo_tv_clock	,	V_727
DISPPLANE_PIPE_CSC_ENABLE	,	V_367
PF_WIN_SZ	,	F_265
TRANS_DP_PORT_SEL_B	,	V_197
TRANS_DP_PORT_SEL_C	,	V_199
TRANS_DP_PORT_SEL_D	,	V_201
stride_div	,	V_371
bridge_dev	,	V_1256
trace_i915_flip_request	,	F_698
kfree	,	F_210
I915_STATE_WARN_ON	,	F_92
drm_gem_handle_create	,	F_837
"D_COMP RCOMP still in progress\n"	,	L_133
MI_DISPLAY_FLIP_PLANE	,	F_657
setup_ok	,	V_609
FDI_RX_FDI_DELAY_90	,	V_424
out	,	V_1090
gen	,	V_105
LVDS_CLKB_POWER_UP	,	V_969
drm_crtc_helper_add	,	F_805
intel_alloc_initial_plane_obj	,	F_199
DPLLB_MODE_DAC_SERIAL	,	V_716
source_encoder	,	V_1042
drm_plane_index	,	F_784
"probing HDMI on SDVOB\n"	,	L_240
PLANE_CTL_FORMAT_XRGB_8888	,	V_328
i9xx_get_refclk	,	F_474
intel_set_config_restore_state	,	F_755
"p1 out of range\n"	,	L_2
cpt_set_fdi_bc_bifurcation	,	F_313
auxdiv	,	V_445
to_intel_framebuffer	,	F_204
PCH_TRANS_VSYNC	,	F_309
i915_gem_object_unpin_fence	,	F_195
assert_fdi_rx	,	F_65
CURSOR_PIPE_CSC_ENABLE	,	V_919
vlv_cdclk_freq	,	V_556
assert_pipe_disabled	,	F_117
SFUSE_STRAP_DDIC_DETECTED	,	V_1176
EINVAL	,	V_292
"pll enabled crtcs mismatch (expected %i, found %i)\n"	,	L_213
PFI_CREDIT_31	,	V_583
DISPPLANE_PIXFORMAT_MASK	,	V_779
PIPECONF_INTERLACE_W_SYNC_SHIFT	,	V_760
depth	,	V_932
intel_lvds_init	,	F_817
CHV_BLEND	,	F_423
assert_fdi_tx_pll_enabled	,	F_67
DRM_MODE_FLAG_NVSYNC	,	V_1048
hsw_write_dcomp	,	F_573
DP_PIPE_MASK	,	V_184
ironlake_pfit_disable	,	F_384
intel_gen4_compute_page_offset	,	F_196
POWER_DOMAIN_PORT_DDI_A_4_LANES	,	V_534
with_fdi	,	V_807
ironlake_pch_enable	,	F_315
PIPE_LINK_M_G4X	,	F_495
data	,	V_1155
FDI_LINK_TRAIN_PATTERN_1_IVB	,	V_430
MCURSOR_GAMMA_ENABLE	,	V_915
CCK_FUSE_REG	,	V_554
PLANE_CTL_ROTATE_180	,	V_381
CRTC_STEREO_DOUBLE	,	V_1050
IS_BDW_ULT	,	F_815
"PCH refclk assertion failure, should be active but is disabled\n"	,	L_29
pch_fifo_underrun_disabled	,	V_1248
intel_do_mmio_flip	,	F_672
i9xx_set_pll_dividers	,	F_427
I915_READ_NOTRACE	,	F_345
SUPPORTS_INTEGRATED_HDMI	,	F_827
DPIO_CHV_FEEDFWD_GAIN_SHIFT	,	V_704
for_each_intel_crtc_masked	,	F_745
ironlake_disable_pch_transcoder	,	F_154
lvds	,	V_967
LVDS_PIPE_MASK	,	V_191
drm_mode_config_cleanup	,	F_901
PF_PIPE_SEL_MASK_IVB	,	V_840
preferred_depth	,	V_1230
lvds_pipe_enabled	,	F_106
"[CONNECTOR:%d:%s] to [CRTC:%d]\n"	,	L_225
LCPLL_CD_SOURCE_FCLK_DONE	,	V_868
PIPECONF_ENABLE	,	V_163
"Backlight polarity reversed on %s\n"	,	L_259
CCK_FUSE_HPLL_FREQ_MASK	,	V_555
intel_reduce_m_n_ratio	,	F_470
intel_display_error_state	,	V_1258
I915_MAX_PIPES	,	V_548
drm_crtc_find	,	F_810
DREF_SSC_SOURCE_ENABLE	,	V_797
SPRITE_ENABLE	,	V_172
modeset_global_resources	,	V_550
PIPE_CONF_QUIRK	,	F_731
fdi_lanes	,	V_415
GCI_CONTROL	,	V_584
"using SSC reference clock of %d kHz\n"	,	L_100
quirk_ssc_force_disable	,	F_855
D_COMP_COMP_FORCE	,	V_875
FDI_RX_PLL_ENABLE	,	V_139
spin_lock	,	F_686
cz_freq	,	V_582
PCH_DPLL_SEL	,	V_469
"encoder's computed active state doesn't match tracked active state "	,	L_196
"FDI train 2 fail on vswing %d\n"	,	L_66
pixel_clock	,	V_643
intel_cpu_transcoder_get_m_n	,	F_560
"[setup_hw_state]"	,	L_274
TRANS_CHICKEN2_TIMING_OVERRIDE	,	V_243
GAMMA_MODE_MODE_8BIT	,	V_821
rotation_property	,	V_1142
dpll_reg	,	V_230
DREF_SSC_SOURCE_DISABLE	,	V_801
SDVO_DETECTED	,	V_1178
intel_enable_shared_dpll	,	F_143
rgb_order	,	V_325
display_clock_mode	,	V_792
"fdi/pch: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n"	,	L_164
DRM_MODE_ENCODER_DPMST	,	V_1078
