Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,Differential I/O Pairs,uSRAM (64x12),LSRAM (20K),Math (18x18),Chip Globals,PLL
CLOCKS_AND_RESETS_0/CCC_FIC_x_CLK/PF_CCC_C0_0/Primitives,0,0,0,0,0,0,0,0,0,4,1
CLOCKS_AND_RESETS_0/Primitives,2,0,0,0,0,0,0,0,0,1,0
CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/Primitives,2,17,0,0,0,0,0,0,0,1,0
CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/Primitives,0,17,0,0,0,0,0,0,0,1,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/Primitives,1081,516,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/Primitives,115,92,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/Primitives,208,8,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_0/ram_dscConCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscConCacheNM_R0C0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_0/ram_dscConCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscConCacheNM_R0C1/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C0/Primitives,0,2,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C1/Primitives,0,2,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C2/Primitives,0,2,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C3/Primitives,0,2,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C4/Primitives,0,2,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C5/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C0/Primitives,0,2,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C1/Primitives,0,2,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C2/Primitives,0,2,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C3/Primitives,0,2,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C4/Primitives,0,2,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C5/Primitives,0,2,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C6/Primitives,0,2,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C7/Primitives,0,2,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/FPA/Primitives,5,5,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/Primitives,63,6,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/Primitives,13,4,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/Primitives,21,9,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAStartCtrl_inst/Primitives,8,4,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/Primitives,79,59,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/Primitives,339,96,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/Primitives,88,102,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/Primitives,60,205,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/transAck_inst/Primitives,148,95,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/Primitives,59,53,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/Primitives,47,146,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/Primitives,101,41,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/Primitives,13,7,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/extDscrptrFetchFSM_inst/Primitives,269,178,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/intStatusMux_inst/Primitives,44,1,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/BYTE_CNT_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/Primitives,0,0,36,36,0,0,0,1,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/CONFIG_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/Primitives,0,0,36,36,0,0,0,1,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/DEST_ADDR_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/Primitives,0,0,36,36,0,0,0,1,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/NEXT_DSCRPTR_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/Primitives,0,0,36,36,0,0,0,1,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/Primitives,412,287,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/SRC_ADDR_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd/Primitives,0,0,36,36,0,0,0,1,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un402_ctrlAddrDec0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/un402_ctrlAddrDec0_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_controlRegisters/Primitives,7,4,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_ctrlIFMuxCDC/Primitives,4,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/Primitives,2,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/Primitives,17,7,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C0/Primitives,0,1,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C1/Primitives,0,1,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C2/Primitives,0,1,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C3/Primitives,0,1,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C4/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0/Primitives,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/Primitives,21,55,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/Primitives,97,24,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/genblk1.genblk1.UI_ram_wrapper_cache0/ram_cache/Primitives,0,0,36,36,0,0,0,1,0,0,0
FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/genblk1.genblk1.UI_ram_wrapper_cache1/ram_cache/Primitives,0,0,36,36,0,0,0,1,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/Primitives,41,60,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/Primitives,41,52,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/Primitives,12,4,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/Primitives,20,10,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/Primitives,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/Primitives,53,24,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/Primitives,32,33,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/Primitives,41,16,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/DWC_DownConv_Calc_Hold_Reg_Ctrl/Primitives,3,1,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/Primitives,6,15,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/Primitives,37,19,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/Primitives,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/Primitives,2,1,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/Primitives,5,48,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/Primitives,2,1,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/Primitives,5,48,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/Primitives,52,46,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/DWC_UpConv_Hold_Reg_Ctrl/Primitives,2,1,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/Primitives,0,7,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/Primitives,74,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/Primitives,45,17,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/Primitives,20,10,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/Primitives,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/Primitives,20,10,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/Primitives,56,22,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/Primitives,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/Primitives,47,88,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/Primitives,47,88,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/Primitives,69,132,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/Primitives,6,6,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/Primitives,2,2,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/Primitives,2,2,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[1].mstrconv/rgsl/genblk5.brs/Primitives,1,2,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/Primitives,49,92,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/Primitives,48,90,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/Primitives,71,136,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/Primitives,7,8,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,6,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,95,48,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/Primitives,10,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,6,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,95,48,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/Primitives,10,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/arst_aclk_sync/Primitives,0,2,0,0,0,0,0,0,0,1,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/Primitives,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/Primitives,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/Primitives,28,16,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/rrArb.rrArb/Primitives,2,1,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/Primitives,2,46,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/Primitives,26,15,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[1].mstctrl/trnscon/Primitives,26,13,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/rrArb.rrArb/Primitives,10,5,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/trgmx/Primitives,48,47,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.rDCon/Primitives,0,1,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdArb.rrArb/Primitives,0,1,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/Primitives,73,2,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.rcon/rrArb/Primitives,2,1,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.rcon/slmx/Primitives,8,3,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.wDCon/Primitives,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/Primitives,78,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/Primitives,18,10,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/genblk1.DPFF/Primitives,8,4,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/Primitives,68,126,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/Primitives,67,121,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/Primitives,79,152,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/Primitives,14,22,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/Primitives,21,36,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/Primitives,23,40,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/Primitives,45,84,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/Primitives,40,74,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/Primitives,13,20,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,4,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,35,20,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/Primitives,3,8,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,6,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,83,28,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/Primitives,24,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/Primitives,31,56,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/Primitives,37,68,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/Primitives,77,148,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/Primitives,12,18,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,6,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,83,28,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/Primitives,24,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,6,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,83,28,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/Primitives,24,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk1.awrs/Primitives,55,104,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk2.arrs/Primitives,55,104,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk3.rrs/Primitives,79,152,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk5.brs/Primitives,14,22,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,6,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,83,28,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/Primitives,24,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,6,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,83,28,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/Primitives,24,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/Primitives,0,2,0,0,0,0,0,0,0,1,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/Primitives,33,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/genblk1[0].u_MstAdrDec/Primitives,8,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/genblk1[1].u_MstAdrDec/Primitives,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/Primitives,130,68,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/bs0/Primitives,9,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/Primitives,6,58,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/Primitives,21,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[0].u_MstAdrDec/Primitives,13,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[1].u_MstAdrDec/Primitives,3,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/Primitives,135,68,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/bs0/Primitives,9,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/Primitives,11,60,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/Primitives,51,44,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/Primitives,28,18,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdFif.rdFif/genblk1.DPFF/Primitives,82,66,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rDCon/SD.rdcon/rdmx/Primitives,138,9,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/rrArb/Primitives,22,11,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.rcon/slmx/Primitives,35,9,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/Primitives,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrDMux/Primitives,72,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/Primitives,36,19,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/Primitives,53,94,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/Primitives,52,93,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/Primitives,86,136,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/Primitives,4,4,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/Primitives,12,18,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/Primitives,12,18,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/Primitives,53,100,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/Primitives,52,98,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/Primitives,2,2,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/Primitives,42,18,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/Primitives,33,16,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/Primitives,38,16,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/Primitives,39,27,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/Primitives,32,16,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/Primitives,34,16,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/Primitives,25,44,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/Primitives,25,44,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/Primitives,70,134,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/Primitives,76,146,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/Primitives,2,2,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,5,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,40,16,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,5,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,38,16,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/arst_aclk_sync/Primitives,0,2,0,0,0,0,0,0,0,1,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/Primitives,6,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/genblk1[1].u_MstAdrDec/Primitives,2,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/Primitives,78,28,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/bs0/Primitives,9,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.arcon/trgmx/Primitives,18,24,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.awcon/Primitives,8,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/Primitives,18,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[1].u_MstAdrDec/Primitives,2,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/Primitives,83,35,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/bs0/Primitives,6,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.awcon/trgmx/Primitives,11,27,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.derr/Primitives,41,28,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdArb.rrArb/Primitives,15,11,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdmx/Primitives,85,1,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.rcon/rrArb/Primitives,14,8,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.rcon/slmx/Primitives,7,1,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.wDCon/Primitives,8,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrDMux/Primitives,50,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrFif/Primitives,15,10,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[1].wrDMux/Primitives,74,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[1].wrFif/Primitives,15,10,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[2].wrFif/Primitives,15,10,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/MSS_LSRAM_inst_0/COREAXI4SRAM_0/U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/Primitives,0,10,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/Primitives,399,273,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/MSS_LSRAM_inst_0/PF_TPSRAM_AHB_AXI_0/Primitives,68,0,288,288,0,0,0,8,0,0,0
FIC_0_PERIPHERALS_0/soc_cycle_counter_inst/Primitives,51,50,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/Primitives,0,1,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/Primitives,18,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/genAccelCtrl.accel_controller/Primitives,4,3,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/genRamLoop[1].genRam.ram/Primitives,47,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/genRamLoop[1].genRam.ram/ram_dual_port_inst/byte_enabled.ram_dual_port_byte_enabled_inst/Primitives,40,34,36,36,0,0,0,1,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/genRamLoop[1].genRam.ram/sr1/Primitives,1,1,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/genRamLoop[2].genRam.ram/Primitives,77,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/genRamLoop[2].genRam.ram/ram_dual_port_inst/byte_enabled.ram_dual_port_byte_enabled_inst/Primitives,33,17,72,72,0,0,0,2,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/genRamLoop[2].genRam.ram/sr1/Primitives,1,1,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/rd_controller/Primitives,411,139,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/rd_controller/fw/Primitives,13,1,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/rd_controller/gen_fifo.rdataff/genblk1.fwft_fifo_lutram_inst/Primitives,24,12,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/rd_controller/gen_fifo.rdataff/genblk1.fwft_fifo_lutram_inst/lutram_dual_port_inst/ram_ram_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/rd_controller/gen_fifo.rdataff/genblk1.fwft_fifo_lutram_inst/lutram_dual_port_inst/ram_ram_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/rd_controller/gen_fifo.rdataff/genblk1.fwft_fifo_lutram_inst/lutram_dual_port_inst/ram_ram_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/rd_controller/gen_fifo.rdataff/genblk1.fwft_fifo_lutram_inst/lutram_dual_port_inst/ram_ram_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/rd_controller/gen_fifo.rdataff/genblk1.fwft_fifo_lutram_inst/lutram_dual_port_inst/ram_ram_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/rd_controller/gen_fifo.rdataff/genblk1.fwft_fifo_lutram_inst/lutram_dual_port_inst/ram_ram_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/rd_controller/sr1/Primitives,0,8,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/wr_controller/Primitives,378,157,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/Primitives,1312,961,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/legup_mult_signed_8_16_1_0/genblk1.legup_mult_pipelined_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/legup_mult_signed_8_16_1_0/genblk1.legup_mult_pipelined_inst/genblk1.result_reg[0]_mulonly_0[23:0]/Primitives,0,0,36,36,0,0,0,0,1,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_0_feat/Primitives,5,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_0_feat/ram_ram_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_0_feat/ram_ram_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_0_hidden_a0/regular.ram_dual_port_regular_inst/ram_1_ram_1_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_0_hidden_a0/regular.ram_dual_port_regular_inst/ram_1_ram_1_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_0_hidden_a0/regular.ram_dual_port_regular_inst/ram_1_ram_1_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_0_hidden_a0/regular.ram_dual_port_regular_inst/ram_ram_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_0_hidden_a0/regular.ram_dual_port_regular_inst/ram_ram_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_0_hidden_a0/regular.ram_dual_port_regular_inst/ram_ram_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_0_hidden_a1/regular.ram_dual_port_regular_inst/ram_1_ram_1_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_0_hidden_a1/regular.ram_dual_port_regular_inst/ram_1_ram_1_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_0_hidden_a1/regular.ram_dual_port_regular_inst/ram_1_ram_1_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_0_hidden_a1/regular.ram_dual_port_regular_inst/ram_ram_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_0_hidden_a1/regular.ram_dual_port_regular_inst/ram_ram_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/tinyml_accel_BB_0_hidden_a1/regular.ram_dual_port_regular_inst/ram_ram_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/var_ZL6W1_POS/Primitives,16,0,0,0,0,0,0,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/var_ZL6W1_POS/read_data_a_wire_20_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/var_ZL6W1_POS/read_data_a_wire_20_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/var_ZL6W1_POS/read_data_a_wire_20_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
FIC_3_PERIPHERALS_0/COREGPIO_C0/GPIO_0/Primitives,50,34,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/Primitives,383,94,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/Primitives,4,8,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/CORE_I2C_C0_0_WRAPPER_1/Primitives,0,0,0,0,2,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/Primitives,31,24,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/Primitives,36,24,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/Primitives,33,33,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/ram256x8_g5/Primitives,2,0,36,36,0,0,0,1,0,0,0
FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/Primitives,31,33,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/ram256x8_g5/Primitives,2,0,36,36,0,0,0,1,0,0,0
FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/Primitives,24,19,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/Primitives,64,39,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/Primitives,30,23,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/Primitives,36,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/Primitives,8,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4000_0xxx_0/FIC_3_0x4000_0xxx_0/u_mux_p_to_b3/Primitives,60,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/Primitives,4,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/FIC_3_ADDRESS_GENERATION_1/FIC_3_0x4xxx_xxxx_0/FIC_3_0x4xxx_xxxx_0/u_mux_p_to_b3/Primitives,46,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/Primitives,4,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/addr_mux_0/Primitives,215,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/apb_target_0/Primitives,6,37,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/common_mailbox_ram/Primitives,0,0,72,72,0,0,0,2,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_h0_h1.CH_H0_H1/Primitives,716,11,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_h0_h2.CH_H0_H2/Primitives,35,11,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_h0_h3.CH_H0_H3/Primitives,29,11,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_h0_h4.CH_H0_H4/Primitives,34,11,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_h1_h2.CH_H1_H2/Primitives,53,11,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_h1_h3.CH_H1_H3/Primitives,29,11,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_h1_h4.CH_H1_H4/Primitives,45,11,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_h2_h3.CH_H2_H3/Primitives,38,11,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_h2_h4.CH_H2_H4/Primitives,67,11,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_h3_h4.CH_H3_H4/Primitives,86,11,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_intr_module_h0.h0_irq_module/Primitives,4,32,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_intr_module_h1.h1_irq_module/Primitives,4,32,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_intr_module_h2.h2_irq_module/Primitives,4,32,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_intr_module_h3.h3_irq_module/Primitives,7,32,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/gen_intr_module_h4.h4_irq_module/Primitives,4,32,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/MIV_IHC_C0_0/MIV_IHC_C0_0/miv_ihc_core_0/mb_addr_decoder/Primitives,48,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/Primitives,5,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/Primitives,115,194,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk5.genblk1.corepwm_timebase/Primitives,151,64,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk6.corepwm_pwm_gen/Primitives,56,1,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/Primitives,3,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/Primitives,183,133,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/UCLKMUX1/Primitives,1,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCON/Primitives,7,0,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/URF/Primitives,77,43,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/URXF/Primitives,18,11,0,0,0,0,0,0,0,0,0
FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UTXF/Primitives,21,27,0,0,0,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_A0_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_A10_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_A11_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_A12_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_A13_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_A14_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_A15_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_A16_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_A1_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_A2_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_A3_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_A4_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_A5_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_A6_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_A7_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_A8_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_A9_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_ACT_N_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_BA0_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_BA1_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_BG0_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_CKE0_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_CS0_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_DM0_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_DM1_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_DQ0_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_DQ10_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_DQ11_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_DQ12_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_DQ13_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_DQ14_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_DQ15_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_DQ1_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_DQ2_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_DQ3_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_DQ4_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_DQ5_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_DQ6_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_DQ7_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_DQ8_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_DQ9_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_ODT0_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/DDR_RAM_RST_N_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO0_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO10_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO11_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO12_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO13_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO15_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO16_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO19_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO1_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO20_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO23_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO2_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO30_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO31_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO32_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO33_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO34_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO3_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO4_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO5_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO6_IN_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/MSSIO9_OUT_IOINST/Primitives,0,0,0,0,1,0,0,0,0,0,0
MSS_WRAPPER_0/MPFS_DISCOVERY_KIT_MSS_0/Primitives,11,0,0,0,0,6,0,0,0,0,0
MSS_WRAPPER_0/Primitives,4,0,0,0,22,0,0,0,0,0,0
Primitives/Primitives,8,0,0,0,34,0,0,0,0,0,0
