$date
	Tue Oct 05 23:29:14 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_XORgate $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module XOR $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#100
1!
1#
#200
0#
1"
#300
0!
1#
#400
