// Seed: 1839069911
module module_0 (
    input wand id_0
);
endmodule
module module_1 (
    input tri1 id_0
);
  initial id_2 <= 1;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    output wire id_3,
    input wand id_4,
    input supply1 id_5,
    output wor id_6,
    output wire id_7,
    input uwire id_8,
    input wire id_9,
    output wand id_10,
    input wand id_11,
    input tri id_12,
    input wand id_13,
    output wand id_14,
    input tri0 id_15,
    output wire id_16,
    input wor id_17,
    input tri0 id_18,
    input supply1 id_19,
    input supply1 id_20,
    output wand id_21,
    input wor id_22,
    input tri id_23,
    output tri0 id_24,
    input tri id_25,
    input wand id_26
);
  wire id_28;
  assign module_3.id_3 = 0;
endmodule
module module_3 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    output supply0 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wire id_6,
    input uwire id_7,
    output supply1 id_8,
    output wor id_9,
    output tri0 id_10,
    input uwire id_11,
    output wand id_12,
    input tri1 id_13,
    input supply0 id_14,
    input tri0 id_15,
    output wire id_16,
    output wire id_17
);
  always begin : LABEL_0
    id_12 = id_7;
  end
  module_2 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_3,
      id_2,
      id_13,
      id_17,
      id_10,
      id_11,
      id_5,
      id_10,
      id_15,
      id_15,
      id_2,
      id_10,
      id_11,
      id_3,
      id_1,
      id_11,
      id_4,
      id_6,
      id_8,
      id_11,
      id_4,
      id_16,
      id_2,
      id_15
  );
endmodule
