<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Adder_Use_IPCore.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Adder_Use_IPCore.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Adder_Use_IPCore.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Adder_Use_IPCore.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Adder_Use_IPCore.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Adder_Use_IPCore.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Adder_Use_IPCore.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Adder_Use_IPCore.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Adder_Use_IPCore.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Adder_Use_IPCore.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Adder_Use_IPCore.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder_Use_IPCore.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Adder_Use_IPCore.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Adder_Use_IPCore.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Adder_Use_IPCore.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Adder_Use_IPCore.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Adder_Use_IPCore.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Adder_Use_IPCore.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Adder_Use_IPCore.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Adder_Use_IPCore.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder_Use_IPCore_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Adder_Use_IPCore_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Adder_Use_IPCore_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder_Use_IPCore_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Adder_Use_IPCore_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Adder_Use_IPCore_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Adder_Use_IPCore_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Adder_Use_IPCore_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Adder_Use_IPCore_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Adder_Use_IPCore_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Adder_Use_IPCore_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Adder_Use_IPCore_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Adder_Use_IPCore_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Adder_Use_IPCore_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Adder_Use_IPCore_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Adder_Use_IPCore_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Adder_Use_IPCore_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Adder_Use_IPCore_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Adder_Use_IPCore_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1741883069" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1741883069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741883084" xil_pn:in_ck="-3913228316926485521" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1741883084">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder_Use_IPCore.vhd"/>
      <outfile xil_pn:name="Adder_Use_IPCore_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1741883103" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5021366319863235653" xil_pn:start_ts="1741883103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741883103" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3500422990912404797" xil_pn:start_ts="1741883103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741883069" xil_pn:in_ck="7583087790216365928" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2181487122836112130" xil_pn:start_ts="1741883069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Adder_IPCore.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Adder_IPCore.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1741883103" xil_pn:in_ck="5157647034582705679" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1741883103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder_Use_IPCore.vhd"/>
      <outfile xil_pn:name="Adder_Use_IPCore_TB.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Adder_IPCore.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1741883108" xil_pn:in_ck="5157647034582705679" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7612871403459393987" xil_pn:start_ts="1741883103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Adder_Use_IPCore_TB_beh.prj"/>
      <outfile xil_pn:name="Adder_Use_IPCore_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1741883108" xil_pn:in_ck="-8111598793939880271" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4606482242203022326" xil_pn:start_ts="1741883108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder_Use_IPCore_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1741882803" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1741882803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741882803" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4697474688569311886" xil_pn:start_ts="1741882803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741882804" xil_pn:in_ck="7583087790216365928" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2181487122836112130" xil_pn:start_ts="1741882803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741882804" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1126870113271259664" xil_pn:start_ts="1741882804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741882804" xil_pn:in_ck="-8012519954793640233" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1741882804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741882804" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5792946414984829880" xil_pn:start_ts="1741882804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741882917" xil_pn:in_ck="-3158235231765793699" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4650620901598154025" xil_pn:start_ts="1741882914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder_Use_IPCore.lso"/>
      <outfile xil_pn:name="Adder_Use_IPCore.ngc"/>
      <outfile xil_pn:name="Adder_Use_IPCore.ngr"/>
      <outfile xil_pn:name="Adder_Use_IPCore.prj"/>
      <outfile xil_pn:name="Adder_Use_IPCore.stx"/>
      <outfile xil_pn:name="Adder_Use_IPCore.syr"/>
      <outfile xil_pn:name="Adder_Use_IPCore.xst"/>
      <outfile xil_pn:name="Adder_Use_IPCore_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1741882918" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2743838290496299077" xil_pn:start_ts="1741882918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741882922" xil_pn:in_ck="-2629539395506075063" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-175359840159830199" xil_pn:start_ts="1741882918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Adder_Use_IPCore.bld"/>
      <outfile xil_pn:name="Adder_Use_IPCore.ngd"/>
      <outfile xil_pn:name="Adder_Use_IPCore_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1741882928" xil_pn:in_ck="25913607221342420" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1741882922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Adder_Use_IPCore.pcf"/>
      <outfile xil_pn:name="Adder_Use_IPCore_map.map"/>
      <outfile xil_pn:name="Adder_Use_IPCore_map.mrp"/>
      <outfile xil_pn:name="Adder_Use_IPCore_map.ncd"/>
      <outfile xil_pn:name="Adder_Use_IPCore_map.ngm"/>
      <outfile xil_pn:name="Adder_Use_IPCore_map.xrpt"/>
      <outfile xil_pn:name="Adder_Use_IPCore_summary.xml"/>
      <outfile xil_pn:name="Adder_Use_IPCore_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1741882942" xil_pn:in_ck="-784635171695490579" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1741882928">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Adder_Use_IPCore.ncd"/>
      <outfile xil_pn:name="Adder_Use_IPCore.pad"/>
      <outfile xil_pn:name="Adder_Use_IPCore.par"/>
      <outfile xil_pn:name="Adder_Use_IPCore.ptwx"/>
      <outfile xil_pn:name="Adder_Use_IPCore.unroutes"/>
      <outfile xil_pn:name="Adder_Use_IPCore.xpi"/>
      <outfile xil_pn:name="Adder_Use_IPCore_pad.csv"/>
      <outfile xil_pn:name="Adder_Use_IPCore_pad.txt"/>
      <outfile xil_pn:name="Adder_Use_IPCore_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1741882942" xil_pn:in_ck="25913607221342288" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1741882936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Adder_Use_IPCore.twr"/>
      <outfile xil_pn:name="Adder_Use_IPCore.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
