// Seed: 2739364717
module module_0 (
    output wor id_0,
    input wand id_1,
    input supply0 id_2
    , id_16,
    output wire id_3,
    input wire id_4,
    input tri0 id_5,
    output supply1 id_6,
    input supply0 module_0,
    output wand id_8,
    input tri id_9,
    output tri1 id_10,
    input supply1 id_11,
    output tri1 id_12,
    input wire id_13,
    output wire id_14
);
  wire id_17;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply0 id_5
);
  id_7(
      .id_0(1'b0), .id_1(~id_3)
  );
  tri1 id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20 = 1;
  assign id_14 = 1'b0;
  wire id_21;
  module_0(
      id_0, id_1, id_3, id_4, id_2, id_3, id_0, id_5, id_0, id_2, id_4, id_3, id_4, id_3, id_0
  );
endmodule
