Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Aug  2 16:08:28 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/operator_int_div10_timing_synth.rpt
| Design       : operator_int_div10
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 r_V_ret3_3_i_i_reg_331_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q_chunk_V_ret2_3_i_i_reg_326_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.711ns (17.864%)  route 3.269ns (82.136%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.672     0.672    ap_clk
                         FDRE                                         r  r_V_ret3_3_i_i_reg_331_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  r_V_ret3_3_i_i_reg_331_reg[2]/Q
                         net (fo=3, unplaced)         0.368     1.321    r_V_ret3_3_i_i_reg_331[2]
                         LUT2 (Prop_lut2_I0_O)        0.165     1.486 r  ap_return[15]_INST_0_i_1/O
                         net (fo=4, unplaced)         0.689     2.175    r_in_V[2]
                         LUT6 (Prop_lut6_I0_O)        0.053     2.228 r  ap_return[14]_INST_0_i_1/O
                         net (fo=6, unplaced)         0.553     2.781    grp_lut_div5_chunk_fu_74_ap_return_1[2]
                         LUT6 (Prop_lut6_I0_O)        0.053     2.834 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, unplaced)         0.553     3.387    grp_lut_div5_chunk_fu_81_ap_return_1[2]
                         LUT6 (Prop_lut6_I0_O)        0.053     3.440 r  ap_return[8]_INST_0_i_1/O
                         net (fo=6, unplaced)         0.553     3.993    grp_lut_div5_chunk_fu_87_ap_return_1[2]
                         LUT6 (Prop_lut6_I0_O)        0.053     4.046 r  ap_return[5]_INST_0_i_1/O
                         net (fo=6, unplaced)         0.553     4.599    grp_lut_div5_chunk_fu_93_ap_return_1[2]
                         LUT6 (Prop_lut6_I0_O)        0.053     4.652 r  ap_return[3]_INST_0/O
                         net (fo=1, unplaced)         0.000     4.652    ap_return[3]
                         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_326_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=35, unset)           0.638     5.638    ap_clk
                         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_326_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
                         FDRE (Setup_fdre_C_D)        0.049     5.652    q_chunk_V_ret2_3_i_i_reg_326_reg[0]
  -------------------------------------------------------------------
                         required time                          5.652    
                         arrival time                          -4.652    
  -------------------------------------------------------------------
                         slack                                  1.000    




