// Seed: 973093120
module module_0;
  logic id_1;
  assign id_1 = -1'b0;
  assign module_1.id_17 = 0;
  assign id_1 = -1;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input tri1 id_2,
    input wand id_3,
    input tri id_4,
    input tri1 id_5,
    input wand id_6,
    input uwire id_7,
    input tri id_8,
    input supply0 id_9,
    input tri id_10,
    output tri1 id_11,
    input supply0 id_12,
    output tri0 id_13,
    input wire id_14,
    input tri id_15,
    output uwire id_16,
    input uwire id_17,
    output wor id_18,
    input supply0 id_19,
    output wor id_20,
    input wand id_21,
    input wor id_22,
    input supply0 id_23,
    output supply0 id_24,
    output supply1 id_25,
    output supply0 id_26,
    output wor id_27,
    input wor id_28,
    output uwire id_29,
    input wor id_30,
    input tri1 id_31,
    output wand id_32,
    input supply0 id_33,
    input wor id_34,
    input wire id_35,
    output wand id_36,
    input wand id_37,
    input tri0 id_38,
    output wand id_39,
    input uwire id_40,
    input supply1 id_41,
    output tri1 id_42,
    input supply0 id_43
);
  wire id_45;
  ;
  module_0 modCall_1 ();
  parameter id_46 = 1;
  logic id_47;
  assign id_20 = -1;
endmodule
