INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/endle/Desktop/VHDL/SLN/Modulo6_updown_withReset/Modulo6_updown_withReset.srcs/sim_1/new/Modulo6_updown_withReset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_modulo6_Up_Down'
