# Tests bitwise ALU operations
#
# Expected output:
# 4
# 13
# 8
# -6
# 36
# 2

10000010 # LDI R0,20
00000000
00010100
10000010 # LDI R1,5
00000001
00000101

10101000 # AND R0,R1  (20&5)
00000000
00000001
01000111 # PRN R0
00000000

10000010 # LDI R2,9
00000010
00001001

10101010 # OR R0,R2  (4|9)
00000000
00000010
01000111 # PRN R0
00000000

10101011 # XOR R0,R1  (13^5)
00000000
00000001
01000111 # PRN R0
00000000

01101001 # NOT R1  (~5)
00000001
01000111 # PRN R1
00000001

10000010 # LDI R3,2
00000011
00000010

10101100 # SHL R2,R3  (9<<2)
00000010
00000011
01000111 # PRN R2
00000010

10101101 # SHR R0,R3  (8>>2)
00000000
00000011
01000111 # PRN R0
00000000

00000001 # HLT
