<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="exercise1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSProcessor.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPSProcessor.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MIPSProcessor.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MIPSSystem.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MIPSSystem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MIPSSystem.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MIPSSystem.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSSystem.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MIPSSystem.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPSSystem.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MIPSSystem.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MIPSSystem.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MIPSSystem.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPSSystem_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPSSystem_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPSSystem_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="control_unit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_alu_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_alu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_alu_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_alu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1412192854" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1412192854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412198234" xil_pn:in_ck="6406263532722751780" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1412198234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DualPortMem.vhd"/>
      <outfile xil_pn:name="HostComm.vhd"/>
      <outfile xil_pn:name="MIPSSystem.vhd"/>
      <outfile xil_pn:name="constants.vhd"/>
      <outfile xil_pn:name="hardware/ALU.vhd"/>
      <outfile xil_pn:name="hardware/memory_unit.vhd"/>
      <outfile xil_pn:name="hardware/pc.vhd"/>
      <outfile xil_pn:name="hardware/registers.vhd"/>
      <outfile xil_pn:name="hardware/testutils.vhdl"/>
      <outfile xil_pn:name="testbench/tb_MIPSProcessor.vhd"/>
      <outfile xil_pn:name="testbench/tb_alu.vhd"/>
      <outfile xil_pn:name="testbench/tb_memory_unit.vhd"/>
      <outfile xil_pn:name="testbench/tb_pc.vhd"/>
      <outfile xil_pn:name="testbench/tb_registers.vhd"/>
      <outfile xil_pn:name="uart/baudGen.vhd"/>
      <outfile xil_pn:name="uart/uart2BusTop.vhd"/>
      <outfile xil_pn:name="uart/uart2BusTop_pkg.vhd"/>
      <outfile xil_pn:name="uart/uartParser.vhd"/>
      <outfile xil_pn:name="uart/uartRx.vhd"/>
      <outfile xil_pn:name="uart/uartTop.vhd"/>
      <outfile xil_pn:name="uart/uartTx.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1412197012" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4743488713544906643" xil_pn:start_ts="1412197012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412197012" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2990614760147867371" xil_pn:start_ts="1412197012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412192854" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8567969474410129682" xil_pn:start_ts="1412192854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412198237" xil_pn:in_ck="6406263532722751780" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1412198237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DualPortMem.vhd"/>
      <outfile xil_pn:name="HostComm.vhd"/>
      <outfile xil_pn:name="MIPSSystem.vhd"/>
      <outfile xil_pn:name="constants.vhd"/>
      <outfile xil_pn:name="hardware/ALU.vhd"/>
      <outfile xil_pn:name="hardware/memory_unit.vhd"/>
      <outfile xil_pn:name="hardware/pc.vhd"/>
      <outfile xil_pn:name="hardware/registers.vhd"/>
      <outfile xil_pn:name="hardware/testutils.vhdl"/>
      <outfile xil_pn:name="testbench/tb_MIPSProcessor.vhd"/>
      <outfile xil_pn:name="testbench/tb_alu.vhd"/>
      <outfile xil_pn:name="testbench/tb_memory_unit.vhd"/>
      <outfile xil_pn:name="testbench/tb_pc.vhd"/>
      <outfile xil_pn:name="testbench/tb_registers.vhd"/>
      <outfile xil_pn:name="uart/baudGen.vhd"/>
      <outfile xil_pn:name="uart/uart2BusTop.vhd"/>
      <outfile xil_pn:name="uart/uart2BusTop_pkg.vhd"/>
      <outfile xil_pn:name="uart/uartParser.vhd"/>
      <outfile xil_pn:name="uart/uartRx.vhd"/>
      <outfile xil_pn:name="uart/uartTop.vhd"/>
      <outfile xil_pn:name="uart/uartTx.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1412198237" xil_pn:in_ck="6406263532722751780" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="9101746789561114990" xil_pn:start_ts="1412198237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_alu_beh.prj"/>
      <outfile xil_pn:name="tb_alu_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1412198238" xil_pn:in_ck="9107257214396947142" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="640538212366180327" xil_pn:start_ts="1412198237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_alu_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1412198287" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1412198287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412198287" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5131999071846225217" xil_pn:start_ts="1412198287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412198287" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8567969474410129682" xil_pn:start_ts="1412198287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412198288" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1412198287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412198288" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6092080908156358849" xil_pn:start_ts="1412198288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412198288" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1412198288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412198288" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2446897524754335736" xil_pn:start_ts="1412198288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412198295" xil_pn:in_ck="-6924038890663484549" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8555458906144288121" xil_pn:start_ts="1412198288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MIPSSystem.lso"/>
      <outfile xil_pn:name="MIPSSystem.ngc"/>
      <outfile xil_pn:name="MIPSSystem.ngr"/>
      <outfile xil_pn:name="MIPSSystem.prj"/>
      <outfile xil_pn:name="MIPSSystem.stx"/>
      <outfile xil_pn:name="MIPSSystem.syr"/>
      <outfile xil_pn:name="MIPSSystem.xst"/>
      <outfile xil_pn:name="MIPSSystem_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
