Protel Design System Design Rule Check
PCB File : C:\Users\josef.TVP1\Documents\GitHub\VHF-Unit\Kretskortet\VHF-Unit rev1\Test Radio Design.SWPcbDoc
Date     : 2018-04-23
Time     : 11:42:03

Processing Rule : Unpoured Polygon (Allow unpoured: False)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk primitive without silk layer
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=0mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0mil) (IsPad),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0mil) (All),(All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=50mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
   Violation between Starved Thermal on Ground Plane: Via (1810mil,1686.693mil) Component Side to Solder Side
   Violation between Starved Thermal on Ground Plane: Via (1766.693mil,1730mil) Component Side to Solder Side
   Violation between Starved Thermal on Ground Plane: Via (1853.307mil,1730mil) Component Side to Solder Side
   Violation between Starved Thermal on Ground Plane: Via (1810mil,1773.307mil) Component Side to Solder Side
Rule Violations :4

Processing Rule : Clearance Constraint (Gap=4mil) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0


Violations Detected : 4
Time Elapsed        : 00:00:03