# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../preamble.srcs/sources_1/new/preamble.vhd" \
"../../../../preamble.srcs/sim_1/new/preamble_tb.vhd" \

# Do not sort compile order
nosort
