# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../project_6.2.3.srcs/sources_1/imports/Sources/reg_bank.sv" \
"../../../../project_6.2.3.srcs/sources_1/new/n_retentor2.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
