# Final Project Reti Logiche 2021/2022
 
implementation of a convolutional encoder in VHDL
