/**
 *   Copyright (c) Texas Instruments Incorporated 2019
 *   All rights reserved.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/**
 *  \file vhwa_m2mVissApi.c
 *
 *  \brief API Implementation
 *
 */

/* ========================================================================== */
/*                             Include Files                                  */
/* ========================================================================== */

#include "src/drv/vhwa_m2mVissPriv.h"

/* ========================================================================== */
/*                           Macros & Typedefs                                */
/* ========================================================================== */


/* ========================================================================== */
/*                         Structure Declarations                             */
/* ========================================================================== */

/* None */

/* ========================================================================== */
/*                          Function Declarations                             */
/* ========================================================================== */
#if defined(VHWA_VPAC_IP_REV_VPAC3)
int32_t Vhwa_m2mVissSetFcp2Config(Vhwa_M2mVissInstObj *instObj,
        Vhwa_M2mVissHandleObj *hObj, const Fcp_Control *ctrl);
#endif
#if defined VHWA_VPAC_IP_REV_VPAC3 || defined VHWA_VPAC_IP_REV_VPAC3L
void Vhwa_m2mVissCacInit(Vhwa_M2mVissInstObj *instObj,
		    const Vhwa_M2mVissHandleObj *hObj);
#endif
#if defined (VHWA_VPAC_IP_REV_VPAC3L)
static int32_t getIrDelayParams(Vhwa_M2mVissParams *vsPrms, uint32_t *irDelay, CSL_nsf4vRegs *nsf4Regs);
#endif

/* ========================================================================== */
/*                            Global Variables                                */
/* ========================================================================== */


/* ========================================================================== */
/*                          Function Definitions                              */
/* ========================================================================== */

int32_t Vhwa_m2mVissSetRfeConfig(Vhwa_M2mVissInstObj *instObj,
		Vhwa_M2mVissHandleObj *hObj, const Rfe_Control *rfeCtrl)
{
    int32_t status = FVID2_SOK;
    Vhwa_M2mVissRegAddr *regAddrs = NULL;
    /* enable buffer object if used */
    bool enableBufObj = false;
	
    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj) && (NULL != rfeCtrl))
    /* LDRA_JUSTIFY_END */
    {
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
        Rationale:
        Effect on this unit:
        <justification end> */
        if (true == instObj->initPrms.configThroughUdmaFlag)
        /* LDRA_JUSTIFY_END */
        {
			/* LDRA_JUSTIFY_START
            <metric start> branch <metric end>
            <justification start>
			Rationale: The component level negative test framework and test applications cannot reach this portion.
			The parameters are pre-validated by the caller before the control reaches here.
			Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
			However, due to the stated rationale, this is not tested.
			<justification end> */
            if (true == hObj->appBuffInitDone)
            /* LDRA_JUSTIFY_END */
            {
				/* we will be writing configuration to buffer object */
                regAddrs = &hObj->buffRegAddrs;
                enableBufObj = true;
            }
            /* LDRA_JUSTIFY_START
            <metric start> statement branch <metric end>
            <justification start>
            Rationale: The component level negative test framework and test applications cannot reach this portion.
            The parameters are pre-validated by the caller before the control reaches here.
            Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
            However, due to the stated rationale, this is not tested.
            <justification end> */
            else
            {
				status = FVID2_EFAIL;
            }
            /* LDRA_JUSTIFY_END */
        }
		/* LDRA_JUSTIFY_START
		<metric start> statement branch <metric end>
		<justification start>
		Rationale:
		Effect on this unit:
		<justification end> */
        else
        {
			regAddrs = &instObj->regAddrs;
        }
		/* LDRA_JUSTIFY_END */

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		This branch statement checks for errors accumulated in previous steps.
		Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
		<justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            switch (rfeCtrl->module)
            {
                case RFE_MODULE_DPC_LUT:
                {
					status = CSL_rfeSetDpcLutConfig(
						regAddrs->rfeRegs, regAddrs->dpcLutAddr,
						rfeCtrl->dpcLutCfg);
					/* Enable used buffer object */
					/* LDRA_JUSTIFY_START
					<metric start> branch <metric end>
					<justification start>
					Rationale:
					Effect on this unit:
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].isModified =
                                true;
                        hObj->bufferObjHolder[BUFF_ID_DPC_LUT_ADDR].isModified
                                = true;
                    }
   
                    break;
                }

                case RFE_MODULE_DPC_OTF:
                {
					status = CSL_rfeSetDpcOtfConfig(
						regAddrs->rfeRegs, rfeCtrl->dpcOtfCfg);
            /* Enable used buffer object */
					/* LDRA_JUSTIFY_START
					<metric start> branch <metric end>
					<justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].isModified
                                = true;
                    }
                    break;
                }

                case RFE_MODULE_GAIN_OFST:
                {
					status = CSL_rfeSetWbConfig(
						regAddrs->rfeRegs, rfeCtrl->wbConfig);
            /* Enable used buffer object */
					/* LDRA_JUSTIFY_START
					<metric start> branch <metric end>
					<justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].isModified
                                = true;
                    }
                    break;
                }

                case RFE_MODULE_LSC:
                {
					status = CSL_rfeSetLscConfig(
						regAddrs->rfeRegs, regAddrs->lscLutAddr,
						rfeCtrl->lscConfig);
            /* Enable used buffer object */
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
                Rationale:
                Effect on this unit:
                <justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].isModified =
                                true;
                        hObj->bufferObjHolder[BUFF_ID_LSC_SUT_ADDR].isModified
                                = true;
                    }
                    break;
                }

                case RFE_MODULE_WDR_MERGE_MA1:
                {
					status = CSL_rfeSetWdrConfig(
						regAddrs->rfeRegs, RFE_MODULE_WDR_MERGE_MA1,
						rfeCtrl->wdrMergeMa1);
            /* Enable used buffer object */
					/* LDRA_JUSTIFY_START
					<metric start> branch <metric end>
					<justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].isModified
                                = true;
                    }
                    break;
                }

                case RFE_MODULE_WDR_MERGE_MA2:
                {
					status = CSL_rfeSetWdrConfig(
						regAddrs->rfeRegs, RFE_MODULE_WDR_MERGE_MA2,
						rfeCtrl->wdrMergeMa2);
            /* Enable used buffer object */
					/* LDRA_JUSTIFY_START
					<metric start> branch <metric end>
					<justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].isModified
                                = true;
                    }
                    break;
                }

                case RFE_MODULE_PWL1:
                {
					status = CSL_rfeSetPwlConfig(
						regAddrs->rfeRegs, RFE_MODULE_PWL1,
						rfeCtrl->pwl1Cfg);
            /* Enable used buffer object */
					/* LDRA_JUSTIFY_START
					<metric start> branch <metric end>
					<justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].isModified
                                = true;
                    }
                    break;
                }

                case RFE_MODULE_PWL2:
                {
					status = CSL_rfeSetPwlConfig(
						regAddrs->rfeRegs, RFE_MODULE_PWL2,
						rfeCtrl->pwl2Cfg);
            /* Enable used buffer object */
					/* LDRA_JUSTIFY_START
					<metric start> branch <metric end>
					<justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].isModified
                                = true;
                    }
                    break;
                }

                case RFE_MODULE_PWL3:
                {
					status = CSL_rfeSetPwlConfig(
						regAddrs->rfeRegs, RFE_MODULE_PWL3,
						rfeCtrl->pwl3Cfg);
            /* Enable used buffer object */
					/* LDRA_JUSTIFY_START
					<metric start> branch <metric end>
					<justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].isModified
                                = true;
                    }
                    break;
                }

                case RFE_MODULE_DECOMP_LUT1:
                {
					status = CSL_rfeSetLutConfig(
						regAddrs->rfeRegs, regAddrs->decompLut1Addr,
						RFE_MODULE_DECOMP_LUT1, rfeCtrl->decomp1Cfg);
            /* Enable used buffer object */
            /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
                Rationale:
                Effect on this unit:
                <justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].isModified =
                                true;
                        hObj->bufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].isModified
                                = true;
                    }
                    break;
                }

                case RFE_MODULE_DECOMP_LUT2:
                {
					status = CSL_rfeSetLutConfig(
						regAddrs->rfeRegs, regAddrs->decompLut2Addr,
                    RFE_MODULE_DECOMP_LUT2, rfeCtrl->decomp2Cfg);
            /* Enable used buffer object */
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
                Rationale:
                Effect on this unit:
                <justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].isModified =
                                true;
                        hObj->bufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].isModified
                                 = true;
                    }
                    break;
                }

                case RFE_MODULE_DECOMP_LUT3:
                {
					status = CSL_rfeSetLutConfig(
						regAddrs->rfeRegs, regAddrs->decompLut3Addr,
						RFE_MODULE_DECOMP_LUT3, rfeCtrl->decomp3Cfg);
            /* Enable used buffer object */
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
                Rationale:
                Effect on this unit:
                <justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].isModified =
                                true;
                        hObj->bufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].isModified
                                = true;
                    }
                    break;
                }

                case RFE_MODULE_COMP_LUT:
                {
					status = CSL_rfeSetLutConfig(
						regAddrs->rfeRegs, regAddrs->compLutAddr,
                        RFE_MODULE_COMP_LUT, rfeCtrl->compCfg);
            /* Enable used buffer object */
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
                Rationale:
                Effect on this unit:
                <justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].isModified =
                                true;
                        hObj->bufferObjHolder[BUFF_ID_COMP_LUT_ADDR].isModified
                                = true;
                    }
                    break;
                }

                case RFE_MODULE_H3A:
                {
					status = CSL_rfeSetH3aConfig(
						regAddrs->rfeRegs, rfeCtrl->h3aInCfg);
            /* Enable used buffer object */
					/* LDRA_JUSTIFY_START
					<metric start> branch <metric end>
					<justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].isModified =
                                true;
                    }
                    break;
                }

                case RFE_MODULE_H3A_LUT:
                {
					status = CSL_rfeSetH3aLutConfig(
						regAddrs->rfeRegs, regAddrs->h3aLutAddr,
							rfeCtrl->h3aLutCfg);
            /* Enable used buffer object */
					/* LDRA_JUSTIFY_START
					<metric start> branch <metric end>
					<justification start>
					Rationale:
					Effect on this unit:
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].isModified =
                                true;
                        hObj->bufferObjHolder[BUFF_ID_H3A_LUT_ADDR].isModified
                                = true;
                    }
                    break;
                }
                default:
                {
                    /* Nothing to do here */
                    break;
                }
            }
        }
    }
    /* LDRA_JUSTIFY_START
    <metric start> statement branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    else
    {
        status = FVID2_EBADARGS;
    }
    /* LDRA_JUSTIFY_END */

    return (status);
}

int32_t Vhwa_m2mVissGetGlbceConfig(Vhwa_M2mVissInstObj *instObj,
    const Vhwa_M2mVissHandleObj *hObj, Glbce_Control *ctrl)
{
    int32_t                 status = FVID2_EBADARGS;
    Vhwa_M2mVissRegAddr    *regAddrs=NULL;
    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj) && (NULL != ctrl))
    /* LDRA_JUSTIFY_END */
    {
        regAddrs = &instObj->regAddrs;

        switch (ctrl->module)
        {
            case GLBCE_MODULE_GET_STATS_INFO:
            {
                status = CSL_glbceGetStatsInfo(regAddrs->glbceStatsMem,
                    ctrl->statsInfo);
                break;
            }
            default:
            {
                /* Nothing to do here */
                break;
            }
        }
    }

    return (status);
}

int32_t Vhwa_m2mVissSetGlbceConfig(Vhwa_M2mVissInstObj *instObj,
		Vhwa_M2mVissHandleObj *hObj, const Glbce_Control *ctrl)
{
    int32_t                 status = FVID2_SOK;
    Vhwa_M2mVissRegAddr    *regAddrs=NULL;
    /* enable buffer object if used */
    bool enableBufObj = false;
	
    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj) && (NULL != ctrl))
    /* LDRA_JUSTIFY_END */
    {
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
        Rationale:
        Effect on this unit:
        <justification end> */
        if (true == instObj->initPrms.configThroughUdmaFlag)
		/* LDRA_JUSTIFY_END */
        {
                /* LDRA_JUSTIFY_START
            <metric start> branch <metric end>
            <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The parameters are pre-validated by the caller before the control reaches here.
                Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
                However, due to the stated rationale, this is not tested.
                <justification end> */
            if (true == hObj->appBuffInitDone)
            /* LDRA_JUSTIFY_END */
            {
                /* we will be writing configuration to buffer object */
                regAddrs = &hObj->buffRegAddrs;
                enableBufObj = true;
            }
            /* LDRA_JUSTIFY_START
            <metric start> statement branch <metric end>
            <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The parameters are pre-validated by the caller before the control reaches here.
                Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
                However, due to the stated rationale, this is not tested.
                <justification end> */
            else
            {
                status = FVID2_EFAIL;
            }
            /* LDRA_JUSTIFY_END */
        }
        /* LDRA_JUSTIFY_START
        <metric start> statement branch <metric end>
        <justification start>
        Rationale:
        Effect on this unit:
        <justification end> */
        else
        {
			regAddrs = &instObj->regAddrs;
        }
		/* LDRA_JUSTIFY_END */

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		This branch statement checks for errors accumulated in previous steps.
		Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
		<justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            switch (ctrl->module)
            {
                case GLBCE_MODULE_GLBCE:
                {
					status = CSL_glbceSetToneMapConfig(regAddrs->glbceRegs,
						ctrl->glbceCfg);
            /* Enable used buffer object */
					/* LDRA_JUSTIFY_START
					<metric start> branch <metric end>
					<justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].isModified =
                                true;
                    }
                    break;
                }

                case GLBCE_MODULE_FWD_PERCEPT:
                {
					status = CSL_glbceSetPerceptConfig(regAddrs->glbceRegs,
						ctrl->fwdPrcptCfg, GLBCE_MODULE_FWD_PERCEPT);
            /* Enable used buffer object */
					/* LDRA_JUSTIFY_START
					<metric start> branch <metric end>
					<justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].isModified =
                                true;
                    }
                    break;
                }

                case GLBCE_MODULE_REV_PERCEPT:
                {
					status = CSL_glbceSetPerceptConfig(regAddrs->glbceRegs,
						ctrl->revPrcptCfg, GLBCE_MODULE_REV_PERCEPT);
            /* Enable used buffer object */
					/* LDRA_JUSTIFY_START
					<metric start> branch <metric end>
					<justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].isModified =
                                true;
                    }
                    break;
                }

                case GLBCE_MODULE_WDR:
                {
					status = CSL_glbceSetWdrConfig(regAddrs->glbceRegs,
						ctrl->wdrCfg);
            /* Enable used buffer object */
					/* LDRA_JUSTIFY_START
					<metric start> branch <metric end>
					<justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
                    /* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].isModified =
                                true;
                    }
                    break;
                }
                default:
                {
                    /* Nothing to do here */
                    break;
                }
            }
        }
    }
    /* LDRA_JUSTIFY_START
    <metric start> statement branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    else
    {
        status = FVID2_EBADARGS;
    }
    /* LDRA_JUSTIFY_END */

    return (status);
}

int32_t Vhwa_m2mVissSetNsf4Config(Vhwa_M2mVissInstObj *instObj,
    	Vhwa_M2mVissHandleObj *hObj, const Nsf4v_Config *nsf4Cfg)
{
    int32_t                 status = FVID2_SOK;
    Vhwa_M2mVissRegAddr    *regAddrs=NULL;
    /* enable buffer object if used */
    bool enableBufObj = false;
	
    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj) && (NULL != nsf4Cfg))
    /* LDRA_JUSTIFY_END */
    {
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
        Rationale:
        Effect on this unit:
        <justification end> */
        if (true == instObj->initPrms.configThroughUdmaFlag)
		/* LDRA_JUSTIFY_END */
        {
                /* LDRA_JUSTIFY_START
            <metric start> branch <metric end>
            <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The parameters are pre-validated by the caller before the control reaches here.
                Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
                However, due to the stated rationale, this is not tested.
                <justification end> */
            if (true == hObj->appBuffInitDone)
            /* LDRA_JUSTIFY_END */
            {
                /* we will be writing configuration to buffer object */
                regAddrs = &hObj->buffRegAddrs;
                enableBufObj = true;
            }
            /* LDRA_JUSTIFY_START
            <metric start> statement branch <metric end>
            <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The parameters are pre-validated by the caller before the control reaches here.
                Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
                However, due to the stated rationale, this is not tested.
                <justification end> */
            else
            {
                status = FVID2_EFAIL;
            }
            /* LDRA_JUSTIFY_END */
        }
        /* LDRA_JUSTIFY_START
        <metric start> statement branch <metric end>
        <justification start>
        Rationale:
        Effect on this unit:
        <justification end> */
        else
        {
			regAddrs = &instObj->regAddrs;
        }
		/* LDRA_JUSTIFY_END */

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		This branch statement checks for errors accumulated in previous steps.
		Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
		<justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            status = CSL_nsf4vSetConfig(regAddrs->nsf4Regs, nsf4Cfg);
            /* Enable used buffer object */
            /* LDRA_JUSTIFY_START
            <metric start> branch <metric end>
            <justification start>
			Rationale: The component level negative test framework and test applications cannot reach this portion.
			This branch statement checks for errors accumulated in previous steps.
			Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
			Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
			This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
			<justification end> */
            if ((FVID2_SOK == status) && (true == enableBufObj))
			/* LDRA_JUSTIFY_END */
            {
                hObj->bufferObjHolder[BUFF_ID_NSF4_REGS].isModified =
                        true;
            }
        }
#if defined VHWA_VPAC_IP_REV_VPAC3 ||   defined VHWA_VPAC_IP_REV_VPAC3L
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		This branch statement checks for errors accumulated in previous steps.
		Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
		<justification end> */
        if(FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            if((UTRUE == nsf4Cfg->histCfg.histLut.enable) &&
               (NULL != nsf4Cfg->histCfg.histLut.tableAddr))
            {
                status = CSL_nsf4SetHistLut(regAddrs->nsf4Regs,
                                          regAddrs->nsf4LutRegs,
                                          &nsf4Cfg->histCfg.histLut);
                /* LDRA_JUSTIFY_START
                <metric start> statement branch <metric end>
                <justification start>
				Rationale: The component level negative test framework and test applications cannot reach this portion.
				This branch statement checks for errors accumulated in previous steps.
				Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
				Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
				This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
				<justification end> */
                if ((FVID2_SOK == status) && (true == enableBufObj))
				/* LDRA_JUSTIFY_END */
                {
                    hObj->bufferObjHolder[BUFF_ID_NSF4_REGS].isModified =
                            true;
                    hObj->bufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].isModified =
                            true;
                }
            }
        }
#endif
    }
    /* LDRA_JUSTIFY_START
    <metric start> statement branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
    <justification end> */
    else
    {
        status = FVID2_EBADARGS;
    }
    /* LDRA_JUSTIFY_END */

    return (status);
}

#if defined VHWA_VPAC_IP_REV_VPAC3 || defined VHWA_VPAC_IP_REV_VPAC3L
int32_t Vhwa_m2mVissGetNsf4Histogram(Vhwa_M2mVissInstObj *instObj,
    const Vhwa_M2mVissHandleObj *hObj, Nsf4_Histogram *histData)
{

    int32_t                 status= FVID2_SOK;
    Vhwa_M2mVissRegAddr    *regAddrs=NULL;
	
    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is NOT expected to accumulate the error status.
	An else block can be added to catch and print the error status in a future release. 
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj) && (NULL != histData))
    /* LDRA_JUSTIFY_END */
    {
        regAddrs = &instObj->regAddrs;

        status =CSL_nsf4ChangeBank(regAddrs->nsf4Regs);

        status += CSL_nsf4ReadHistogram(regAddrs->nsf4HistRegs, histData->hist);
    }

    return (status);
}
#endif

int32_t Vhwa_m2mVissSetH3aConfig(Vhwa_M2mVissInstObj *instObj,
    	Vhwa_M2mVissHandleObj *hObj, const H3a_Config *h3aCfg)
{
    int32_t                 status = FVID2_SOK;
    Vhwa_M2mVissRegAddr    *regAddrs=NULL;
    /* enable buffer object if used */
    bool enableBufObj = false;
	
    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj) && (NULL != h3aCfg))
    /* LDRA_JUSTIFY_END */
    {
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
        Rationale:
        Effect on this unit:
        <justification end> */
        if (true == instObj->initPrms.configThroughUdmaFlag)
        /* LDRA_JUSTIFY_END */
        {
                /* LDRA_JUSTIFY_START
            <metric start> branch <metric end>
            <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The parameters are pre-validated by the caller before the control reaches here.
                Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
                However, due to the stated rationale, this is not tested.
                <justification end> */
            if (true == hObj->appBuffInitDone)
            /* LDRA_JUSTIFY_END */
            {
                /* we will be writing configuration to buffer object */
                regAddrs = &hObj->buffRegAddrs;
                enableBufObj = true;
            }
            /* LDRA_JUSTIFY_START
            <metric start> statement branch <metric end>
            <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The parameters are pre-validated by the caller before the control reaches here.
                Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
                However, due to the stated rationale, this is not tested.
                <justification end> */
            else
            {
                status = FVID2_EFAIL;
            }
            /* LDRA_JUSTIFY_END */
        }
        /* LDRA_JUSTIFY_START
        <metric start> statement branch <metric end>
        <justification start>
        Rationale:
        Effect on this unit:
        <justification end> */
        else
        {
			regAddrs = &instObj->regAddrs;
        }
		/* LDRA_JUSTIFY_END */
		
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		This branch statement checks for errors accumulated in previous steps.
		Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
		<justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            status = CSL_h3aSetConfig(regAddrs->h3aRegs, h3aCfg);
			/* LDRA_JUSTIFY_START
			<metric start> branch <metric end>
			<justification start>
			Rationale:
			Effect on this unit:
			<justification end> */
            if ((FVID2_SOK == status) && (true == enableBufObj))
			/* LDRA_JUSTIFY_END */
            {
                hObj->bufferObjHolder[BUFF_ID_H3A_REGS].isModified = true;
            }
        }
    }
    /* LDRA_JUSTIFY_START
    <metric start> statement branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    else
    {
        status = FVID2_EBADARGS;
    }
    /* LDRA_JUSTIFY_END */

    return (status);
}

int32_t Vhwa_m2mVissSetFcpConfig(Vhwa_M2mVissInstObj *instObj,
    Vhwa_M2mVissHandleObj *hObj, const Fcp_Control *ctrl)
{
    int32_t                 status = FVID2_SOK;
    Vhwa_M2mVissRegAddr    *regAddrs=NULL;
    /* enable buffer object if used */
    bool enableBufObj = false;
	
    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj) && (NULL != ctrl))
    /* LDRA_JUSTIFY_END */
    {
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
        Rationale:
        Effect on this unit:
        <justification end> */
        if (true == instObj->initPrms.configThroughUdmaFlag)
        /* LDRA_JUSTIFY_END */
        {
                /* LDRA_JUSTIFY_START
            <metric start> branch <metric end>
            <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The parameters are pre-validated by the caller before the control reaches here.
                Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
                However, due to the stated rationale, this is not tested.
                <justification end> */
            if (true == hObj->appBuffInitDone)
            /* LDRA_JUSTIFY_END */
            {
                /* we will be writing configuration to buffer object */
                regAddrs = &hObj->buffRegAddrs;
                enableBufObj = true;
            }
            /* LDRA_JUSTIFY_START
            <metric start> statement branch <metric end>
            <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The parameters are pre-validated by the caller before the control reaches here.
                Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
                However, due to the stated rationale, this is not tested.
                <justification end> */
            else
            {
                status = FVID2_EFAIL;
            }
            /* LDRA_JUSTIFY_END */
        }
        /* LDRA_JUSTIFY_START
        <metric start> statement branch <metric end>
        <justification start>
        Rationale:
        Effect on this unit:
        <justification end> */
        else
        {
			regAddrs = &instObj->regAddrs;
        }
		/* LDRA_JUSTIFY_END */

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		This branch statement checks for errors accumulated in previous steps.
		Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
		<justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            switch (ctrl->module)
            {
                case FCP_MODULE_COMPANDING:
                {
                    status = CSL_fcpSetCompConfig(regAddrs->cfaRegs,
                            ctrl->inComp);
            /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_CFA_REGS].isModified =
                                true;
                    }
                    break;
                }

                case FCP_MODULE_CFA:
                {
					status = CSL_fcpSetCfaConfig(regAddrs->cfaRegs,
						ctrl->cfa);
            /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_CFA_REGS].isModified =
                                true;
                    }
                    break;
                }

                case FCP_MODULE_CCM:
                {
					status = CSL_fcpSetCcmConfig(regAddrs->fcpRegs,
						ctrl->ccm);
            /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_FCP_REGS].isModified =
                                true;
                    }
                    break;
                }

                case FCP_MODULE_GAMMA:
                {
					status = CLS_fcpSetGammaConfig(regAddrs->fcpRegs,
						regAddrs->gammaLut1Addr, regAddrs->gammaLut2Addr,
						regAddrs->gammaLut3Addr, ctrl->gamma);
            /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_FCP_REGS].isModified =
                                true;
                        hObj->bufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].isModified
                                = true;
                        hObj->bufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].isModified
                                = true;
                        hObj->bufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].isModified
                                = true;
                    }
                    break;
                }

                case FCP_MODULE_RGB2HSV:
                {
					status = CSL_fcpSetRgb2HsvConfig(regAddrs->fcpRegs,
						ctrl->rgb2Hsv);
            /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_FCP_REGS].isModified =
                                true;
                    }
                    break;
                }

                case FCP_MODULE_RGB2YUV:
                {
					status = CLS_fcpSetRgb2YuvConfig(regAddrs->fcpRegs,
						ctrl->rgb2Yuv);
            /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_FCP_REGS].isModified =
                                true;
                    }
                    break;
                }

                case FCP_MODULE_HISTOGRAM:
                {
					status = CSL_fcpSetHistogramConfig(regAddrs->fcpRegs,
						ctrl->hist);
            /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_FCP_REGS].isModified =
                                true;
                    }
                    break;
                }

                case FCP_MODULE_RGB_LUT:
                {
					status = CSL_fcpSetRgbLutConfig(regAddrs->fcpRegs,
						regAddrs->y8C8LutAddr, regAddrs->c8G8LutAddr,
						regAddrs->s8B8LutAddr, ctrl->rgbLut);
            /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
                    Rationale: The component level negative test framework and test applications CAN reach this portion.
                    No existing test case can reach this portion.
					Effect on this unit: If the control reaches here, our code base is NOT expected to accumulate the error status.
					A test case will be added to cover this gap in a future release.
                    <justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_FCP_REGS].isModified =
                                true;
                        hObj->bufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].isModified
                                = true;
                        hObj->bufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].isModified
                                = true;
                        hObj->bufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].isModified
                                = true;
                    }
                    break;
                }

                case FCP_MODULE_YUV_SAT_LUT:
                {
					status = CSL_fcpSetYuvSatLutConfig(regAddrs->fcpRegs,
						regAddrs->y8C8LutAddr, regAddrs->c8G8LutAddr,
						regAddrs->s8B8LutAddr, ctrl->yuvSatLut);
            /* Enable used buffer object */
					/* LDRA_JUSTIFY_START
					<metric start> branch <metric end>
					<justification start>
					Rationale:
					Effect on this unit:
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_FCP_REGS].isModified =
                                true;
                        hObj->bufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].isModified
                                = true;
                        hObj->bufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].isModified
                                = true;
                        hObj->bufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].isModified
                                = true;
                    }
                    break;
                }

                case FCP_MODULE_EE:
                {
                    if ((0U !=
                         (VHWA_M2M_VISS_EE_ON_FCP0_LUMA12 &
                            hObj->vsPrms.edgeEnhancerMode)) ||
                        (0U !=
                         (VHWA_M2M_VISS_EE_ON_FCP0_LUMA8 &
                            hObj->vsPrms.edgeEnhancerMode))
                       )
                    {
                        status = CSL_eeSetConfig(regAddrs->eeRegs, ctrl->eeCfg);
            /* Enable used buffer object */
                        /* LDRA_JUSTIFY_START
                        <metric start> branch <metric end>
                        <justification start>
						Rationale: The component level negative test framework and test applications cannot reach this portion.
						This branch statement checks for errors accumulated in previous steps.
						Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
						Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
						This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
						<justification end> */
                        if ((FVID2_SOK == status) && (true == enableBufObj))
						/* LDRA_JUSTIFY_END */
                        {
                            hObj->bufferObjHolder[BUFF_ID_EE_REGS].isModified =
                                    true;
                        }
                        /* LDRA_JUSTIFY_START
                        <metric start> branch <metric end>
                        <justification start>
						Rationale: The component level negative test framework and test applications cannot reach this portion.
						This branch statement checks for errors accumulated in previous steps.
						Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
						Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
						This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
						<justification end> */
                        if (FVID2_SOK == status)
                        /* LDRA_JUSTIFY_END */
                        {
                            hObj->eeMux = CSL_eeGetMuxValue(regAddrs->eeRegs);
                        }
                    }
                    /* LDRA_JUSTIFY_START
                <metric start> statement branch <metric end>
                <justification start>
                Rationale: 
                Effect on this unit:  
                <justification end> */
                    else
                    {
                        status = FVID2_EINVALID_PARAMS;
                        GT_0trace(VhwaVissTrace, GT_ERR,
                                "Edge Enhancer is disabled in SET_PARAMS!!\n");
                    }
                /* LDRA_JUSTIFY_END */    
                    break;
                }
        #if defined VHWA_VPAC_IP_REV_VPAC3 || defined (VHWA_VPAC_IP_REV_VPAC3L)
                case FCP_MODULE_CFA_COMPANDING:
                {
                    status = CSL_fcpSetCfaCompLut(regAddrs->cfaRegs,
                                                    ctrl->cLutComp);
            /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_CFA_REGS].isModified =
                                true;
                    }
                    break;
                }

                case FCP_MODULE_DECOMPANDING:
                {
                    status = CSL_fcpSetCfaDeCompLut(regAddrs->cfaRegs,
                                                    regAddrs->cfaDLutRegs,
                                                        ctrl->dLutComp);
            /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_CFA_DLUT_REGS].isModified =
                                true;
                    }
                    break;
                }
        #endif
                default:
                {
                    /* Nothing to do here */
                    break;
                }
            }
        }
    }
    /* LDRA_JUSTIFY_START
    <metric start> statement branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    else
    {
        status = FVID2_EBADARGS;
    }
    /* LDRA_JUSTIFY_END */

    return (status);
}
#if defined VHWA_VPAC_IP_REV_VPAC3

int32_t Vhwa_m2mVissSetFcp2Config(Vhwa_M2mVissInstObj *instObj,
    Vhwa_M2mVissHandleObj *hObj, const Fcp_Control *ctrl)
{
    int32_t                 status = FVID2_SOK;
    Vhwa_M2mVissRegAddr    *regAddrs=NULL;
    /* enable buffer object if used */
    bool enableBufObj = false;
	
    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj) && (NULL != ctrl))
    /* LDRA_JUSTIFY_END */
    {
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
        Rationale:
        Effect on this unit:
        <justification end> */
        if (true == instObj->initPrms.configThroughUdmaFlag)
        /* LDRA_JUSTIFY_END */
        {
                /* LDRA_JUSTIFY_START
            <metric start> branch <metric end>
            <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The parameters are pre-validated by the caller before the control reaches here.
                Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
                However, due to the stated rationale, this is not tested.
                <justification end> */
            if (true == hObj->appBuffInitDone)
            /* LDRA_JUSTIFY_END */
            {
                /* we will be writing configuration to buffer object */
                regAddrs = &hObj->buffRegAddrs;
                enableBufObj = true;
            }
            /* LDRA_JUSTIFY_START
            <metric start> statement branch <metric end>
            <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The parameters are pre-validated by the caller before the control reaches here.
                Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
                However, due to the stated rationale, this is not tested.
                <justification end> */
            else
            {
                status = FVID2_EFAIL;
            }
            /* LDRA_JUSTIFY_END */
        }
        /* LDRA_JUSTIFY_START
        <metric start> statement branch <metric end>
        <justification start>
        Rationale:
        Effect on this unit:
        <justification end> */
        else
        {
			regAddrs = &instObj->regAddrs;
        }
		/* LDRA_JUSTIFY_END */

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		This branch statement checks for errors accumulated in previous steps.
		Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
		<justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            switch (ctrl->module)
            {
                case FCP_MODULE_COMPANDING:
                {
                    status = CSL_fcpSetCompConfig(regAddrs->fcp2CfaRegs,
                            ctrl->inComp);
                    /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
                    /* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_FCP2_CFA_REGS].isModified =
                                true;
                    }
                    break;
                }

                case FCP_MODULE_CFA:
                {
					status = CSL_fcpSetCfaConfig(regAddrs->fcp2CfaRegs,
						ctrl->cfa);
                    /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
                    /* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_FCP2_CFA_REGS].isModified =
                                true;
                    }
                    break;
                }

                case FCP_MODULE_CCM:
                {
					status = CSL_fcpSetCcmConfig(regAddrs->fcp2Regs,
						ctrl->ccm);
                    /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
                    /* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_FCP2_REGS].isModified =
                                true;
                    }
                    break;
                }

                case FCP_MODULE_GAMMA:
                {
					status = CLS_fcpSetGammaConfig(regAddrs->fcp2Regs,
						regAddrs->fcp2GammaLut1Addr, regAddrs->fcp2GammaLut2Addr,
						regAddrs->fcp2GammaLut3Addr, ctrl->gamma);
                    /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
                    /* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_FCP2_REGS].isModified =
                                true;
                        hObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].isModified
                                = true;
                        hObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].isModified
                                = true;
                        hObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].isModified
                                = true;
                    }
                    break;
                }

                case FCP_MODULE_RGB2HSV:
                {
					status = CSL_fcpSetRgb2HsvConfig(regAddrs->fcp2Regs,
						ctrl->rgb2Hsv);
                    /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
                    /* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_FCP2_REGS].isModified =
                                true;
                    }
                    break;
                }

                case FCP_MODULE_RGB2YUV:
                {
					status = CLS_fcpSetRgb2YuvConfig(regAddrs->fcp2Regs,
						ctrl->rgb2Yuv);
                    /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
                    /* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_FCP2_REGS].isModified =
                                true;
                    }
                    break;
                }

                case FCP_MODULE_HISTOGRAM:
                {
					status = CSL_fcpSetHistogramConfig(regAddrs->fcp2Regs,
						ctrl->hist);
                    /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
                    /* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_FCP2_REGS].isModified =
                                true;
                    }
                    break;
                }

                case FCP_MODULE_RGB_LUT:
                {
					status = CSL_fcpSetRgbLutConfig(regAddrs->fcp2Regs,
						regAddrs->fcp2Y8C8LutAddr, regAddrs->fcp2C8G8LutAddr,
						regAddrs->fcp2S8B8LutAddr, ctrl->rgbLut);
                    /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start> Rationale: The negative test framework and test apps cannot reach this portion.
                                        The function is unused because of an un-implemented feature, this code base is not being used/enabled with the current kernel support.
                    Effect on this unit: Unused feature, cannot be enabled, control cannot reach here.
                    <justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_FCP2_REGS].isModified =
                                true;
                        hObj->bufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].isModified
                                = true;
                        hObj->bufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].isModified
                                = true;
                        hObj->bufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].isModified
                                = true;
                    }
                    break;
                }

                case FCP_MODULE_YUV_SAT_LUT:
                {
					status = CSL_fcpSetYuvSatLutConfig(regAddrs->fcp2Regs,
						regAddrs->fcp2Y8C8LutAddr, regAddrs->fcp2C8G8LutAddr,
						regAddrs->fcp2S8B8LutAddr, ctrl->yuvSatLut);
                    /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
                    /* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_FCP2_REGS].isModified =
                                true;
                        hObj->bufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].isModified
                                = true;
                        hObj->bufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].isModified
                                = true;
                        hObj->bufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].isModified
                                = true;
                    }
                    break;
                }

                case FCP_MODULE_EE:
                {
                    /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start> Rationale: The negative test framework and test apps cannot reach this portion.
                                        The function is unused because of an un-implemented feature, this code base is not being used/enabled with the current kernel support.
                    Effect on this unit: Unused feature, cannot be enabled, control cannot reach here.
                    <justification end> */
                    if ((0U !=
                         (VHWA_M2M_VISS_EE_ON_FCP1_LUMA12 &
                            hObj->vsPrms.edgeEnhancerMode)) ||
                        (0U !=
                         (VHWA_M2M_VISS_EE_ON_FCP1_LUMA8 &
                            hObj->vsPrms.edgeEnhancerMode))
                       )
					/* LDRA_JUSTIFY_END */
                    {
                        status = CSL_eeSetConfig(regAddrs->fcp2EeRegs, ctrl->eeCfg);
                        /* Enable used buffer object */
                        /* LDRA_JUSTIFY_START
                        <metric start> branch <metric end>
                        <justification start>
						Rationale: The component level negative test framework and test applications cannot reach this portion.
						This branch statement checks for errors accumulated in previous steps.
						Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
						Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
						This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
						<justification end> */
                        if ((FVID2_SOK == status) && (true == enableBufObj))
                        /* LDRA_JUSTIFY_END */
                        {
                            hObj->bufferObjHolder[BUFF_ID_FCP2_EE_REGS].isModified =
                                    true;
                        }
						
                        /* LDRA_JUSTIFY_START
                        <metric start> branch <metric end>
                        <justification start>
						Rationale: The component level negative test framework and test applications cannot reach this portion.
						This branch statement checks for errors accumulated in previous steps.
						Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
						Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
						This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
						<justification end> */
                        if (FVID2_SOK == status)
                        /* LDRA_JUSTIFY_END */
                        {
                            hObj->fcp2EeMux = CSL_eeGetMuxValue(regAddrs->fcp2EeRegs);
                        }
                    }
                    else
                    {
                        status = FVID2_EINVALID_PARAMS;
                        GT_0trace(VhwaVissTrace, GT_ERR,
                                "Edge Enhancer is disabled in SET_PARAMS!!\n");
                    }
                    break;
                }

                case FCP_MODULE_CFA_COMPANDING:
                {
                    status = CSL_fcpSetCfaCompLut(regAddrs->fcp2CfaRegs,
                                                    ctrl->cLutComp);
                    /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
                    /* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_FCP2_CFA_REGS].isModified =
                                true;
                    }
                    break;
                }

                case FCP_MODULE_DECOMPANDING:
                {
                    status = CSL_fcpSetCfaDeCompLut(regAddrs->fcp2CfaRegs,
                                                    regAddrs->fcp2CfaDLutRegs,
                                                        ctrl->dLutComp);
                    /* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
                    /* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].isModified =
                                true;
                    }
                    break;
                }

                default:
                {
                    /* Nothing to do here */
                    break;
                }
            }
        }
    }
    /* LDRA_JUSTIFY_START
    <metric start> statement branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    else
    {
        status = FVID2_EBADARGS;
    }
    /* LDRA_JUSTIFY_END */
    return (status);
}
#endif

#if defined VHWA_VPAC_IP_REV_VPAC3 || defined VHWA_VPAC_IP_REV_VPAC3L
int32_t Vhwa_m2mVissSetCacConfig(Vhwa_M2mVissInstObj *instObj,
            Vhwa_M2mVissHandleObj *hObj, const Cac_Config *cfg)
{

    int32_t                 status= FVID2_SOK;
    Vhwa_M2mVissRegAddr    *regAddrs=NULL;
    bool enableBufObj = false;
    
	/* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj) && (NULL != cfg))
    /* LDRA_JUSTIFY_END */
    {
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
        Rationale:
        Effect on this unit:
        <justification end> */
        if (true == instObj->initPrms.configThroughUdmaFlag)
        /* LDRA_JUSTIFY_END */
        {
                /* LDRA_JUSTIFY_START
            <metric start> branch <metric end>
            <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The parameters are pre-validated by the caller before the control reaches here.
                Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
                However, due to the stated rationale, this is not tested.
                <justification end> */
            if (true == hObj->appBuffInitDone)
            /* LDRA_JUSTIFY_END */
            {
                /* we will be writing configuration to buffer object */
                regAddrs = &hObj->buffRegAddrs;
                enableBufObj = true;
            }
            /* LDRA_JUSTIFY_START
            <metric start> statement branch <metric end>
            <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The parameters are pre-validated by the caller before the control reaches here.
                Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
                However, due to the stated rationale, this is not tested.
                <justification end> */
            else
            {
                status = FVID2_EFAIL;
            }
            /* LDRA_JUSTIFY_END */
        }
        /* LDRA_JUSTIFY_START
        <metric start> statement branch <metric end>
        <justification start>
        Rationale:
        Effect on this unit:
        <justification end> */
        else
        {
			regAddrs = &instObj->regAddrs;
        }
		/* LDRA_JUSTIFY_END */

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		The parameters are pre-validated by the caller before the control reaches here.
		Effect on this unit: If the control reaches here, our code base is NOT expected to accumulate the error status.
		An else block can be added to catch and print the error status in a future release. 
		<justification end> */
        if (regAddrs !=  NULL)
        /* LDRA_JUSTIFY_END */
        {
            /* LDRA_JUSTIFY_START
            <metric start> branch <metric end>
            <justification start>
			Rationale: The component level negative test framework and test applications cannot reach this portion.
			This branch statement checks for errors accumulated in previous steps.
			Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
			Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
			This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
			<justification end> */
            if (FVID2_SOK == status)
            /* LDRA_JUSTIFY_END */
            {
               status = CSL_cacSetConfig(regAddrs->cacRegs, regAddrs->cacLutRegs, cfg);
            }

            /* Enable used buffer object */
            /* LDRA_JUSTIFY_START
            <metric start> branch <metric end>
            <justification start>
			Rationale: The component level negative test framework and test applications cannot reach this portion.
			This branch statement checks for errors accumulated in previous steps.
			Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
			Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
			This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
			<justification end> */
            if ((FVID2_SOK == status) && (true == enableBufObj))
			/* LDRA_JUSTIFY_END */
            {
               hObj->bufferObjHolder[BUFF_ID_CAC_REGS].isModified =
                            true;
               hObj->bufferObjHolder[BUFF_ID_CAC_LUT_REGS].isModified =
                            true;
            }
        }
    }
    return (status);
}
#endif

int32_t Vhwa_m2mVissReadHistogram(Vhwa_M2mVissInstObj *instObj,
    const Vhwa_M2mVissHandleObj *hObj, Fcp_HistData *fcphistData)
{

    int32_t                 status = FVID2_EBADARGS;
    Vhwa_M2mVissRegAddr    *regAddrs=NULL;

	/* LDRA_JUSTIFY_START
	<metric start> branch <metric end>
	<justification start> 
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
	This behaviour is part of the application design. An error print statement can be added in a future release if required.
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj) && (NULL != fcphistData))
	/* LDRA_JUSTIFY_END */
    {
        regAddrs = &instObj->regAddrs;

        if(VHWA_M2M_VISS_FCP_INSTANCE_0 == fcphistData->fcpIdx)
		{
			status = CSL_fcpHistChangeBank(regAddrs->fcpRegs);
			status += CSL_fcpReadHistogram(regAddrs->histRegs, fcphistData->hist);
        }
#if defined (VHWA_VPAC_IP_REV_VPAC3)
		/* LDRA_JUSTIFY_START
		<metric start> branch <metric end>
		<justification start> 
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		The test framework does not support the configuration required to trigger this error scenario.
		Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
		However, due to the stated rationale, this is not tested.
		<justification end> */
		else if(VHWA_M2M_VISS_FCP_INSTANCE_1 == fcphistData->fcpIdx)
		/* LDRA_JUSTIFY_END */
		{
			status = CSL_fcpHistChangeBank(regAddrs->fcp2Regs);
			status += CSL_fcpReadHistogram(regAddrs->fcp2HistRegs, fcphistData->hist);
		}
#endif
		/* LDRA_JUSTIFY_START
		<metric start> statement <metric end>
		<justification start> 
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		The test framework does not support the configuration required to trigger this error scenario.
		Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
		However, due to the stated rationale, this is not tested.
		<justification end> */
		else
		{
			status = FVID2_EBADARGS;
		}
		/* LDRA_JUSTIFY_END */
    }

    return (status);
}

void Vhwa_m2mVissSetHtsCfg(const Vhwa_M2mVissInstObj *instObj,
    Vhwa_M2mVissHandleObj *hObj, const Vhwa_M2mVissParams *vsPrms)
{
    uint32_t                 cnt, lseInitSkip;
    CSL_HtsSchConfig        *htsCfg = NULL;
    Vhwa_M2mVissChParams    *chPrms = NULL;
	
    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is NOT expected to accumulate the error status.
	An else block can be added to catch and print the error status in a future release. 
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj) && (NULL != vsPrms))
    /* LDRA_JUSTIFY_END */
    {
        htsCfg = &hObj->htsCfg;

        CSL_htsSchConfigInit(htsCfg);

        htsCfg->schId = CSL_HTS_HWA_SCH_VISS0;
        /* LDRA_JUSTIFY_START
        <metric start> statement branch <metric end>
        <justification start>
		REVIEW_PLEASE_PRATIK
		Rationale: The test framework and test apps cannot reach this portion.
		The function is unused because of an un-implemented feature, this code base is not being used/enabled with the current kernel support.
		Effect on this unit: There is no impact, as the feature is unused, cannot be enabled, and control cannot reach this condition.
        <justification end> */
        if(UTRUE == hObj->fcStatus.isFlexConnect)
        {
                htsCfg->pipeline    = instObj->fcPipeline;
        }
        else
        /* LDRA_JUSTIFY_END */
        {
                htsCfg->pipeline    = instObj->pipeline;
        }
        htsCfg->enableStream  = (uint32_t)UFALSE;
        htsCfg->enableHop     = (uint32_t)UFALSE;

        /* Configure WDTimer from user settings stored in handle object */
        /* Enable if WDTIMER_ERR event is registered */
        htsCfg->enableWdTimer = (uint32_t)UFALSE;
        htsCfg->isWdTimer128KMode = (uint32_t)UFALSE;

        htsCfg->enableBwLimit = UFALSE;
        htsCfg->cycleCnt      = 0U;
        htsCfg->tokenCnt      = 0U;

        for (cnt = 0u; cnt < VHWA_M2M_VISS_MAX_INPUTS; cnt ++)
        {
            chPrms = &hObj->inChPrms[cnt];

            if ((uint32_t)UTRUE == chPrms->isEnabled)
            {
                htsCfg->consCfg[cnt].enable         = (uint32_t)UTRUE;
                /* Input Producer is fixed to UDMA */
                htsCfg->consCfg[cnt].prodId         = CSL_HTS_PROD_IDX_UDMA;

                htsCfg->dmaProdCfg[cnt].enable      = (uint32_t)UTRUE;
                htsCfg->dmaProdCfg[cnt].dmaChNum    = instObj->inUtcCh[cnt];
                htsCfg->dmaProdCfg[cnt].pipeline    = htsCfg->pipeline;
                htsCfg->dmaProdCfg[cnt].consId      = CSL_HTS_CONS_IDX_UDMA;
                /* Default mapping for DMA */

#ifndef VHWA_VISS_M2M_ENABLE_LINE_MODE
                htsCfg->dmaProdCfg[cnt].threshold   = chPrms->thr + 1U;
#else
                htsCfg->dmaProdCfg[cnt].threshold   = 1U;
#endif

#ifdef VHWA_VISS_M2M_LSE_LPBK_ENABLE
                htsCfg->dmaProdCfg[cnt].threshold   = 1U;
#endif

                htsCfg->dmaProdCfg[cnt].countDec    = 1U;
                htsCfg->dmaProdCfg[cnt].depth       = chPrms->sl2Depth;
                htsCfg->dmaProdCfg[cnt].cntPreLoad  = 0U;
                lseInitSkip = hObj->maxLseInitSkip;

            #if defined VHWA_VPAC_IP_REV_VPAC3
                if (hObj->maxLseInitSkipMV > hObj->maxLseInitSkip)
                {
                    lseInitSkip = hObj->maxLseInitSkipMV;
                }
            #endif

#ifndef VHWA_VISS_M2M_ENABLE_LINE_MODE
                htsCfg->dmaProdCfg[cnt].cntPostLoad =
                    lseInitSkip + chPrms->thr;
#else
                htsCfg->dmaProdCfg[cnt].cntPostLoad =
                    lseInitSkip;
#endif

#ifdef VHWA_VISS_M2M_LSE_LPBK_ENABLE
                htsCfg->dmaProdCfg[cnt].cntPostLoad = 0U;
#endif
                htsCfg->dmaProdCfg[cnt].enableHop = (uint32_t)UTRUE;
                htsCfg->dmaProdCfg[cnt].numHop = chPrms->height;

                /* LDRA_JUSTIFY_START
                <metric start> statement branch <metric end>
                <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The parameters are pre-validated by the caller before the control reaches here.
				Effect on this unit: The unit is NOT expected to result in an error. This behaviour is part of the application design.
				However, due to the stated rationale, this is not tested.
                <justification end> */
                /* Set top-level numHop for HTS scheduler */
                if ((uint32_t)UTRUE == htsCfg->enableHop)
                {
                    htsCfg->numHop = chPrms->height;
                }
				/* LDRA_JUSTIFY_END */
            }
            else
            {
                htsCfg->consCfg[cnt].enable = (uint32_t)UFALSE;
                htsCfg->dmaProdCfg[cnt].enable = (uint32_t)UFALSE;
            }
        }

        for (cnt = 0u; cnt < VHWA_M2M_VISS_MAX_OUTPUTS; cnt ++)
        {
            chPrms = &hObj->outChPrms[cnt];

            if ((uint32_t)UTRUE == chPrms->isEnabled)
            {
                htsCfg->prodCfg[cnt].enable         = (uint32_t)UTRUE;
                htsCfg->prodCfg[cnt].consId         = CSL_HTS_CONS_IDX_UDMA;

                /* TODO: Change this based on number of filters */
                htsCfg->prodCfg[cnt].threshold      = 1U;
                htsCfg->prodCfg[cnt].countDec       = 1U;
                htsCfg->prodCfg[cnt].depth          = chPrms->sl2Depth;
                htsCfg->prodCfg[cnt].cntPreLoad     = 0U;
                htsCfg->prodCfg[cnt].cntPostLoad    = 0U;

                htsCfg->dmaConsCfg[cnt].enable      = (uint32_t)UTRUE;
                htsCfg->dmaConsCfg[cnt].dmaChNum    = instObj->outUtcCh[cnt];
                htsCfg->dmaConsCfg[cnt].pipeline    = htsCfg->pipeline;
                htsCfg->dmaConsCfg[cnt].enableStream = (uint32_t)UFALSE;
                htsCfg->dmaConsCfg[cnt].prodId      = CSL_HTS_PROD_IDX_UDMA;
                    /* Default mapping for DMA */
            }
            else
            {
                htsCfg->prodCfg[cnt].enable         = (uint32_t)UFALSE;
                htsCfg->dmaConsCfg[cnt].enable      = (uint32_t)UFALSE;
            }
        }

        htsCfg->dmaConsCfg[6].bypass      = (uint32_t)UTRUE;
    }
}

void Vhwa_m2mVissSetLseCfg(const Vhwa_M2mVissInstObj *instObj,
    Vhwa_M2mVissHandleObj *hObj, const Vhwa_M2mVissParams *vsPrms)
{
    uint32_t                cnt;
    CSL_LseConfig          *lseCfg = NULL;
    Vhwa_M2mVissChParams   *chPrms = NULL;
    Vhwa_M2mVissCreateArgs *createArgs = NULL;

    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj) && (NULL != vsPrms))
    /* LDRA_JUSTIFY_END */
    {
        lseCfg = &hObj->lseCfg;
        createArgs = &hObj->createArgs;

        /* Initialize LSE configuration with the default values */
        CSL_lseConfigInit(lseCfg);

        /* LSE number of input channels is 1 for VISS, only number of
         * buffers are changing based on the merge mode */
        chPrms = &hObj->inChPrms[0U];
        lseCfg->numInCh = 1U;
        lseCfg->numOutCh = VHWA_M2M_VISS_MAX_OUT_DMA_CH - 1U;

        lseCfg->inChCfg[0U].enable            = (uint32_t)UTRUE;
        lseCfg->inChCfg[0U].frameWidth        = chPrms->width;
        lseCfg->inChCfg[0U].frameHeight       = chPrms->height;
        /* No support for Skipping */
        lseCfg->inChCfg[0U].enableAddrIncrBy2 = (uint32_t)UFALSE;
        lseCfg->enablePsa                     = createArgs->enablePsa;

        /* Frame Mode for VISS */
#ifndef VHWA_VISS_M2M_ENABLE_LINE_MODE
        lseCfg->enableInChSyncOnFrame         = (uint32_t)UTRUE;
#else
        lseCfg->enableInChSyncOnFrame         = (uint32_t)UFALSE;
#endif

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The test framework and test apps cannot reach this portion.
		The function is unused because of an un-implemented feature, this code base is not being used/enabled with the current kernel support.
		Effect on this unit: There is no impact, as the feature is unused, cannot be enabled, and control cannot reach this condition.
		<justification end> */
        if (UTRUE == lseCfg->enableInChSyncOnFrame)
        /* LDRA_JUSTIFY_END */
        {
            lseCfg->inChCfg[0U].vpHBlankCnt   = hObj->maxLseHorzBlanking;
        }
        /* LDRA_JUSTIFY_START
        <metric start> statement branch <metric end>
        <justification start>
		Rationale: The test framework and test apps cannot reach this portion.
		The function is unused because of an un-implemented feature, this code base is not being used/enabled with the current kernel support.
		Effect on this unit: There is no impact, as the feature is unused, cannot be enabled, and control cannot reach this condition.
		<justification end> */
        else
        {
            lseCfg->inChCfg[0U].vpHBlankCnt   = 220U;
        }
        /* LDRA_JUSTIFY_END */

        lseCfg->inChCfg[0U].ccsf              = chPrms->ccsf;
        lseCfg->inChCfg[0U].startOffset       = 0U;
        lseCfg->inChCfg[0U].lineOffset        = chPrms->sl2Pitch;
        lseCfg->inChCfg[0U].circBufSize       = chPrms->sl2Depth;

#ifdef VHWA_VISS_M2M_LSE_LPBK_ENABLE
        lseCfg->inChCfg[0U].vpHBlankCnt = 0U;
        lseCfg->inChCfg[0U].ccsf              = FVID2_CCSF_BITS16_PACKED;
#endif

        lseCfg->inChCfg[0U].enableMultiTapKnlConfig = UFALSE;

        lseCfg->inChCfg[0U].numInBuff = 0U;
        for (cnt = 0u; cnt < VHWA_M2M_VISS_MAX_INPUTS; cnt ++)
        {
            chPrms = &hObj->inChPrms[cnt];
            if ((uint32_t)UTRUE == chPrms->isEnabled)
            {
                lseCfg->inChCfg[0U].bufAddr[cnt] = (uint32_t)chPrms->sl2Addr;
                lseCfg->inChCfg[0U].numInBuff ++;
            }
        }


        hObj->maxLseInitSkip = hObj->maxLseVertBlanking;
    #if defined VHWA_VPAC_IP_REV_VPAC3
        hObj->maxLseInitSkipMV = hObj->maxLseVertBlankingMV;
    #endif
        hObj->minLseInitSkip = 0xFFFFFFFFu;
        for (cnt = 0u; cnt < (VHWA_M2M_VISS_MAX_OUT_DMA_CH - 1u); cnt ++)
        {
            chPrms = &hObj->outChPrms[cnt];
            if ((uint32_t)UTRUE == chPrms->isEnabled)
            {
                lseCfg->outChCfg[cnt].enable = (uint32_t)UTRUE;
                lseCfg->outChCfg[cnt].ccsf =
                    (Fvid2_ColorCompStorageFmt)chPrms->ccsf;
                lseCfg->outChCfg[cnt].lineOffset = chPrms->sl2Pitch;
                lseCfg->outChCfg[cnt].circBufSize = chPrms->sl2Depth;
                lseCfg->outChCfg[cnt].bufAddr = (uint32_t)chPrms->sl2Addr;
                #if defined (VHWA_VPAC_IP_REV_VPAC3L)
                /*Latency changes on the IR path*/
                if(vsPrms->outPrms[cnt].isIrOut == TRUE)
                {
                    lseCfg->outChCfg[cnt].numInitOutSkip =
                        chPrms->maxVertBlankingIR + chPrms->extraBlanking;
                }
                else
                {
                    lseCfg->outChCfg[cnt].numInitOutSkip =
                        chPrms->maxVertBlanking + chPrms->extraBlanking;
                }

                #else
                lseCfg->outChCfg[cnt].numInitOutSkip =
                        chPrms->maxVertBlanking + chPrms->extraBlanking;
                #endif

                if ((FVID2_DF_YUV422I_UYVY ==
                        (Fvid2_DataFormat)chPrms->dataFmt) ||
                    (FVID2_DF_YUV422I_YUYV ==
                    (Fvid2_DataFormat)chPrms->dataFmt))
                {
                    lseCfg->outChCfg[cnt].enableYuv422Out = (uint32_t)UTRUE;
                    lseCfg->outChCfg[cnt].yuv422DataFmt =
                        (Fvid2_DataFormat)chPrms->dataFmt;
                }
                /* LDRA_JUSTIFY_START
                <metric start> statement branch <metric end>
                <justification start>
                Rationale: The test framework and test apps cannot reach this portion.
				The function is unused because of an un-implemented feature, this code base is not being used/enabled with the current kernel support.
				Effect on this unit: There is no impact, as the feature is unused, cannot be enabled, and control cannot reach this condition.
                <justification end> */
                else if (FVID2_DF_RGI == (Fvid2_DataFormat)chPrms->dataFmt)
                {
                    lseCfg->outChCfg[cnt].enableYuv422Out = (uint32_t)UTRUE;
                    lseCfg->outChCfg[cnt].yuv422DataFmt = FVID2_DF_YUV422I_YUYV;
                }
        #if defined VHWA_VPAC_IP_REV_VPAC3L
                else if (FVID2_DF_RAW16 == (Fvid2_DataFormat)chPrms->dataFmt)
                {
                    lseCfg->outChCfg[cnt].enableYuv422Out = (uint32_t)TRUE;
                    lseCfg->outChCfg[cnt].yuv422DataFmt = FVID2_DF_YUV422I_UYVY;
                }
        #endif
                else
                /* LDRA_JUSTIFY_END */
                {
                    lseCfg->outChCfg[cnt].enableYuv422Out = (uint32_t)UFALSE;
                }

#ifdef VHWA_VISS_M2M_LSE_LPBK_ENABLE
                lseCfg->outChCfg[cnt].numInitOutSkip = 0U;
                lseCfg->outChCfg[cnt].ccsf           = FVID2_CCSF_BITS16_PACKED;
#endif
                if (UTRUE == chPrms->isLumaCh)
                {
                #if defined VHWA_VPAC_IP_REV_VPAC
                    if (lseCfg->outChCfg[cnt].numInitOutSkip >
                            hObj->maxLseInitSkip)
                    {
                        hObj->maxLseInitSkip =
                            lseCfg->outChCfg[cnt].numInitOutSkip;
                    }
                    if (lseCfg->outChCfg[cnt].numInitOutSkip <
                            hObj->minLseInitSkip)
                    {
                        hObj->minLseInitSkip =
                            lseCfg->outChCfg[cnt].numInitOutSkip;
                    }
                #endif
                #if defined VHWA_VPAC_IP_REV_VPAC3 || defined VHWA_VPAC_IP_REV_VPAC3L
                /* LDRA_JUSTIFY_START
                <metric start>  branch <metric end>
                <justification start>
                Rationale: 
                Effect on this unit:  
                <justification end> */
                    if (VHWA_VISS_PIPE_HV == chPrms->vPipe)
                    /* LDRA_JUSTIFY_END */
                    {
                        if (lseCfg->outChCfg[cnt].numInitOutSkip >
                                hObj->maxLseInitSkip)
                        {
                            hObj->maxLseInitSkip =
                                lseCfg->outChCfg[cnt].numInitOutSkip;
                        }
                        if (lseCfg->outChCfg[cnt].numInitOutSkip <
                                hObj->minLseInitSkip)
                        {
                            hObj->minLseInitSkip =
                                lseCfg->outChCfg[cnt].numInitOutSkip;
                        }
                    }
                #endif
                #if defined VHWA_VPAC_IP_REV_VPAC3
                    if (VHWA_VISS_PIPE_MV == chPrms->vPipe)
                    {
                        if (lseCfg->outChCfg[cnt].numInitOutSkip >
                                hObj->maxLseInitSkipMV)
                        {
                            hObj->maxLseInitSkipMV =
                                lseCfg->outChCfg[cnt].numInitOutSkip;
                        }
                        /* LDRA_JUSTIFY_START
                        <metric start> statement branch <metric end>
                        <justification start>
                        Rationale: The component level negative test framework and test applications CAN reach this portion.
						No existing test case can reach this portion. A test case will be added to cover this gap in a future release.
						Effect on this unit: If the control reaches here, our code base is expected to perform clean-up operations.
						However, due to the stated rationale, this is not tested.
                        <justification end> */
                        if (lseCfg->outChCfg[cnt].numInitOutSkip <
                                hObj->minLseInitSkipMV)
                        {
                            hObj->minLseInitSkipMV =
                                lseCfg->outChCfg[cnt].numInitOutSkip;
                        }
                        /* LDRA_JUSTIFY_END */
                    }
                #endif
                }

            }
            else
            {
                lseCfg->outChCfg[cnt].enable = (uint32_t)UFALSE;
            }
        }

        /* Enable H3A Channel */
        chPrms = &hObj->outChPrms[VHWA_M2M_VISS_OUT_H3A_IDX];
        if ((uint32_t)UTRUE == chPrms->isEnabled)
        {
            lseCfg->h3aCfg.enable       = (uint32_t)UTRUE;
            lseCfg->h3aCfg.circBufSize  = chPrms->sl2Depth;
            lseCfg->h3aCfg.lineOffset   = chPrms->sl2Pitch;
            lseCfg->h3aCfg.bufAddr      = (uint32_t)chPrms->sl2Addr;
        }
        else
        {
            lseCfg->h3aCfg.enable       = (uint32_t)UFALSE;
        }

#ifdef VHWA_VISS_M2M_LSE_LPBK_ENABLE
        lseCfg->lpbkCfg.enable = UTRUE;
        lseCfg->lpbkCfg.coreEnable = UFALSE;
        lseCfg->lpbkCfg.inCh = 0u;
#endif
    }
}

int32_t Vhwa_memVissSetVissSizeAndPath(Vhwa_M2mVissInstObj *instObj,
    Vhwa_M2mVissHandleObj *hObj)
{
    int32_t                 status = FVID2_SOK;
    Vhwa_M2mVissRegAddr    *regAddrs = NULL;
    CSL_GlbceConfig         glbceCfg;
    Vhwa_M2mVissParams     *vsPrms = NULL;
    /* enable buffer object if used */
    bool enableBufObj = false;
	
    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj))
    /* LDRA_JUSTIFY_END */
    {
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        The test framework does not support the configuration required to trigger this error scenario.
        Effect on this unit: If the control reaches here, our code base is NOT expected to result in an error.
        However, due to the stated rationale, this is not tested. 
        <justification end> */
        if (true == instObj->initPrms.configThroughUdmaFlag)
        /* LDRA_JUSTIFY_END */
        {
                /* LDRA_JUSTIFY_START
            <metric start> branch <metric end>
            <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The parameters are pre-validated by the caller before the control reaches here.
                Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
                However, due to the stated rationale, this is not tested.
                <justification end> */
            if (true == hObj->appBuffInitDone)
             /* LDRA_JUSTIFY_END */
            {
                /* we will be writing configuration to buffer object */
                regAddrs = &hObj->buffRegAddrs;
                /* LDRA_JUSTIFY_START
                <metric start> statement branch <metric end>
                <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The parameters are pre-validated by the caller before the control reaches here.
                Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
                However, due to the stated rationale, this is not tested.
                <justification end> */
                if (regAddrs == NULL)
                {
					status = FVID2_EBADARGS;
                }
				/* LDRA_JUSTIFY_END */
                enableBufObj = true;
            }
            /* LDRA_JUSTIFY_START
            <metric start> statement branch <metric end>
            <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The parameters are pre-validated by the caller before the control reaches here.
                Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
                However, due to the stated rationale, this is not tested.
                <justification end> */
            else
            {
                status = FVID2_EFAIL;
            }
            /* LDRA_JUSTIFY_END */
        }
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        The test framework does not support the configuration required to trigger this error scenario.
        Effect on this unit: If the control reaches here, our code base is NOT expected to result in an error.
        However, due to the stated rationale, this is not tested. 
        <justification end> */
        else
        {
            regAddrs = &instObj->regAddrs;
			if (regAddrs == NULL)
			{
				status = FVID2_EBADARGS;
			}
        }
		/* LDRA_JUSTIFY_END */

        vsPrms = &hObj->vsPrms;

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		This branch statement checks for errors accumulated in previous steps.
		Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
		<justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            /* Set the input frame size in FCP */
			status = CSL_fcpSetFrameConfig(regAddrs->cfaRegs, regAddrs->fcpRegs,
				&hObj->fcpCfg);
            /* LDRA_JUSTIFY_START
            <metric start> statement branch <metric end>
            <justification start>
			Rationale: The component level negative test framework and test applications cannot reach this portion.
			This branch statement checks for errors accumulated in previous steps.
			Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
			Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
			If the control reaches here, our code base is expected to print the error. However, due to the stated rationale, this is not tested.
			<justification end> */
            if (FVID2_SOK != status)
            {
                GT_0trace(VhwaVissTrace, GT_ERR,
                        "CSL_fcpSetConfig Failed!!\n");
            }
            /* Enable used buffer object */
            if ((FVID2_SOK == status) && (true == enableBufObj))
            /* LDRA_JUSTIFY_END */
            {
                hObj->bufferObjHolder[BUFF_ID_CFA_REGS].isModified = true;
                hObj->bufferObjHolder[BUFF_ID_FCP_REGS].isModified = true;
            }
        }

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		This branch statement checks for errors accumulated in previous steps.
		Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
		<justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            status = CSL_fcpSetOutputMux(regAddrs->fcpRegs,
                &hObj->fcpOutCfg);
            /* LDRA_JUSTIFY_START
            <metric start> statement branch <metric end>
            <justification start>
			Rationale: The component level negative test framework and test applications cannot reach this portion.
			This branch statement checks for errors accumulated in previous steps.
			Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
			Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
			If the control reaches here, our code base is expected to print the error. However, due to the stated rationale, this is not tested.
			<justification end> */
            if (FVID2_SOK != status)
            {
                GT_0trace(VhwaVissTrace, GT_ERR,
                        "CSL_fcpSetOutputMux Failed!!\n");
            }
            /* Enable used buffer object */
            if ((FVID2_SOK == status) && (true == enableBufObj))
            /* LDRA_JUSTIFY_END */
            {
                hObj->bufferObjHolder[BUFF_ID_FCP_REGS].isModified = true;
            }
        }
#if defined VHWA_VPAC_IP_REV_VPAC3
			if(UTRUE == vsPrms->enableMVPipe)
			{
				if (regAddrs != NULL)
				{
					CSL_vissTopFcp2Enable(regAddrs->topRegs, UTRUE);
                }
				/* LDRA_JUSTIFY_START
				<metric start> statement branch <metric end>
				<justification start>
				Rationale: The component level negative test framework and test applications cannot reach this portion.
				The parameters are pre-validated by the caller before the control reaches here.
				Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
				However, due to the stated rationale, this is not tested.
				<justification end> */
                else
                {
					status = FVID2_EFAIL;
                }
				/* LDRA_JUSTIFY_END */
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
				Rationale: The component level negative test framework and test applications cannot reach this portion.
				This branch statement checks for errors accumulated in previous steps.
				Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
				Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
				However, due to the stated rationale, this is not tested.
                <justification end> */
                if ((FVID2_SOK == status) && (true == enableBufObj))
                /* LDRA_JUSTIFY_END */
                {
                        hObj->bufferObjHolder[BUFF_ID_TOP_REGS].isModified =
                                true;
                }
            /* LDRA_JUSTIFY_START
            <metric start> branch <metric end>
            <justification start>
			Rationale: The component level negative test framework and test applications cannot reach this portion.
			This branch statement checks for errors accumulated in previous steps.
			Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
			Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
			This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
			<justification end> */
            if (FVID2_SOK == status)
            /* LDRA_JUSTIFY_END */
            {
                status = CSL_fcpSetFrameConfig(regAddrs->fcp2CfaRegs, regAddrs->fcp2Regs,
                    &hObj->fcp2Cfg);
                /* LDRA_JUSTIFY_START
                <metric start> statement branch <metric end>
                <justification start> 
                Rationale: The component level negative test framework and test applications cannot reach this portion.
				This branch statement checks for errors accumulated in previous steps.
				Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
				Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
				If the control reaches here, our code base is expected to print the error. However, due to the stated rationale, this is not tested.
                <justification end> */
                if (FVID2_SOK != status)
                {
                    GT_0trace(VhwaVissTrace, GT_ERR,
                        "CSL_fcpSetConfig Failed!!\n");
                }
                /* LDRA_JUSTIFY_END */

                /* Enable used buffer object */
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
				Rationale: The component level negative test framework and test applications cannot reach this portion.
				This branch statement checks for errors accumulated in previous steps.
				Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
				Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
				This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
				<justification end> */
                if ((FVID2_SOK == status) && (true == enableBufObj))
                /* LDRA_JUSTIFY_END */
                {
                    hObj->bufferObjHolder[BUFF_ID_FCP2_CFA_REGS].isModified = true;
                    hObj->bufferObjHolder[BUFF_ID_FCP2_REGS].isModified = true;
                }
            }

            /* LDRA_JUSTIFY_START
            <metric start> branch <metric end>
            <justification start>
			Rationale: The component level negative test framework and test applications cannot reach this portion.
			This branch statement checks for errors accumulated in previous steps.
			Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
			Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
			This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
			<justification end> */
            if (FVID2_SOK == status)
            /* LDRA_JUSTIFY_END */
            {
                status = CSL_fcpSetOutputMux(regAddrs->fcp2Regs,
                    &hObj->fcp2OutCfg);
                /* LDRA_JUSTIFY_START
                <metric start> statement branch <metric end>
                <justification start> 
                Rationale: The component level negative test framework and test applications cannot reach this portion.
				This branch statement checks for errors accumulated in previous steps.
				Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
				Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
				If the control reaches here, our code base is expected to print the error. However, due to the stated rationale, this is not tested.
                <justification end> */
                if (FVID2_SOK != status)
                {
                    GT_0trace(VhwaVissTrace, GT_ERR,
                        "CSL_fcpSetOutputMux Failed!!\n");
                }
                /* LDRA_JUSTIFY_END */

                /* Enable used buffer object */
                /* LDRA_JUSTIFY_START
                <metric start> statement branch <metric end>
                <justification start>
				Rationale: The component level negative test framework and test applications cannot reach this portion.
				This branch statement checks for errors accumulated in previous steps.
				Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
				Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
				This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
				<justification end> */
                if ((FVID2_SOK == status) && (true == enableBufObj))
                /* LDRA_JUSTIFY_END */
                {
                    hObj->bufferObjHolder[BUFF_ID_FCP2_REGS].isModified = true;
                }
            }
            /* LDRA_JUSTIFY_START
            <metric start> branch <metric end>
            <justification start>
			Rationale: The component level negative test framework and test applications cannot reach this portion.
			This branch statement checks for errors accumulated in previous steps.
			Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
			Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
			This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
			<justification end> */
            if (FVID2_SOK == status)
            /* LDRA_JUSTIFY_END */
            {
                /* Set the input frame size in RFE */
                status = CSL_eeSetFrameConfig(regAddrs->fcp2EeRegs, &hObj->fcp2EeCfg);
                /* LDRA_JUSTIFY_START
                <metric start> statement branch <metric end>
                <justification start> 
                Rationale: The component level negative test framework and test applications cannot reach this portion.
				This branch statement checks for errors accumulated in previous steps.
				Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
				Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
				If the control reaches here, our code base is expected to print the error. However, due to the stated rationale, this is not tested.
                <justification end> */
                if (FVID2_SOK != status)
                {
                    GT_0trace(VhwaVissTrace, GT_ERR,
                        "CSL_eeSetFrameConfig Failed!!\n");
                }
                /* LDRA_JUSTIFY_END */

                /* Enable used buffer object */
                /* LDRA_JUSTIFY_START
                <metric start> statement branch <metric end>
                <justification start>
				Rationale: The component level negative test framework and test applications cannot reach this portion.
				This branch statement checks for errors accumulated in previous steps.
				Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
				Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
				This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
				<justification end> */
                if ((FVID2_SOK == status) && (true == enableBufObj))
                /* LDRA_JUSTIFY_END */
                {
                    hObj->bufferObjHolder[BUFF_ID_FCP2_EE_REGS].isModified = true;
                }
            }

            if (regAddrs != NULL)
            {
				CSL_vissTopFcp2InSelect(regAddrs->topRegs, vsPrms->mvPipeInSel , hObj->mvPipeDelay);
            }
			/* LDRA_JUSTIFY_START
			<metric start> statement branch <metric end>
			<justification start>
			Rationale: The component level negative test framework and test applications cannot reach this portion.
			The parameters are pre-validated by the caller before the control reaches here.
			Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
			However, due to the stated rationale, this is not tested.
			<justification end> */
            else
            {
				status = FVID2_EFAIL;
            }
			/* LDRA_JUSTIFY_END */
			/* LDRA_JUSTIFY_START
			<metric start> branch <metric end>
			<justification start>
			Rationale: The component level negative test framework and test applications cannot reach this portion.
			This branch statement checks for errors accumulated in previous steps.
			Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
			Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
			However, due to the stated rationale, this is not tested.
			<justification end> */
			if ((FVID2_SOK == status) && (true == enableBufObj))
			/* LDRA_JUSTIFY_END */
			{
					hObj->bufferObjHolder[BUFF_ID_TOP_REGS].isModified =
							true;
			}
        }
        else
        {
			if (regAddrs != NULL)
            {
				CSL_vissTopFcp2Enable(regAddrs->topRegs, UFALSE);
            }
			/* LDRA_JUSTIFY_START
			<metric start> statement branch <metric end>
			<justification start>
			Rationale: The component level negative test framework and test applications cannot reach this portion.
			The parameters are pre-validated by the caller before the control reaches here.
			Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
			However, due to the stated rationale, this is not tested.
			<justification end> */
            else
            {
				status = FVID2_EFAIL;
            }
			/* LDRA_JUSTIFY_END */
			/* LDRA_JUSTIFY_START
			<metric start> branch <metric end>
			<justification start>
			Rationale: The component level negative test framework and test applications cannot reach this portion.
			This branch statement checks for errors accumulated in previous steps.
			Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
			Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
			However, due to the stated rationale, this is not tested.
			<justification end> */
			if ((FVID2_SOK == status) && (true == enableBufObj))
			/* LDRA_JUSTIFY_END */
			{
					hObj->bufferObjHolder[BUFF_ID_TOP_REGS].isModified =
							true;
			}
        }
#endif
#if defined VHWA_VPAC_IP_REV_VPAC3 || defined (VHWA_VPAC_IP_REV_VPAC3L)
		if (regAddrs != NULL)
		{
			CSL_vissTopMuxConfig(regAddrs->topRegs, &hObj->vissTopOutMux);
		}	
		/* LDRA_JUSTIFY_START
		<metric start> statement branch <metric end>
		<justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		The parameters are pre-validated by the caller before the control reaches here.
		Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
		However, due to the stated rationale, this is not tested.
		<justification end> */
        else
        {
			status = FVID2_EFAIL;
        }
		/* LDRA_JUSTIFY_END */
		/* LDRA_JUSTIFY_START
		<metric start> branch <metric end>
		<justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		This branch statement checks for errors accumulated in previous steps.
		Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
		Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
		However, due to the stated rationale, this is not tested.
		<justification end> */
		if ((FVID2_SOK == status) && (true == enableBufObj))
		/* LDRA_JUSTIFY_END */
		{
				hObj->bufferObjHolder[BUFF_ID_TOP_REGS].isModified =
						true;
		}
#endif
#if defined VHWA_VPAC_IP_REV_VPAC3 || defined VHWA_VPAC_IP_REV_VPAC3L

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		This branch statement checks for errors accumulated in previous steps.
		Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
		<justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            if ((uint32_t)UTRUE == vsPrms->enableCac)
            {
                CSL_vissTopCacEnable(regAddrs->topRegs, UTRUE);
                if ((FVID2_SOK == status) && (true == enableBufObj))
                {
					hObj->bufferObjHolder[BUFF_ID_TOP_REGS].isModified =
							true;
                }

                status = CSL_cacSetFrameConfig(regAddrs->cacRegs,
                    &hObj->cacCfg);
                /* Enable used buffer object */
                /* LDRA_JUSTIFY_START
                <metric start> statement branch <metric end>
                <justification start>
				Rationale: The component level negative test framework and test applications cannot reach this portion.
				This branch statement checks for errors accumulated in previous steps.
				Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
				Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
				This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
				<justification end> */
                if ((FVID2_SOK == status) && (true == enableBufObj))
                /* LDRA_JUSTIFY_END */
                {
                    hObj->bufferObjHolder[BUFF_ID_CAC_REGS].isModified =true;
                }
            }
            else
            {
				if (regAddrs != NULL)
                {
					CSL_vissTopCacEnable(regAddrs->topRegs, UFALSE);
                }
				/* LDRA_JUSTIFY_START
				<metric start> statement branch <metric end>
				<justification start>
				Rationale: The component level negative test framework and test applications cannot reach this portion.
				The parameters are pre-validated by the caller before the control reaches here.
				Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
				However, due to the stated rationale, this is not tested.
				<justification end> */
                else
                {
					status = FVID2_EFAIL;
                }
				/* LDRA_JUSTIFY_END */
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
				Rationale: The component level negative test framework and test applications cannot reach this portion.
				This branch statement checks for errors accumulated in previous steps.
				Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
				Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
				However, due to the stated rationale, this is not tested.
                <justification end> */
                if ((FVID2_SOK == status) && (true == enableBufObj))
                /* LDRA_JUSTIFY_END */
                {
					hObj->bufferObjHolder[BUFF_ID_TOP_REGS].isModified =
							true;
                }
            }
        }
#endif

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		This branch statement checks for errors accumulated in previous steps.
		Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
		<justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            /* Set the input frame size in RFE */
            status = CSL_rfeSetFrameConfig(regAddrs->rfeRegs, &hObj->rfeCfg);
            /* LDRA_JUSTIFY_START
            <metric start> statement branch <metric end>
            <justification start>
			Rationale: The component level negative test framework and test applications cannot reach this portion.
			This branch statement checks for errors accumulated in previous steps.
			Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
			Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
			If the control reaches here, our code base is expected to print the error. However, due to the stated rationale, this is not tested.
			<justification end> */
            if (FVID2_SOK != status)
            {
				GT_0trace(VhwaVissTrace, GT_ERR,
					"CSL_rfeSetConfig Failed!!\n");
			}
			/* LDRA_JUSTIFY_END */

            /* Enable used buffer object */
			/* LDRA_JUSTIFY_START
			<metric start> statement branch <metric end>
			<justification start>
			Rationale: The component level negative test framework and test applications cannot reach this portion.
			This branch statement checks for errors accumulated in previous steps.
			Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
			Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
			However, due to the stated rationale, this is not tested.
			<justification end> */
            if ((FVID2_SOK == status) && (true == enableBufObj))
            /* LDRA_JUSTIFY_END */
            {
                hObj->bufferObjHolder[BUFF_ID_RFE_REGS].isModified = true;
            }
        }
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		This branch statement checks for errors accumulated in previous steps.
		Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
		<justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            /* Set the input frame size in RFE */
            status = CSL_eeSetFrameConfig(regAddrs->eeRegs, &hObj->eeCfg);
            /* LDRA_JUSTIFY_START
            <metric start> statement branch <metric end>
            <justification start>
			Rationale: The component level negative test framework and test applications cannot reach this portion.
			This branch statement checks for errors accumulated in previous steps.
			Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
			Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
			If the control reaches here, our code base is expected to print the error. However, due to the stated rationale, this is not tested.
			<justification end> */
            if (FVID2_SOK != status)
            {
                GT_0trace(VhwaVissTrace, GT_ERR,
                        "CSL_eeSetFrameConfig Failed!!\n");
            }
            /* Enable used buffer object */
            if ((FVID2_SOK == status) && (true == enableBufObj))
            /* LDRA_JUSTIFY_END */
            {
                hObj->bufferObjHolder[BUFF_ID_EE_REGS].isModified = true;
            }
        }
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		This branch statement checks for errors accumulated in previous steps.
		Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
		<justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            if ((uint32_t)UTRUE == vsPrms->enableGlbce)
            {
                /* First enable GLBCE */
                CSL_vissTopGlbceEnable(regAddrs->topRegs, UTRUE);
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
				Rationale: The component level negative test framework and test applications cannot reach this portion.
				This branch statement checks for errors accumulated in previous steps.
				Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
				Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
				However, due to the stated rationale, this is not tested.
                <justification end> */
                if ((FVID2_SOK == status) && (true == enableBufObj))
                /* LDRA_JUSTIFY_END */
                {
                        hObj->bufferObjHolder[BUFF_ID_TOP_REGS].isModified =
                                true;
                }

                glbceCfg.width = hObj->fcpCfg.width;
                glbceCfg.height = hObj->fcpCfg.height;
                glbceCfg.isOneShotMode = UTRUE;
                status = CSL_glbceSetConfig(regAddrs->glbceRegs, &glbceCfg);
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
				Rationale: The component level negative test framework and test applications cannot reach this portion.
				This branch statement checks for errors accumulated in previous steps.
				Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
				Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
				This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
				<justification end> */
                if (FVID2_SOK == status)
                /* LDRA_JUSTIFY_END */
                {
                    status = CSL_glbceStart(regAddrs->glbceRegs);
            /* Enable used buffer object */
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
				Rationale: The component level negative test framework and test applications cannot reach this portion.
				This branch statement checks for errors accumulated in previous steps.
				Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
				Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
				This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
				<justification end> */
                    if ((FVID2_SOK == status) && (true == enableBufObj))
                    /* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].isModified = true;
                    }

                    /* LDRA_JUSTIFY_START
                    <metric start> statement branch <metric end>
                    <justification start>
					Rationale: The component level negative test framework and test applications cannot reach this portion.
					This branch statement checks for errors accumulated in previous steps.
					Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
					Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
					If the control reaches here, our code base is expected to print the error. However, due to the stated rationale, this is not tested.
					<justification end> */
                    if (FVID2_SOK != status)
                    {
                        GT_0trace(VhwaVissTrace, GT_ERR,
                                "CSL_glbceStart Failed!!\n");
                    }
                    /* LDRA_JUSTIFY_END */
                }
                /* LDRA_JUSTIFY_START
                <metric start> statement branch <metric end>
                <justification start>
				Rationale: The component level negative test framework and test applications cannot reach this portion.
				This branch statement checks for errors accumulated in previous steps.
				Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
				Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
				If the control reaches here, our code base is expected to print the error. However, due to the stated rationale, this is not tested.
				<justification end> */
                else
                {
                    GT_0trace(VhwaVissTrace, GT_ERR,
                            "CSL_glbceSetConfig Failed!!\n");
                }
                /* LDRA_JUSTIFY_END */
            }
            else
            {

                CSL_vissTopGlbceEnable(regAddrs->topRegs, UFALSE);
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
				Rationale: The component level negative test framework and test applications cannot reach this portion.
				This branch statement checks for errors accumulated in previous steps.
				Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
				Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
				However, due to the stated rationale, this is not tested.
                <justification end> */
                if ((FVID2_SOK == status) && (true == enableBufObj))
                /* LDRA_JUSTIFY_END */
                {
					hObj->bufferObjHolder[BUFF_ID_TOP_REGS].isModified =
							true;
                }
            }
        }

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		This branch statement checks for errors accumulated in previous steps.
		Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
		<justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            if ((uint32_t)UTRUE == vsPrms->enableNsf4)
            {
                CSL_vissTopNsf4Enable(regAddrs->topRegs, UTRUE);
                if ((FVID2_SOK == status) && (true == enableBufObj))
                {
					hObj->bufferObjHolder[BUFF_ID_TOP_REGS].isModified =
							true;
                }

                status = CSL_nsf4vSetFrameConfig(regAddrs->nsf4Regs,
                    &hObj->nsf4vCfg);
            /* Enable used buffer object */
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
				Rationale: The component level negative test framework and test applications cannot reach this portion.
				This branch statement checks for errors accumulated in previous steps.
				Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
				Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
				This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
				<justification end> */
                if ((FVID2_SOK == status) && (true == enableBufObj))
                /* LDRA_JUSTIFY_END */
                {
                    hObj->bufferObjHolder[BUFF_ID_NSF4_REGS].isModified = true;
                }
            }
            else
            {
                CSL_vissTopNsf4Enable(regAddrs->topRegs, UFALSE);
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
				Rationale: The component level negative test framework and test applications cannot reach this portion.
				This branch statement checks for errors accumulated in previous steps.
				Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
				Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
				However, due to the stated rationale, this is not tested.
                <justification end> */
                if ((FVID2_SOK == status) && (true == enableBufObj))
                /* LDRA_JUSTIFY_END */
                {
					hObj->bufferObjHolder[BUFF_ID_TOP_REGS].isModified =
							true;
                }
            }
        }

#if defined (VHWA_VPAC_IP_REV_VPAC3L)
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        This branch statement checks for errors accumulated in previous steps.
        Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
        Effect on this unit: If the control reaches here, the code base is expected to accumulate and return the error.
        However, due to the stated rationale, this is not tested.
        <justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            if ((uint32_t)UTRUE == vsPrms->enablePcid)
            {
                CSL_vissTopPcidEnable(regAddrs->topRegs, (uint32_t)UTRUE);
                if ((FVID2_SOK == status) && (true == enableBufObj))
                {
					hObj->bufferObjHolder[BUFF_ID_TOP_REGS].isModified =
							true;
                }

                status = CSL_pcidSetFrameConfig(regAddrs->pcidRegs,
                    &hObj->pcidFrameCfg);
				/* LDRA_JUSTIFY_START
				<metric start> branch <metric end>
				<justification start>
				Rationale: The component level negative test framework and test applications cannot reach this portion.
				The test framework does not support the configuration required to trigger this error scenario.
				Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
				This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
				<justification end> */
				if ((FVID2_SOK == status) && ((uint32_t)UTRUE == enableBufObj))
				/* LDRA_JUSTIFY_END */
				{
					hObj->bufferObjHolder[BUFF_ID_PCID_REGS].isModified = (uint32_t)UTRUE;
				}
            }
            else
            {
				CSL_vissTopPcidEnable(regAddrs->topRegs, (uint32_t)UFALSE);
				/* LDRA_JUSTIFY_START
				<metric start> branch <metric end>
				<justification start>
				Rationale: The component level negative test framework and test applications cannot reach this portion.
				The test framework does not support the configuration required to trigger this error scenario.
				Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
				This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
				<justification end> */
                if ((FVID2_SOK == status) && (true == enableBufObj))
				/* LDRA_JUSTIFY_END */
                {
					hObj->bufferObjHolder[BUFF_ID_TOP_REGS].isModified =
							true;
                }                
            }
        }
#endif
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		This branch statement checks for errors accumulated in previous steps.
		Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
		<justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            /* Enable AF/AEWB only if H3A output is enabled */
            if ((uint32_t)UTRUE ==
                    vsPrms->outPrms[VHWA_M2M_VISS_OUT_H3A_IDX].enable)
            {
                /* Parameters must be set to start H3A */
                /* LDRA_JUSTIFY_START
                <metric start> statement branch <metric end>
                <justification start>
				Rationale: The component level negative test framework and test applications cannot reach this portion.
				The test framework does not support the configuration required to trigger this error scenario.
				Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
				However, due to the stated rationale, this is not tested.
                <justification end> */
                if (H3A_MODULE_MIN == hObj->h3aModule)
                {
                    status = FVID2_EINVALID_PARAMS;
                    GT_0trace(VhwaVissTrace, GT_ERR,
                            "H3a Params not set!!\n");
                }
                /* LDRA_JUSTIFY_END */
                if (H3A_MODULE_AF == hObj->h3aModule)
                {
					CSL_h3aStart(regAddrs->h3aRegs, H3A_MODULE_AF);
					/* Enable used buffer object */
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start> Rationale: The negative test framework and test apps cannot reach this portion.
                    The function is unused because of an un-implemented feature, this code base is not being used/enabled with the current kernel support.
                    Effect on this unit: None;Unused feature, cannot be enabled, control cannot reach here.
                    <justification end> */
                    if (true == enableBufObj)
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_H3A_REGS].isModified =
                                true;
                    }
                }
                else
                {
                    CSL_h3aStop(regAddrs->h3aRegs, H3A_MODULE_AF);
                /* Enable used buffer object */
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The test framework does not support the configuration required to trigger this error scenario.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested. 
                <justification end> */
                    if (true == enableBufObj)
                    /* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_H3A_REGS].isModified =
                                true;
                    }
                }
                if (H3A_MODULE_AEWB == hObj->h3aModule)
                {
                    CSL_h3aStart(regAddrs->h3aRegs, H3A_MODULE_AEWB);
            /* Enable used buffer object */
            /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The test framework does not support the configuration required to trigger this error scenario.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
                <justification end> */
                    if (true == enableBufObj)
                    /* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_H3A_REGS].isModified =
                                true;
                    }
                }
                else
                {
                    CSL_h3aStop(regAddrs->h3aRegs, H3A_MODULE_AEWB);
            /* Enable used buffer object */
                     /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start> Rationale: The negative test framework and test apps cannot reach this portion.
                    The function is unused because of an un-implemented feature, this code base is not being used/enabled with the current kernel support.
                    Effect on this unit: None;Unused feature, cannot be enabled, control cannot reach here.
                    <justification end> */
                    if (true == enableBufObj)
					/* LDRA_JUSTIFY_END */
                    {
                        hObj->bufferObjHolder[BUFF_ID_H3A_REGS].isModified =
                                true;
                    }
                }
            }
            else
            {
                CSL_h3aStop(regAddrs->h3aRegs, H3A_MODULE_AF);
                CSL_h3aStop(regAddrs->h3aRegs, H3A_MODULE_AEWB);
                /* Enable used buffer object */
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The test framework does not support the configuration required to trigger this error scenario.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
                <justification end> */
                if (true == enableBufObj)
                /* LDRA_JUSTIFY_END */
                {
                    hObj->bufferObjHolder[BUFF_ID_H3A_REGS].isModified =
                            true;
                }
            }
        }
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
                The test framework does not support the configuration required to trigger this error scenario.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
		<justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            if ((0U != (VHWA_M2M_VISS_EE_ON_FCP0_LUMA12 & vsPrms->edgeEnhancerMode)) ||
                (0U != (VHWA_M2M_VISS_EE_ON_FCP0_LUMA8 & vsPrms->edgeEnhancerMode)))
            {
                CSL_eeStart(regAddrs->eeRegs, hObj->eeMux);
                /* Enable used buffer object */
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The test framework does not support the configuration required to trigger this error scenario.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested. 
                <justification end> */
                if (true == enableBufObj)
                /* LDRA_JUSTIFY_END */
                {
                    hObj->bufferObjHolder[BUFF_ID_EE_REGS].isModified =
                            true;
                }
            }
            else
            {
                CSL_eeStop(regAddrs->eeRegs, hObj->eeMux);
                /* Enable used buffer object */
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The test framework does not support the configuration required to trigger this error scenario.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested. 
                <justification end> */
                if (true == enableBufObj)
                /* LDRA_JUSTIFY_END */
                {
                    hObj->bufferObjHolder[BUFF_ID_EE_REGS].isModified =
                            true;
                }
            }

#if defined VHWA_VPAC_IP_REV_VPAC3
            if ((0U != (VHWA_M2M_VISS_EE_ON_FCP1_LUMA12 & vsPrms->edgeEnhancerMode)) ||
                (0U != (VHWA_M2M_VISS_EE_ON_FCP1_LUMA8 & vsPrms->edgeEnhancerMode)))
          {
                CSL_eeStart(regAddrs->fcp2EeRegs, hObj->fcp2EeMux);
                /* Enable used buffer object */
                if (true == enableBufObj)
                {
                    hObj->bufferObjHolder[BUFF_ID_FCP2_EE_REGS].isModified =
                            true;
                }
            }
            else
            {
                CSL_eeStop(regAddrs->fcp2EeRegs, hObj->fcp2EeMux);
                /* Enable used buffer object */
                if (true == enableBufObj)
                {
                    hObj->bufferObjHolder[BUFF_ID_FCP2_EE_REGS].isModified =
                            true;
                }
            }
#endif
        }
    }
    /* LDRA_JUSTIFY_START
    <metric start> statement branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    else
    {
        status = FVID2_EBADARGS;
    }
    /* LDRA_JUSTIFY_END */

    return (status);
}

int32_t Vhwa_memVissSetVissStartModules(Vhwa_M2mVissInstObj *instObj,
    		Vhwa_M2mVissHandleObj *hObj)
{
    int32_t                 status = FVID2_EBADARGS;
    Vhwa_M2mVissRegAddr    *regAddrs = NULL;

    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj))
    /* LDRA_JUSTIFY_END */
    {
        status = FVID2_SOK;
        /* enable buffer object if used */
        bool enableBufObj = false;

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        The test framework does not support the configuration required to trigger this error scenario.
        Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
        This behaviour is part of the application design. An error print statement can be added in a future release if required.
        <justification end> */

        if (true == instObj->initPrms.configThroughUdmaFlag)
        /* LDRA_JUSTIFY_END */
        {
                /* LDRA_JUSTIFY_START
            <metric start> branch <metric end>
            <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The parameters are pre-validated by the caller before the control reaches here.
                Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
                However, due to the stated rationale, this is not tested.
                <justification end> */
            if (true == hObj->appBuffInitDone)
             /* LDRA_JUSTIFY_END */
            {
                /* we will be writing configuration to buffer object */
                regAddrs = &hObj->buffRegAddrs;
                enableBufObj = true;
            }
            /* LDRA_JUSTIFY_START
            <metric start> statement branch <metric end>
            <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        The parameters are pre-validated by the caller before the control reaches here.
        Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
        However, due to the stated rationale, this is not tested.
        <justification end> */
            else
            {
                status = FVID2_EFAIL;
            }
            /* LDRA_JUSTIFY_END */
        }
        /* LDRA_JUSTIFY_START
        <metric start> statement branch <metric end>
        <justification start>
        Rationale:
        Effect on this unit:
        <justification end> */
        else
        {
            regAddrs = &instObj->regAddrs;
        }
		/* LDRA_JUSTIFY_END */

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		This branch statement checks for errors accumulated in previous steps.
		Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
		Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
		This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
		<justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            if ((uint32_t)UTRUE == hObj->vsPrms.enableGlbce)
            {
                status = CSL_glbceStart(regAddrs->glbceRegs);
            /* Enable used buffer object */
                /* LDRA_JUSTIFY_START
                <metric start> statement branch <metric end>
                <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                This branch statement checks for errors accumulated in previous steps.
                Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
                Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
                This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
                <justification end> */
                if ((FVID2_SOK == status) && (true == enableBufObj))
                /* LDRA_JUSTIFY_END */
                {
                    hObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].isModified =
                            true;
                }
            }

            /* LDRA_JUSTIFY_START
            <metric start> branch <metric end>
            <justification start>
			Rationale: The component level negative test framework and test applications cannot reach this portion.
			This branch statement checks for errors accumulated in previous steps.
			Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
			Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
			This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
			<justification end> */
            if (FVID2_SOK == status)
            /* LDRA_JUSTIFY_END */
            {
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
				Rationale: The test framework and test apps cannot reach this portion.
				The function is unused because of an un-implemented feature, this code base is not being used/enabled with the current kernel support.
				Effect on this unit: There is no impact, as the feature is unused, cannot be enabled, and control cannot reach this condition.
				<justification end> */
                switch (hObj->h3aModule)
                {
                /* LDRA_JUSTIFY_END */
                    default:
                    /* LDRA_JUSTIFY_START
                    <metric start> branch <metric end>
                    <justification start>
					Rationale: The test framework and test apps cannot reach this portion.
					The function is unused because of an un-implemented feature, this code base is not being used/enabled with the current kernel support.
					Effect on this unit: There is no impact, as the feature is unused, cannot be enabled, and control cannot reach this condition.
					<justification end> */
                    case H3A_MODULE_MAX:
                    /* LDRA_JUSTIFY_END */
                        /* Stop both the modules */
                        CSL_h3aStop(regAddrs->h3aRegs, H3A_MODULE_AF);
                        CSL_h3aStop(regAddrs->h3aRegs, H3A_MODULE_AEWB);
                        break;
                    case H3A_MODULE_AF:
                        /* Enable AF, but disable AEWB */
                        CSL_h3aStart(regAddrs->h3aRegs, H3A_MODULE_AF);
                        CSL_h3aStop(regAddrs->h3aRegs, H3A_MODULE_AEWB);
                        break;
                    case H3A_MODULE_AEWB:
                        /* Enable AEWB, but disable AF */
                        CSL_h3aStart(regAddrs->h3aRegs, H3A_MODULE_AEWB);
                        CSL_h3aStop(regAddrs->h3aRegs, H3A_MODULE_AF);
                        break;
                }
                /* Enable used buffer object */
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The test framework does not support the configuration required to trigger this error scenario.
                Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
                This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
                <justification end> */
                if (true == enableBufObj)
                /* LDRA_JUSTIFY_END */
                {
                    hObj->bufferObjHolder[BUFF_ID_H3A_REGS].isModified = true;
                }
            }
        }
    }

    return (status);
}

void Vhwa_m2mVissStopModules(Vhwa_M2mVissInstObj *instObj,
    const Vhwa_M2mVissHandleObj *hObj)
{
    Vhwa_M2mVissRegAddr    *regAddrs = NULL;
    int32_t                 status    = FVID2_SOK;

	/* LDRA_JUSTIFY_START
	<metric start> branch <metric end>
	<justification start> 
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
	This behaviour is part of the application design. An error print statement can be added in a future release if required.
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj))
	/* LDRA_JUSTIFY_END */
    {
        regAddrs = &instObj->regAddrs;
        if (H3A_MODULE_AEWB == hObj->h3aModule)
        {
            CSL_h3aStop(regAddrs->h3aRegs, H3A_MODULE_AEWB);
        }
        if (H3A_MODULE_AF == hObj->h3aModule)
        {
            CSL_h3aStop(regAddrs->h3aRegs, H3A_MODULE_AF);
        }
        if (UTRUE == hObj->vsPrms.enableGlbce)
        {
			status = CSL_glbceStop(regAddrs->glbceRegs);
			/* LDRA_JUSTIFY_START
			<metric start> statement branch <metric end>
			<justification start>
			Rationale: The component level negative test framework and test applications cannot reach this portion.
			This failure case is out of scope for the imaging test framework.
			Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
			However, due to the stated rationale, this is not tested.
			<justification end> */
            if(FVID2_SOK != status)
            {
				GT_0trace(VhwaVissTrace, GT_ERR,
					"GLBCE Stop Failed !!\n");
			}
			/* LDRA_JUSTIFY_END */
        }
    }
}

void Vhwa_m2mVissGlbceInit(Vhwa_M2mVissInstObj *instObj,
    	const Vhwa_M2mVissHandleObj *hObj)
{
    Vhwa_M2mVissRegAddr    *regAddrs = NULL;
    volatile uint32_t       timeOutIter = VHWA_M2M_VISS_GLBCE_TIMEOUT_ITER;
	
    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj))
    /* LDRA_JUSTIFY_END */
    {
        regAddrs = &instObj->regAddrs;

        if ((uint32_t)UTRUE == hObj->vsPrms.enableGlbce)
        {
            /* Enable GLBCE at the VISS Top */
            CSL_vissTopGlbceEnable(regAddrs->topRegs, UTRUE);

            /* If GLBCE FILT_DONE is not set, perform GLBCE startup sequence */
            if ((uint32_t)UFALSE ==
                    CSL_vissTopIsGlbceFiltDone(regAddrs->topRegs))
            {
                /* Set the clock to free running */
                CSL_vissTopGlbceFreeRunning(regAddrs->topRegs, UTRUE);

                /* Wait for Filtering done interrupt, status bit set */
                do
                {
                    if ((uint32_t)UTRUE ==
                            CSL_vissTopIsGlbceFiltDone(regAddrs->topRegs))
                    {
                        break;
                    }
                    timeOutIter = timeOutIter - 1u;
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The test framework does not support the configuration required to trigger this error scenario.
                Effect on this unit: If the control reaches here, our code base is NOT expected to accumulate the error status.
                An else block can added to catch and print the error status in a future release.
                <justification end> */
                } while (timeOutIter > 0u);
                /* LDRA_JUSTIFY_END */

                /* Disable Free running clock */
                CSL_vissTopGlbceFreeRunning(regAddrs->topRegs, UFALSE);
            }
        }
    }
}

void Vhwa_m2mVissNsf4Init(Vhwa_M2mVissInstObj *instObj,
    	const Vhwa_M2mVissHandleObj *hObj)
{
    Vhwa_M2mVissRegAddr    *regAddrs = NULL;
	
    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj))
    /* LDRA_JUSTIFY_END */
    {
        regAddrs = &instObj->regAddrs;

        if ((uint32_t)UTRUE == hObj->vsPrms.enableNsf4)
        {
            CSL_vissTopNsf4Enable(regAddrs->topRegs, UTRUE);
        }
        else
        {
            CSL_vissTopNsf4Enable(regAddrs->topRegs, UFALSE);
        }
    }
}
#if defined (VHWA_VPAC_IP_REV_VPAC3L)
void Vhwa_m2mVissPcidInit(Vhwa_M2mVissInstObj *instObj,
        Vhwa_M2mVissHandleObj *hObj)
{
    Vhwa_M2mVissRegAddr    *regAddrs = NULL;
    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is NOT expected to accumulate the error status.
	An else block can be added to catch and print the error status in a future release. 
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj))
    /* LDRA_JUSTIFY_END */
    {
        regAddrs = &instObj->regAddrs;

        if ((uint32_t)TRUE == hObj->vsPrms.enablePcid)
        {
            CSL_vissTopPcidEnable(regAddrs->topRegs, TRUE);
        }
        else
        {
            CSL_vissTopPcidEnable(regAddrs->topRegs, FALSE);
        }
    }
}
#endif
#if defined VHWA_VPAC_IP_REV_VPAC3 || defined VHWA_VPAC_IP_REV_VPAC3L
void Vhwa_m2mVissCacInit(Vhwa_M2mVissInstObj *instObj,
    const Vhwa_M2mVissHandleObj *hObj)
{
    Vhwa_M2mVissRegAddr    *regAddrs = NULL;

    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj))
    /* LDRA_JUSTIFY_END */
    {
        regAddrs = &instObj->regAddrs;

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		The parameters are pre-validated by the caller before the control reaches here.
		Effect on this unit: If the control reaches here, our code base is NOT expected to accumulate the error status.
		An else block can added to catch and print the error status in a future release.
		<justification end> */
        if ((uint32_t)UTRUE == hObj->vsPrms.enableCac)
        /* LDRA_JUSTIFY_END */
        {
            CSL_vissTopCacEnable(regAddrs->topRegs, UTRUE);
        }
        /* LDRA_JUSTIFY_START
        <metric start> statement branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		The parameters are pre-validated by the caller before the control reaches here.
		Effect on this unit: If the control reaches here, our code base is NOT expected to accumulate the error status.
		An else block can added to catch and print the error status in a future release.
		<justification end> */
        else
        {
            CSL_vissTopCacEnable(regAddrs->topRegs, UFALSE);
        }
        /* LDRA_JUSTIFY_END */
    }
}
#endif

int32_t Vhwa_m2mVissSetH3aParams(Vhwa_M2mVissInstObj *instObj,
    Vhwa_M2mVissHandleObj *hObj, H3a_Config *h3aCfg)
{
    int32_t                 status = FVID2_EBADARGS;
    uint32_t                sizeInBytes = 0u;
    uint32_t                sl2LineSize;
    Vhwa_M2mVissChParams   *chPrms = NULL;

    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj) && (NULL != h3aCfg))
    /* LDRA_JUSTIFY_END */
    {
        chPrms  = &hObj->outChPrms[VHWA_M2M_VISS_OUT_H3A_IDX];

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		The parameters are pre-validated by the caller before the control reaches here.
		Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
		However, due to the stated rationale, this is not tested.
		<justification end> */
        if ((uint32_t)UTRUE == chPrms->isEnabled)
        /* LDRA_JUSTIFY_END */
        {
            /* First set the H3A Config */
            status = Vhwa_m2mVissSetH3aConfig(instObj, hObj, h3aCfg);
        }
        /* LDRA_JUSTIFY_START
        <metric start> statement branch <metric end>
        <justification start>
		Rationale: The component level negative test framework and test applications cannot reach this portion.
		The parameters are pre-validated by the caller before the control reaches here.
		Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
		However, due to the stated rationale, this is not tested.
		<justification end> */
        else /* H3A Must be enable in SET_PARAMS */
        {
            status = FVID2_EINVALID_PARAMS;
        }
        /* LDRA_JUSTIFY_END */

        if (FVID2_SOK == status)
        {
            /* Calculate size in bytes*/
            if (H3A_MODULE_AEWB == h3aCfg->module)
            {
                sizeInBytes = CSL_h3aCalcAewbSize(h3aCfg);
            }
            else /* Get the size for AF */
            {
                sizeInBytes = CSL_h3aCalcAfSize(h3aCfg);
            }

            /* Return the output size in the H3A Config */
            h3aCfg->outputSize = sizeInBytes;

            /* Updated the width and height as per the output size */
            sl2LineSize    = chPrms->widthInBytes;
            chPrms->width  = sl2LineSize;
            chPrms->height = sizeInBytes / sl2LineSize;

            if (0u != (sizeInBytes % sl2LineSize))
            {
                chPrms->height ++;
            }

            /* Store h3a module here, so that it can be enabled/disabled
             * at start time. */
            hObj->h3aModule = h3aCfg->module;
        }

        Vhwa_m2mVissSetH3aTrDesc(instObj, hObj);
    }

    return (status);
}

void Vhwa_m2mVissInitAddresses(Vhwa_M2mVissInstObj *instObj)
{
    uint32_t vissBaseAddr;

    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is NOT expected to accumulate the error status.
	An else block can be added to catch and print the error status in a future release. 
	<justification end> */
    if (NULL != instObj)
    /* LDRA_JUSTIFY_END */
    {
        vissBaseAddr = instObj->socInfo.vissBaseAddr;

        instObj->regAddrs.topRegs =
            (CSL_viss_topRegs *)(vissBaseAddr +
                CSL_VPAC_VISS_VISS_TOP_REGS_BASE);
        instObj->regAddrs.lseRegs =
            (CSL_lseRegs *)(vissBaseAddr +
                CSL_VPAC_VISS_LSE_REGS_BASE);
        instObj->regAddrs.htsRegs =
            instObj->socInfo.htsRegs;

        instObj->regAddrs.rfeRegs =
            (CSL_rawfe_cfgRegs *)(vissBaseAddr +
                CSL_VPAC_VISS_RAWFE_CFG_REGS_BASE);
        instObj->regAddrs.glbceRegs =
            (CSL_glbceRegs *)(vissBaseAddr +
                CSL_VPAC_VISS_GLBCE_CFG_REGS_BASE);
        /* Assuming System Address is same as local R5F
         * address for GLBCE */
        instObj->regAddrs.glbceStatsMem =
            (CSL_glbce_statmemRegs *)(vissBaseAddr +
                 CSL_VPAC_VISS_GLBCE_STATMEM_REGS_BASE);
        instObj->regAddrs.fcpRegs =
            (CSL_flexcc_cfgRegs *)(vissBaseAddr +
                CSL_VPAC_VISS_FLEXCC_CFG_REGS_BASE);
        instObj->regAddrs.cfaRegs =
            (CSL_flexcfaRegs *)(vissBaseAddr +
                CSL_VPAC_VISS_FLEXCFA_REGS_BASE);
        instObj->regAddrs.nsf4Regs =
            (CSL_nsf4vRegs *)(vissBaseAddr +
                CSL_VPAC_VISS_NSF4V_REGS_BASE);
        instObj->regAddrs.h3aRegs =
            (CSL_rawfe_h3a_cfgRegs *)(vissBaseAddr +
                CSL_VPAC_VISS_RAWFE_H3A_CFG_REGS_BASE);

        instObj->regAddrs.dpcLutAddr =
            (uint32_t *)(vissBaseAddr +
                CSL_VPAC_VISS_RAWFE_DPC_LUT_RAM_REGS_BASE);
        instObj->regAddrs.lscLutAddr =
            (uint32_t *)(vissBaseAddr +
                CSL_VPAC_VISS_RAWFE_LSC_LUT_RAM_REGS_BASE);
        instObj->regAddrs.decompLut3Addr =
            (uint32_t *)(vissBaseAddr +
                CSL_VPAC_VISS_RAWFE_PWL_LUT3_RAM_REGS_BASE);
        instObj->regAddrs.decompLut2Addr =
            (uint32_t *)(vissBaseAddr +
                CSL_VPAC_VISS_RAWFE_PWL_LUT2_RAM_REGS_BASE);
        instObj->regAddrs.decompLut1Addr =
            (uint32_t *)(vissBaseAddr +
                CSL_VPAC_VISS_RAWFE_PWL_LUT1_RAM_REGS_BASE);
        instObj->regAddrs.compLutAddr =
            (uint32_t *)(vissBaseAddr +
                CSL_VPAC_VISS_RAWFE_WDR_LUT_RAM_REGS_BASE);
        instObj->regAddrs.h3aLutAddr =
            (uint32_t *)(vissBaseAddr +
                CSL_VPAC_VISS_RAWFE_H3A_LUT_RAM_REGS_BASE);

        instObj->regAddrs.gammaLut1Addr =
            (uint32_t *)(vissBaseAddr +
                CSL_VPAC_VISS_FLEXCC_CONTRASTC1_REGS_BASE);
        instObj->regAddrs.gammaLut2Addr =
            (uint32_t *)(vissBaseAddr +
                CSL_VPAC_VISS_FLEXCC_CONTRASTC2_REGS_BASE);
        instObj->regAddrs.gammaLut3Addr =
            (uint32_t *)(vissBaseAddr +
                CSL_VPAC_VISS_FLEXCC_CONTRASTC3_REGS_BASE);

        instObj->regAddrs.y8C8LutAddr =
            (uint32_t *)(vissBaseAddr +
                CSL_VPAC_VISS_FLEXCC_Y8R8_REGS_BASE);
        instObj->regAddrs.c8G8LutAddr =
            (uint32_t *)(vissBaseAddr +
                CSL_VPAC_VISS_FLEXCC_C8G8_REGS_BASE);
        instObj->regAddrs.s8B8LutAddr =
            (uint32_t *)(vissBaseAddr +
                CSL_VPAC_VISS_FLEXCC_S8B8_REGS_BASE);

        instObj->regAddrs.eeRegs = (CSL_flexeeRegs *)
            (vissBaseAddr +
                CSL_VPAC_VISS_FLEXEE_REGS_BASE);

        instObj->regAddrs.histRegs = (CSL_flexcc_histRegs *)
            (vissBaseAddr +
                CSL_VPAC_VISS_FLEXCC_HIST_REGS_BASE);

#if defined VHWA_VPAC_IP_REV_VPAC3 || defined VHWA_VPAC_IP_REV_VPAC3L
        instObj->regAddrs.cfaDLutRegs =
            (CSL_flexcfa_dlutsRegs *)(vissBaseAddr +
                CSL_VPAC_VISS_FLEXCFA_DLUTS_REGS_BASE);
        instObj->regAddrs.nsf4LutRegs =
            (CSL_rawhist_lutRegs *)(vissBaseAddr +
                CSL_VPAC_VISS_RAWHIST_LUT_REGS_BASE);
        instObj->regAddrs.nsf4HistRegs =
            (CSL_rawhist_dataRegs *)(vissBaseAddr +
                CSL_VPAC_VISS_RAWHIST_DATA_REGS_BASE);
        instObj->regAddrs.cacRegs =
            (CSL_cacRegs *)(vissBaseAddr +
                CSL_VPAC_VISS_CAC_REGS_BASE);
        instObj->regAddrs.cacLutRegs =
            (CSL_cac_lutRegs *)(vissBaseAddr +
                CSL_VPAC_VISS_CAC_LUT_REGS_BASE);
#endif
#if defined VHWA_VPAC_IP_REV_VPAC3
        /* FCP2 registers */
        instObj->regAddrs.fcp2GammaLut1Addr =
            (uint32_t *)(vissBaseAddr +
                CSL_VPAC_VISS_FLEXCC_CONTRASTC1_REGS_1_BASE);
        instObj->regAddrs.fcp2GammaLut2Addr =
            (uint32_t *)(vissBaseAddr +
                CSL_VPAC_VISS_FLEXCC_CONTRASTC2_REGS_1_BASE);
        instObj->regAddrs.fcp2GammaLut3Addr =
            (uint32_t *)(vissBaseAddr +
                CSL_VPAC_VISS_FLEXCC_CONTRASTC3_REGS_1_BASE);

        instObj->regAddrs.fcp2Y8C8LutAddr =
            (uint32_t *)(vissBaseAddr +
                CSL_VPAC_VISS_FLEXCC_Y8R8_REGS_1_BASE);
        instObj->regAddrs.fcp2C8G8LutAddr =
            (uint32_t *)(vissBaseAddr +
                CSL_VPAC_VISS_FLEXCC_C8G8_REGS_1_BASE);
        instObj->regAddrs.fcp2S8B8LutAddr =
            (uint32_t *)(vissBaseAddr +
                CSL_VPAC_VISS_FLEXCC_S8B8_REGS_1_BASE);

        instObj->regAddrs.fcp2EeRegs = (CSL_flexeeRegs *)
            (vissBaseAddr +
                CSL_VPAC_VISS_FLEXEE_REGS_1_BASE);

        instObj->regAddrs.fcp2HistRegs = (CSL_flexcc_histRegs *)
            (vissBaseAddr +
                CSL_VPAC_VISS_FLEXCC_HIST_REGS_1_BASE);

        instObj->regAddrs.fcp2Regs =
            (CSL_flexcc_cfgRegs *)(vissBaseAddr +
                CSL_VPAC_VISS_FLEXCC_CFG_REGS_1_BASE);
        instObj->regAddrs.fcp2CfaRegs =
            (CSL_flexcfaRegs *)(vissBaseAddr +
                CSL_VPAC_VISS_FLEXCFA_REGS_1_BASE);
        instObj->regAddrs.fcp2CfaDLutRegs =
            (CSL_flexcfa_dlutsRegs *)(vissBaseAddr +
                CSL_VPAC_VISS_FLEXCFA_DLUTS_REGS_1_BASE);
#endif
#if defined (VHWA_VPAC_IP_REV_VPAC3L)
        instObj->regAddrs.pcidRegs =
            (CSL_pcidRegs *)(vissBaseAddr + CSL_VPAC_VISS_PCID_REGS_BASE);
        instObj->regAddrs.pcidIrRempLutAddr = (CSL_irremap_lutRegs *)
                    (vissBaseAddr + CSL_VPAC_VISS_PCID_IRLUT_REGS_BASE);
#endif

    }
}

void Vhwa_m2mVissInitBuffAddresses(Vhwa_M2mVissHandleObj *hObj,
        uint32_t *bufferPtr)
{
    uint32_t *bufferPtrAddr=bufferPtr;
    uint32_t offset = 0U;
    /* LDRA_JUSTIFY_START
    <metric start> statement branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is NOT expected to accumulate the error status.
	An else block can be added to catch and print the error status in a future release. 
	<justification end> */
    if ((NULL != hObj) && (NULL != bufferPtrAddr))
    /* LDRA_JUSTIFY_END */
    {
        hObj->buffRegAddrs.topRegs = (CSL_viss_topRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for topRegs */
        offset += ((sizeof(CSL_viss_topRegs)) / (sizeof(uint32_t)));

        hObj->buffRegAddrs.lseRegs = (CSL_lseRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for lseRegs */
        offset += ((sizeof(CSL_lseRegs)) / (sizeof(uint32_t)));

        hObj->buffRegAddrs.htsRegs = (CSL_htsRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for htsRegs */
        offset += ((sizeof(CSL_htsRegs)) / (sizeof(uint32_t)));

        hObj->buffRegAddrs.rfeRegs = (CSL_rawfe_cfgRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for rawfe_cfgRegs */
        offset += ((sizeof(CSL_rawfe_cfgRegs)) / (sizeof(uint32_t)));

        hObj->buffRegAddrs.dpcLutAddr = (uint32_t*) &bufferPtrAddr[offset];
        /* update offset with size alloted for dpcLutAddr */
        offset += RFE_DPC_LUT_SIZE;

        hObj->buffRegAddrs.lscLutAddr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for lscLutAddr */
        offset += RFE_LSC_TBL_SIZE;

        /*
         * LUT has 639 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (639/2) + 1;
         */
        hObj->buffRegAddrs.decompLut1Addr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for decompLut1Addr */
        offset += ((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 639 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (639/2) + 1;
         */
        hObj->buffRegAddrs.decompLut2Addr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for decompLut2Addr */
        offset += ((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 639 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (639/2) + 1;
         */
        hObj->buffRegAddrs.decompLut3Addr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for decompLut3Addr */
        offset += ((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 639 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (639/2) + 1;
         */
        hObj->buffRegAddrs.compLutAddr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for LutAddr */
        offset += ((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U);

        hObj->buffRegAddrs.h3aLutAddr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for LutAddr */
        offset += ((RFE_H3A_COMP_LUT_SIZE / 2U) + 1U);

        hObj->buffRegAddrs.h3aRegs = (CSL_rawfe_h3a_cfgRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for rawfe_h3a_cfgReg */
        offset += ((sizeof(CSL_rawfe_h3a_cfgRegs)) / (sizeof(uint32_t)));

        hObj->buffRegAddrs.glbceRegs = (CSL_glbceRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for glbceRegs */
        offset += ((sizeof(CSL_glbceRegs)) / (sizeof(uint32_t)));

        hObj->buffRegAddrs.glbceStatsMem = (CSL_glbce_statmemRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for glbce_statmemRegs */
        offset += ((sizeof(CSL_glbce_statmemRegs)) / (sizeof(uint32_t)));

        hObj->buffRegAddrs.nsf4Regs = (CSL_nsf4vRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for nsf4vRegs */
        offset += ((sizeof(CSL_nsf4vRegs)) / (sizeof(uint32_t)));

        hObj->buffRegAddrs.cfaRegs = (CSL_flexcfaRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for flexcfaRegs (excluding PIXEL_RAM) */
        offset += ((sizeof(CSL_flexcfaRegs) - (2048U * sizeof(uint32_t))) / (sizeof(uint32_t)));

        hObj->buffRegAddrs.fcpRegs = (CSL_flexcc_cfgRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for flexcc_cfgRegs */
        offset += ((sizeof(CSL_flexcc_cfgRegs)) / (sizeof(uint32_t)));

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->buffRegAddrs.gammaLut1Addr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for gammaLut1Addr */
        offset += ((FCP_GAMMA_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->buffRegAddrs.gammaLut2Addr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for gammaLut2Addr */
        offset += ((FCP_GAMMA_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->buffRegAddrs.gammaLut3Addr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for gammaLut3Addr */
        offset += ((FCP_GAMMA_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->buffRegAddrs.y8C8LutAddr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for LutAddr */
        offset += ((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->buffRegAddrs.c8G8LutAddr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for LutAddr */
        offset += ((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->buffRegAddrs.s8B8LutAddr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for LutAddr */
        offset += ((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U);

        hObj->buffRegAddrs.eeRegs = (CSL_flexeeRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for flexeeRegs (excluding PIXEL_RAM) */
        offset += ((sizeof(CSL_flexeeRegs) - (2048U * sizeof(uint32_t))) / (sizeof(uint32_t)));

        hObj->buffRegAddrs.histRegs = (CSL_flexcc_histRegs*) &bufferPtrAddr[offset];

#if defined (VHWA_VPAC_IP_REV_VPAC3) || defined (VHWA_VPAC_IP_REV_VPAC3L)
        /* update offset with size alloted for flexcc_histRegs */
        offset += ((sizeof(CSL_flexcc_histRegs)) / (sizeof(uint32_t)));
        hObj->buffRegAddrs.nsf4LutRegs = (CSL_rawhist_lutRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for rawhist_lutRegs */
        offset += ((sizeof(CSL_rawhist_lutRegs)) / (sizeof(uint32_t)));

        hObj->buffRegAddrs.nsf4HistRegs = (CSL_rawhist_dataRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for rawhist_dataRegs */
        offset += ((sizeof(CSL_rawhist_dataRegs)) / (sizeof(uint32_t)));

        hObj->buffRegAddrs.cfaDLutRegs = (CSL_flexcfa_dlutsRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for dlutsReg */
        offset += ((sizeof(CSL_flexcfa_dlutsRegs)) / (sizeof(uint32_t)));

        hObj->buffRegAddrs.cacRegs = (CSL_cacRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for cacRegs */
        offset += ((sizeof(CSL_cacRegs)) / (sizeof(uint32_t)));

        hObj->buffRegAddrs.cacLutRegs = (CSL_cac_lutRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for cac_lutRegs */
        offset += ((sizeof(CSL_cac_lutRegs)) / (sizeof(uint32_t)));
#endif

#if defined VHWA_VPAC_IP_REV_VPAC3
        hObj->buffRegAddrs.fcp2CfaDLutRegs = (CSL_flexcfa_dlutsRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for flexcfa_dlutsRegs */
        offset += ((sizeof(CSL_flexcfa_dlutsRegs)) / (sizeof(uint32_t)));

        hObj->buffRegAddrs.fcp2CfaRegs = (CSL_flexcfaRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for flexcfaReg (excluding PIXEL_RAM) */
        offset += ((sizeof(CSL_flexcfaRegs) - (2048U * sizeof(uint32_t))) / (sizeof(uint32_t)));

        hObj->buffRegAddrs.fcp2Regs = (CSL_flexcc_cfgRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for flexcc_cfgRegs */
        offset += ((sizeof(CSL_flexcc_cfgRegs)) / (sizeof(uint32_t)));

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->buffRegAddrs.fcp2GammaLut1Addr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for GammaLut1Addr */
        offset += ((FCP_GAMMA_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->buffRegAddrs.fcp2GammaLut2Addr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for GammaLut2Addr */
        offset += ((FCP_GAMMA_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->buffRegAddrs.fcp2GammaLut3Addr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for GammaLut3Addr */
        offset += ((FCP_GAMMA_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->buffRegAddrs.fcp2Y8C8LutAddr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for LutAddr */
        offset += ((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->buffRegAddrs.fcp2C8G8LutAddr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for LutAddr */
        offset += ((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->buffRegAddrs.fcp2S8B8LutAddr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for LutAddr */
        offset += ((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U);

        hObj->buffRegAddrs.fcp2EeRegs = (CSL_flexeeRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for flexeeRegs (excluding PIXEL_RAM) */
        offset += ((sizeof(CSL_flexeeRegs) - (2048U * sizeof(uint32_t))) / (sizeof(uint32_t)));

        hObj->buffRegAddrs.fcp2HistRegs = (CSL_flexcc_histRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for flexcc_histRegs */
        offset += ((sizeof(CSL_flexcc_histRegs)) / (sizeof(uint32_t)));
        /* offset may be unused if VHWA_VPAC_IP_REV_VPAC3L is not defined */
        (void)offset;
#endif

#if defined VHWA_VPAC_IP_REV_VPAC3L
        hObj->buffRegAddrs.pcidRegs = (CSL_pcidRegs*)&bufferPtrAddr[offset];
        /* update offset with size alloted for pcidRegs */
        offset += ((sizeof(CSL_pcidRegs)) / (sizeof(uint32_t)));

        hObj->buffRegAddrs.pcidIrRempLutAddr = (CSL_irremap_lutRegs*) &bufferPtrAddr[offset];
#endif

    }
}

void Vhwa_m2mVissInitBuffObject(const Vhwa_M2mVissInstObj *instObj,
        Vhwa_M2mVissHandleObj *hObj)
{
        /* LDRA_JUSTIFY_START
    <metric start> statement branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is NOT expected to accumulate the error status.
	An else block can be added to catch and print the error status in a future release. 
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj))
    /* LDRA_JUSTIFY_END */
    {
        /* BUFF_ID_TOP_REGS */
        /* initialize buffer object for BUFF_ID_TOP_REGS */
        hObj->bufferObjHolder[BUFF_ID_TOP_REGS].bufferID = (uint8_t)BUFF_ID_TOP_REGS;
        hObj->bufferObjHolder[BUFF_ID_TOP_REGS].length =
                sizeof(CSL_viss_topRegs);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_TOP_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_TOP_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.topRegs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_TOP_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.topRegs;

        /* BUFF_ID_LSE_REGS */
        /* initialize buffer object for BUFF_ID_LSE_REGS */
        hObj->bufferObjHolder[BUFF_ID_LSE_REGS].bufferID = (uint8_t)BUFF_ID_LSE_REGS;
        hObj->bufferObjHolder[BUFF_ID_LSE_REGS].length = sizeof(CSL_lseRegs);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_LSE_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_LSE_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.lseRegs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_LSE_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.lseRegs;

        /* BUFF_ID_HTS_HWA0_REGS */
        /* initialize buffer object for BUFF_ID_HTS_HWA0_REGS */
        hObj->bufferObjHolder[BUFF_ID_HTS_HWA0_REGS].bufferID =
                (uint8_t)BUFF_ID_HTS_HWA0_REGS;
        hObj->bufferObjHolder[BUFF_ID_HTS_HWA0_REGS].length =
                (BUFF_OBJ_HTS_HWA0_REG_SIZE * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_HTS_HWA0_REGS].isModified =false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_HTS_HWA0_REGS].srcPtr =
                (uint32_t*) ((uint32_t*) hObj->buffRegAddrs.htsRegs
                        + (CSL_HTS_HWA0_SCHEDULER_CONTROL / 4U));
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_HTS_HWA0_REGS].dstPtr =
                (uint32_t*) ((uint32_t*) instObj->regAddrs.htsRegs
                        + (CSL_HTS_HWA0_SCHEDULER_CONTROL / 4U));

        /* BUFF_ID_HTS_DMA_0_4_REGS */
        /* initialize buffer object for BUFF_ID_HTS_DMA_0_4_REGS */
        hObj->bufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].bufferID =
                (uint8_t)BUFF_ID_HTS_DMA_0_4_REGS;
        hObj->bufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].length =
                (BUFF_OBJ_HTS_DMA_0_4_REG_SIZE * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].srcPtr =
                (uint32_t*) ((uint32_t*) hObj->buffRegAddrs.htsRegs
                        + (CSL_HTS_DMA0_SCHEDULER_CONTROL / 4U));
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].dstPtr =
                (uint32_t*) ((uint32_t*) instObj->regAddrs.htsRegs
                        + (CSL_HTS_DMA0_SCHEDULER_CONTROL / 4U));

        /* BUFF_ID_HTS_DMA_240_245_REGS */
        /* initialize buffer object for BUFF_ID_HTS_DMA_240_245_REGS */
        hObj->bufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].bufferID =
                (uint8_t)BUFF_ID_HTS_DMA_240_245_REGS;
        hObj->bufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].length =
                (BUFF_OBJ_HTS_DMA240_245_REG_SIZE * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].srcPtr =
                (uint32_t*) ((uint32_t*) hObj->buffRegAddrs.htsRegs
                        + (CSL_HTS_DMA240_SCHEDULER_CONTROL / 4U));
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].dstPtr =
                (uint32_t*) ((uint32_t*) instObj->regAddrs.htsRegs
                        + (CSL_HTS_DMA240_SCHEDULER_CONTROL / 4U));

        /* BUFF_ID_RFE_REGS */
        /* initialize buffer object for BUFF_ID_RFE_REGS */
        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].bufferID =(uint8_t) BUFF_ID_RFE_REGS;
        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].length =
                sizeof(CSL_rawfe_cfgRegs);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.rfeRegs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_RFE_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.rfeRegs;

        /* BUFF_ID_DPC_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_DPC_LUT_ADDR */
        hObj->bufferObjHolder[BUFF_ID_DPC_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_DPC_LUT_ADDR;
        hObj->bufferObjHolder[BUFF_ID_DPC_LUT_ADDR].length = (RFE_DPC_LUT_SIZE
                * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_DPC_LUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_DPC_LUT_ADDR].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.dpcLutAddr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_DPC_LUT_ADDR].dstPtr =
                (uint32_t*) instObj->regAddrs.dpcLutAddr;

        /* BUFF_ID_LSC_SUT_ADDR */
        /* initialize buffer object for BUFF_ID_LSC_SUT_ADDR */
        hObj->bufferObjHolder[BUFF_ID_LSC_SUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_LSC_SUT_ADDR;
        hObj->bufferObjHolder[BUFF_ID_LSC_SUT_ADDR].length = (RFE_LSC_TBL_SIZE
                * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_LSC_SUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_LSC_SUT_ADDR].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.lscLutAddr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_LSC_SUT_ADDR].dstPtr =
                (uint32_t*) instObj->regAddrs.lscLutAddr;

        /* BUFF_ID_DECOMP_LUT1_ADDR */
        /* initialize buffer object for BUFF_ID_DECOMP_LUT1_ADDR */
        hObj->bufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].bufferID =
                (uint8_t)BUFF_ID_DECOMP_LUT1_ADDR;
        /* two LUT's will be written to one 32 bit register */
        hObj->bufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].length =
                (((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.decompLut1Addr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].dstPtr =
                (uint32_t*) instObj->regAddrs.decompLut1Addr;

        /* BUFF_ID_DECOMP_LUT2_ADDR */
        /* initialize buffer object for BUFF_ID_DECOMP_LUT2_ADDR */
        hObj->bufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].bufferID =
                (uint8_t)BUFF_ID_DECOMP_LUT2_ADDR;
        /* two LUT's will be written to one 32 bit register */
        hObj->bufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].length =
                (((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.decompLut2Addr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].dstPtr =
                (uint32_t*) instObj->regAddrs.decompLut2Addr;

        /* BUFF_ID_DECOMP_LUT3_ADDR */
        /* initialize buffer object for BUFF_ID_DECOMP_LUT3_ADDR */
        hObj->bufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].bufferID =
                (uint8_t)BUFF_ID_DECOMP_LUT3_ADDR;
        /* two LUT's will be written to one 32 bit register */
        hObj->bufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].length =
                (((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.decompLut3Addr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].dstPtr =
                (uint32_t*) instObj->regAddrs.decompLut3Addr;

        /* BUFF_ID_COMP_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_COMP_LUT_ADDR */
        hObj->bufferObjHolder[BUFF_ID_COMP_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_COMP_LUT_ADDR;
        /* two LUT's will be written to one 32 bit register */
        hObj->bufferObjHolder[BUFF_ID_COMP_LUT_ADDR].length =
                (((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_COMP_LUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_COMP_LUT_ADDR].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.compLutAddr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_COMP_LUT_ADDR].dstPtr =
                (uint32_t*) instObj->regAddrs.compLutAddr;

        /* BUFF_ID_H3A_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_H3A_LUT_ADDR */
        hObj->bufferObjHolder[BUFF_ID_H3A_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_H3A_LUT_ADDR;
        hObj->bufferObjHolder[BUFF_ID_H3A_LUT_ADDR].length =
                (((RFE_H3A_COMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_H3A_LUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_H3A_LUT_ADDR].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.h3aLutAddr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_H3A_LUT_ADDR].dstPtr =
                (uint32_t*) instObj->regAddrs.h3aLutAddr;

        /* BUFF_ID_H3A_REGS */
        /* initialize buffer object for BUFF_ID_H3A_REGS */
        hObj->bufferObjHolder[BUFF_ID_H3A_REGS].bufferID = (uint8_t)BUFF_ID_H3A_REGS;
        hObj->bufferObjHolder[BUFF_ID_H3A_REGS].length =
                sizeof(CSL_rawfe_h3a_cfgRegs);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_H3A_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_H3A_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.h3aRegs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_H3A_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.h3aRegs;

        /* BUFF_ID_GLBCE_REGS */
        /* initialize buffer object for BUFF_ID_GLBCE_REGS */
        hObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].bufferID =(uint8_t) BUFF_ID_GLBCE_REGS;
        hObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].length =
                sizeof(CSL_glbceRegs);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.glbceRegs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.glbceRegs;

        /* BUFF_ID_GLBCE_STATS_MEM */
        /* initialize buffer object for BUFF_ID_GLBCE_STATS_MEM */
        hObj->bufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].bufferID =
                (uint8_t)BUFF_ID_GLBCE_STATS_MEM;
        hObj->bufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].length =
                sizeof(CSL_glbce_statmemRegs);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.glbceStatsMem;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].dstPtr =
                (uint32_t*) instObj->regAddrs.glbceStatsMem;

        /* BUFF_ID_NSF4_REGS */
        /* initialize buffer object for BUFF_ID_NSF4_REGS */
        hObj->bufferObjHolder[BUFF_ID_NSF4_REGS].bufferID = (uint8_t)BUFF_ID_NSF4_REGS;
        hObj->bufferObjHolder[BUFF_ID_NSF4_REGS].length = sizeof(CSL_nsf4vRegs);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_NSF4_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_NSF4_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.nsf4Regs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_NSF4_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.nsf4Regs;

        /* BUFF_ID_CFA_REGS */
        /* initialize buffer object for BUFF_ID_CFA_REGS */
        hObj->bufferObjHolder[BUFF_ID_CFA_REGS].bufferID = (uint8_t)BUFF_ID_CFA_REGS;
        /* Exclude PIXEL_RAM[2048] from size (2048 * 4 bytes) */
        hObj->bufferObjHolder[BUFF_ID_CFA_REGS].length =
                sizeof(CSL_flexcfaRegs) - (2048U * sizeof(uint32_t));
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_CFA_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_CFA_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.cfaRegs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_CFA_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.cfaRegs;

        /* BUFF_ID_FCP_REGS */
        /* initialize buffer object for BUFF_ID_FCP_REGS */
        hObj->bufferObjHolder[BUFF_ID_FCP_REGS].bufferID =(uint8_t) BUFF_ID_FCP_REGS;
        hObj->bufferObjHolder[BUFF_ID_FCP_REGS].length =
                sizeof(CSL_flexcc_cfgRegs);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_FCP_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_FCP_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.fcpRegs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_FCP_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.fcpRegs;

        /* BUFF_ID_GAMMA_LUT1_ADDR */
        /* initialize buffer object for BUFF_ID_GAMMA_LUT1_ADDR */
        hObj->bufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].bufferID =
                (uint8_t)BUFF_ID_GAMMA_LUT1_ADDR;
        hObj->bufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.gammaLut1Addr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].dstPtr =
                (uint32_t*) instObj->regAddrs.gammaLut1Addr;

        /* BUFF_ID_GAMMA_LUT2_ADDR */
        /* initialize buffer object for BUFF_ID_GAMMA_LUT2_ADDR */
        hObj->bufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].bufferID =
                (uint8_t)BUFF_ID_GAMMA_LUT2_ADDR;
        hObj->bufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.gammaLut2Addr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].dstPtr =
                (uint32_t*) instObj->regAddrs.gammaLut2Addr;

        /* BUFF_ID_GAMMA_LUT3_ADDR */
        /* initialize buffer object for BUFF_ID_GAMMA_LUT3_ADDR */
        hObj->bufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].bufferID =
                (uint8_t)BUFF_ID_GAMMA_LUT3_ADDR;
        hObj->bufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.gammaLut3Addr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].dstPtr =
                (uint32_t*) instObj->regAddrs.gammaLut3Addr;

        /* BUFF_ID_Y8C8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_Y8C8_LUT_ADDR */
        hObj->bufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_Y8C8_LUT_ADDR;
        hObj->bufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.y8C8LutAddr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].dstPtr =
                (uint32_t*) instObj->regAddrs.y8C8LutAddr;

        /* BUFF_ID_C8G8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_C8G8_LUT_ADDR */
        hObj->bufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_C8G8_LUT_ADDR;
        hObj->bufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.c8G8LutAddr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].dstPtr =
                (uint32_t*) instObj->regAddrs.c8G8LutAddr;

        /* BUFF_ID_S8B8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_S8B8_LUT_ADDR */
        hObj->bufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_S8B8_LUT_ADDR;
        hObj->bufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.s8B8LutAddr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].dstPtr =
                (uint32_t*) instObj->regAddrs.s8B8LutAddr;

        /* BUFF_ID_EE_REGS */
        /* initialize buffer object for BUFF_ID_EE_REGS */
        hObj->bufferObjHolder[BUFF_ID_EE_REGS].bufferID = (uint8_t)BUFF_ID_EE_REGS;
        /* Exclude PIXEL_RAM[2048] from size (2048 * 4 bytes) */
        hObj->bufferObjHolder[BUFF_ID_EE_REGS].length =
                sizeof(CSL_flexeeRegs) - (2048U * sizeof(uint32_t));
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_EE_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_EE_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.eeRegs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_EE_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.eeRegs;

        /* BUFF_ID_HIST_REGS */
        /* initialize buffer object for BUFF_ID_HIST_REGS */
        hObj->bufferObjHolder[BUFF_ID_HIST_REGS].bufferID = (uint8_t)BUFF_ID_HIST_REGS;
        hObj->bufferObjHolder[BUFF_ID_HIST_REGS].length =
                sizeof(CSL_flexcc_histRegs);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_HIST_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_HIST_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.histRegs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_HIST_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.histRegs;

#if defined (VHWA_VPAC_IP_REV_VPAC3) || defined (VHWA_VPAC_IP_REV_VPAC3L)
        /* BUFF_ID_CFA_DLUT_REGS */
        /* initialize buffer object for BUFF_ID_CFA_DLUT_REGS */
        hObj->bufferObjHolder[BUFF_ID_CFA_DLUT_REGS].bufferID = (uint8_t)BUFF_ID_CFA_DLUT_REGS;
        hObj->bufferObjHolder[BUFF_ID_CFA_DLUT_REGS].length =
                sizeof(CSL_flexcfa_dlutsRegs);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_CFA_DLUT_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_CFA_DLUT_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.cfaDLutRegs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_CFA_DLUT_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.cfaDLutRegs;

        /* BUFF_ID_NSF4_HIST_LUT_REGS */
        /* initialize buffer object for BUFF_ID_NSF4_HIST_LUT_REGS */
        hObj->bufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].bufferID = (uint8_t)BUFF_ID_NSF4_HIST_LUT_REGS;
        hObj->bufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].length =
                sizeof(CSL_rawhist_lutRegs);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.nsf4LutRegs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.nsf4LutRegs;

        /* BUFF_ID_NSF4_HIST_REGS */
        /* initialize buffer object for BUFF_ID_NSF4_HIST_REGS */
        hObj->bufferObjHolder[BUFF_ID_NSF4_HIST_REGS].bufferID = (uint8_t)BUFF_ID_NSF4_HIST_REGS;
        hObj->bufferObjHolder[BUFF_ID_NSF4_HIST_REGS].length =
                sizeof(CSL_rawhist_dataRegs);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_NSF4_HIST_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_NSF4_HIST_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.nsf4HistRegs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_NSF4_HIST_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.nsf4HistRegs;

        /* BUFF_ID_CAC_REGS */
        /* initialize buffer object for BUFF_ID_CAC_REGS */
        hObj->bufferObjHolder[BUFF_ID_CAC_REGS].bufferID = (uint8_t)BUFF_ID_CAC_REGS;
        hObj->bufferObjHolder[BUFF_ID_CAC_REGS].length =
                sizeof(CSL_cacRegs);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_CAC_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_CAC_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.cacRegs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_CAC_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.cacRegs;

        /* BUFF_ID_CAC_LUT_REGS */
        /* initialize buffer object for BUFF_ID_CAC_LUT_REGS */
        hObj->bufferObjHolder[BUFF_ID_CAC_LUT_REGS].bufferID = (uint8_t)BUFF_ID_CAC_LUT_REGS;
        hObj->bufferObjHolder[BUFF_ID_CAC_LUT_REGS].length =
                sizeof(CSL_cac_lutRegs);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_CAC_LUT_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_CAC_LUT_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.cacLutRegs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_CAC_LUT_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.cacLutRegs;
#endif

#if defined VHWA_VPAC_IP_REV_VPAC3
        /* FCP2 registers */
        /* BUFF_ID_FCP2_GAMMA_LUT1_ADDR */
        /* initialize buffer object for BUFF_ID_FCP2_GAMMA_LUT1_ADDR */
        hObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].bufferID = (uint8_t)BUFF_ID_FCP2_GAMMA_LUT1_ADDR;
        hObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2GammaLut1Addr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].dstPtr =
                (uint32_t*) instObj->regAddrs.fcp2GammaLut1Addr;

        /* BUFF_ID_FCP2_GAMMA_LUT2_ADDR */
        /* initialize buffer object for BUFF_ID_FCP2_GAMMA_LUT2_ADDR */
        hObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].bufferID = (uint8_t)BUFF_ID_FCP2_GAMMA_LUT2_ADDR;
        hObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2GammaLut2Addr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].dstPtr =
                (uint32_t*) instObj->regAddrs.fcp2GammaLut2Addr;

        /* BUFF_ID_FCP2_GAMMA_LUT3_ADDR */
        /* initialize buffer object for BUFF_ID_FCP2_GAMMA_LUT3_ADDR */
        hObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].bufferID = (uint8_t)BUFF_ID_FCP2_GAMMA_LUT3_ADDR;
        hObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2GammaLut3Addr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].dstPtr =
                (uint32_t*) instObj->regAddrs.fcp2GammaLut3Addr;

        /* BUFF_ID_FCP2_Y8C8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_FCP2_Y8C8_LUT_ADDR */
        hObj->bufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].bufferID = (uint8_t)BUFF_ID_FCP2_Y8C8_LUT_ADDR;
        hObj->bufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2Y8C8LutAddr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].dstPtr =
                (uint32_t*) instObj->regAddrs.fcp2Y8C8LutAddr;

        /* BUFF_ID_FCP2_C8G8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_FCP2_C8G8_LUT_ADDR */
        hObj->bufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].bufferID = (uint8_t)BUFF_ID_FCP2_C8G8_LUT_ADDR;
        hObj->bufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2C8G8LutAddr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].dstPtr =
                (uint32_t*) instObj->regAddrs.fcp2C8G8LutAddr;

        /* BUFF_ID_FCP2_S8B8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_FCP2_S8B8_LUT_ADDR */
        hObj->bufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].bufferID = (uint8_t)BUFF_ID_FCP2_S8B8_LUT_ADDR;
        hObj->bufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2S8B8LutAddr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].dstPtr =
                (uint32_t*) instObj->regAddrs.fcp2S8B8LutAddr;

        /* BUFF_ID_FCP2_EE_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_EE_REGS */
        hObj->bufferObjHolder[BUFF_ID_FCP2_EE_REGS].bufferID = (uint8_t)BUFF_ID_FCP2_EE_REGS;
        /* Exclude PIXEL_RAM[2048] from size (2048 * 4 bytes) */
        hObj->bufferObjHolder[BUFF_ID_FCP2_EE_REGS].length =
                sizeof(CSL_flexeeRegs) - (2048U * sizeof(uint32_t));
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_FCP2_EE_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_FCP2_EE_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2EeRegs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_FCP2_EE_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.fcp2EeRegs;

        /* BUFF_ID_FCP2_HIST_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_HIST_REGS */
        hObj->bufferObjHolder[BUFF_ID_FCP2_HIST_REGS].bufferID = (uint8_t)BUFF_ID_FCP2_HIST_REGS;
        hObj->bufferObjHolder[BUFF_ID_FCP2_HIST_REGS].length =
                sizeof(CSL_flexcc_histRegs);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_FCP2_HIST_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_FCP2_HIST_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2HistRegs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_FCP2_HIST_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.fcp2HistRegs;

        /* BUFF_ID_FCP2_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_REGS */
        hObj->bufferObjHolder[BUFF_ID_FCP2_REGS].bufferID = (uint8_t)BUFF_ID_FCP2_REGS;
        hObj->bufferObjHolder[BUFF_ID_FCP2_REGS].length =
                sizeof(CSL_flexcc_cfgRegs);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_FCP2_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_FCP2_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2Regs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_FCP2_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.fcp2Regs;

        /* BUFF_ID_FCP2_CFA_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_CFA_REGS */
        hObj->bufferObjHolder[BUFF_ID_FCP2_CFA_REGS].bufferID = (uint8_t)BUFF_ID_FCP2_CFA_REGS;
        /* Exclude PIXEL_RAM[2048] from size (2048 * 4 bytes) */
        hObj->bufferObjHolder[BUFF_ID_FCP2_CFA_REGS].length =
                sizeof(CSL_flexcfaRegs) - (2048U * sizeof(uint32_t));
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_FCP2_CFA_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_FCP2_CFA_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2CfaRegs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_FCP2_CFA_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.fcp2CfaRegs;

        /* BUFF_ID_FCP2_CFA_DLUT_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_CFA_DLUT_REGS */
        hObj->bufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].bufferID = (uint8_t)BUFF_ID_FCP2_CFA_DLUT_REGS;
        hObj->bufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].length =
                sizeof(CSL_flexcfa_dlutsRegs);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2CfaDLutRegs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.fcp2CfaDLutRegs;
#endif

#if defined VHWA_VPAC_IP_REV_VPAC3L
        /* BUFF_ID_PCID_REGS */
        /* initialize buffer object for BUFF_ID_PCID_REGS */
        hObj->bufferObjHolder[BUFF_ID_PCID_REGS].bufferID = (uint8_t)BUFF_ID_PCID_REGS;
        hObj->bufferObjHolder[BUFF_ID_PCID_REGS].length =
                sizeof(CSL_pcidRegs);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_PCID_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_PCID_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.pcidRegs;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_PCID_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.pcidRegs;

        /* BUFF_ID_PCID_IR_REMAP_LUT_REGS */
        /* initialize buffer object for BUFF_ID_PCID_IR_REMAP_LUT_REGS */
        hObj->bufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].bufferID = (uint8_t)BUFF_ID_PCID_IR_REMAP_LUT_REGS;
        hObj->bufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].length =
                sizeof(CSL_irremap_lutRegs);
        /* enable when modified, disable after creating the TR */
        hObj->bufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->bufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].srcPtr =
                (uint32_t*) hObj->buffRegAddrs.pcidIrRempLutAddr;
        /* This will be register address */
        hObj->bufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.pcidIrRempLutAddr;
#endif
    }
} 

void Vhwa_m2mVissInitSaveBuffObject(Vhwa_M2mVissInstObj *instObj)
{
        /* LDRA_JUSTIFY_START
    <metric start> statement branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is NOT expected to accumulate the error status.
	An else block can be added to catch and print the error status in a future release. 
	<justification end> */
    if (NULL != instObj)
    /* LDRA_JUSTIFY_END */
    {
        /* BUFF_ID_TOP_REGS */
        /* initialize buffer object for BUFF_ID_TOP_REGS */
        instObj->bufferObjHolder[BUFF_ID_TOP_REGS].bufferID = (uint8_t)BUFF_ID_TOP_REGS;
        instObj->bufferObjHolder[BUFF_ID_TOP_REGS].length =
                sizeof(CSL_viss_topRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_TOP_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_TOP_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.topRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_TOP_REGS].dstPtr =
                (uint32_t*) &instObj->regData.topRegs;

        /* BUFF_ID_LSE_REGS */
        /* initialize buffer object for BUFF_ID_LSE_REGS */
        instObj->bufferObjHolder[BUFF_ID_LSE_REGS].bufferID = (uint8_t)BUFF_ID_LSE_REGS;
        instObj->bufferObjHolder[BUFF_ID_LSE_REGS].length = sizeof(CSL_lseRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_LSE_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_LSE_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.lseRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_LSE_REGS].dstPtr =
                (uint32_t*) &instObj->regData.lseRegs;

        /* BUFF_ID_HTS_HWA0_REGS */
        /* initialize buffer object for BUFF_ID_HTS_HWA0_REGS */
        instObj->bufferObjHolder[BUFF_ID_HTS_HWA0_REGS].bufferID =
                (uint8_t)BUFF_ID_HTS_HWA0_REGS;
        instObj->bufferObjHolder[BUFF_ID_HTS_HWA0_REGS].length =
                (BUFF_OBJ_HTS_HWA0_REG_SIZE * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_HTS_HWA0_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_HTS_HWA0_REGS].srcPtr =
                (uint32_t*) ((uint32_t*) instObj->regAddrs.htsRegs
                        + (CSL_HTS_HWA0_SCHEDULER_CONTROL / 4U));
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_HTS_HWA0_REGS].dstPtr =
                (uint32_t*) ((uint32_t*) &instObj->regData.htsRegs
                        + (CSL_HTS_HWA0_SCHEDULER_CONTROL / 4U));

        /* BUFF_ID_HTS_DMA_0_4_REGS */
        /* initialize buffer object for BUFF_ID_HTS_DMA_0_4_REGS */
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].bufferID =
                (uint8_t)BUFF_ID_HTS_DMA_0_4_REGS;
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].length =
                (BUFF_OBJ_HTS_DMA_0_4_REG_SIZE * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].srcPtr =
                (uint32_t*) ((uint32_t*) instObj->regAddrs.htsRegs
                        + (CSL_HTS_DMA0_SCHEDULER_CONTROL / 4U));
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].dstPtr =
                (uint32_t*) ((uint32_t*) &instObj->regData.htsRegs
                        + (CSL_HTS_DMA0_SCHEDULER_CONTROL / 4U));

        /* BUFF_ID_HTS_DMA_240_245_REGS */
        /* initialize buffer object for BUFF_ID_HTS_DMA_240_245_REGS */
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].bufferID =
                (uint8_t)BUFF_ID_HTS_DMA_240_245_REGS;
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].length =
                (BUFF_OBJ_HTS_DMA240_245_REG_SIZE * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].srcPtr =
                (uint32_t*) ((uint32_t*) instObj->regAddrs.htsRegs
                        + (CSL_HTS_DMA240_SCHEDULER_CONTROL / 4U));
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].dstPtr =
                (uint32_t*) ((uint32_t*) &instObj->regData.htsRegs
                        + (CSL_HTS_DMA240_SCHEDULER_CONTROL / 4U));

        /* BUFF_ID_RFE_REGS */
        /* initialize buffer object for BUFF_ID_RFE_REGS */
        instObj->bufferObjHolder[BUFF_ID_RFE_REGS].bufferID = (uint8_t)BUFF_ID_RFE_REGS;
        instObj->bufferObjHolder[BUFF_ID_RFE_REGS].length =
                sizeof(CSL_rawfe_cfgRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_RFE_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_RFE_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.rfeRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_RFE_REGS].dstPtr =
                (uint32_t*) &instObj->regData.rfeRegs;

        /* BUFF_ID_DPC_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_DPC_LUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_DPC_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_DPC_LUT_ADDR;
        instObj->bufferObjHolder[BUFF_ID_DPC_LUT_ADDR].length =
                (RFE_DPC_LUT_SIZE * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_DPC_LUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_DPC_LUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.dpcLutAddr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_DPC_LUT_ADDR].dstPtr =
                (uint32_t*) &instObj->regData.dpcLutData;

        /* BUFF_ID_LSC_SUT_ADDR */
        /* initialize buffer object for BUFF_ID_LSC_SUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_LSC_SUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_LSC_SUT_ADDR;
        instObj->bufferObjHolder[BUFF_ID_LSC_SUT_ADDR].length =
                (RFE_LSC_TBL_SIZE * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_LSC_SUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_LSC_SUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.lscLutAddr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_LSC_SUT_ADDR].dstPtr =
                (uint32_t*) &instObj->regData.lscLutData;

        /* BUFF_ID_DECOMP_LUT1_ADDR */
        /* initialize buffer object for BUFF_ID_DECOMP_LUT1_ADDR */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].bufferID =
                (uint8_t)BUFF_ID_DECOMP_LUT1_ADDR;
        /* two LUT's will be written to one 32 bit register */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].length =
                (((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.decompLut1Addr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].dstPtr =
                (uint32_t*) &instObj->regData.decompLut1Data;

        /* BUFF_ID_DECOMP_LUT2_ADDR */
        /* initialize buffer object for BUFF_ID_DECOMP_LUT2_ADDR */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].bufferID =
                (uint8_t)BUFF_ID_DECOMP_LUT2_ADDR;
        /* two LUT's will be written to one 32 bit register */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].length =
                (((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.decompLut2Addr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].dstPtr =
                (uint32_t*) &instObj->regData.decompLut2Data;

        /* BUFF_ID_DECOMP_LUT3_ADDR */
        /* initialize buffer object for BUFF_ID_DECOMP_LUT3_ADDR */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].bufferID =
                (uint8_t)BUFF_ID_DECOMP_LUT3_ADDR;
        /* two LUT's will be written to one 32 bit register */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].length =
                (((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.decompLut3Addr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].dstPtr =
                (uint32_t*) &instObj->regData.decompLut3Data;

        /* BUFF_ID_COMP_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_COMP_LUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_COMP_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_COMP_LUT_ADDR;
        /* two LUT's will be written to one 32 bit register */
        instObj->bufferObjHolder[BUFF_ID_COMP_LUT_ADDR].length =
                (((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_COMP_LUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_COMP_LUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.compLutAddr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_COMP_LUT_ADDR].dstPtr =
                (uint32_t*) &instObj->regData.compLutData;

        /* BUFF_ID_H3A_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_H3A_LUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_H3A_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_H3A_LUT_ADDR;
        instObj->bufferObjHolder[BUFF_ID_H3A_LUT_ADDR].length =
                (((RFE_H3A_COMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_H3A_LUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_H3A_LUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.h3aLutAddr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_H3A_LUT_ADDR].dstPtr =
                (uint32_t*) &instObj->regData.h3aLutData;

        /* BUFF_ID_H3A_REGS */
        /* initialize buffer object for BUFF_ID_H3A_REGS */
        instObj->bufferObjHolder[BUFF_ID_H3A_REGS].bufferID = (uint8_t)BUFF_ID_H3A_REGS;
        instObj->bufferObjHolder[BUFF_ID_H3A_REGS].length =
                sizeof(CSL_rawfe_h3a_cfgRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_H3A_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_H3A_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.h3aRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_H3A_REGS].dstPtr =
                (uint32_t*) &instObj->regData.h3aRegs;

        /* BUFF_ID_GLBCE_REGS */
        /* initialize buffer object for BUFF_ID_GLBCE_REGS */
        instObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].bufferID =
                (uint8_t)BUFF_ID_GLBCE_REGS;
        instObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].length =
                sizeof(CSL_glbceRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.glbceRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].dstPtr =
                (uint32_t*) &instObj->regData.glbceRegs;

        /* BUFF_ID_GLBCE_STATS_MEM */
        /* initialize buffer object for BUFF_ID_GLBCE_STATS_MEM */
        instObj->bufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].bufferID =
                (uint8_t)BUFF_ID_GLBCE_STATS_MEM;
        instObj->bufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].length =
                sizeof(CSL_glbce_statmemRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].srcPtr =
                (uint32_t*) instObj->regAddrs.glbceStatsMem;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].dstPtr =
                (uint32_t*) &instObj->regData.glbceStatsMem;

        /* BUFF_ID_NSF4_REGS */
        /* initialize buffer object for BUFF_ID_NSF4_REGS */
        instObj->bufferObjHolder[BUFF_ID_NSF4_REGS].bufferID =
                (uint8_t)BUFF_ID_NSF4_REGS;
        instObj->bufferObjHolder[BUFF_ID_NSF4_REGS].length =
                sizeof(CSL_nsf4vRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_NSF4_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_NSF4_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.nsf4Regs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_NSF4_REGS].dstPtr =
                (uint32_t*) &instObj->regData.nsf4Regs;

        /* BUFF_ID_CFA_REGS */
        /* initialize buffer object for BUFF_ID_CFA_REGS */
        instObj->bufferObjHolder[BUFF_ID_CFA_REGS].bufferID = (uint8_t)BUFF_ID_CFA_REGS;
        /* Exclude PIXEL_RAM[2048] from size (2048 * 4 bytes) */
        instObj->bufferObjHolder[BUFF_ID_CFA_REGS].length =
                sizeof(CSL_flexcfaRegs) - (2048U * sizeof(uint32_t));
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_CFA_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_CFA_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.cfaRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_CFA_REGS].dstPtr =
                (uint32_t*) &instObj->regData.cfaRegs;

        /* BUFF_ID_FCP_REGS */
        /* initialize buffer object for BUFF_ID_FCP_REGS */
        instObj->bufferObjHolder[BUFF_ID_FCP_REGS].bufferID =(uint8_t) BUFF_ID_FCP_REGS;
        instObj->bufferObjHolder[BUFF_ID_FCP_REGS].length =
                sizeof(CSL_flexcc_cfgRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.fcpRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP_REGS].dstPtr =
                (uint32_t*) &instObj->regData.fcpRegs;

        /* BUFF_ID_GAMMA_LUT1_ADDR */
        /* initialize buffer object for BUFF_ID_GAMMA_LUT1_ADDR */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].bufferID =
                (uint8_t)BUFF_ID_GAMMA_LUT1_ADDR;
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.gammaLut1Addr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].dstPtr =
                (uint32_t*) &instObj->regData.gammaLut1Data;

        /* BUFF_ID_GAMMA_LUT2_ADDR */
        /* initialize buffer object for BUFF_ID_GAMMA_LUT2_ADDR */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].bufferID =
                (uint8_t)BUFF_ID_GAMMA_LUT2_ADDR;
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.gammaLut2Addr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].dstPtr =
                (uint32_t*) &instObj->regData.gammaLut2Data;

        /* BUFF_ID_GAMMA_LUT3_ADDR */
        /* initialize buffer object for BUFF_ID_GAMMA_LUT3_ADDR */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].bufferID =
                (uint8_t)BUFF_ID_GAMMA_LUT3_ADDR;
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.gammaLut3Addr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].dstPtr =
                (uint32_t*) &instObj->regData.gammaLut3Data;

        /* BUFF_ID_Y8C8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_Y8C8_LUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_Y8C8_LUT_ADDR;
        instObj->bufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.y8C8LutAddr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].dstPtr =
                (uint32_t*) &instObj->regData.y8C8LutData;

        /* BUFF_ID_C8G8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_C8G8_LUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_C8G8_LUT_ADDR;
        instObj->bufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.c8G8LutAddr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].dstPtr =
                (uint32_t*) &instObj->regData.c8G8LutData;

        /* BUFF_ID_S8B8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_S8B8_LUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_S8B8_LUT_ADDR;
        instObj->bufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.s8B8LutAddr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].dstPtr =
                (uint32_t*) &instObj->regData.s8B8LutData;

        /* BUFF_ID_EE_REGS */
        /* initialize buffer object for BUFF_ID_EE_REGS */
        instObj->bufferObjHolder[BUFF_ID_EE_REGS].bufferID = (uint8_t)BUFF_ID_EE_REGS;
        /* Exclude PIXEL_RAM[2048] from size (2048 * 4 bytes) */
        instObj->bufferObjHolder[BUFF_ID_EE_REGS].length =
                sizeof(CSL_flexeeRegs) - (2048U * sizeof(uint32_t));
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_EE_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_EE_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.eeRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_EE_REGS].dstPtr =
                (uint32_t*) &instObj->regData.eeRegs;

        /* BUFF_ID_HIST_REGS */
        /* initialize buffer object for BUFF_ID_HIST_REGS */
        instObj->bufferObjHolder[BUFF_ID_HIST_REGS].bufferID =
                (uint8_t)BUFF_ID_HIST_REGS;
        instObj->bufferObjHolder[BUFF_ID_HIST_REGS].length =
                sizeof(CSL_flexcc_histRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_HIST_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_HIST_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.histRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_HIST_REGS].dstPtr =
                (uint32_t*) &instObj->regData.histRegs;

#if defined (VHWA_VPAC_IP_REV_VPAC3) || defined (VHWA_VPAC_IP_REV_VPAC3L)
        /* BUFF_ID_NSF4_HIST_LUT_REGS */
        /* initialize buffer object for BUFF_ID_NSF4_HIST_LUT_REGS */
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].bufferID =
                                                    (uint8_t)BUFF_ID_NSF4_HIST_LUT_REGS;
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].length =
                sizeof(CSL_rawhist_lutRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.nsf4LutRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].dstPtr =
                (uint32_t*) &instObj->regData.nsf4LutRegs;

        /* BUFF_ID_NSF4_HIST_REGS */
        /* initialize buffer object for BUFF_ID_NSF4_HIST_REGS */
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_REGS].bufferID =
                                                    (uint8_t)BUFF_ID_NSF4_HIST_REGS;
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_REGS].length =
                sizeof(CSL_rawhist_dataRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.nsf4HistRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_REGS].dstPtr =
                (uint32_t*) &instObj->regData.nsf4HistRegs;

        /* BUFF_ID_CFA_DLUT_REGS */
        /* initialize buffer object for BUFF_ID_CFA_DLUT_REGS */
        instObj->bufferObjHolder[BUFF_ID_CFA_DLUT_REGS].bufferID =
                                                    (uint8_t)BUFF_ID_CFA_DLUT_REGS;
        instObj->bufferObjHolder[BUFF_ID_CFA_DLUT_REGS].length =
                sizeof(CSL_flexcfa_dlutsRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_CFA_DLUT_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_CFA_DLUT_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.cfaDLutRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_CFA_DLUT_REGS].dstPtr =
                (uint32_t*) &instObj->regData.cfaDLutRegs;

        /* BUFF_ID_CAC_REGS */
        /* initialize buffer object for BUFF_ID_CAC_REGS */
        instObj->bufferObjHolder[BUFF_ID_CAC_REGS].bufferID =
                                                    (uint8_t)BUFF_ID_CAC_REGS;
        instObj->bufferObjHolder[BUFF_ID_CAC_REGS].length =
                sizeof(CSL_cacRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_CAC_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_CAC_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.cacRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_CAC_REGS].dstPtr =
                (uint32_t*) &instObj->regData.cacRegs;

        /* BUFF_ID_CAC_LUT_REGS */
        /* initialize buffer object for BUFF_ID_CAC_LUT_REGS */
        instObj->bufferObjHolder[BUFF_ID_CAC_LUT_REGS].bufferID =
                                                    (uint8_t)BUFF_ID_CAC_LUT_REGS;
        instObj->bufferObjHolder[BUFF_ID_CAC_LUT_REGS].length =
                sizeof(CSL_cac_lutRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_CAC_LUT_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_CAC_LUT_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.cacLutRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_CAC_LUT_REGS].dstPtr =
                (uint32_t*) &instObj->regData.cacLutRegs;
#endif

#if defined VHWA_VPAC_IP_REV_VPAC3
        /* BUFF_ID_FCP2_CFA_DLUT_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_CFA_DLUT_REGS */
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].bufferID =
                                                    (uint8_t)BUFF_ID_FCP2_CFA_DLUT_REGS;
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].length =
                sizeof(CSL_flexcfa_dlutsRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2CfaDLutRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].dstPtr =
                (uint32_t*) &instObj->regData.fcp2CfaDLutRegs;



        /* BUFF_ID_FCP2_CFA_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_CFA_REGS */
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_REGS].bufferID =
                                                    (uint8_t)BUFF_ID_FCP2_CFA_REGS;
        /* Exclude PIXEL_RAM[2048] from size (2048 * 4 bytes) */
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_REGS].length =
                sizeof(CSL_flexcfaRegs) - (2048U * sizeof(uint32_t));
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2CfaRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_REGS].dstPtr =
                (uint32_t*) &instObj->regData.fcp2CfaRegs;

        /* BUFF_ID_FCP2_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_REGS */
        instObj->bufferObjHolder[BUFF_ID_FCP2_REGS].bufferID = (uint8_t)BUFF_ID_FCP2_REGS;
        instObj->bufferObjHolder[BUFF_ID_FCP2_REGS].length =
                sizeof(CSL_flexcc_cfgRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2Regs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_REGS].dstPtr =
                (uint32_t*) &instObj->regData.fcp2Regs;

        /* BUFF_ID_FCP2_GAMMA_LUT1_ADDR */
        /* initialize buffer object for BUFF_ID_FCP2_GAMMA_LUT1_ADDR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].bufferID =
                (uint8_t)BUFF_ID_FCP2_GAMMA_LUT1_ADDR;
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2GammaLut1Addr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].dstPtr =
                (uint32_t*) &instObj->regData.fcp2GammaLut1Data;

        /* BUFF_ID_FCP2_GAMMA_LUT2_ADDR */
        /* initialize buffer object for BUFF_ID_FCP2_GAMMA_LUT2_ADDR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].bufferID =
                (uint8_t)BUFF_ID_FCP2_GAMMA_LUT2_ADDR;
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2GammaLut2Addr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].dstPtr =
                (uint32_t*) &instObj->regData.fcp2GammaLut2Data;

        /* BUFF_ID_FCP2_GAMMA_LUT3_ADDR */
        /* initialize buffer object for BUFF_ID_FCP2_GAMMA_LUT3_ADDR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].bufferID =
                (uint8_t)BUFF_ID_FCP2_GAMMA_LUT3_ADDR;
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2GammaLut3Addr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].dstPtr =
                (uint32_t*) &instObj->regData.fcp2GammaLut3Data;

        /* BUFF_ID_FCP2_Y8C8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_Y8C8_LUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_FCP2_Y8C8_LUT_ADDR;
        instObj->bufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2Y8C8LutAddr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].dstPtr =
                (uint32_t*) &instObj->regData.fcp2Y8C8LutData;

        /* BUFF_ID_FCP2_C8G8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_C8G8_LUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_FCP2_C8G8_LUT_ADDR;
        instObj->bufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2C8G8LutAddr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].dstPtr =
                (uint32_t*) &instObj->regData.fcp2C8G8LutData;

        /* BUFF_ID_FCP2_S8B8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_S8B8_LUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_FCP2_S8B8_LUT_ADDR;
        instObj->bufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2S8B8LutAddr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].dstPtr =
                (uint32_t*) &instObj->regData.fcp2S8B8LutData;

        /* BUFF_ID_FCP2_EE_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_EE_REGS */
        instObj->bufferObjHolder[BUFF_ID_FCP2_EE_REGS].bufferID =
                                                        (uint8_t)BUFF_ID_FCP2_EE_REGS;
        /* Exclude PIXEL_RAM[2048] from size (2048 * 4 bytes) */
        instObj->bufferObjHolder[BUFF_ID_FCP2_EE_REGS].length =
                sizeof(CSL_flexeeRegs) - (2048U * sizeof(uint32_t));
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_EE_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_EE_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2EeRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_EE_REGS].dstPtr =
                (uint32_t*) &instObj->regData.fcp2EeRegs;

        /* BUFF_ID_FCP2_HIST_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_HIST_REGS */
        instObj->bufferObjHolder[BUFF_ID_FCP2_HIST_REGS].bufferID =
                (uint8_t)BUFF_ID_FCP2_HIST_REGS;
        instObj->bufferObjHolder[BUFF_ID_FCP2_HIST_REGS].length =
                sizeof(CSL_flexcc_histRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_HIST_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_HIST_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2HistRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_HIST_REGS].dstPtr =
                (uint32_t*) &instObj->regData.fcp2HistRegs;
#endif

#if defined VHWA_VPAC_IP_REV_VPAC3L
        /* BUFF_ID_PCID_REGS */
        /* initialize buffer object for BUFF_ID_PCID_REGS */
        instObj->bufferObjHolder[BUFF_ID_PCID_REGS].bufferID =
                (uint8_t)BUFF_ID_PCID_REGS;
        instObj->bufferObjHolder[BUFF_ID_PCID_REGS].length =
                sizeof(CSL_pcidRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_PCID_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_PCID_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.pcidRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_PCID_REGS].dstPtr =
                (uint32_t*) &instObj->regData.pcidRegs;

        /* BUFF_ID_PCID_IR_REMAP_LUT_REGS */
        /* initialize buffer object for BUFF_ID_PCID_IR_REMAP_LUT_REGS */
        instObj->bufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].bufferID = (uint8_t)BUFF_ID_PCID_IR_REMAP_LUT_REGS;
        instObj->bufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].length =
                sizeof(CSL_irremap_lutRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.pcidIrRempLutAddr;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].dstPtr =
                (uint32_t*) &instObj->regData.pcidIrRempLutAddr;
#endif
    }
}

void Vhwa_m2mVissInitRestoreBuffObject(Vhwa_M2mVissInstObj *instObj,
        const Vhwa_M2mVissHandleObj *hObj)
{
        /* LDRA_JUSTIFY_START
    <metric start> statement branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is NOT expected to accumulate the error status.
	An else block can be added to catch and print the error status in a future release. 
	<justification end> */
    if ((NULL != instObj) && (NULL != hObj))
    /* LDRA_JUSTIFY_END */
    {
        /* BUFF_ID_TOP_REGS */
        /* initialize buffer object for BUFF_ID_TOP_REGS */
        instObj->bufferObjHolder[BUFF_ID_TOP_REGS].bufferID = (uint8_t)BUFF_ID_TOP_REGS;
        instObj->bufferObjHolder[BUFF_ID_TOP_REGS].length =
                sizeof(CSL_viss_topRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_TOP_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_TOP_REGS].srcPtr =
                (uint32_t*) &instObj->regData.topRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_TOP_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.topRegs;

        /* BUFF_ID_LSE_REGS */
        /* initialize buffer object for BUFF_ID_LSE_REGS */
        instObj->bufferObjHolder[BUFF_ID_LSE_REGS].bufferID = (uint8_t)BUFF_ID_LSE_REGS;
        instObj->bufferObjHolder[BUFF_ID_LSE_REGS].length = sizeof(CSL_lseRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_LSE_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_LSE_REGS].srcPtr =
                (uint32_t*) &instObj->regData.lseRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_LSE_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.lseRegs;

        /* BUFF_ID_HTS_HWA0_REGS */
        /* initialize buffer object for BUFF_ID_HTS_HWA0_REGS */
        instObj->bufferObjHolder[BUFF_ID_HTS_HWA0_REGS].bufferID =
                (uint8_t)BUFF_ID_HTS_HWA0_REGS;
        instObj->bufferObjHolder[BUFF_ID_HTS_HWA0_REGS].length =
                (BUFF_OBJ_HTS_HWA0_REG_SIZE * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_HTS_HWA0_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_HTS_HWA0_REGS].srcPtr =
                (uint32_t*) ((uint32_t*) &instObj->regData.htsRegs
                        + (CSL_HTS_HWA0_SCHEDULER_CONTROL / 4U));
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_HTS_HWA0_REGS].dstPtr =
                (uint32_t*) ((uint32_t*) hObj->buffRegAddrs.htsRegs
                        + (CSL_HTS_HWA0_SCHEDULER_CONTROL / 4U));

        /* BUFF_ID_HTS_DMA_0_4_REGS */
        /* initialize buffer object for BUFF_ID_HTS_DMA_0_4_REGS */
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].bufferID =
                (uint8_t)BUFF_ID_HTS_DMA_0_4_REGS;
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].length =
                (BUFF_OBJ_HTS_DMA_0_4_REG_SIZE * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].srcPtr =
                (uint32_t*) ((uint32_t*) &instObj->regData.htsRegs
                        + (CSL_HTS_DMA0_SCHEDULER_CONTROL / 4U));
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].dstPtr =
                (uint32_t*) ((uint32_t*) hObj->buffRegAddrs.htsRegs
                        + (CSL_HTS_DMA0_SCHEDULER_CONTROL / 4U));

        /* BUFF_ID_HTS_DMA_240_245_REGS */
        /* initialize buffer object for BUFF_ID_HTS_DMA_240_245_REGS */
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].bufferID =
                (uint8_t)BUFF_ID_HTS_DMA_240_245_REGS;
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].length =
                (BUFF_OBJ_HTS_DMA240_245_REG_SIZE * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].srcPtr =
                (uint32_t*) ((uint32_t*) &instObj->regData.htsRegs
                        + (CSL_HTS_DMA240_SCHEDULER_CONTROL / 4U));
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].dstPtr =
                (uint32_t*) ((uint32_t*) hObj->buffRegAddrs.htsRegs
                        + (CSL_HTS_DMA240_SCHEDULER_CONTROL / 4U));

        /* BUFF_ID_RFE_REGS */
        /* initialize buffer object for BUFF_ID_RFE_REGS */
        instObj->bufferObjHolder[BUFF_ID_RFE_REGS].bufferID = (uint8_t)BUFF_ID_RFE_REGS;
        instObj->bufferObjHolder[BUFF_ID_RFE_REGS].length =
                sizeof(CSL_rawfe_cfgRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_RFE_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_RFE_REGS].srcPtr =
                (uint32_t*) &instObj->regData.rfeRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_RFE_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.rfeRegs;

        /* BUFF_ID_DPC_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_DPC_LUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_DPC_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_DPC_LUT_ADDR;
        instObj->bufferObjHolder[BUFF_ID_DPC_LUT_ADDR].length =
                (RFE_DPC_LUT_SIZE * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_DPC_LUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_DPC_LUT_ADDR].srcPtr =
                (uint32_t*) &instObj->regData.dpcLutData;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_DPC_LUT_ADDR].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.dpcLutAddr;

        /* BUFF_ID_LSC_SUT_ADDR */
        /* initialize buffer object for BUFF_ID_LSC_SUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_LSC_SUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_LSC_SUT_ADDR;
        instObj->bufferObjHolder[BUFF_ID_LSC_SUT_ADDR].length =
                (RFE_LSC_TBL_SIZE * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_LSC_SUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_LSC_SUT_ADDR].srcPtr =
                (uint32_t*) &instObj->regData.lscLutData;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_LSC_SUT_ADDR].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.lscLutAddr;

        /* BUFF_ID_DECOMP_LUT1_ADDR */
        /* initialize buffer object for BUFF_ID_DECOMP_LUT1_ADDR */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].bufferID =
                (uint8_t)BUFF_ID_DECOMP_LUT1_ADDR;
        /* two LUT's will be written to one 32 bit register */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].length =
                (((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].srcPtr =
                (uint32_t*) &instObj->regData.decompLut1Data;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.decompLut1Addr;

        /* BUFF_ID_DECOMP_LUT2_ADDR */
        /* initialize buffer object for BUFF_ID_DECOMP_LUT2_ADDR */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].bufferID =
                (uint8_t)BUFF_ID_DECOMP_LUT2_ADDR;
        /* two LUT's will be written to one 32 bit register */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].length =
                (((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].srcPtr =
                (uint32_t*) &instObj->regData.decompLut2Data;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.decompLut2Addr;

        /* BUFF_ID_DECOMP_LUT3_ADDR */
        /* initialize buffer object for BUFF_ID_DECOMP_LUT3_ADDR */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].bufferID =
                (uint8_t)BUFF_ID_DECOMP_LUT3_ADDR;
        /* two LUT's will be written to one 32 bit register */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].length =
                (((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].srcPtr =
                (uint32_t*) &instObj->regData.decompLut3Data;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.decompLut3Addr;

        /* BUFF_ID_COMP_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_COMP_LUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_COMP_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_COMP_LUT_ADDR;
        /* two LUT's will be written to one 32 bit register */
        instObj->bufferObjHolder[BUFF_ID_COMP_LUT_ADDR].length =
                (((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_COMP_LUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_COMP_LUT_ADDR].srcPtr =
                (uint32_t*) &instObj->regData.compLutData;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_COMP_LUT_ADDR].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.compLutAddr;

        /* BUFF_ID_H3A_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_H3A_LUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_H3A_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_H3A_LUT_ADDR;
        instObj->bufferObjHolder[BUFF_ID_H3A_LUT_ADDR].length =
                (((RFE_H3A_COMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_H3A_LUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_H3A_LUT_ADDR].srcPtr =
                (uint32_t*) &instObj->regData.h3aLutData;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_H3A_LUT_ADDR].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.h3aLutAddr;

        /* BUFF_ID_H3A_REGS */
        /* initialize buffer object for BUFF_ID_H3A_REGS */
        instObj->bufferObjHolder[BUFF_ID_H3A_REGS].bufferID =(uint8_t) BUFF_ID_H3A_REGS;
        instObj->bufferObjHolder[BUFF_ID_H3A_REGS].length =
                sizeof(CSL_rawfe_h3a_cfgRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_H3A_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_H3A_REGS].srcPtr =
                (uint32_t*) &instObj->regData.h3aRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_H3A_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.h3aRegs;

        /* BUFF_ID_GLBCE_REGS */
        /* initialize buffer object for BUFF_ID_GLBCE_REGS */
        instObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].bufferID =
                (uint8_t)BUFF_ID_GLBCE_REGS;
        instObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].length =
                sizeof(CSL_glbceRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].srcPtr =
                (uint32_t*) &instObj->regData.glbceRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_GLBCE_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.glbceRegs;

        /* BUFF_ID_GLBCE_STATS_MEM */
        /* initialize buffer object for BUFF_ID_GLBCE_STATS_MEM */
        instObj->bufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].bufferID =
                (uint8_t)BUFF_ID_GLBCE_STATS_MEM;
        instObj->bufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].length =
                sizeof(CSL_glbce_statmemRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].srcPtr =
                (uint32_t*) &instObj->regData.glbceStatsMem;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.glbceStatsMem;

        /* BUFF_ID_NSF4_REGS */
        /* initialize buffer object for BUFF_ID_NSF4_REGS */
        instObj->bufferObjHolder[BUFF_ID_NSF4_REGS].bufferID =
                (uint8_t)BUFF_ID_NSF4_REGS;
        instObj->bufferObjHolder[BUFF_ID_NSF4_REGS].length =
                sizeof(CSL_nsf4vRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_NSF4_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_NSF4_REGS].srcPtr =
                (uint32_t*) &instObj->regData.nsf4Regs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_NSF4_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.nsf4Regs;

        /* BUFF_ID_CFA_REGS */
        /* initialize buffer object for BUFF_ID_CFA_REGS */
        instObj->bufferObjHolder[BUFF_ID_CFA_REGS].bufferID = (uint8_t)BUFF_ID_CFA_REGS;
        /* Exclude PIXEL_RAM[2048] from size (2048 * 4 bytes) */
        instObj->bufferObjHolder[BUFF_ID_CFA_REGS].length =
                sizeof(CSL_flexcfaRegs) - (2048U * sizeof(uint32_t));
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_CFA_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_CFA_REGS].srcPtr =
                (uint32_t*) &instObj->regData.cfaRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_CFA_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.cfaRegs;

        /* BUFF_ID_FCP_REGS */
        /* initialize buffer object for BUFF_ID_FCP_REGS */
        instObj->bufferObjHolder[BUFF_ID_FCP_REGS].bufferID = (uint8_t)BUFF_ID_FCP_REGS;
        instObj->bufferObjHolder[BUFF_ID_FCP_REGS].length =
                sizeof(CSL_flexcc_cfgRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP_REGS].srcPtr =
                (uint32_t*) &instObj->regData.fcpRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.fcpRegs;

        /* BUFF_ID_GAMMA_LUT1_ADDR */
        /* initialize buffer object for BUFF_ID_GAMMA_LUT1_ADDR */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].bufferID =
                (uint8_t)BUFF_ID_GAMMA_LUT1_ADDR;
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].srcPtr =
                (uint32_t*) &instObj->regData.gammaLut1Data;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.gammaLut1Addr;

        /* BUFF_ID_GAMMA_LUT2_ADDR */
        /* initialize buffer object for BUFF_ID_GAMMA_LUT2_ADDR */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].bufferID =
                (uint8_t)BUFF_ID_GAMMA_LUT2_ADDR;
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].srcPtr =
                (uint32_t*) &instObj->regData.gammaLut2Data;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.gammaLut2Addr;

        /* BUFF_ID_GAMMA_LUT3_ADDR */
        /* initialize buffer object for BUFF_ID_GAMMA_LUT3_ADDR */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].bufferID =
                (uint8_t)BUFF_ID_GAMMA_LUT3_ADDR;
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].srcPtr =
                (uint32_t*) &instObj->regData.gammaLut3Data;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.gammaLut3Addr;

        /* BUFF_ID_Y8C8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_Y8C8_LUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_Y8C8_LUT_ADDR;
        instObj->bufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].srcPtr =
                (uint32_t*) &instObj->regData.y8C8LutData;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.y8C8LutAddr;

        /* BUFF_ID_C8G8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_C8G8_LUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_C8G8_LUT_ADDR;
        instObj->bufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].srcPtr =
                (uint32_t*) &instObj->regData.c8G8LutData;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.c8G8LutAddr;

        /* BUFF_ID_S8B8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_S8B8_LUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_S8B8_LUT_ADDR;
        instObj->bufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].srcPtr =
                (uint32_t*) &instObj->regData.s8B8LutData;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.s8B8LutAddr;

        /* BUFF_ID_EE_REGS */
        /* initialize buffer object for BUFF_ID_EE_REGS */
        instObj->bufferObjHolder[BUFF_ID_EE_REGS].bufferID = (uint8_t)BUFF_ID_EE_REGS;
        /* Exclude PIXEL_RAM[2048] from size (2048 * 4 bytes) */
        instObj->bufferObjHolder[BUFF_ID_EE_REGS].length =
                sizeof(CSL_flexeeRegs) - (2048U * sizeof(uint32_t));
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_EE_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_EE_REGS].srcPtr =
                (uint32_t*) &instObj->regData.eeRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_EE_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.eeRegs;

        /* BUFF_ID_HIST_REGS */
        /* initialize buffer object for BUFF_ID_HIST_REGS */
        instObj->bufferObjHolder[BUFF_ID_HIST_REGS].bufferID =
                (uint8_t)BUFF_ID_HIST_REGS;
        instObj->bufferObjHolder[BUFF_ID_HIST_REGS].length =
                sizeof(CSL_flexcc_histRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_HIST_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_HIST_REGS].srcPtr =
                (uint32_t*) &instObj->regData.histRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_HIST_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.histRegs;

#if defined (VHWA_VPAC_IP_REV_VPAC3) || defined (VHWA_VPAC_IP_REV_VPAC3L)
        /* BUFF_ID_NSF4_HIST_LUT_REGS */
        /* initialize buffer object for BUFF_ID_NSF4_HIST_LUT_REGS */
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].bufferID =
                                                    (uint8_t)BUFF_ID_NSF4_HIST_LUT_REGS;
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].length =
                sizeof(CSL_rawhist_lutRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].srcPtr =
                (uint32_t*) &instObj->regData.nsf4LutRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.nsf4LutRegs;

        /* BUFF_ID_NSF4_HIST_REGS */
        /* initialize buffer object for BUFF_ID_NSF4_HIST_REGS */
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_REGS].bufferID =
                                                    (uint8_t)BUFF_ID_NSF4_HIST_REGS;
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_REGS].length =
                sizeof(CSL_rawhist_dataRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_REGS].srcPtr =
               (uint32_t*) &instObj->regData.nsf4HistRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_NSF4_HIST_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.nsf4HistRegs;

        /* BUFF_ID_CFA_DLUT_REGS */
        /* initialize buffer object for BUFF_ID_CFA_DLUT_REGS */
        instObj->bufferObjHolder[BUFF_ID_CFA_DLUT_REGS].bufferID =
                                                    (uint8_t)BUFF_ID_CFA_DLUT_REGS;
        instObj->bufferObjHolder[BUFF_ID_CFA_DLUT_REGS].length =
                sizeof(CSL_flexcfa_dlutsRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_CFA_DLUT_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_CFA_DLUT_REGS].srcPtr =
               (uint32_t*) &instObj->regData.cfaDLutRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_CFA_DLUT_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.cfaDLutRegs;

        /* BUFF_ID_CAC_REGS */
        /* initialize buffer object for BUFF_ID_CAC_REGS */
        instObj->bufferObjHolder[BUFF_ID_CAC_REGS].bufferID =
                                                    (uint8_t)BUFF_ID_CAC_REGS;
        instObj->bufferObjHolder[BUFF_ID_CAC_REGS].length =
                sizeof(CSL_cacRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_CAC_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_CAC_REGS].srcPtr =
               (uint32_t*) &instObj->regData.cacRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_CAC_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.cacRegs;

        /* BUFF_ID_CAC_LUT_REGS */
        /* initialize buffer object for BUFF_ID_CAC_LUT_REGS */
        instObj->bufferObjHolder[BUFF_ID_CAC_LUT_REGS].bufferID =
                                                    (uint8_t)BUFF_ID_CAC_LUT_REGS;
        instObj->bufferObjHolder[BUFF_ID_CAC_LUT_REGS].length =
                sizeof(CSL_cac_lutRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_CAC_LUT_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_CAC_LUT_REGS].srcPtr =
               (uint32_t*) &instObj->regData.cacLutRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_CAC_LUT_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.cacLutRegs;
#endif

#if defined VHWA_VPAC_IP_REV_VPAC3
        /* BUFF_ID_FCP2_CFA_DLUT_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_CFA_DLUT_REGS */
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].bufferID =
                                                    (uint8_t)BUFF_ID_FCP2_CFA_DLUT_REGS;
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].length =
                sizeof(CSL_flexcfa_dlutsRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].srcPtr =
               (uint32_t*) &instObj->regData.fcp2CfaDLutRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2CfaDLutRegs;



        /* BUFF_ID_FCP2_CFA_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_CFA_REGS */
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_REGS].bufferID =
                                                    (uint8_t)BUFF_ID_FCP2_CFA_REGS;
        /* Exclude PIXEL_RAM[2048] from size (2048 * 4 bytes) */
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_REGS].length =
                sizeof(CSL_flexcfaRegs) - (2048U * sizeof(uint32_t));
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_REGS].srcPtr =
               (uint32_t*) &instObj->regData.fcp2CfaRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_CFA_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2CfaRegs;

        /* BUFF_ID_FCP2_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_REGS */
        instObj->bufferObjHolder[BUFF_ID_FCP2_REGS].bufferID = (uint8_t)BUFF_ID_FCP2_REGS;
        instObj->bufferObjHolder[BUFF_ID_FCP2_REGS].length =
                sizeof(CSL_flexcc_cfgRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_REGS].srcPtr =
               (uint32_t*) &instObj->regData.fcp2Regs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2Regs;

        /* BUFF_ID_FCP2_GAMMA_LUT1_ADDR */
        /* initialize buffer object for BUFF_ID_FCP2_GAMMA_LUT1_ADDR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].bufferID =
                (uint8_t)BUFF_ID_FCP2_GAMMA_LUT1_ADDR;
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].srcPtr =
               (uint32_t*) &instObj->regData.fcp2GammaLut1Data;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2GammaLut1Addr;

        /* BUFF_ID_FCP2_GAMMA_LUT2_ADDR */
        /* initialize buffer object for BUFF_ID_FCP2_GAMMA_LUT2_ADDR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].bufferID =
                (uint8_t)BUFF_ID_FCP2_GAMMA_LUT2_ADDR;
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].srcPtr =
               (uint32_t*) &instObj->regData.fcp2GammaLut2Data;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2GammaLut2Addr;

        /* BUFF_ID_FCP2_GAMMA_LUT3_ADDR */
        /* initialize buffer object for BUFF_ID_FCP2_GAMMA_LUT3_ADDR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].bufferID =
                (uint8_t)BUFF_ID_FCP2_GAMMA_LUT3_ADDR;
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].srcPtr =
               (uint32_t*) &instObj->regData.fcp2GammaLut3Data;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2GammaLut3Addr;

        /* BUFF_ID_FCP2_Y8C8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_Y8C8_LUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_FCP2_Y8C8_LUT_ADDR;
        instObj->bufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].srcPtr =
               (uint32_t*) &instObj->regData.fcp2Y8C8LutData;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2Y8C8LutAddr;

        /* BUFF_ID_FCP2_C8G8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_C8G8_LUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_FCP2_C8G8_LUT_ADDR;
        instObj->bufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].srcPtr =
               (uint32_t*) &instObj->regData.fcp2C8G8LutData;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2C8G8LutAddr;

        /* BUFF_ID_FCP2_S8B8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_S8B8_LUT_ADDR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_FCP2_S8B8_LUT_ADDR;
        instObj->bufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].srcPtr =
               (uint32_t*) &instObj->regData.fcp2S8B8LutData;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2S8B8LutAddr;

        /* BUFF_ID_FCP2_EE_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_EE_REGS */
        instObj->bufferObjHolder[BUFF_ID_FCP2_EE_REGS].bufferID =
                                                        (uint8_t)BUFF_ID_FCP2_EE_REGS;
        /* Exclude PIXEL_RAM[2048] from size (2048 * 4 bytes) */
        instObj->bufferObjHolder[BUFF_ID_FCP2_EE_REGS].length =
                sizeof(CSL_flexeeRegs) - (2048U * sizeof(uint32_t));
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_EE_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_EE_REGS].srcPtr =
               (uint32_t*) &instObj->regData.fcp2EeRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_EE_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2EeRegs;

        /* BUFF_ID_FCP2_HIST_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_HIST_REGS */
        instObj->bufferObjHolder[BUFF_ID_FCP2_HIST_REGS].bufferID =
                (uint8_t)BUFF_ID_FCP2_HIST_REGS;
        instObj->bufferObjHolder[BUFF_ID_FCP2_HIST_REGS].length =
                sizeof(CSL_flexcc_histRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_FCP2_HIST_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_FCP2_HIST_REGS].srcPtr =
               (uint32_t*) &instObj->regData.fcp2HistRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_FCP2_HIST_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.fcp2HistRegs;
#endif

#if defined VHWA_VPAC_IP_REV_VPAC3L
        /* BUFF_ID_PCID_REGS */
        /* initialize buffer object for BUFF_ID_PCID_REGS */
        instObj->bufferObjHolder[BUFF_ID_PCID_REGS].bufferID =
                (uint8_t)BUFF_ID_PCID_REGS;
        instObj->bufferObjHolder[BUFF_ID_PCID_REGS].length =
                sizeof(CSL_pcidRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_PCID_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_PCID_REGS].srcPtr =
               (uint32_t*) &instObj->regData.pcidRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_PCID_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.pcidIrRempLutAddr;

        /* BUFF_ID_PCID_IR_REMAP_LUT_REGS */
        /* initialize buffer object for BUFF_ID_PCID_IR_REMAP_LUT_REGS */
        instObj->bufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].bufferID =
                (uint8_t)BUFF_ID_PCID_IR_REMAP_LUT_REGS;
        instObj->bufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].length =
                sizeof(CSL_pcidRegs);
        /* enable when modified, disable after creating the TR */
        instObj->bufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].isUsed = true;
        /* This will be the buffer pointer */
        instObj->bufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].srcPtr =
               (uint32_t*) &instObj->regData.pcidRegs;
        /* This will be register address */
        instObj->bufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].dstPtr =
                (uint32_t*) hObj->buffRegAddrs.pcidIrRempLutAddr;
#endif
    }
}

void Vhwa_m2mVissResetModifiedFlag(Vhwa_M2mVissHandleObj *hObj)
{
    int32_t buffObjectCnt = 0;
    for (buffObjectCnt = 0; buffObjectCnt < (int32_t)BUFF_ID_MAXBUFID; buffObjectCnt++)
    {
        /*
         * Disable all the buffer object after creating the TR.
         * This would be helpful to enable only used buffer object
         * and create TR accordingly.
         */
        hObj->bufferObjHolder[buffObjectCnt].isModified = false;
    }
}

int32_t Vhwa_m2mVissPopConfigRings(Vhwa_M2mVissInstObj *instObj)
{
    int32_t status = FVID2_SOK;
    uint64_t ringPopVal = 0;

    /* Check for Null pointer */
    GT_assert(VhwaVissTrace, (NULL != instObj));

    status = Udma_ringDequeueRaw(instObj->configCqRingHndl, &ringPopVal);
    /* LDRA_JUSTIFY_START
    <metric start> statement branch <metric end>
    <justification start>
    Rationale: The component level negative test framework and test applications cannot reach this portion.
    This failure case is out of scope for the imaging test framework.
    Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
    However, due to the stated rationale, this is not tested.
    <justification end> */
    if (UDMA_SOK != status)
    {
        GT_0trace(VhwaVissTrace, GT_ERR,
                "UDMA Failed to pop config Ring!!\n");
    }
    /* LDRA_JUSTIFY_END */
    /* TODO check for the DMA completion flag */

    return (status);
}

void Vhwa_m2mVissUpdateModifiedBufObj(Vhwa_M2mVissHandleObj *hObj)
{
    uint32_t buffObjectCnt = 0;
    /* if buffer object is Modified, isUsed also set to true */
    for (buffObjectCnt = 0; buffObjectCnt < (uint32_t)BUFF_ID_MAXBUFID; buffObjectCnt++)
    {
        if (true == hObj->bufferObjHolder[buffObjectCnt].isModified)
        {
            if (false == hObj->bufferObjHolder[buffObjectCnt].isUsed)
            {
                hObj->bufferObjHolder[buffObjectCnt].isUsed = true;
            }
        }
    }
}

#if defined (VHWA_VPAC_IP_REV_VPAC3L)
int32_t Vhwa_m2mVissSetPcidConfig(Vhwa_M2mVissInstObj *instObj,
            Vhwa_M2mVissHandleObj *hObj, const Pcid_Cfg *cfg)
{
    int32_t                 status = FVID2_EBADARGS;
    Vhwa_M2mVissRegAddr    *regAddrs;
    Vhwa_M2mVissParams     *vsPrms = NULL;
    CslViss_OutputSelect    *vissTopOutMux = NULL;
    bool enableBufObj = false;

        /* LDRA_JUSTIFY_START
        <metric start>  branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        The parameters are pre-validated by the caller before the control reaches here.
        Effect on this unit: If control reaches here, the code base is expected to prevent undefined behaviour by avoiding dereferencing a NULL pointer.
        However, due to the stated rationale, this is not tested.
        <justification end> */
    if ((NULL != instObj) && (NULL != hObj) && (NULL != cfg))
    {
        /* LDRA_JUSTIFY_END */
        status = FVID2_SOK;
        uint32_t dwidth = CSL_PCID_IR_DWIDTH_12BIT;
        uint32_t irDelay = 0;

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        The test framework does not support the configuration required to trigger this error scenario.
        Effect on this unit: If the control reaches here, our code base is NOT expected to result in an error.
        However, due to the stated rationale, this is not tested.
        <justification end> */
        if (UTRUE == instObj->initPrms.configThroughUdmaFlag)
        /* LDRA_JUSTIFY_END */
        {
                /* LDRA_JUSTIFY_START
                <metric start> branch <metric end>
                <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                The test framework does not support the configuration required to trigger this error scenario.
                Effect on this unit: If the control reaches here, our code base is NOT expected to result in an error.
                However, due to the stated rationale, this is not tested.
                <justification end> */
            if (UTRUE == hObj->appBuffInitDone)
            /* LDRA_JUSTIFY_END */
            {
                /* Write configuration to buffer object if using UDMA */
                regAddrs = &hObj->buffRegAddrs;
                enableBufObj = UTRUE;
            }
            /* LDRA_JUSTIFY_START
           <metric start> statement branch <metric end>
           <justification start>
           Rationale: The component level negative test framework and test applications cannot reach this portion.
           The test framework does not support the configuration required to trigger this error scenario.
           Effect on this unit: If the control reaches here, our code base is NOT expected to result in an error.
           However, due to the stated rationale, this is not tested.
           <justification end> */
            else
            {
                status = FVID2_EFAIL;
            }
            /* LDRA_JUSTIFY_END */

        }
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        The test framework does not support the configuration required to trigger this error scenario.
        Effect on this unit: If the control reaches here, our code base is NOT expected to result in an error.
        However, due to the stated rationale, this is not tested.
        <justification end> */
        else
        {
			regAddrs = &instObj->regAddrs;
        }
		/* LDRA_JUSTIFY_END */

        vsPrms   = &hObj->vsPrms;
        vissTopOutMux = &hObj->vissTopOutMux;
        /* LDRA_JUSTIFY_START
        <metric start>  branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        This branch statement checks for errors accumulated in previous steps.
        Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
        Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
        However, due to the stated rationale, this is not tested.
        <justification end> */
	if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {   
                status = CSL_pcidSetConfig(regAddrs->pcidRegs,
                        regAddrs->pcidIrRempLutAddr, cfg);
                /* Enable used buffer object */
                /* LDRA_JUSTIFY_START
                <metric start> statement branch <metric end>
                <justification start>
                Rationale: The component level negative test framework and test applications cannot reach this portion.
                This branch statement checks for errors accumulated in previous steps.
                Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
                Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
                However, due to the stated rationale, this is not tested.
                <justification end> */
                if ((FVID2_SOK == status) && (UTRUE == enableBufObj))
                /* LDRA_JUSTIFY_END */
                {
                hObj->bufferObjHolder[BUFF_ID_PCID_REGS].isModified =
                                UTRUE;
                hObj->bufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].isModified =
                                UTRUE;
                }
	}
        /**/
        /* LDRA_JUSTIFY_START
        <metric start>  branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        The test framework does not support the configuration required to trigger this error scenario.
        Effect on this unit: If the control reaches here, our code base is NOT expected to result in an error.
        However, due to the stated rationale, this is not tested.
        <justification end> */
        if(vissTopOutMux->luma12OutSel == (VISS_OUT_IR_8) ||
            vissTopOutMux->chroma12OutSel == (VISS_OUT_IR_8) ||
            vissTopOutMux->luma8OutSel == (VISS_OUT_IR_8) ||
            vissTopOutMux->chroma8OutSel == (VISS_OUT_IR_8) ||
            vissTopOutMux->sat8OutSel == (VISS_OUT_IR_8))
        /* LDRA_JUSTIFY_END */
        {
            dwidth = CSL_PCID_IR_DWIDTH_8BIT;
        }
        /* LDRA_JUSTIFY_START
        <metric start>  branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        The test framework does not support the configuration required to trigger this error scenario.
        Effect on this unit: If the control reaches here, our code base is NOT expected to result in an error.
        However, due to the stated rationale, this is not tested.
        <justification end> */
        else if (vissTopOutMux->luma12OutSel == (VISS_OUT_IR_12) ||
            vissTopOutMux->luma8OutSel == (VISS_OUT_IR_12) ||
            vissTopOutMux->chroma12OutSel == (VISS_OUT_IR_12) ||
            vissTopOutMux->chroma8OutSel == (VISS_OUT_IR_12))
        /* LDRA_JUSTIFY_END */
        {
            dwidth = CSL_PCID_IR_DWIDTH_12BIT;
        }
        else if (vissTopOutMux->luma12OutSel == (VISS_OUT_IR_16) ||
            vissTopOutMux->luma8OutSel == (VISS_OUT_IR_16))
        {
            dwidth = CSL_PCID_IR_DWIDTH_16BIT;
        }
        else
        {
                /* Do Nothing */
        }
        /* Set IR pipe delay only if Bayer channel is enabled*/
        if(cfg->opChCfg.bayerOutEn == TRUE){
            status += getIrDelayParams(vsPrms, &irDelay, regAddrs->nsf4Regs);
        }

        /* LDRA_JUSTIFY_START
        <metric start>  branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        This branch statement checks for errors accumulated in previous steps.
        Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
        Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
        However, due to the stated rationale, this is not tested.
        <justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            CSL_pcidSetIrCntl(regAddrs->topRegs, irDelay,dwidth);
                if ((FVID2_SOK == status) && (true == enableBufObj))
                {
                        hObj->bufferObjHolder[BUFF_ID_TOP_REGS].isModified =
                                true;
                }
        }

    }

    return (status);
}

static int32_t getIrDelayParams(Vhwa_M2mVissParams *vsPrms, uint32_t *irDelay, CSL_nsf4vRegs *nsf4Regs)
{
    int32_t status = FVID2_EBADARGS;
    uint32_t delay = 0U;

    if ((NULL != vsPrms) && (NULL != irDelay))
    {
        status = FVID2_SOK;
        /* The delay required would vary based on the various sub-modules
            in the bayer out path, Refer the spec for these hardcoded number */

        delay = 41U;
        if (VHWA_M2M_VISS_EE_DISABLE != vsPrms->edgeEnhancerMode)
        {
            delay += CSL_FLEX_EE_HORZ_LATENCY;
        }
        if ((uint32_t)TRUE == vsPrms->enableGlbce)
        {
            delay += CSL_GLBCE_HORZ_LATENCY;
        }
        if ((uint32_t)TRUE == vsPrms->enableCac)
        {
            delay += CSL_CAC_HORZ_LATENCY;
        }
        if ((uint32_t)TRUE == vsPrms->enableNsf4)
        {
            delay += 44U;
        }
        if((NULL != nsf4Regs) && ((uint32_t)TRUE == nsf4Regs->DWB_CNTL))
        {
            delay += CSL_NSF4V_HORZ_LATENCY_DWB;
        }

        *irDelay = delay;
    }

    return (status);
}
#endif

uint32_t Vhwa_m2mVissCalcNumOfTr(const Vhwa_M2mVissHandleObj *hObj)
{
    uint32_t numOfTr = 0;
    uint32_t buffObjectCnt = 0;

    /* Vhwa_m2mVissUpdateUsedBufObj should be executed before this function */
    if (true == hObj->sameAsPrevHandle)
    {
        /* Same handle so update only modified buffer object */
        for (buffObjectCnt = 0; buffObjectCnt < (uint32_t)BUFF_ID_MAXBUFID;
                buffObjectCnt++)
        {
            if (true == hObj->bufferObjHolder[buffObjectCnt].isModified)
            {
                numOfTr++;
            }
        }
    }
    else
    {
        /* different handle so update all used buffer objects */
        for (buffObjectCnt = 0; buffObjectCnt < (uint32_t)BUFF_ID_MAXBUFID;
                buffObjectCnt++)
        {
            if (true == hObj->bufferObjHolder[buffObjectCnt].isUsed)
            {
                numOfTr++;
            }
        }
    }

    return numOfTr;
}

int32_t Vhwa_m2mVissSubmitConfUDMABuf(Vhwa_M2mVissInstObj *instObj,
        Vhwa_M2mVissHandleObj *hObj)
{
    int32_t status = FVID2_SOK;

    /* Update used buffer object from dirty buffer objects */
    Vhwa_m2mVissUpdateModifiedBufObj(hObj);

    hObj->numOfConfigTrSubmitted = Vhwa_m2mVissCalcNumOfTr(hObj);

    /**
     * Check if any TR needs to be submitted.
     */
    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
        Rationale: Rationale: The component level negative test framework and test applications cannot reach this portion.
        This failure case is out of scope for the imaging test framework.
        Effect on this unit: The unit is NOT expected to result in an error. This behaviour is part of the application design.
        An error print statement can be added in a future release if required.
    <justification end> */
    if (hObj->numOfConfigTrSubmitted > 0U)
    /* LDRA_JUSTIFY_END */
    {
        /* LDRA_JUSTIFY_START
        <metric start> statement branch <metric end>
        <justification start>
        Rationale: Rationale: The component level negative test framework and test applications cannot reach this portion.
        This failure case is out of scope for the imaging test framework.
        Effect on this unit: The unit is NOT expected to result in an error. This behaviour is part of the application design.
        An error print statement can be added in a future release if required.
        <justification end> */
        if ( true == hObj->appBufInfo.isCacheWriteBackPolicy )
        {
            /* cache write back application config buffer, after modification */
            VhwaAl_Cache_Wb(hObj->appBufInfo.bufferPtr, hObj->appBufInfo.length, CacheP_TYPE_L1D);
        }
        /* LDRA_JUSTIFY_END */

        Vhwa_m2mVissSetConfigTRDesc(instObj, &hObj->bufferObjHolder[0],
                hObj->sameAsPrevHandle, hObj->numOfConfigTrSubmitted);

        /* submit linked list of UDMA TR's to ring queue */
        status = Vhwa_m2mVissSubmitConfigUDMARing(instObj,
                instObj->configTxTrMem);
        /* LDRA_JUSTIFY_START
        <metric start> statement branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        This failure case is out of scope for the imaging test framework.
        Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
        However, due to the stated rationale, this is not tested.
        <justification end> */
        if (FVID2_SOK != status)
        {
            status = FVID2_EFAIL;
            GT_0trace(VhwaVissTrace, GT_ERR,
                    "Vhwa_m2mVissSubmitConfigUDMARing failed!!\n");
        }
        /* LDRA_JUSTIFY_END */
    }

    return status;
} 

int32_t Vhwa_m2mVissCheckConfUDMAComp(Vhwa_M2mVissInstObj *instObj,
        Vhwa_M2mVissHandleObj *hObj)
{
    int32_t status = FVID2_SOK;
    int32_t semStatus;

    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
        Rationale: Rationale: The component level negative test framework and test applications cannot reach this portion.
        This failure case is out of scope for the imaging test framework.
        Effect on this unit: The unit is NOT expected to result in an error. This behaviour is part of the application design.
        An error print statement can be added in a future release if required.
    <justification end> */
    if (hObj->numOfConfigTrSubmitted > 0U)
     /* LDRA_JUSTIFY_END */
    {
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        This branch statement checks for errors accumulated in previous steps.
        Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
        Effect on this unit: If the control reaches here, our code base is NOT expected to accumulate the error status.
        An else block can be added to catch and print the error status in a future release. 
        <justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            semStatus = VhwaAl_SemaphoreP_pend(instObj->configCqEventSemaphore,
            SYSTEMP_WAIT_FOREVER);
            /* LDRA_JUSTIFY_START
            <metric start> branch <metric end>
            <justification start>
            Rationale: The component level negative test framework and test applications cannot reach this portion.
            This failure case is out of scope for the imaging test framework.
            Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
            However, due to the stated rationale, this is not tested.
            <justification end> */
            if (SYSTEMP_SUCCESS == semStatus)
            /* LDRA_JUSTIFY_END */
            {
                status = FVID2_SOK;
            }
            /* LDRA_JUSTIFY_START
            <metric start> statement branch <metric end>
            <justification start>
            Rationale: The component level negative test framework and test applications cannot reach this portion.
            This failure case is out of scope for the imaging test framework.
            Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
            However, due to the stated rationale, this is not tested.
            <justification end> */
            else
            {
                status = FVID2_EFAIL;
            }
            /* LDRA_JUSTIFY_END */
        }

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        This branch statement checks for errors accumulated in previous steps.
        Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
        Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
        This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
        <justification end> */
        if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
        {
            /*
             * semaphore post informs transfer complete,
             * check the completion queue
             */
            status = Vhwa_m2mVissPopConfigRings(instObj);
            /* LDRA_JUSTIFY_START
            <metric start> statement branch <metric end>
            <justification start>
            Rationale: The component level negative test framework and test applications cannot reach this portion.
            This failure case is out of scope for the imaging test framework.
            Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
            However, due to the stated rationale, this is not tested.
            <justification end> */
            if (FVID2_SOK != status)
            {
                status = FVID2_EFAIL;
            }
             /* LDRA_JUSTIFY_END */
        }

        /*
         * After submitting all the TR's disable all the buffer object,
         * isModified Flag.
         */
        Vhwa_m2mVissResetModifiedFlag(hObj);
        /* set numOfConfigTrSubmitted to zero */
        hObj->numOfConfigTrSubmitted = 0;
    }

    return status;
}

int32_t Vhwa_m2mVissSubmitSaveRestoreConfigUDMA(Vhwa_M2mVissInstObj *instObj,
         Vhwa_M2mVissHandleObj *hObj, bool saveConfig)
{
    int32_t status = FVID2_SOK;
    /* number of TR to be prepared */
    uint32_t numOfTr = 0;
    int32_t semStatus;
    /* should be always false in Vhwa_m2mVissSubmitSaveRestoreConfigUDMA */
    bool sameAsPrevHandle = false;

    /* we need to save or restore all the buffer object */
    numOfTr = (uint32_t)BUFF_ID_MAXBUFID;

    if (true == saveConfig)
    {
        /* cache write back reg data */
        VhwaAl_Cache_Wb(&instObj->regData, sizeof(Vhwa_M2mVissSaveRegData), CacheP_TYPE_L1D);
    }
    else
    {
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        The parameters are pre-validated by the caller before the control reaches here.
        Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
        However, due to the stated rationale, this is not tested.
        <justification end> */
        if (NULL != hObj)
        /* LDRA_JUSTIFY_END */
        {
            /* cache write back application config buffer, after modification */
            VhwaAl_Cache_Wb(hObj->appBufInfo.bufferPtr, hObj->appBufInfo.length, CacheP_TYPE_L1D);
            /* cache write back reg data */
            VhwaAl_Cache_Wb(&instObj->regData, sizeof(Vhwa_M2mVissSaveRegData), CacheP_TYPE_L1D);
        }
        /* LDRA_JUSTIFY_START
        <metric start> statement branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        The parameters are pre-validated by the caller before the control reaches here.
        Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
        However, due to the stated rationale, this is not tested.
        <justification end> */
        else
        {
            status = FVID2_EFAIL;
        }
        /* LDRA_JUSTIFY_END */
    }

    Vhwa_m2mVissSetConfigTRDesc(instObj, &instObj->bufferObjHolder[0],
            sameAsPrevHandle, numOfTr);

    /* submit linked list of UDMA TR's to ring queue */
    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	This branch statement checks for errors accumulated in previous steps.
	Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
	Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
	This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
	<justification end> */
    if (FVID2_SOK == status)
    /* LDRA_JUSTIFY_END */
    {
        status = Vhwa_m2mVissSubmitConfigUDMARing(instObj,
                instObj->configTxTrMem);
        /* LDRA_JUSTIFY_START
        <metric start> statement branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        This failure case is out of scope for the imaging test framework.
        Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
        However, due to the stated rationale, this is not tested.
        <justification end> */
        if (FVID2_SOK != status)
        {
            status = FVID2_EFAIL;
            GT_0trace(VhwaVissTrace, GT_ERR,
                    "Vhwa_m2mVissSubmitConfigUDMARing failed!!\n");
        }
        /* LDRA_JUSTIFY_END */
    }

    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	This branch statement checks for errors accumulated in previous steps.
	Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
	Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
	This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
	<justification end> */
    if (FVID2_SOK == status)
    /* LDRA_JUSTIFY_END */
    {
        semStatus = VhwaAl_SemaphoreP_pend(instObj->configCqEventSemaphore,
        SYSTEMP_WAIT_FOREVER);
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        This failure case is out of scope for the imaging test framework.
        Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
        However, due to the stated rationale, this is not tested.
        <justification end> */
        if (SYSTEMP_SUCCESS == semStatus)
        /* LDRA_JUSTIFY_END */
        {
            status = FVID2_SOK;
        }
        /* LDRA_JUSTIFY_START
        <metric start> statement branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        This failure case is out of scope for the imaging test framework.
        Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
        However, due to the stated rationale, this is not tested.
        <justification end> */
        else
        {
            status = FVID2_EFAIL;
        }
        /* LDRA_JUSTIFY_END */
    }

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
	This branch statement checks for errors accumulated in previous steps.
	Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
	Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
	This behaviour is part of the application design. However, due to the stated rationale, this is not tested.
	<justification end> */
    if (FVID2_SOK == status)
        /* LDRA_JUSTIFY_END */
    {
        /*
         * semaphore post informs transfer complete,
         * check the completion queue
         */
        status = Vhwa_m2mVissPopConfigRings(instObj);
        /* LDRA_JUSTIFY_START
        <metric start> statement branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        This failure case is out of scope for the imaging test framework.
        Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
        However, due to the stated rationale, this is not tested.
        <justification end> */
        if (FVID2_SOK != status)
        {
            status = FVID2_EFAIL;
        }
        /* LDRA_JUSTIFY_END */
    }

    if (true == saveConfig)
    {
        /* Cache invalidate so that CPU reads new data */
        VhwaAl_Cache_Inv(&instObj->regData,
                 sizeof(Vhwa_M2mVissSaveRegData), CacheP_TYPE_L1D);
    }
    else
    {
        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
        if (NULL != hObj)
        /* LDRA_JUSTIFY_END */
        {
            /* Cache invalidate so that CPU reads new data */
            VhwaAl_Cache_Inv(&instObj->regData,
                     sizeof(Vhwa_M2mVissSaveRegData), CacheP_TYPE_L1D);
            /* Cache invalidate, before modifying for next iteration */
            VhwaAl_Cache_Inv(hObj->appBufInfo.bufferPtr,
                     hObj->appBufInfo.length, CacheP_TYPE_L1D);
        }
        /* LDRA_JUSTIFY_START
        <metric start> statement branch <metric end>
        <justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
        else
        {
            status = FVID2_EFAIL;
        }
        /* LDRA_JUSTIFY_END */
    }

    return status;
}

uint32_t vhwa_m2mCalAppBufSize(void)
{
    /* buffer size to return */
    uint32_t bufferSize = 0;

    /* BUFF_ID_TOP_REGS */
    bufferSize = (((sizeof(CSL_viss_topRegs)) / (sizeof(uint32_t)))
                /* BUFF_ID_LSE_REGS */
                + ((sizeof(CSL_lseRegs)) / (sizeof(uint32_t)))
                /* BUFF_ID_HTS_HWA0_REGS, BUFF_ID_HTS_DMA_0_4_REGS, BUFF_ID_HTS_DMA_240_245_REGS */
                + ((sizeof(CSL_htsRegs)) / (sizeof(uint32_t)))
                /* BUFF_ID_RFE_REGS */
                + ((sizeof(CSL_rawfe_cfgRegs)) / (sizeof(uint32_t)))
                /* BUFF_ID_DPC_LUT_ADDR */
                + RFE_DPC_LUT_SIZE
                /* BUFF_ID_LSC_SUT_ADDR */
                + RFE_LSC_TBL_SIZE
                /* BUFF_ID_DECOMP_LUT1_ADDR */
                + ((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U)
                /* BUFF_ID_DECOMP_LUT2_ADDR */
                + ((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U)
                /* BUFF_ID_DECOMP_LUT3_ADDR */
                + ((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U)
                /* BUFF_ID_COMP_LUT_ADDR */
                + ((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U)
                /* BUFF_ID_H3A_LUT_ADDR */
                + ((RFE_H3A_COMP_LUT_SIZE / 2U) + 1U)
                /* BUFF_ID_H3A_REGS */
                + ((sizeof(CSL_rawfe_h3a_cfgRegs)) / (sizeof(uint32_t)))
                /* BUFF_ID_GLBCE_REGS */
                + ((sizeof(CSL_glbceRegs)) / (sizeof(uint32_t)))
                /* BUFF_ID_GLBCE_STATS_MEM */
                + ((sizeof(CSL_glbce_statmemRegs)) / (sizeof(uint32_t)))
                /* BUFF_ID_NSF4_REGS */
                + ((sizeof(CSL_nsf4vRegs)) / (sizeof(uint32_t)))
                /* BUFF_ID_CFA_REGS (excluding PIXEL_RAM) */
                + ((sizeof(CSL_flexcfaRegs) - (2048U * sizeof(uint32_t))) / (sizeof(uint32_t)))
                /* BUFF_ID_FCP_REGS */
                + ((sizeof(CSL_flexcc_cfgRegs)) / (sizeof(uint32_t)))
                /* BUFF_ID_GAMMA_LUT1_ADDR */
                + ((FCP_GAMMA_LUT_SIZE / 2U) + 1U)
                /* BUFF_ID_GAMMA_LUT2_ADDR */
                + ((FCP_GAMMA_LUT_SIZE / 2U) + 1U)
                /* BUFF_ID_GAMMA_LUT3_ADDR */
                + ((FCP_GAMMA_LUT_SIZE / 2U) + 1U)
                /* BUFF_ID_Y8C8_LUT_ADDR */
                + ((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U)
                /* BUFF_ID_C8G8_LUT_ADDR */
                + ((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U)
                /* BUFF_ID_S8B8_LUT_ADDR */
                + ((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U)
                /* BUFF_ID_EE_REGS (excluding PIXEL_RAM) */
                + ((sizeof(CSL_flexeeRegs) - (2048U * sizeof(uint32_t))) / (sizeof(uint32_t)))
                /* BUFF_ID_HIST_REGS */
                + ((sizeof(CSL_flexcc_histRegs)) / (sizeof(uint32_t))));

#if defined (VHWA_VPAC_IP_REV_VPAC3) || defined (VHWA_VPAC_IP_REV_VPAC3L)
    bufferSize += (((sizeof(CSL_rawhist_lutRegs)) / (sizeof(uint32_t))) /* BUFF_ID_NSF4_HIST_LUT_REGS */
                /* BUFF_ID_NSF4_HIST_REGS */
                + ((sizeof(CSL_rawhist_dataRegs)) / (sizeof(uint32_t)))
                /* BUFF_ID_CFA_DLUT_REGS */
                + ((sizeof(CSL_flexcfa_dlutsRegs)) / (sizeof(uint32_t)))
                /* BUFF_ID_CAC_REGS */
                + ((sizeof(CSL_cacRegs)) / (sizeof(uint32_t)))
                /* BUFF_ID_CAC_LUT_REGS */
                + ((sizeof(CSL_cac_lutRegs)) / (sizeof(uint32_t))));
#endif

#if defined (VHWA_VPAC_IP_REV_VPAC3)
                /* BUFF_ID_FCP2_CFA_DLUT_REGS */
    bufferSize += ((sizeof(CSL_flexcfa_dlutsRegs)) / (sizeof(uint32_t)))
                /* BUFF_ID_FCP2_CFA_REGS (excluding PIXEL_RAM) */
                + ((sizeof(CSL_flexcfaRegs) - (2048U * sizeof(uint32_t))) / (sizeof(uint32_t)))
                /* BUFF_ID_FCP2_REGS */
                + ((sizeof(CSL_flexcc_cfgRegs)) / (sizeof(uint32_t)))
                /* BUFF_ID_FCP2_GAMMA_LUT1_ADDR */
                + ((FCP_GAMMA_LUT_SIZE / 2U) + 1U)
                /* BUFF_ID_FCP2_GAMMA_LUT2_ADDR */
                + ((FCP_GAMMA_LUT_SIZE / 2U) + 1U)
                /* BUFF_ID_FCP2_GAMMA_LUT3_ADDR */
                + ((FCP_GAMMA_LUT_SIZE / 2U) + 1U)
                /* BUFF_ID_FCP2_Y8C8_LUT_ADDR */
                + ((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U)
                /* BUFF_ID_FCP2_C8G8_LUT_ADDR */
                + ((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U)
                /* BUFF_ID_FCP2_S8B8_LUT_ADDR */
                + ((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U)
                /* BUFF_ID_FCP2_EE_REGS (excluding PIXEL_RAM) */
                + ((sizeof(CSL_flexeeRegs) - (2048U * sizeof(uint32_t))) / (sizeof(uint32_t)))
                /* BUFF_ID_FCP2_HIST_REGS */
                + ((sizeof(CSL_flexcc_histRegs)) / (sizeof(uint32_t)));
#endif

#if defined VHWA_VPAC_IP_REV_VPAC3L
    bufferSize += ((sizeof(CSL_pcidRegs)) / (sizeof(uint32_t))) /* BUFF_ID_PCID_REGS */
                /* BUFF_ID_PCID_IR_REMAP_LUT_REGS */
                + ((sizeof(CSL_irremap_lutRegs)) / (sizeof(uint32_t)));
#endif

    /*
     * size calculated will by number of registers to write,
     * each register size is 4 bytes.
     */
    bufferSize = bufferSize * sizeof(uint32_t);
    /* return the buffer size in number of bytes */
    return bufferSize;
}

/*
 * This is the main function which handles initialization for enabling heterogeneous support.
 */ 
int32_t Vhwa_m2mVissProcessAppBuf(Vhwa_M2mVissInstObj *instObj,
        Vhwa_M2mVissHandleObj *hObj)
{
    int32_t status = FVID2_SOK;
    /* False since we are restoring */
    bool saveConfig = false;

        /* LDRA_JUSTIFY_START
        <metric start> branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        The parameters are pre-validated by the caller before the control reaches here.
        Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
        However, due to the stated rationale, this is not tested.
        <justification end> */
    /* perform operation only if appBuffInitDone is false */
    if (false == hObj->appBuffInitDone)
	/* LDRA_JUSTIFY_END */
    {
        /* memset the buffer pointer to zero */
        Fvid2Utils_memset(hObj->appBufInfo.bufferPtr, 0x0,
                hObj->appBufInfo.length);

        /* Partition the buffer address for the modules */
        Vhwa_m2mVissInitBuffAddresses(hObj, hObj->appBufInfo.bufferPtr);

        /* Initialize buffer object for the handle */
        Vhwa_m2mVissInitBuffObject(instObj, hObj);

        /* Initialize instance buffer object to restore initial register data */
        Vhwa_m2mVissInitRestoreBuffObject(instObj, hObj);

        /* perform UDMA transfer to restore initial register data on handle buffer */
        status = Vhwa_m2mVissSubmitSaveRestoreConfigUDMA(instObj, hObj,
                saveConfig);
        /* LDRA_JUSTIFY_START
        <metric start> statement branch <metric end>
        <justification start>
        Rationale: The component level negative test framework and test applications cannot reach this portion.
        This branch statement checks for errors accumulated in previous steps.
        Since no error is accumulated due to previously stated rationales, some branches for this branch statement cannot be reached.
        Effect on this unit: The unit is NOT expected to result in an error because the branch statement is pre-validated by the application.
        If the control reaches here, our code base is expected to print the error. However, due to the stated rationale, this is not tested.
        <justification end> */
        if (FVID2_SOK != status)
        {
            GT_0trace(VhwaVissTrace, GT_ERR,
                    "UDMA config mem alloc failed !!\n");
        }
        /* LDRA_JUSTIFY_END */
        /* after initialization of buffer object, set valid appBuffInitDone to true */
        hObj->appBuffInitDone = true;
    }

    return status;
}


void Vhwa_m2mVissInitReadbackBuffObject(const Vhwa_M2mVissInstObj *instObj,
        Vhwa_M2mVissHandleObj *hObj,
        const Vhwa_M2mVissConfigBuffobj *bufferObjHolder)
{
    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
    Rationale: The component level negative test framework and test applications cannot reach this portion.
    The parameters are pre-validated by the caller before the control reaches here.
    Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
    However, due to the stated rationale, this is not tested.
    <justification end> */
    if ((NULL != instObj) && (NULL != bufferObjHolder))
    /* LDRA_JUSTIFY_END */
    {
        /* BUFF_ID_TOP_REGS */
        /* initialize buffer object for BUFF_ID_TOP_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_TOP_REGS].bufferID = (uint8_t)BUFF_ID_TOP_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_TOP_REGS].length =
                sizeof(CSL_viss_topRegs);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_TOP_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_TOP_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.topRegs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_TOP_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.topRegs;

		/* BUFF_ID_LSE_REGS */
        /* initialize buffer object for BUFF_ID_LSE_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_LSE_REGS].bufferID = (uint8_t)BUFF_ID_LSE_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_LSE_REGS].length = sizeof(CSL_lseRegs);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_LSE_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_LSE_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.lseRegs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_LSE_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.lseRegs;

        /* BUFF_ID_HTS_HWA0_REGS */
        /* initialize buffer object for BUFF_ID_HTS_HWA0_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_HTS_HWA0_REGS].bufferID =
                (uint8_t)BUFF_ID_HTS_HWA0_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_HTS_HWA0_REGS].length =
                (BUFF_OBJ_HTS_HWA0_REG_SIZE * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_HTS_HWA0_REGS].isModified =false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_HTS_HWA0_REGS].srcPtr =
                (uint32_t*) ((uint32_t*) instObj->regAddrs.htsRegs
                        + (CSL_HTS_HWA0_SCHEDULER_CONTROL / 4U));
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_HTS_HWA0_REGS].dstPtr =
                (uint32_t*) ((uint32_t*) hObj->readbackRegAddrs.htsRegs
                        + (CSL_HTS_HWA0_SCHEDULER_CONTROL / 4U));

        /* BUFF_ID_HTS_DMA_0_4_REGS */
        /* initialize buffer object for BUFF_ID_HTS_DMA_0_4_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].bufferID =
                (uint8_t)BUFF_ID_HTS_DMA_0_4_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].length =
                (BUFF_OBJ_HTS_DMA_0_4_REG_SIZE * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].srcPtr =
                (uint32_t*) ((uint32_t*) instObj->regAddrs.htsRegs
                        + (CSL_HTS_DMA0_SCHEDULER_CONTROL / 4U));
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_HTS_DMA_0_4_REGS].dstPtr =
                (uint32_t*) ((uint32_t*) hObj->readbackRegAddrs.htsRegs
                        + (CSL_HTS_DMA0_SCHEDULER_CONTROL / 4U));

        /* BUFF_ID_HTS_DMA_240_245_REGS */
        /* initialize buffer object for BUFF_ID_HTS_DMA_240_245_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].bufferID =
                (uint8_t)BUFF_ID_HTS_DMA_240_245_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].length =
                (BUFF_OBJ_HTS_DMA240_245_REG_SIZE * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].srcPtr =
                (uint32_t*) ((uint32_t*) instObj->regAddrs.htsRegs
                        + (CSL_HTS_DMA240_SCHEDULER_CONTROL / 4U));
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_HTS_DMA_240_245_REGS].dstPtr =
                (uint32_t*) ((uint32_t*) hObj->readbackRegAddrs.htsRegs
                        + (CSL_HTS_DMA240_SCHEDULER_CONTROL / 4U));

        /* BUFF_ID_RFE_REGS */
        /* initialize buffer object for BUFF_ID_RFE_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_RFE_REGS].bufferID =(uint8_t) BUFF_ID_RFE_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_RFE_REGS].length =
                sizeof(CSL_rawfe_cfgRegs);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_RFE_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_RFE_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.rfeRegs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_RFE_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.rfeRegs;

        /* BUFF_ID_DPC_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_DPC_LUT_ADDR */
        hObj->readbackBufferObjHolder[BUFF_ID_DPC_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_DPC_LUT_ADDR;
        hObj->readbackBufferObjHolder[BUFF_ID_DPC_LUT_ADDR].length = (RFE_DPC_LUT_SIZE
                * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_DPC_LUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_DPC_LUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.dpcLutAddr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_DPC_LUT_ADDR].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.dpcLutAddr;

        /* BUFF_ID_LSC_SUT_ADDR */
        /* initialize buffer object for BUFF_ID_LSC_SUT_ADDR */
        hObj->readbackBufferObjHolder[BUFF_ID_LSC_SUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_LSC_SUT_ADDR;
        hObj->readbackBufferObjHolder[BUFF_ID_LSC_SUT_ADDR].length = (RFE_LSC_TBL_SIZE
                * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_LSC_SUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_LSC_SUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.lscLutAddr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_LSC_SUT_ADDR].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.lscLutAddr;

        /* BUFF_ID_DECOMP_LUT1_ADDR */
        /* initialize buffer object for BUFF_ID_DECOMP_LUT1_ADDR */
        hObj->readbackBufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].bufferID =
                (uint8_t)BUFF_ID_DECOMP_LUT1_ADDR;
        /* two LUT's will be written to one 32 bit register */
        hObj->readbackBufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].length =
                (((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.decompLut1Addr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_DECOMP_LUT1_ADDR].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.decompLut1Addr;

        /* BUFF_ID_DECOMP_LUT2_ADDR */
        /* initialize buffer object for BUFF_ID_DECOMP_LUT2_ADDR */
        hObj->readbackBufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].bufferID =
                (uint8_t)BUFF_ID_DECOMP_LUT2_ADDR;
        /* two LUT's will be written to one 32 bit register */
        hObj->readbackBufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].length =
                (((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.decompLut2Addr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_DECOMP_LUT2_ADDR].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.decompLut2Addr;

        /* BUFF_ID_DECOMP_LUT3_ADDR */
        /* initialize buffer object for BUFF_ID_DECOMP_LUT3_ADDR */
        hObj->readbackBufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].bufferID =
                (uint8_t)BUFF_ID_DECOMP_LUT3_ADDR;
        /* two LUT's will be written to one 32 bit register */
        hObj->readbackBufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].length =
                (((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.decompLut3Addr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_DECOMP_LUT3_ADDR].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.decompLut3Addr;

        /* BUFF_ID_COMP_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_COMP_LUT_ADDR */
        hObj->readbackBufferObjHolder[BUFF_ID_COMP_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_COMP_LUT_ADDR;
        /* two LUT's will be written to one 32 bit register */
        hObj->readbackBufferObjHolder[BUFF_ID_COMP_LUT_ADDR].length =
                (((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_COMP_LUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_COMP_LUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.compLutAddr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_COMP_LUT_ADDR].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.compLutAddr;

        /* BUFF_ID_H3A_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_H3A_LUT_ADDR */
        hObj->readbackBufferObjHolder[BUFF_ID_H3A_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_H3A_LUT_ADDR;
        hObj->readbackBufferObjHolder[BUFF_ID_H3A_LUT_ADDR].length =
                (((RFE_H3A_COMP_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_H3A_LUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_H3A_LUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.h3aLutAddr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_H3A_LUT_ADDR].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.h3aLutAddr;

        /* BUFF_ID_H3A_REGS */
        /* initialize buffer object for BUFF_ID_H3A_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_H3A_REGS].bufferID = (uint8_t)BUFF_ID_H3A_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_H3A_REGS].length =
                sizeof(CSL_rawfe_h3a_cfgRegs);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_H3A_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_H3A_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.h3aRegs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_H3A_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.h3aRegs;

        /* BUFF_ID_GLBCE_REGS */
        /* initialize buffer object for BUFF_ID_GLBCE_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_GLBCE_REGS].bufferID =(uint8_t) BUFF_ID_GLBCE_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_GLBCE_REGS].length =
                sizeof(CSL_glbceRegs);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_GLBCE_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_GLBCE_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.glbceRegs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_GLBCE_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.glbceRegs;

        /* BUFF_ID_GLBCE_STATS_MEM */
        /* initialize buffer object for BUFF_ID_GLBCE_STATS_MEM */
        hObj->readbackBufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].bufferID =
                (uint8_t)BUFF_ID_GLBCE_STATS_MEM;
        hObj->readbackBufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].length =
                sizeof(CSL_glbce_statmemRegs);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].srcPtr =
                (uint32_t*) instObj->regAddrs.glbceStatsMem;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.glbceStatsMem;

        /* BUFF_ID_NSF4_REGS */
        /* initialize buffer object for BUFF_ID_NSF4_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_NSF4_REGS].bufferID = (uint8_t)BUFF_ID_NSF4_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_NSF4_REGS].length = sizeof(CSL_nsf4vRegs);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_NSF4_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_NSF4_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.nsf4Regs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_NSF4_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.nsf4Regs;

        /* BUFF_ID_CFA_REGS */
        /* initialize buffer object for BUFF_ID_CFA_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_CFA_REGS].bufferID = (uint8_t)BUFF_ID_CFA_REGS;
        /* Exclude PIXEL_RAM[2048] from readback size (2048 * 4 bytes) */
        hObj->readbackBufferObjHolder[BUFF_ID_CFA_REGS].length =
                sizeof(CSL_flexcfaRegs) - (2048U * sizeof(uint32_t));
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_CFA_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_CFA_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.cfaRegs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_CFA_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.cfaRegs;

        /* BUFF_ID_FCP_REGS */
        /* initialize buffer object for BUFF_ID_FCP_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP_REGS].bufferID =(uint8_t) BUFF_ID_FCP_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_FCP_REGS].length =
                sizeof(CSL_flexcc_cfgRegs);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.fcpRegs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.fcpRegs;

        /* BUFF_ID_GAMMA_LUT1_ADDR */
        /* initialize buffer object for BUFF_ID_GAMMA_LUT1_ADDR */
        hObj->readbackBufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].bufferID =
                (uint8_t)BUFF_ID_GAMMA_LUT1_ADDR;
        hObj->readbackBufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.gammaLut1Addr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_GAMMA_LUT1_ADDR].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.gammaLut1Addr;

        /* BUFF_ID_GAMMA_LUT2_ADDR */
        /* initialize buffer object for BUFF_ID_GAMMA_LUT2_ADDR */
        hObj->readbackBufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].bufferID =
                (uint8_t)BUFF_ID_GAMMA_LUT2_ADDR;
        hObj->readbackBufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.gammaLut2Addr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_GAMMA_LUT2_ADDR].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.gammaLut2Addr;

        /* BUFF_ID_GAMMA_LUT3_ADDR */
        /* initialize buffer object for BUFF_ID_GAMMA_LUT3_ADDR */
        hObj->readbackBufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].bufferID =
                (uint8_t)BUFF_ID_GAMMA_LUT3_ADDR;
        hObj->readbackBufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.gammaLut3Addr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_GAMMA_LUT3_ADDR].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.gammaLut3Addr;

        /* BUFF_ID_Y8C8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_Y8C8_LUT_ADDR */
        hObj->readbackBufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_Y8C8_LUT_ADDR;
        hObj->readbackBufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.y8C8LutAddr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_Y8C8_LUT_ADDR].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.y8C8LutAddr;

        /* BUFF_ID_C8G8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_C8G8_LUT_ADDR */
        hObj->readbackBufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_C8G8_LUT_ADDR;
        hObj->readbackBufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.c8G8LutAddr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_C8G8_LUT_ADDR].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.c8G8LutAddr;

        /* BUFF_ID_S8B8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_S8B8_LUT_ADDR */
        hObj->readbackBufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].bufferID =
                (uint8_t)BUFF_ID_S8B8_LUT_ADDR;
        hObj->readbackBufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.s8B8LutAddr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_S8B8_LUT_ADDR].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.s8B8LutAddr;

        /* BUFF_ID_EE_REGS */
        /* initialize buffer object for BUFF_ID_EE_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_EE_REGS].bufferID = (uint8_t)BUFF_ID_EE_REGS;
        /* Exclude PIXEL_RAM[2048] from readback size (2048 * 4 bytes) */
        hObj->readbackBufferObjHolder[BUFF_ID_EE_REGS].length =
                sizeof(CSL_flexeeRegs) - (2048U * sizeof(uint32_t));
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_EE_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_EE_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.eeRegs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_EE_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.eeRegs;

        /* BUFF_ID_HIST_REGS */
        /* initialize buffer object for BUFF_ID_HIST_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_HIST_REGS].bufferID = (uint8_t)BUFF_ID_HIST_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_HIST_REGS].length =
                sizeof(CSL_flexcc_histRegs);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_HIST_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_HIST_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.histRegs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_HIST_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.histRegs;

#if defined (VHWA_VPAC_IP_REV_VPAC3) || defined (VHWA_VPAC_IP_REV_VPAC3L)
        /* BUFF_ID_CFA_DLUT_REGS */
        /* initialize buffer object for BUFF_ID_CFA_DLUT_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_CFA_DLUT_REGS].bufferID = (uint8_t)BUFF_ID_CFA_DLUT_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_CFA_DLUT_REGS].length =
                sizeof(CSL_flexcfa_dlutsRegs);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_CFA_DLUT_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_CFA_DLUT_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.cfaDLutRegs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_CFA_DLUT_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.cfaDLutRegs;

        /* BUFF_ID_NSF4_HIST_LUT_REGS */
        /* initialize buffer object for BUFF_ID_NSF4_HIST_LUT_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].bufferID = (uint8_t)BUFF_ID_NSF4_HIST_LUT_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].length =
                sizeof(CSL_rawhist_lutRegs);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.nsf4LutRegs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.nsf4LutRegs;

        /* BUFF_ID_NSF4_HIST_REGS */
        /* initialize buffer object for BUFF_ID_NSF4_HIST_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_NSF4_HIST_REGS].bufferID = (uint8_t)BUFF_ID_NSF4_HIST_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_NSF4_HIST_REGS].length =
                sizeof(CSL_rawhist_dataRegs);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_NSF4_HIST_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_NSF4_HIST_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.nsf4HistRegs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_NSF4_HIST_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.nsf4HistRegs;

        /* BUFF_ID_CAC_REGS */
        /* initialize buffer object for BUFF_ID_CAC_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_CAC_REGS].bufferID = (uint8_t)BUFF_ID_CAC_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_CAC_REGS].length =
                sizeof(CSL_cacRegs);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_CAC_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_CAC_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.cacRegs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_CAC_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.cacRegs;

        /* BUFF_ID_CAC_LUT_REGS */
        /* initialize buffer object for BUFF_ID_CAC_LUT_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_CAC_LUT_REGS].bufferID = (uint8_t)BUFF_ID_CAC_LUT_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_CAC_LUT_REGS].length =
                sizeof(CSL_cac_lutRegs);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_CAC_LUT_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_CAC_LUT_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.cacLutRegs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_CAC_LUT_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.cacLutRegs;
#endif

#if defined VHWA_VPAC_IP_REV_VPAC3
        /* FCP2 registers */
        /* BUFF_ID_FCP2_GAMMA_LUT1_ADDR */
        /* initialize buffer object for BUFF_ID_FCP2_GAMMA_LUT1_ADDR */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].bufferID = (uint8_t)BUFF_ID_FCP2_GAMMA_LUT1_ADDR;
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2GammaLut1Addr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.fcp2GammaLut1Addr;

        /* BUFF_ID_FCP2_GAMMA_LUT2_ADDR */
        /* initialize buffer object for BUFF_ID_FCP2_GAMMA_LUT2_ADDR */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].bufferID = (uint8_t)BUFF_ID_FCP2_GAMMA_LUT2_ADDR;
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2GammaLut2Addr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.fcp2GammaLut2Addr;

        /* BUFF_ID_FCP2_GAMMA_LUT3_ADDR */
        /* initialize buffer object for BUFF_ID_FCP2_GAMMA_LUT3_ADDR */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].bufferID = (uint8_t)BUFF_ID_FCP2_GAMMA_LUT3_ADDR;
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].length =
                (((FCP_GAMMA_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2GammaLut3Addr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.fcp2GammaLut3Addr;

        /* BUFF_ID_FCP2_Y8C8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_FCP2_Y8C8_LUT_ADDR */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].bufferID = (uint8_t)BUFF_ID_FCP2_Y8C8_LUT_ADDR;
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2Y8C8LutAddr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.fcp2Y8C8LutAddr;

        /* BUFF_ID_FCP2_C8G8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_FCP2_C8G8_LUT_ADDR */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].bufferID = (uint8_t)BUFF_ID_FCP2_C8G8_LUT_ADDR;
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2C8G8LutAddr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.fcp2C8G8LutAddr;

        /* BUFF_ID_FCP2_S8B8_LUT_ADDR */
        /* initialize buffer object for BUFF_ID_FCP2_S8B8_LUT_ADDR */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].bufferID = (uint8_t)BUFF_ID_FCP2_S8B8_LUT_ADDR;
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].length =
                (((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U) * 4U);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2S8B8LutAddr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.fcp2S8B8LutAddr;

        /* BUFF_ID_FCP2_EE_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_EE_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_EE_REGS].bufferID = (uint8_t)BUFF_ID_FCP2_EE_REGS;
        /* Exclude PIXEL_RAM[2048] from readback size (2048 * 4 bytes) */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_EE_REGS].length =
                sizeof(CSL_flexeeRegs) - (2048U * sizeof(uint32_t));
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_EE_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_EE_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2EeRegs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_EE_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.fcp2EeRegs;

        /* BUFF_ID_FCP2_HIST_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_HIST_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_HIST_REGS].bufferID = (uint8_t)BUFF_ID_FCP2_HIST_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_HIST_REGS].length =
                sizeof(CSL_flexcc_histRegs);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_HIST_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_HIST_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2HistRegs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_HIST_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.fcp2HistRegs;

        /* BUFF_ID_FCP2_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_REGS].bufferID = (uint8_t)BUFF_ID_FCP2_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_REGS].length =
                sizeof(CSL_flexcc_cfgRegs);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2Regs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.fcp2Regs;

        /* BUFF_ID_FCP2_CFA_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_CFA_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_CFA_REGS].bufferID = (uint8_t)BUFF_ID_FCP2_CFA_REGS;
        /* Exclude PIXEL_RAM[2048] from readback size (2048 * 4 bytes) */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_CFA_REGS].length =
                (sizeof(CSL_flexcfaRegs) - (2048U * sizeof(uint32_t)));
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_CFA_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_CFA_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2CfaRegs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_CFA_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.fcp2CfaRegs;

        /* BUFF_ID_FCP2_CFA_DLUT_REGS */
        /* initialize buffer object for BUFF_ID_FCP2_CFA_DLUT_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].bufferID = (uint8_t)BUFF_ID_FCP2_CFA_DLUT_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].length =
                sizeof(CSL_flexcfa_dlutsRegs);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.fcp2CfaDLutRegs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.fcp2CfaDLutRegs;
#endif

#if defined VHWA_VPAC_IP_REV_VPAC3L
        /* BUFF_ID_PCID_REGS */
        /* initialize buffer object for BUFF_ID_PCID_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_PCID_REGS].bufferID = (uint8_t)BUFF_ID_PCID_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_PCID_REGS].length =
                sizeof(CSL_pcidRegs);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_PCID_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_PCID_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.pcidRegs;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_PCID_REGS].dstPtr =
                (uint32_t*) hObj->readbackRegAddrs.pcidRegs;

        /* BUFF_ID_PCID_IR_REMAP_LUT_REGS */
        /* initialize buffer object for BUFF_ID_PCID_IR_REMAP_LUT_REGS */
        hObj->readbackBufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].bufferID = (uint8_t)BUFF_ID_PCID_IR_REMAP_LUT_REGS;
        hObj->readbackBufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].length =
                sizeof(CSL_irremap_lutRegs);
        /* enable when modified, disable after creating the TR */
        hObj->readbackBufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].isModified = false;
        /* This will be the buffer pointer */
        hObj->readbackBufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].srcPtr =
                (uint32_t*) instObj->regAddrs.pcidIrRempLutAddr;
        /* This will be register address */
        hObj->readbackBufferObjHolder[BUFF_ID_PCID_IR_REMAP_LUT_REGS].dstPtr =
                (uint32_t*) instObj->regAddrs.pcidIrRempLutAddr;
#endif
    }
}

void Vhwa_m2mVissInitReadbackBuffAddresses(Vhwa_M2mVissHandleObj *hObj,
        uint32_t *bufferPtr)
{
    uint32_t *bufferPtrAddr=bufferPtr;
    uint32_t offset = 0U;
    /* LDRA_JUSTIFY_START
    <metric start> branch <metric end>
    <justification start>
    Rationale: The component level negative test framework and test applications cannot reach this portion.
    The parameters are pre-validated by the caller before the control reaches here.
    Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
    However, due to the stated rationale, this is not tested.
    <justification end> */
    if ((NULL != hObj) && (NULL != bufferPtrAddr))
    /* LDRA_JUSTIFY_END */
    {
        hObj->readbackRegAddrs.topRegs = (CSL_viss_topRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for topRegs */
        offset += ((sizeof(CSL_viss_topRegs)) / (sizeof(uint32_t)));

	hObj->readbackRegAddrs.lseRegs = (CSL_lseRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for lseRegs */
        offset += ((sizeof(CSL_lseRegs)) / (sizeof(uint32_t)));

        hObj->readbackRegAddrs.htsRegs = (CSL_htsRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for htsRegs */
        offset += ((sizeof(CSL_htsRegs)) / (sizeof(uint32_t)));

        hObj->readbackRegAddrs.rfeRegs = (CSL_rawfe_cfgRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for rawfe_cfgRegs */
        offset += ((sizeof(CSL_rawfe_cfgRegs)) / (sizeof(uint32_t)));

        hObj->readbackRegAddrs.dpcLutAddr = (uint32_t*) &bufferPtrAddr[offset];
        /* update offset with size alloted for dpcLutAddr */
        offset += RFE_DPC_LUT_SIZE;

        hObj->readbackRegAddrs.lscLutAddr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for lscLutAddr */
        offset += RFE_LSC_TBL_SIZE;

        /*
         * LUT has 639 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (639/2) + 1;
         */
        hObj->readbackRegAddrs.decompLut1Addr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for decompLut1Addr */
        offset += ((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 639 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (639/2) + 1;
         */
        hObj->readbackRegAddrs.decompLut2Addr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for decompLut2Addr */
        offset += ((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 639 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (639/2) + 1;
         */
        hObj->readbackRegAddrs.decompLut3Addr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for decompLut3Addr */
        offset += ((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 639 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (639/2) + 1;
         */
        hObj->readbackRegAddrs.compLutAddr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for LutAddr */
        offset += ((RFE_COMP_DECOMP_LUT_SIZE / 2U) + 1U);

        hObj->readbackRegAddrs.h3aLutAddr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for LutAddr */
        offset += ((RFE_H3A_COMP_LUT_SIZE / 2U) + 1U);

        hObj->readbackRegAddrs.h3aRegs = (CSL_rawfe_h3a_cfgRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for rawfe_h3a_cfgReg */
        offset += ((sizeof(CSL_rawfe_h3a_cfgRegs)) / (sizeof(uint32_t)));

        hObj->readbackRegAddrs.glbceRegs = (CSL_glbceRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for glbceRegs */
        offset += ((sizeof(CSL_glbceRegs)) / (sizeof(uint32_t)));

        hObj->readbackRegAddrs.glbceStatsMem = (CSL_glbce_statmemRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for glbce_statmemRegs */
        offset += ((sizeof(CSL_glbce_statmemRegs)) / (sizeof(uint32_t)));

        hObj->readbackRegAddrs.nsf4Regs = (CSL_nsf4vRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for nsf4vRegs */
        offset += ((sizeof(CSL_nsf4vRegs)) / (sizeof(uint32_t)));

        hObj->readbackRegAddrs.cfaRegs = (CSL_flexcfaRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for flexcfaRegs (excluding PIXEL_RAM) */
        offset += ((sizeof(CSL_flexcfaRegs) - (2048U * sizeof(uint32_t))) / (sizeof(uint32_t)));

        hObj->readbackRegAddrs.fcpRegs = (CSL_flexcc_cfgRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for flexcc_cfgRegs */
        offset += ((sizeof(CSL_flexcc_cfgRegs)) / (sizeof(uint32_t)));

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->readbackRegAddrs.gammaLut1Addr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for gammaLut1Addr */
        offset += ((FCP_GAMMA_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->readbackRegAddrs.gammaLut2Addr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for gammaLut2Addr */
        offset += ((FCP_GAMMA_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->readbackRegAddrs.gammaLut3Addr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for gammaLut3Addr */
        offset += ((FCP_GAMMA_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->readbackRegAddrs.y8C8LutAddr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for LutAddr */
        offset += ((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->readbackRegAddrs.c8G8LutAddr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for LutAddr */
        offset += ((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->readbackRegAddrs.s8B8LutAddr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for LutAddr */
        offset += ((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U);

        hObj->readbackRegAddrs.eeRegs = (CSL_flexeeRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for flexeeRegs (excluding PIXEL_RAM) */
        offset += ((sizeof(CSL_flexeeRegs) - (2048U * sizeof(uint32_t))) / (sizeof(uint32_t)));

        hObj->readbackRegAddrs.histRegs = (CSL_flexcc_histRegs*) &bufferPtrAddr[offset];

#if defined (VHWA_VPAC_IP_REV_VPAC3) || defined (VHWA_VPAC_IP_REV_VPAC3L)
        /* update offset with size alloted for flexcc_histRegs */
        offset += ((sizeof(CSL_flexcc_histRegs)) / (sizeof(uint32_t)));
        hObj->readbackRegAddrs.nsf4LutRegs = (CSL_rawhist_lutRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for rawhist_lutRegs */
        offset += ((sizeof(CSL_rawhist_lutRegs)) / (sizeof(uint32_t)));

        hObj->readbackRegAddrs.nsf4HistRegs = (CSL_rawhist_dataRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for rawhist_dataRegs */
        offset += ((sizeof(CSL_rawhist_dataRegs)) / (sizeof(uint32_t)));

        hObj->readbackRegAddrs.cfaDLutRegs = (CSL_flexcfa_dlutsRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for dlutsReg */
        offset += ((sizeof(CSL_flexcfa_dlutsRegs)) / (sizeof(uint32_t)));

        hObj->readbackRegAddrs.cacRegs = (CSL_cacRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for cacRegs */
        offset += ((sizeof(CSL_cacRegs)) / (sizeof(uint32_t)));

        hObj->readbackRegAddrs.cacLutRegs = (CSL_cac_lutRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for cac_lutRegs */
        offset += ((sizeof(CSL_cac_lutRegs)) / (sizeof(uint32_t)));
#endif

#if defined VHWA_VPAC_IP_REV_VPAC3
        hObj->readbackRegAddrs.fcp2CfaDLutRegs = (CSL_flexcfa_dlutsRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for flexcfa_dlutsRegs */
        offset += ((sizeof(CSL_flexcfa_dlutsRegs)) / (sizeof(uint32_t)));

        hObj->readbackRegAddrs.fcp2CfaRegs = (CSL_flexcfaRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for flexcfaReg (excluding PIXEL_RAM) */
        offset += ((sizeof(CSL_flexcfaRegs) - (2048U * sizeof(uint32_t))) / (sizeof(uint32_t)));

        hObj->readbackRegAddrs.fcp2Regs = (CSL_flexcc_cfgRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for flexcc_cfgRegs */
        offset += ((sizeof(CSL_flexcc_cfgRegs)) / (sizeof(uint32_t)));

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->readbackRegAddrs.fcp2GammaLut1Addr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for GammaLut1Addr */
        offset += ((FCP_GAMMA_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->readbackRegAddrs.fcp2GammaLut2Addr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for GammaLut2Addr */
        offset += ((FCP_GAMMA_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->readbackRegAddrs.fcp2GammaLut3Addr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for GammaLut3Addr */
        offset += ((FCP_GAMMA_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->readbackRegAddrs.fcp2Y8C8LutAddr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for LutAddr */
        offset += ((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->readbackRegAddrs.fcp2C8G8LutAddr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for LutAddr */
        offset += ((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U);

        /*
         * LUT has 513 entries, Two lut entries are stored in one 32bit memory
         * so Last Lut entry will be stored only on Low position
         * Size should be (513/2) + 1;
         */
        hObj->readbackRegAddrs.fcp2S8B8LutAddr = (uint32_t*)&bufferPtrAddr[offset];
        /* update offset with size alloted for LutAddr */
        offset += ((FCP_RGB_YUVSAT_LUT_SIZE / 2U) + 1U);

        hObj->readbackRegAddrs.fcp2EeRegs = (CSL_flexeeRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for flexeeRegs (excluding PIXEL_RAM) */
        offset += ((sizeof(CSL_flexeeRegs) - (2048U * sizeof(uint32_t))) / (sizeof(uint32_t)));

        hObj->readbackRegAddrs.fcp2HistRegs = (CSL_flexcc_histRegs*) &bufferPtrAddr[offset];
        /* update offset with size alloted for flexcc_histRegs */
        offset += ((sizeof(CSL_flexcc_histRegs)) / (sizeof(uint32_t)));
        /* offset may be unused if VHWA_VPAC_IP_REV_VPAC3L is not defined */
        (void)offset;
#endif

#if defined VHWA_VPAC_IP_REV_VPAC3L
        hObj->readbackRegAddrs.pcidRegs = (CSL_pcidRegs*)&bufferPtrAddr[offset];
        /* update offset with size alloted for pcidRegs */
        offset += ((sizeof(CSL_pcidRegs)) / (sizeof(uint32_t)));

        hObj->readbackRegAddrs.pcidIrRempLutAddr = (CSL_irremap_lutRegs*) &bufferPtrAddr[offset];
#endif

    }
}

void Vhwa_m2mVissUpdateReadbackBufObj(Vhwa_M2mVissHandleObj *hObj)
{
#if defined(VHWA_VPAC_IP_REV_VPAC3) || defined(VHWA_VPAC_IP_REV_VPAC3L)
	uint32_t cac_enable=0;
#endif
	uint32_t nsf4_enable=0;
	uint32_t glbce_enable=0;
#if defined(VHWA_VPAC_IP_REV_VPAC3)
	uint32_t fcp2_enable=0;
#endif
	/* LDRA_JUSTIFY_START
	<metric start> statement branch <metric end>
	<justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
	if (hObj == NULL)
	{
		GT_0trace(VhwaVissTrace, GT_ERR, "Vhwa_m2mVissUpdateReadbackBufObj: hObj is NULL\n");
	}
	/* LDRA_JUSTIFY_END */
        else
        {
                uint32_t buffObjectCnt;
        #if defined(VHWA_VPAC_IP_REV_VPAC3) || defined(VHWA_VPAC_IP_REV_VPAC3L)
                cac_enable = hObj->vsPrms.enableCac;
        #endif
                nsf4_enable = hObj->vsPrms.enableNsf4;
                glbce_enable = hObj->vsPrms.enableGlbce;
        #if defined(VHWA_VPAC_IP_REV_VPAC3)
                fcp2_enable = hObj->vsPrms.enableMVPipe;
        #endif
                for (buffObjectCnt = 0; buffObjectCnt < (uint32_t)BUFF_ID_MAXBUFID; buffObjectCnt++)
                {
                        hObj->readbackBufferObjHolder[buffObjectCnt].isUsed = true;
                }
        #if defined(VHWA_VPAC_IP_REV_VPAC3) || defined(VHWA_VPAC_IP_REV_VPAC3L)
                if(UFALSE == cac_enable)
                {
                        hObj->readbackBufferObjHolder[BUFF_ID_CAC_REGS].isUsed = false;
                        hObj->readbackBufferObjHolder[BUFF_ID_CAC_LUT_REGS].isUsed = false;
                }
        #endif
                if(UFALSE == nsf4_enable)
                {
                        hObj->readbackBufferObjHolder[BUFF_ID_NSF4_REGS].isUsed = false;
        #if defined(VHWA_VPAC_IP_REV_VPAC3) || defined(VHWA_VPAC_IP_REV_VPAC3L)
                        hObj->readbackBufferObjHolder[BUFF_ID_NSF4_HIST_LUT_REGS].isUsed = false;
        #endif
                }
                if(UFALSE == glbce_enable)
                {
                        hObj->readbackBufferObjHolder[BUFF_ID_GLBCE_REGS].isUsed = false;
                }
        #if defined(VHWA_VPAC_IP_REV_VPAC3)
                if(UFALSE == fcp2_enable)
                {
                        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_CFA_DLUT_REGS].isUsed = false;
                        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_CFA_REGS].isUsed = false;
                        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_REGS].isUsed = false;
                        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT1_ADDR].isUsed = false;
                        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT2_ADDR].isUsed = false;
                        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_GAMMA_LUT3_ADDR].isUsed = false;
                        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_Y8C8_LUT_ADDR].isUsed = false;
                        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_C8G8_LUT_ADDR].isUsed = false;
                        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_S8B8_LUT_ADDR].isUsed = false;
                        hObj->readbackBufferObjHolder[BUFF_ID_FCP2_EE_REGS].isUsed = false;
                }
        #endif
                hObj->readbackBufferObjHolder[BUFF_ID_GLBCE_STATS_MEM].isUsed = false;
                hObj->readbackBufferObjHolder[BUFF_ID_HIST_REGS].isUsed = false;
        #if defined(VHWA_VPAC_IP_REV_VPAC3)
                hObj->readbackBufferObjHolder[BUFF_ID_FCP2_HIST_REGS].isUsed = false;
        #endif
        }
}

uint32_t Vhwa_m2mVissCalcNumOfTrsForReadback(const Vhwa_M2mVissHandleObj *hObj)
{
	uint32_t buffObjectCnt;
	uint32_t cnt = 0U;
	/* LDRA_JUSTIFY_START
	<metric start> statement branch <metric end>
	<justification start>
	Rationale: The component level negative test framework and test applications cannot reach this portion.
	The parameters are pre-validated by the caller before the control reaches here.
	Effect on this unit: If the control reaches here, our code base is expected to accumulate the error status and return the same to the application.
	However, due to the stated rationale, this is not tested.
	<justification end> */
	if (hObj == NULL)
	{
		GT_0trace(VhwaVissTrace, GT_ERR, "Vhwa_m2mVissCalcNumOfTrs: Invalid NULL pointer\n");
	}
	/* LDRA_JUSTIFY_END */
	else
	{
		for(buffObjectCnt = 0; buffObjectCnt < (uint32_t)BUFF_ID_MAXBUFID; buffObjectCnt++)
		{
			if(true == hObj->readbackBufferObjHolder[buffObjectCnt].isUsed)
			{
				cnt++;
			}
		}
	}
	return cnt;
}