#This is a Makefile for compiling and linking a project.

#Flags for the compiler
CC = gcc
CFLAGS = -Wall -g

#Directories
SRCDIR = src
OBJDIR = obj
BINDIR = bin

#List of source files
SRCS = $(wildcard $(SRCDIR)/*.c)

#List of object files
OBJS = $(patsubst $(SRCDIR)/%.c, $(OBJDIR)/%.o, $(SRCS))

#Executable name
EXE = $(BINDIR)/myprogram

#Build target
$(EXE) : $(OBJS)
	$(CC) $(CFLAGS) -o $(EXE) $^

#Object file target
$(OBJS) : $(OBJDIR)/%.o : $(SRCDIR)/%.c
	$(CC) $(CFLAGS) -c $< -o $@

#Clean target
clean :
	rm -rf $(BINDIR) $(OBJDIR)

#Phony target
.PHONY : clean all

#Default target
all : $(EXE)