-- VHDL for IBM SMS ALD page 14.71.20.1
-- Title: A AR RESET
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/5/2020 3:16:37 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_20_1_A_AR_RESET is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_SYSTEM_RESET:	 in STD_LOGIC;
		PS_A_CYCLE_CTRL:	 in STD_LOGIC;
		PS_LOGIC_GATE_EARLY_B:	 in STD_LOGIC;
		PS_1311_RESET_AAR:	 in STD_LOGIC;
		PS_INDEX_A_AR:	 in STD_LOGIC;
		PS_A_RING_2_TIME:	 in STD_LOGIC;
		PS_LOGIC_GATE_EARLY_F:	 in STD_LOGIC;
		PS_I_RING_1_OR_1401_AND_3_TIME:	 in STD_LOGIC;
		PS_A_CH_NOT_WM_BIT:	 in STD_LOGIC;
		PS_1ST_CLOCK_PULSE_1:	 in STD_LOGIC;
		PS_PERCENT_TYPE_OP_CODES:	 in STD_LOGIC;
		MS_STORE_ADDR_REGS_OP_CODE:	 in STD_LOGIC;
		PS_SET_A_AR:	 in STD_LOGIC;
		PS_CONSOLE_CYCLE_START:	 in STD_LOGIC;
		PS_2_CHAR_ONLY_OP_CODES:	 in STD_LOGIC;
		MS_1401_MODE_1:	 in STD_LOGIC;
		MS_RESET_A_AR:	 out STD_LOGIC;
		MS_INDEX_A_AR_DOT_A_RING_2_TIME:	 out STD_LOGIC;
		MS_RESET_C_AR_1:	 out STD_LOGIC);
end ALD_14_71_20_1_A_AR_RESET;

architecture behavioral of ALD_14_71_20_1_A_AR_RESET is 

	signal OUT_4D_R: STD_LOGIC;
	signal OUT_3D_C: STD_LOGIC;
	signal OUT_4E_D: STD_LOGIC;
	signal OUT_2E_H: STD_LOGIC;
	signal OUT_4F_G: STD_LOGIC;
	signal OUT_3F_D: STD_LOGIC;
	signal OUT_2F_F: STD_LOGIC;
	signal OUT_5G_R: STD_LOGIC;
	signal OUT_4G_G: STD_LOGIC;
	signal OUT_4H_NoPin: STD_LOGIC;
	signal OUT_4I_R: STD_LOGIC;
	signal OUT_DOT_3E: STD_LOGIC;
	signal OUT_DOT_4F: STD_LOGIC;

begin

	OUT_4D_R <= NOT(PS_A_CYCLE_CTRL AND PS_LOGIC_GATE_EARLY_B );
	OUT_3D_C <= NOT(OUT_4D_R AND MS_SYSTEM_RESET AND OUT_4E_D );
	OUT_4E_D <= NOT(PS_INDEX_A_AR AND PS_A_RING_2_TIME AND PS_LOGIC_GATE_EARLY_F );

	SMS_AEK_2E: entity SMS_AEK
	    port map (
		IN1 => OUT_DOT_3E,	-- Pin P
		IN2 => OUT_2F_F,	-- Pin B
		OUT1 => OUT_2E_H );

	OUT_4F_G <= NOT(PS_I_RING_1_OR_1401_AND_3_TIME AND PS_A_CH_NOT_WM_BIT AND PS_LOGIC_GATE_EARLY_F );
	OUT_3F_D <= NOT(OUT_DOT_4F AND OUT_4H_NoPin );
	OUT_2F_F <= NOT PS_1ST_CLOCK_PULSE_1;
	OUT_5G_R <= NOT(PS_PERCENT_TYPE_OP_CODES AND MS_1401_MODE_1 );
	OUT_4G_G <= NOT(OUT_5G_R AND OUT_4I_R AND MS_STORE_ADDR_REGS_OP_CODE );
	OUT_4H_NoPin <= NOT(PS_SET_A_AR AND PS_CONSOLE_CYCLE_START );
	OUT_4I_R <= NOT(PS_2_CHAR_ONLY_OP_CODES AND MS_1401_MODE_1 );
	OUT_DOT_3E <= OUT_3D_C OR PS_1311_RESET_AAR OR OUT_3F_D;
	OUT_DOT_4F <= OUT_4F_G OR OUT_4G_G;

	MS_INDEX_A_AR_DOT_A_RING_2_TIME <= OUT_4E_D;
	MS_RESET_A_AR <= OUT_2E_H;
	MS_RESET_C_AR_1 <= OUT_DOT_4F;


end;
