// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "11/25/2025 12:16:19"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab6 (
	currentState,
	Clock,
	Enable,
	Reset,
	decoderTest,
	fsmseg1,
	A,
	B,
	fsmSeg2,
	fsmTest,
	fsmTest14,
	fsmTest16,
	fsmTestTwo,
	nosseg1,
	nosseg2,
	nosseg3,
	nosseg4,
	nosseg5,
	nosseg6,
	nosseg7,
	nosseg41,
	nosseg42,
	nosseg43,
	nosseg44,
	nosseg45,
	nosseg46,
	nosseg47,
	R1Test,
	R2Test,
	sseg1,
	sseg2,
	sseg3,
	sseg4,
	ssegneg,
	studentID);
output 	[3:0] currentState;
input 	Clock;
input 	Enable;
input 	Reset;
output 	[15:0] decoderTest;
output 	[1:7] fsmseg1;
input 	[7:0] A;
input 	[7:0] B;
output 	[1:7] fsmSeg2;
output 	[3:0] fsmTest;
output 	[1:7] fsmTest14;
output 	[1:7] fsmTest16;
output 	[3:0] fsmTestTwo;
output 	nosseg1;
output 	nosseg2;
output 	nosseg3;
output 	nosseg4;
output 	nosseg5;
output 	nosseg6;
output 	nosseg7;
output 	nosseg41;
output 	nosseg42;
output 	nosseg43;
output 	nosseg44;
output 	nosseg45;
output 	nosseg46;
output 	nosseg47;
output 	[3:0] R1Test;
output 	[3:0] R2Test;
output 	[1:7] sseg1;
output 	[1:7] sseg2;
output 	[1:7] sseg3;
output 	[1:7] sseg4;
output 	[1:7] ssegneg;
output 	[3:0] studentID;

// Design Ports Information
// currentState[3]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// currentState[2]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// currentState[1]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// currentState[0]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// decoderTest[15]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// decoderTest[14]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// decoderTest[13]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// decoderTest[12]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// decoderTest[11]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// decoderTest[10]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// decoderTest[9]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// decoderTest[8]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// decoderTest[7]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// decoderTest[6]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// decoderTest[5]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// decoderTest[4]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// decoderTest[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// decoderTest[2]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// decoderTest[1]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// decoderTest[0]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmseg1[1]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmseg1[2]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmseg1[3]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmseg1[4]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmseg1[5]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmseg1[6]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmseg1[7]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmSeg2[1]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmSeg2[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmSeg2[3]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmSeg2[4]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmSeg2[5]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmSeg2[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmSeg2[7]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTest[3]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTest[2]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTest[1]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTest[0]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTest14[1]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTest14[2]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTest14[3]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTest14[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTest14[5]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTest14[6]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTest14[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTest16[1]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTest16[2]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTest16[3]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTest16[4]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTest16[5]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTest16[6]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTest16[7]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTestTwo[3]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTestTwo[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTestTwo[1]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// fsmTestTwo[0]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// nosseg1	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// nosseg2	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// nosseg3	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// nosseg4	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// nosseg5	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// nosseg6	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// nosseg7	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// nosseg41	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// nosseg42	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// nosseg43	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// nosseg44	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// nosseg45	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// nosseg46	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// nosseg47	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Test[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Test[2]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Test[1]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Test[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Test[3]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Test[2]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Test[1]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Test[0]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg1[1]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg1[2]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg1[3]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg1[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg1[5]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg1[6]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg1[7]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg2[1]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg2[2]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg2[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg2[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg2[5]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg2[6]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg2[7]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg3[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg3[2]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg3[3]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg3[4]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg3[5]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg3[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg3[7]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg4[1]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg4[2]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg4[3]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg4[4]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg4[5]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg4[6]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sseg4[7]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssegneg[1]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssegneg[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssegneg[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssegneg[4]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssegneg[5]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssegneg[6]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssegneg[7]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// studentID[3]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// studentID[2]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// studentID[1]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// studentID[0]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Enable	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Clock	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reset	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[4]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[5]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[7]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[6]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[0]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[1]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[3]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[2]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[0]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[1]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[2]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[3]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[4]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[5]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[6]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[7]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst4|Selector0~0_combout ;
wire \inst4|Selector7~0_combout ;
wire \Clock~combout ;
wire \inst2|yfsm.s0~0_combout ;
wire \Reset~combout ;
wire \Reset~clkctrl_outclk ;
wire \Enable~combout ;
wire \inst2|yfsm.s0~regout ;
wire \inst2|yfsm.s1~0_combout ;
wire \inst2|yfsm.s1~regout ;
wire \inst2|yfsm.s2~regout ;
wire \inst2|yfsm.s3~regout ;
wire \inst2|yfsm.s4~regout ;
wire \inst2|yfsm.s5~regout ;
wire \inst2|yfsm.s6~regout ;
wire \inst2|yfsm.s7~regout ;
wire \inst2|yfsm.s8~regout ;
wire \inst2|WideOr11~0_combout ;
wire \inst2|WideOr12~0_combout ;
wire \inst2|WideOr13~0_combout ;
wire \inst20|Mux7~0_combout ;
wire \inst20|Mux12~0_combout ;
wire \inst20|Mux8~0_combout ;
wire \inst20|Mux9~0_combout ;
wire \inst20|Mux10~0_combout ;
wire \inst20|Mux11~0_combout ;
wire \inst20|Mux12~1_combout ;
wire \inst20|Mux13~0_combout ;
wire \inst20|Mux14~0_combout ;
wire \inst2|WideOr13~1_combout ;
wire \inst20|Mux13~1_combout ;
wire \inst20|Mux15~0_combout ;
wire \inst2|WideOr9~0_combout ;
wire \inst4|Equal9~1_combout ;
wire \inst4|Equal9~0_combout ;
wire \inst4|Equal9~2_combout ;
wire \inst4|Equal10~0_combout ;
wire \inst4|Equal10~1_combout ;
wire \inst2|WideOr10~0_combout ;
wire \inst4|fsmTestTwo[0]~2_combout ;
wire \inst4|fsmTestTwo[0]~3_combout ;
wire \inst4|fsmTestTwo[0]~0_combout ;
wire \inst4|fsmTestTwo[0]~1_combout ;
wire \inst4|fsmTestTwo[0]~4_combout ;
wire \Enable~clkctrl_outclk ;
wire \inst4|Selector3~2_combout ;
wire \inst4|Selector3~3_combout ;
wire \inst4|Selector3~4_combout ;
wire \inst4|Selector3~10_combout ;
wire \inst2|WideOr12~1_combout ;
wire \inst4|Selector3~6_combout ;
wire \inst4|Selector3~7_combout ;
wire \inst4|Selector3~8_combout ;
wire \inst4|Selector3~9_combout ;
wire \inst4|Selector0~2_combout ;
wire \inst4|Selector0~1_combout ;
wire \inst4|Selector0~3_combout ;
wire \inst4|Selector0~4_combout ;
wire \inst4|Selector0~5_combout ;
wire \inst4|Selector1~2_combout ;
wire \inst4|Selector1~3_combout ;
wire \inst4|Selector1~8_combout ;
wire \inst4|Selector3~5_combout ;
wire \inst4|Selector1~4_combout ;
wire \inst4|Selector1~5_combout ;
wire \inst4|Selector1~6_combout ;
wire \inst4|Selector1~7_combout ;
wire \inst4|Selector2~2_combout ;
wire \inst4|Selector2~1_combout ;
wire \inst4|Selector2~3_combout ;
wire \inst4|Selector2~4_combout ;
wire \inst4|Selector2~0_combout ;
wire \inst4|Selector2~5_combout ;
wire \inst4|Selector8~8_combout ;
wire \inst4|Selector8~4_combout ;
wire \inst4|Selector8~3_combout ;
wire \inst4|Selector8~5_combout ;
wire \inst4|Selector8~6_combout ;
wire \inst4|Selector8~2_combout ;
wire \inst4|Selector8~7_combout ;
wire \inst4|Selector7~1_combout ;
wire \inst4|Selector7~2_combout ;
wire \inst4|Selector7~3_combout ;
wire \inst4|Selector7~4_combout ;
wire \inst4|Selector7~5_combout ;
wire \inst4|Selector6~2_combout ;
wire \inst4|Selector6~8_combout ;
wire \inst4|Selector6~3_combout ;
wire \inst4|Selector6~4_combout ;
wire \inst4|Selector6~5_combout ;
wire \inst4|Selector6~6_combout ;
wire \inst4|Selector6~7_combout ;
wire \inst4|Selector5~0_combout ;
wire \inst4|Selector5~1_combout ;
wire \inst4|Selector5~2_combout ;
wire \inst4|Selector5~3_combout ;
wire \inst4|Selector5~4_combout ;
wire \inst4|Selector5~5_combout ;
wire \inst3|Mux0~0_combout ;
wire \inst3|Mux1~0_combout ;
wire \inst3|Mux2~0_combout ;
wire \inst3|Mux3~0_combout ;
wire \inst3|Mux4~0_combout ;
wire \inst3|Mux5~0_combout ;
wire \inst3|Mux6~0_combout ;
wire \inst6|Mux0~0_combout ;
wire \inst6|Mux1~0_combout ;
wire \inst6|Mux2~0_combout ;
wire \inst6|Mux3~0_combout ;
wire \inst6|Mux4~0_combout ;
wire \inst6|Mux5~0_combout ;
wire \inst6|Mux6~0_combout ;
wire \inst7|Mux0~2_combout ;
wire \inst7|Mux1~2_combout ;
wire \inst7|Mux4~2_combout ;
wire \inst7|Mux5~2_combout ;
wire \inst7|Mux6~2_combout ;
wire \inst5|Mux0~0_combout ;
wire \inst5|Mux1~0_combout ;
wire \inst5|Mux2~0_combout ;
wire \inst5|Mux3~0_combout ;
wire \inst5|Mux4~0_combout ;
wire \inst5|Mux5~0_combout ;
wire \inst5|Mux6~0_combout ;
wire [7:0] \inst8|Q ;
wire [3:0] \inst2|student_id ;
wire [3:0] \inst4|fsmTest ;
wire [7:0] \inst4|Result ;
wire [7:0] \inst1|Q ;
wire [7:0] \A~combout ;
wire [7:0] \B~combout ;


// Location: LCCOMB_X60_Y23_N24
cycloneii_lcell_comb \inst4|Selector0~0 (
// Equation(s):
// \inst4|Selector0~0_combout  = (\inst2|yfsm.s8~regout  & (\inst1|Q [2] $ (((!\inst8|Q [2]))))) # (!\inst2|yfsm.s8~regout  & (\inst2|yfsm.s7~regout  & ((\inst1|Q [2]) # (\inst8|Q [2]))))

	.dataa(\inst1|Q [2]),
	.datab(\inst2|yfsm.s7~regout ),
	.datac(\inst8|Q [2]),
	.datad(\inst2|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst4|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector0~0 .lut_mask = 16'hA5C8;
defparam \inst4|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N20
cycloneii_lcell_comb \inst4|Selector7~0 (
// Equation(s):
// \inst4|Selector7~0_combout  = (\inst2|yfsm.s8~regout  & ((\inst8|Q [6] $ (!\inst1|Q [6])))) # (!\inst2|yfsm.s8~regout  & (\inst2|yfsm.s7~regout  & ((\inst8|Q [6]) # (\inst1|Q [6]))))

	.dataa(\inst2|yfsm.s7~regout ),
	.datab(\inst8|Q [6]),
	.datac(\inst1|Q [6]),
	.datad(\inst2|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst4|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector7~0 .lut_mask = 16'hC3A8;
defparam \inst4|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock));
// synopsys translate_off
defparam \Clock~I .input_async_reset = "none";
defparam \Clock~I .input_power_up = "low";
defparam \Clock~I .input_register_mode = "none";
defparam \Clock~I .input_sync_reset = "none";
defparam \Clock~I .oe_async_reset = "none";
defparam \Clock~I .oe_power_up = "low";
defparam \Clock~I .oe_register_mode = "none";
defparam \Clock~I .oe_sync_reset = "none";
defparam \Clock~I .operation_mode = "input";
defparam \Clock~I .output_async_reset = "none";
defparam \Clock~I .output_power_up = "low";
defparam \Clock~I .output_register_mode = "none";
defparam \Clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N26
cycloneii_lcell_comb \inst2|yfsm.s0~0 (
// Equation(s):
// \inst2|yfsm.s0~0_combout  = !\inst2|yfsm.s8~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst2|yfsm.s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|yfsm.s0~0 .lut_mask = 16'h00FF;
defparam \inst2|yfsm.s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reset));
// synopsys translate_off
defparam \Reset~I .input_async_reset = "none";
defparam \Reset~I .input_power_up = "low";
defparam \Reset~I .input_register_mode = "none";
defparam \Reset~I .input_sync_reset = "none";
defparam \Reset~I .oe_async_reset = "none";
defparam \Reset~I .oe_power_up = "low";
defparam \Reset~I .oe_register_mode = "none";
defparam \Reset~I .oe_sync_reset = "none";
defparam \Reset~I .operation_mode = "input";
defparam \Reset~I .output_async_reset = "none";
defparam \Reset~I .output_power_up = "low";
defparam \Reset~I .output_register_mode = "none";
defparam \Reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \Reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset~clkctrl_outclk ));
// synopsys translate_off
defparam \Reset~clkctrl .clock_type = "global clock";
defparam \Reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Enable~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Enable~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Enable));
// synopsys translate_off
defparam \Enable~I .input_async_reset = "none";
defparam \Enable~I .input_power_up = "low";
defparam \Enable~I .input_register_mode = "none";
defparam \Enable~I .input_sync_reset = "none";
defparam \Enable~I .oe_async_reset = "none";
defparam \Enable~I .oe_power_up = "low";
defparam \Enable~I .oe_register_mode = "none";
defparam \Enable~I .oe_sync_reset = "none";
defparam \Enable~I .operation_mode = "input";
defparam \Enable~I .output_async_reset = "none";
defparam \Enable~I .output_power_up = "low";
defparam \Enable~I .output_register_mode = "none";
defparam \Enable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X62_Y23_N27
cycloneii_lcell_ff \inst2|yfsm.s0 (
	.clk(\Clock~combout ),
	.datain(\inst2|yfsm.s0~0_combout ),
	.sdata(gnd),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|yfsm.s0~regout ));

// Location: LCCOMB_X62_Y23_N4
cycloneii_lcell_comb \inst2|yfsm.s1~0 (
// Equation(s):
// \inst2|yfsm.s1~0_combout  = !\inst2|yfsm.s0~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst2|yfsm.s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|yfsm.s1~0 .lut_mask = 16'h00FF;
defparam \inst2|yfsm.s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y23_N5
cycloneii_lcell_ff \inst2|yfsm.s1 (
	.clk(\Clock~combout ),
	.datain(\inst2|yfsm.s1~0_combout ),
	.sdata(gnd),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|yfsm.s1~regout ));

// Location: LCFF_X62_Y23_N9
cycloneii_lcell_ff \inst2|yfsm.s2 (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\inst2|yfsm.s1~regout ),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|yfsm.s2~regout ));

// Location: LCFF_X62_Y23_N19
cycloneii_lcell_ff \inst2|yfsm.s3 (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\inst2|yfsm.s2~regout ),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|yfsm.s3~regout ));

// Location: LCFF_X62_Y23_N25
cycloneii_lcell_ff \inst2|yfsm.s4 (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\inst2|yfsm.s3~regout ),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|yfsm.s4~regout ));

// Location: LCFF_X62_Y23_N21
cycloneii_lcell_ff \inst2|yfsm.s5 (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\inst2|yfsm.s4~regout ),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|yfsm.s5~regout ));

// Location: LCFF_X62_Y23_N15
cycloneii_lcell_ff \inst2|yfsm.s6 (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\inst2|yfsm.s5~regout ),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|yfsm.s6~regout ));

// Location: LCFF_X62_Y23_N17
cycloneii_lcell_ff \inst2|yfsm.s7 (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\inst2|yfsm.s6~regout ),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|yfsm.s7~regout ));

// Location: LCFF_X62_Y23_N29
cycloneii_lcell_ff \inst2|yfsm.s8 (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\inst2|yfsm.s7~regout ),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|yfsm.s8~regout ));

// Location: LCCOMB_X62_Y23_N16
cycloneii_lcell_comb \inst2|WideOr11~0 (
// Equation(s):
// \inst2|WideOr11~0_combout  = (\inst2|yfsm.s6~regout ) # ((\inst2|yfsm.s5~regout ) # ((\inst2|yfsm.s7~regout ) # (\inst2|yfsm.s4~regout )))

	.dataa(\inst2|yfsm.s6~regout ),
	.datab(\inst2|yfsm.s5~regout ),
	.datac(\inst2|yfsm.s7~regout ),
	.datad(\inst2|yfsm.s4~regout ),
	.cin(gnd),
	.combout(\inst2|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr11~0 .lut_mask = 16'hFFFE;
defparam \inst2|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N0
cycloneii_lcell_comb \inst2|WideOr12~0 (
// Equation(s):
// \inst2|WideOr12~0_combout  = (\inst2|yfsm.s6~regout ) # ((\inst2|yfsm.s2~regout ) # ((\inst2|yfsm.s3~regout ) # (\inst2|yfsm.s7~regout )))

	.dataa(\inst2|yfsm.s6~regout ),
	.datab(\inst2|yfsm.s2~regout ),
	.datac(\inst2|yfsm.s3~regout ),
	.datad(\inst2|yfsm.s7~regout ),
	.cin(gnd),
	.combout(\inst2|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr12~0 .lut_mask = 16'hFFFE;
defparam \inst2|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N0
cycloneii_lcell_comb \inst2|WideOr13~0 (
// Equation(s):
// \inst2|WideOr13~0_combout  = (\inst2|yfsm.s5~regout ) # ((\inst2|yfsm.s1~regout ) # ((\inst2|yfsm.s3~regout ) # (\inst2|yfsm.s7~regout )))

	.dataa(\inst2|yfsm.s5~regout ),
	.datab(\inst2|yfsm.s1~regout ),
	.datac(\inst2|yfsm.s3~regout ),
	.datad(\inst2|yfsm.s7~regout ),
	.cin(gnd),
	.combout(\inst2|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr13~0 .lut_mask = 16'hFFFE;
defparam \inst2|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N14
cycloneii_lcell_comb \inst20|Mux7~0 (
// Equation(s):
// \inst20|Mux7~0_combout  = (\Enable~combout  & \inst2|yfsm.s8~regout )

	.dataa(vcc),
	.datab(\Enable~combout ),
	.datac(vcc),
	.datad(\inst2|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst20|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Mux7~0 .lut_mask = 16'hCC00;
defparam \inst20|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N24
cycloneii_lcell_comb \inst20|Mux12~0 (
// Equation(s):
// \inst20|Mux12~0_combout  = (\Enable~combout  & !\inst2|yfsm.s8~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Enable~combout ),
	.datad(\inst2|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst20|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Mux12~0 .lut_mask = 16'h00F0;
defparam \inst20|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N10
cycloneii_lcell_comb \inst20|Mux8~0 (
// Equation(s):
// \inst20|Mux8~0_combout  = (\inst20|Mux12~0_combout  & (\inst2|WideOr12~0_combout  & (\inst2|WideOr13~0_combout  & \inst2|WideOr11~0_combout )))

	.dataa(\inst20|Mux12~0_combout ),
	.datab(\inst2|WideOr12~0_combout ),
	.datac(\inst2|WideOr13~0_combout ),
	.datad(\inst2|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst20|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Mux8~0 .lut_mask = 16'h8000;
defparam \inst20|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N0
cycloneii_lcell_comb \inst20|Mux9~0 (
// Equation(s):
// \inst20|Mux9~0_combout  = (\inst20|Mux12~0_combout  & (\inst2|WideOr12~0_combout  & (!\inst2|WideOr13~0_combout  & \inst2|WideOr11~0_combout )))

	.dataa(\inst20|Mux12~0_combout ),
	.datab(\inst2|WideOr12~0_combout ),
	.datac(\inst2|WideOr13~0_combout ),
	.datad(\inst2|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst20|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Mux9~0 .lut_mask = 16'h0800;
defparam \inst20|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N14
cycloneii_lcell_comb \inst20|Mux10~0 (
// Equation(s):
// \inst20|Mux10~0_combout  = (\inst20|Mux12~0_combout  & (!\inst2|WideOr12~0_combout  & (\inst2|WideOr13~0_combout  & \inst2|WideOr11~0_combout )))

	.dataa(\inst20|Mux12~0_combout ),
	.datab(\inst2|WideOr12~0_combout ),
	.datac(\inst2|WideOr13~0_combout ),
	.datad(\inst2|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst20|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Mux10~0 .lut_mask = 16'h2000;
defparam \inst20|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N28
cycloneii_lcell_comb \inst20|Mux11~0 (
// Equation(s):
// \inst20|Mux11~0_combout  = (\Enable~combout  & (!\inst2|WideOr12~0_combout  & (!\inst2|WideOr13~0_combout  & \inst2|WideOr11~0_combout )))

	.dataa(\Enable~combout ),
	.datab(\inst2|WideOr12~0_combout ),
	.datac(\inst2|WideOr13~0_combout ),
	.datad(\inst2|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst20|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Mux11~0 .lut_mask = 16'h0200;
defparam \inst20|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N2
cycloneii_lcell_comb \inst20|Mux12~1 (
// Equation(s):
// \inst20|Mux12~1_combout  = (\inst20|Mux12~0_combout  & (\inst2|WideOr12~0_combout  & (\inst2|WideOr13~0_combout  & !\inst2|WideOr11~0_combout )))

	.dataa(\inst20|Mux12~0_combout ),
	.datab(\inst2|WideOr12~0_combout ),
	.datac(\inst2|WideOr13~0_combout ),
	.datad(\inst2|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst20|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Mux12~1 .lut_mask = 16'h0080;
defparam \inst20|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N4
cycloneii_lcell_comb \inst20|Mux13~0 (
// Equation(s):
// \inst20|Mux13~0_combout  = (\Enable~combout  & (\inst2|WideOr12~0_combout  & (!\inst2|WideOr13~0_combout  & !\inst2|WideOr11~0_combout )))

	.dataa(\Enable~combout ),
	.datab(\inst2|WideOr12~0_combout ),
	.datac(\inst2|WideOr13~0_combout ),
	.datad(\inst2|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst20|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Mux13~0 .lut_mask = 16'h0008;
defparam \inst20|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N26
cycloneii_lcell_comb \inst20|Mux14~0 (
// Equation(s):
// \inst20|Mux14~0_combout  = (\Enable~combout  & (!\inst2|WideOr12~0_combout  & (\inst2|WideOr13~0_combout  & !\inst2|WideOr11~0_combout )))

	.dataa(\Enable~combout ),
	.datab(\inst2|WideOr12~0_combout ),
	.datac(\inst2|WideOr13~0_combout ),
	.datad(\inst2|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst20|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Mux14~0 .lut_mask = 16'h0020;
defparam \inst20|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N22
cycloneii_lcell_comb \inst2|WideOr13~1 (
// Equation(s):
// \inst2|WideOr13~1_combout  = (!\inst2|yfsm.s5~regout  & (!\inst2|yfsm.s1~regout  & !\inst2|yfsm.s3~regout ))

	.dataa(\inst2|yfsm.s5~regout ),
	.datab(\inst2|yfsm.s1~regout ),
	.datac(vcc),
	.datad(\inst2|yfsm.s3~regout ),
	.cin(gnd),
	.combout(\inst2|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr13~1 .lut_mask = 16'h0011;
defparam \inst2|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N28
cycloneii_lcell_comb \inst20|Mux13~1 (
// Equation(s):
// \inst20|Mux13~1_combout  = (\Enable~combout  & (\inst2|WideOr13~1_combout  & (!\inst2|yfsm.s7~regout  & !\inst2|WideOr11~0_combout )))

	.dataa(\Enable~combout ),
	.datab(\inst2|WideOr13~1_combout ),
	.datac(\inst2|yfsm.s7~regout ),
	.datad(\inst2|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst20|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Mux13~1 .lut_mask = 16'h0008;
defparam \inst20|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N18
cycloneii_lcell_comb \inst20|Mux15~0 (
// Equation(s):
// \inst20|Mux15~0_combout  = (\inst20|Mux13~1_combout  & (!\inst2|WideOr12~0_combout  & !\inst2|yfsm.s8~regout ))

	.dataa(\inst20|Mux13~1_combout ),
	.datab(\inst2|WideOr12~0_combout ),
	.datac(vcc),
	.datad(\inst2|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst20|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|Mux15~0 .lut_mask = 16'h0022;
defparam \inst20|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N20
cycloneii_lcell_comb \inst2|WideOr9~0 (
// Equation(s):
// \inst2|WideOr9~0_combout  = (\inst2|yfsm.s6~regout ) # (((\inst2|yfsm.s4~regout ) # (\inst2|yfsm.s8~regout )) # (!\inst2|yfsm.s0~regout ))

	.dataa(\inst2|yfsm.s6~regout ),
	.datab(\inst2|yfsm.s0~regout ),
	.datac(\inst2|yfsm.s4~regout ),
	.datad(\inst2|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst2|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr9~0 .lut_mask = 16'hFFFB;
defparam \inst2|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[7]));
// synopsys translate_off
defparam \A[7]~I .input_async_reset = "none";
defparam \A[7]~I .input_power_up = "low";
defparam \A[7]~I .input_register_mode = "none";
defparam \A[7]~I .input_sync_reset = "none";
defparam \A[7]~I .oe_async_reset = "none";
defparam \A[7]~I .oe_power_up = "low";
defparam \A[7]~I .oe_register_mode = "none";
defparam \A[7]~I .oe_sync_reset = "none";
defparam \A[7]~I .operation_mode = "input";
defparam \A[7]~I .output_async_reset = "none";
defparam \A[7]~I .output_power_up = "low";
defparam \A[7]~I .output_register_mode = "none";
defparam \A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X61_Y23_N19
cycloneii_lcell_ff \inst1|Q[7] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\A~combout [7]),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [7]));

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[5]));
// synopsys translate_off
defparam \A[5]~I .input_async_reset = "none";
defparam \A[5]~I .input_power_up = "low";
defparam \A[5]~I .input_register_mode = "none";
defparam \A[5]~I .input_sync_reset = "none";
defparam \A[5]~I .oe_async_reset = "none";
defparam \A[5]~I .oe_power_up = "low";
defparam \A[5]~I .oe_register_mode = "none";
defparam \A[5]~I .oe_sync_reset = "none";
defparam \A[5]~I .operation_mode = "input";
defparam \A[5]~I .output_async_reset = "none";
defparam \A[5]~I .output_power_up = "low";
defparam \A[5]~I .output_register_mode = "none";
defparam \A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X61_Y23_N17
cycloneii_lcell_ff \inst1|Q[5] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\A~combout [5]),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [5]));

// Location: LCCOMB_X60_Y23_N6
cycloneii_lcell_comb \inst4|Equal9~1 (
// Equation(s):
// \inst4|Equal9~1_combout  = (!\inst1|Q [7] & (\inst1|Q [5] $ (((!\inst2|yfsm.s3~regout  & !\inst2|yfsm.s8~regout )))))

	.dataa(\inst2|yfsm.s3~regout ),
	.datab(\inst1|Q [7]),
	.datac(\inst1|Q [5]),
	.datad(\inst2|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst4|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal9~1 .lut_mask = 16'h3021;
defparam \inst4|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N24
cycloneii_lcell_comb \inst4|Equal9~0 (
// Equation(s):
// \inst4|Equal9~0_combout  = \inst1|Q [4] $ (((\inst2|yfsm.s4~regout ) # ((\inst2|yfsm.s1~regout ) # (\inst2|yfsm.s8~regout ))))

	.dataa(\inst1|Q [4]),
	.datab(\inst2|yfsm.s4~regout ),
	.datac(\inst2|yfsm.s1~regout ),
	.datad(\inst2|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst4|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal9~0 .lut_mask = 16'h5556;
defparam \inst4|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N12
cycloneii_lcell_comb \inst4|Equal9~2 (
// Equation(s):
// \inst4|Equal9~2_combout  = (\inst4|Equal9~1_combout  & (\inst4|Equal9~0_combout  & (\inst1|Q [6] $ (!\inst2|WideOr9~0_combout ))))

	.dataa(\inst1|Q [6]),
	.datab(\inst2|WideOr9~0_combout ),
	.datac(\inst4|Equal9~1_combout ),
	.datad(\inst4|Equal9~0_combout ),
	.cin(gnd),
	.combout(\inst4|Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal9~2 .lut_mask = 16'h9000;
defparam \inst4|Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N16
cycloneii_lcell_comb \inst2|student_id[1] (
// Equation(s):
// \inst2|student_id [1] = (\inst2|yfsm.s3~regout ) # (\inst2|yfsm.s8~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|yfsm.s3~regout ),
	.datad(\inst2|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst2|student_id [1]),
	.cout());
// synopsys translate_off
defparam \inst2|student_id[1] .lut_mask = 16'hFFF0;
defparam \inst2|student_id[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[1]));
// synopsys translate_off
defparam \A[1]~I .input_async_reset = "none";
defparam \A[1]~I .input_power_up = "low";
defparam \A[1]~I .input_register_mode = "none";
defparam \A[1]~I .input_sync_reset = "none";
defparam \A[1]~I .oe_async_reset = "none";
defparam \A[1]~I .oe_power_up = "low";
defparam \A[1]~I .oe_register_mode = "none";
defparam \A[1]~I .oe_sync_reset = "none";
defparam \A[1]~I .operation_mode = "input";
defparam \A[1]~I .output_async_reset = "none";
defparam \A[1]~I .output_power_up = "low";
defparam \A[1]~I .output_register_mode = "none";
defparam \A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X61_Y23_N3
cycloneii_lcell_ff \inst1|Q[1] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\A~combout [1]),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [1]));

// Location: LCCOMB_X64_Y22_N2
cycloneii_lcell_comb \inst4|Equal10~0 (
// Equation(s):
// \inst4|Equal10~0_combout  = \inst1|Q [0] $ (((\inst2|yfsm.s4~regout ) # ((\inst2|yfsm.s1~regout ) # (\inst2|yfsm.s8~regout ))))

	.dataa(\inst1|Q [0]),
	.datab(\inst2|yfsm.s4~regout ),
	.datac(\inst2|yfsm.s1~regout ),
	.datad(\inst2|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst4|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal10~0 .lut_mask = 16'h5556;
defparam \inst4|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y23_N20
cycloneii_lcell_comb \inst4|Equal10~1 (
// Equation(s):
// \inst4|Equal10~1_combout  = (!\inst1|Q [3] & (\inst4|Equal10~0_combout  & (\inst2|student_id [1] $ (!\inst1|Q [1]))))

	.dataa(\inst1|Q [3]),
	.datab(\inst2|student_id [1]),
	.datac(\inst1|Q [1]),
	.datad(\inst4|Equal10~0_combout ),
	.cin(gnd),
	.combout(\inst4|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal10~1 .lut_mask = 16'h4100;
defparam \inst4|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[2]));
// synopsys translate_off
defparam \A[2]~I .input_async_reset = "none";
defparam \A[2]~I .input_power_up = "low";
defparam \A[2]~I .input_register_mode = "none";
defparam \A[2]~I .input_sync_reset = "none";
defparam \A[2]~I .oe_async_reset = "none";
defparam \A[2]~I .oe_power_up = "low";
defparam \A[2]~I .oe_register_mode = "none";
defparam \A[2]~I .oe_sync_reset = "none";
defparam \A[2]~I .operation_mode = "input";
defparam \A[2]~I .output_async_reset = "none";
defparam \A[2]~I .output_power_up = "low";
defparam \A[2]~I .output_register_mode = "none";
defparam \A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X63_Y23_N15
cycloneii_lcell_ff \inst1|Q[2] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\A~combout [2]),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [2]));

// Location: LCCOMB_X63_Y22_N26
cycloneii_lcell_comb \inst4|fsmTest[0] (
// Equation(s):
// \inst4|fsmTest [0] = (\inst4|Equal9~2_combout ) # ((\inst4|Equal10~1_combout  & (\inst1|Q [2] $ (!\inst2|WideOr9~0_combout ))))

	.dataa(\inst4|Equal9~2_combout ),
	.datab(\inst4|Equal10~1_combout ),
	.datac(\inst1|Q [2]),
	.datad(\inst2|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\inst4|fsmTest [0]),
	.cout());
// synopsys translate_off
defparam \inst4|fsmTest[0] .lut_mask = 16'hEAAE;
defparam \inst4|fsmTest[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N22
cycloneii_lcell_comb \inst2|WideOr10~0 (
// Equation(s):
// \inst2|WideOr10~0_combout  = (\inst2|yfsm.s1~regout ) # ((\inst2|yfsm.s4~regout ) # (\inst2|yfsm.s8~regout ))

	.dataa(\inst2|yfsm.s1~regout ),
	.datab(\inst2|yfsm.s4~regout ),
	.datac(vcc),
	.datad(\inst2|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst2|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr10~0 .lut_mask = 16'hFFEE;
defparam \inst2|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[4]));
// synopsys translate_off
defparam \B[4]~I .input_async_reset = "none";
defparam \B[4]~I .input_power_up = "low";
defparam \B[4]~I .input_register_mode = "none";
defparam \B[4]~I .input_sync_reset = "none";
defparam \B[4]~I .oe_async_reset = "none";
defparam \B[4]~I .oe_power_up = "low";
defparam \B[4]~I .oe_register_mode = "none";
defparam \B[4]~I .oe_sync_reset = "none";
defparam \B[4]~I .operation_mode = "input";
defparam \B[4]~I .output_async_reset = "none";
defparam \B[4]~I .output_power_up = "low";
defparam \B[4]~I .output_register_mode = "none";
defparam \B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X64_Y23_N31
cycloneii_lcell_ff \inst8|Q[4] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\B~combout [4]),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|Q [4]));

// Location: LCCOMB_X64_Y23_N30
cycloneii_lcell_comb \inst4|fsmTestTwo[0]~2 (
// Equation(s):
// \inst4|fsmTestTwo[0]~2_combout  = (\inst8|Q [5] & (!\inst2|WideOr10~0_combout  & (!\inst8|Q [4] & \inst2|student_id [1]))) # (!\inst8|Q [5] & ((\inst2|student_id [1]) # ((!\inst2|WideOr10~0_combout  & !\inst8|Q [4]))))

	.dataa(\inst8|Q [5]),
	.datab(\inst2|WideOr10~0_combout ),
	.datac(\inst8|Q [4]),
	.datad(\inst2|student_id [1]),
	.cin(gnd),
	.combout(\inst4|fsmTestTwo[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fsmTestTwo[0]~2 .lut_mask = 16'h5701;
defparam \inst4|fsmTestTwo[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[7]));
// synopsys translate_off
defparam \B[7]~I .input_async_reset = "none";
defparam \B[7]~I .input_power_up = "low";
defparam \B[7]~I .input_register_mode = "none";
defparam \B[7]~I .input_sync_reset = "none";
defparam \B[7]~I .oe_async_reset = "none";
defparam \B[7]~I .oe_power_up = "low";
defparam \B[7]~I .oe_register_mode = "none";
defparam \B[7]~I .oe_sync_reset = "none";
defparam \B[7]~I .operation_mode = "input";
defparam \B[7]~I .output_async_reset = "none";
defparam \B[7]~I .output_power_up = "low";
defparam \B[7]~I .output_register_mode = "none";
defparam \B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X62_Y23_N23
cycloneii_lcell_ff \inst8|Q[7] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\B~combout [7]),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|Q [7]));

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[6]));
// synopsys translate_off
defparam \B[6]~I .input_async_reset = "none";
defparam \B[6]~I .input_power_up = "low";
defparam \B[6]~I .input_register_mode = "none";
defparam \B[6]~I .input_sync_reset = "none";
defparam \B[6]~I .oe_async_reset = "none";
defparam \B[6]~I .oe_power_up = "low";
defparam \B[6]~I .oe_register_mode = "none";
defparam \B[6]~I .oe_sync_reset = "none";
defparam \B[6]~I .operation_mode = "input";
defparam \B[6]~I .output_async_reset = "none";
defparam \B[6]~I .output_power_up = "low";
defparam \B[6]~I .output_register_mode = "none";
defparam \B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X63_Y23_N19
cycloneii_lcell_ff \inst8|Q[6] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\B~combout [6]),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|Q [6]));

// Location: LCCOMB_X60_Y23_N8
cycloneii_lcell_comb \inst4|fsmTestTwo[0]~3 (
// Equation(s):
// \inst4|fsmTestTwo[0]~3_combout  = (!\inst8|Q [7] & ((\inst2|WideOr9~0_combout  & ((\inst4|fsmTestTwo[0]~2_combout ) # (!\inst8|Q [6]))) # (!\inst2|WideOr9~0_combout  & (\inst4|fsmTestTwo[0]~2_combout  & !\inst8|Q [6]))))

	.dataa(\inst2|WideOr9~0_combout ),
	.datab(\inst4|fsmTestTwo[0]~2_combout ),
	.datac(\inst8|Q [7]),
	.datad(\inst8|Q [6]),
	.cin(gnd),
	.combout(\inst4|fsmTestTwo[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fsmTestTwo[0]~3 .lut_mask = 16'h080E;
defparam \inst4|fsmTestTwo[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[3]));
// synopsys translate_off
defparam \B[3]~I .input_async_reset = "none";
defparam \B[3]~I .input_power_up = "low";
defparam \B[3]~I .input_register_mode = "none";
defparam \B[3]~I .input_sync_reset = "none";
defparam \B[3]~I .oe_async_reset = "none";
defparam \B[3]~I .oe_power_up = "low";
defparam \B[3]~I .oe_register_mode = "none";
defparam \B[3]~I .oe_sync_reset = "none";
defparam \B[3]~I .operation_mode = "input";
defparam \B[3]~I .output_async_reset = "none";
defparam \B[3]~I .output_power_up = "low";
defparam \B[3]~I .output_register_mode = "none";
defparam \B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X62_Y23_N3
cycloneii_lcell_ff \inst8|Q[3] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\B~combout [3]),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|Q [3]));

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[2]));
// synopsys translate_off
defparam \B[2]~I .input_async_reset = "none";
defparam \B[2]~I .input_power_up = "low";
defparam \B[2]~I .input_register_mode = "none";
defparam \B[2]~I .input_sync_reset = "none";
defparam \B[2]~I .oe_async_reset = "none";
defparam \B[2]~I .oe_power_up = "low";
defparam \B[2]~I .oe_register_mode = "none";
defparam \B[2]~I .oe_sync_reset = "none";
defparam \B[2]~I .operation_mode = "input";
defparam \B[2]~I .output_async_reset = "none";
defparam \B[2]~I .output_power_up = "low";
defparam \B[2]~I .output_register_mode = "none";
defparam \B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X63_Y23_N5
cycloneii_lcell_ff \inst8|Q[2] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\B~combout [2]),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|Q [2]));

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[0]));
// synopsys translate_off
defparam \B[0]~I .input_async_reset = "none";
defparam \B[0]~I .input_power_up = "low";
defparam \B[0]~I .input_register_mode = "none";
defparam \B[0]~I .input_sync_reset = "none";
defparam \B[0]~I .oe_async_reset = "none";
defparam \B[0]~I .oe_power_up = "low";
defparam \B[0]~I .oe_register_mode = "none";
defparam \B[0]~I .oe_sync_reset = "none";
defparam \B[0]~I .operation_mode = "input";
defparam \B[0]~I .output_async_reset = "none";
defparam \B[0]~I .output_power_up = "low";
defparam \B[0]~I .output_register_mode = "none";
defparam \B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X64_Y23_N11
cycloneii_lcell_ff \inst8|Q[0] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\B~combout [0]),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|Q [0]));

// Location: LCCOMB_X64_Y23_N10
cycloneii_lcell_comb \inst4|fsmTestTwo[0]~0 (
// Equation(s):
// \inst4|fsmTestTwo[0]~0_combout  = (\inst8|Q [1] & (!\inst2|WideOr10~0_combout  & (!\inst8|Q [0] & \inst2|student_id [1]))) # (!\inst8|Q [1] & ((\inst2|student_id [1]) # ((!\inst2|WideOr10~0_combout  & !\inst8|Q [0]))))

	.dataa(\inst8|Q [1]),
	.datab(\inst2|WideOr10~0_combout ),
	.datac(\inst8|Q [0]),
	.datad(\inst2|student_id [1]),
	.cin(gnd),
	.combout(\inst4|fsmTestTwo[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fsmTestTwo[0]~0 .lut_mask = 16'h5701;
defparam \inst4|fsmTestTwo[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y23_N8
cycloneii_lcell_comb \inst4|fsmTestTwo[0]~1 (
// Equation(s):
// \inst4|fsmTestTwo[0]~1_combout  = (!\inst8|Q [3] & ((\inst2|WideOr9~0_combout  & ((\inst4|fsmTestTwo[0]~0_combout ) # (!\inst8|Q [2]))) # (!\inst2|WideOr9~0_combout  & (!\inst8|Q [2] & \inst4|fsmTestTwo[0]~0_combout ))))

	.dataa(\inst2|WideOr9~0_combout ),
	.datab(\inst8|Q [3]),
	.datac(\inst8|Q [2]),
	.datad(\inst4|fsmTestTwo[0]~0_combout ),
	.cin(gnd),
	.combout(\inst4|fsmTestTwo[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fsmTestTwo[0]~1 .lut_mask = 16'h2302;
defparam \inst4|fsmTestTwo[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N26
cycloneii_lcell_comb \inst4|fsmTestTwo[0]~4 (
// Equation(s):
// \inst4|fsmTestTwo[0]~4_combout  = (\inst4|fsmTestTwo[0]~3_combout ) # (\inst4|fsmTestTwo[0]~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|fsmTestTwo[0]~3_combout ),
	.datad(\inst4|fsmTestTwo[0]~1_combout ),
	.cin(gnd),
	.combout(\inst4|fsmTestTwo[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fsmTestTwo[0]~4 .lut_mask = 16'hFFF0;
defparam \inst4|fsmTestTwo[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \Enable~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Enable~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Enable~clkctrl_outclk ));
// synopsys translate_off
defparam \Enable~clkctrl .clock_type = "global clock";
defparam \Enable~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[3]));
// synopsys translate_off
defparam \A[3]~I .input_async_reset = "none";
defparam \A[3]~I .input_power_up = "low";
defparam \A[3]~I .input_register_mode = "none";
defparam \A[3]~I .input_sync_reset = "none";
defparam \A[3]~I .oe_async_reset = "none";
defparam \A[3]~I .oe_power_up = "low";
defparam \A[3]~I .oe_register_mode = "none";
defparam \A[3]~I .oe_sync_reset = "none";
defparam \A[3]~I .operation_mode = "input";
defparam \A[3]~I .output_async_reset = "none";
defparam \A[3]~I .output_power_up = "low";
defparam \A[3]~I .output_register_mode = "none";
defparam \A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X61_Y23_N21
cycloneii_lcell_ff \inst1|Q[3] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\A~combout [3]),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [3]));

// Location: LCCOMB_X63_Y23_N16
cycloneii_lcell_comb \inst4|Selector3~2 (
// Equation(s):
// \inst4|Selector3~2_combout  = (\inst2|yfsm.s8~regout  & ((\inst1|Q [3] $ (!\inst8|Q [3])))) # (!\inst2|yfsm.s8~regout  & (\inst2|yfsm.s7~regout  & ((\inst1|Q [3]) # (\inst8|Q [3]))))

	.dataa(\inst2|yfsm.s7~regout ),
	.datab(\inst1|Q [3]),
	.datac(\inst8|Q [3]),
	.datad(\inst2|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst4|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector3~2 .lut_mask = 16'hC3A8;
defparam \inst4|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N30
cycloneii_lcell_comb \inst4|Selector3~3 (
// Equation(s):
// \inst4|Selector3~3_combout  = (\inst2|yfsm.s3~regout ) # ((\inst2|yfsm.s2~regout  & ((\inst2|yfsm.s1~regout ))) # (!\inst2|yfsm.s2~regout  & (\inst2|yfsm.s6~regout )))

	.dataa(\inst2|yfsm.s2~regout ),
	.datab(\inst2|yfsm.s6~regout ),
	.datac(\inst2|yfsm.s1~regout ),
	.datad(\inst2|yfsm.s3~regout ),
	.cin(gnd),
	.combout(\inst4|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector3~3 .lut_mask = 16'hFFE4;
defparam \inst4|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N2
cycloneii_lcell_comb \inst4|Selector3~4 (
// Equation(s):
// \inst4|Selector3~4_combout  = (\inst4|Selector3~3_combout  & (\inst1|Q [3] $ ((\inst8|Q [3])))) # (!\inst4|Selector3~3_combout  & ((\inst1|Q [3] & (\inst8|Q [3] & !\inst2|WideOr13~1_combout )) # (!\inst1|Q [3] & (!\inst8|Q [3] & \inst2|WideOr13~1_combout 
// ))))

	.dataa(\inst1|Q [3]),
	.datab(\inst4|Selector3~3_combout ),
	.datac(\inst8|Q [3]),
	.datad(\inst2|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector3~4 .lut_mask = 16'h4968;
defparam \inst4|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N24
cycloneii_lcell_comb \inst4|Selector3~10 (
// Equation(s):
// \inst4|Selector3~10_combout  = (!\inst1|Q [3] & ((\inst2|yfsm.s2~regout ) # (\inst2|yfsm.s3~regout )))

	.dataa(\inst1|Q [3]),
	.datab(\inst2|yfsm.s2~regout ),
	.datac(\inst2|yfsm.s3~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Selector3~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector3~10 .lut_mask = 16'h5454;
defparam \inst4|Selector3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N18
cycloneii_lcell_comb \inst2|WideOr12~1 (
// Equation(s):
// \inst2|WideOr12~1_combout  = (!\inst2|yfsm.s2~regout  & !\inst2|yfsm.s3~regout )

	.dataa(vcc),
	.datab(\inst2|yfsm.s2~regout ),
	.datac(\inst2|yfsm.s3~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr12~1 .lut_mask = 16'h0303;
defparam \inst2|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N6
cycloneii_lcell_comb \inst4|Selector3~6 (
// Equation(s):
// \inst4|Selector3~6_combout  = (\inst2|WideOr13~1_combout  & (\inst1|Q [7])) # (!\inst2|WideOr13~1_combout  & ((\inst8|Q [7])))

	.dataa(vcc),
	.datab(\inst1|Q [7]),
	.datac(\inst8|Q [7]),
	.datad(\inst2|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector3~6 .lut_mask = 16'hCCF0;
defparam \inst4|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N6
cycloneii_lcell_comb \inst4|Selector3~7 (
// Equation(s):
// \inst4|Selector3~7_combout  = (\inst2|WideOr12~1_combout  & ((\inst4|Selector3~5_combout  & ((\inst4|Selector3~4_combout ))) # (!\inst4|Selector3~5_combout  & (\inst4|Selector3~6_combout ))))

	.dataa(\inst4|Selector3~5_combout ),
	.datab(\inst2|WideOr12~1_combout ),
	.datac(\inst4|Selector3~6_combout ),
	.datad(\inst4|Selector3~4_combout ),
	.cin(gnd),
	.combout(\inst4|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector3~7 .lut_mask = 16'hC840;
defparam \inst4|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N12
cycloneii_lcell_comb \inst4|Selector3~8 (
// Equation(s):
// \inst4|Selector3~8_combout  = (\inst4|Selector3~10_combout ) # ((\inst4|Selector3~3_combout  & (\inst4|Selector3~4_combout )) # (!\inst4|Selector3~3_combout  & ((\inst4|Selector3~7_combout ))))

	.dataa(\inst4|Selector3~3_combout ),
	.datab(\inst4|Selector3~4_combout ),
	.datac(\inst4|Selector3~10_combout ),
	.datad(\inst4|Selector3~7_combout ),
	.cin(gnd),
	.combout(\inst4|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector3~8 .lut_mask = 16'hFDF8;
defparam \inst4|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N0
cycloneii_lcell_comb \inst4|Selector3~9 (
// Equation(s):
// \inst4|Selector3~9_combout  = (\inst4|Selector3~2_combout ) # ((!\inst2|yfsm.s7~regout  & (!\inst2|yfsm.s8~regout  & \inst4|Selector3~8_combout )))

	.dataa(\inst2|yfsm.s7~regout ),
	.datab(\inst2|yfsm.s8~regout ),
	.datac(\inst4|Selector3~2_combout ),
	.datad(\inst4|Selector3~8_combout ),
	.cin(gnd),
	.combout(\inst4|Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector3~9 .lut_mask = 16'hF1F0;
defparam \inst4|Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N10
cycloneii_lcell_comb \inst4|Result[3] (
// Equation(s):
// \inst4|Result [3] = (GLOBAL(\Enable~clkctrl_outclk ) & ((\inst4|Selector3~9_combout ))) # (!GLOBAL(\Enable~clkctrl_outclk ) & (\inst4|Result [3]))

	.dataa(\inst4|Result [3]),
	.datab(vcc),
	.datac(\Enable~clkctrl_outclk ),
	.datad(\inst4|Selector3~9_combout ),
	.cin(gnd),
	.combout(\inst4|Result [3]),
	.cout());
// synopsys translate_off
defparam \inst4|Result[3] .lut_mask = 16'hFA0A;
defparam \inst4|Result[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N4
cycloneii_lcell_comb \inst4|Selector0~2 (
// Equation(s):
// \inst4|Selector0~2_combout  = (\inst4|Selector3~3_combout  & (\inst1|Q [2] $ ((\inst8|Q [2])))) # (!\inst4|Selector3~3_combout  & ((\inst1|Q [2] & (\inst8|Q [2] & !\inst2|WideOr13~1_combout )) # (!\inst1|Q [2] & (!\inst8|Q [2] & \inst2|WideOr13~1_combout 
// ))))

	.dataa(\inst4|Selector3~3_combout ),
	.datab(\inst1|Q [2]),
	.datac(\inst8|Q [2]),
	.datad(\inst2|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector0~2 .lut_mask = 16'h2968;
defparam \inst4|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[6]));
// synopsys translate_off
defparam \A[6]~I .input_async_reset = "none";
defparam \A[6]~I .input_power_up = "low";
defparam \A[6]~I .input_register_mode = "none";
defparam \A[6]~I .input_sync_reset = "none";
defparam \A[6]~I .oe_async_reset = "none";
defparam \A[6]~I .oe_power_up = "low";
defparam \A[6]~I .oe_register_mode = "none";
defparam \A[6]~I .oe_sync_reset = "none";
defparam \A[6]~I .operation_mode = "input";
defparam \A[6]~I .output_async_reset = "none";
defparam \A[6]~I .output_power_up = "low";
defparam \A[6]~I .output_register_mode = "none";
defparam \A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X63_Y23_N21
cycloneii_lcell_ff \inst1|Q[6] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\A~combout [6]),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [6]));

// Location: LCCOMB_X63_Y23_N10
cycloneii_lcell_comb \inst4|Selector0~1 (
// Equation(s):
// \inst4|Selector0~1_combout  = (\inst2|WideOr13~1_combout  & ((\inst1|Q [6]))) # (!\inst2|WideOr13~1_combout  & (\inst8|Q [6]))

	.dataa(vcc),
	.datab(\inst8|Q [6]),
	.datac(\inst1|Q [6]),
	.datad(\inst2|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector0~1 .lut_mask = 16'hF0CC;
defparam \inst4|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N0
cycloneii_lcell_comb \inst4|Selector0~3 (
// Equation(s):
// \inst4|Selector0~3_combout  = (\inst4|Selector3~5_combout  & (((\inst4|Selector0~2_combout )))) # (!\inst4|Selector3~5_combout  & ((\inst4|Selector3~3_combout  & (\inst4|Selector0~2_combout )) # (!\inst4|Selector3~3_combout  & ((\inst4|Selector0~1_combout 
// )))))

	.dataa(\inst4|Selector3~5_combout ),
	.datab(\inst4|Selector3~3_combout ),
	.datac(\inst4|Selector0~2_combout ),
	.datad(\inst4|Selector0~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector0~3 .lut_mask = 16'hF1E0;
defparam \inst4|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N26
cycloneii_lcell_comb \inst4|Selector0~4 (
// Equation(s):
// \inst4|Selector0~4_combout  = (\inst2|WideOr12~1_combout  & (((\inst4|Selector0~3_combout )))) # (!\inst2|WideOr12~1_combout  & (((\inst4|Selector3~3_combout  & \inst4|Selector0~3_combout )) # (!\inst1|Q [2])))

	.dataa(\inst4|Selector3~3_combout ),
	.datab(\inst1|Q [2]),
	.datac(\inst2|WideOr12~1_combout ),
	.datad(\inst4|Selector0~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector0~4 .lut_mask = 16'hFB03;
defparam \inst4|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N12
cycloneii_lcell_comb \inst4|Selector0~5 (
// Equation(s):
// \inst4|Selector0~5_combout  = (\inst4|Selector0~0_combout ) # ((!\inst2|yfsm.s8~regout  & (!\inst2|yfsm.s7~regout  & \inst4|Selector0~4_combout )))

	.dataa(\inst4|Selector0~0_combout ),
	.datab(\inst2|yfsm.s8~regout ),
	.datac(\inst2|yfsm.s7~regout ),
	.datad(\inst4|Selector0~4_combout ),
	.cin(gnd),
	.combout(\inst4|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector0~5 .lut_mask = 16'hABAA;
defparam \inst4|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N24
cycloneii_lcell_comb \inst4|Result[2] (
// Equation(s):
// \inst4|Result [2] = (GLOBAL(\Enable~clkctrl_outclk ) & ((\inst4|Selector0~5_combout ))) # (!GLOBAL(\Enable~clkctrl_outclk ) & (\inst4|Result [2]))

	.dataa(\inst4|Result [2]),
	.datab(vcc),
	.datac(\Enable~clkctrl_outclk ),
	.datad(\inst4|Selector0~5_combout ),
	.cin(gnd),
	.combout(\inst4|Result [2]),
	.cout());
// synopsys translate_off
defparam \inst4|Result[2] .lut_mask = 16'hFA0A;
defparam \inst4|Result[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[1]));
// synopsys translate_off
defparam \B[1]~I .input_async_reset = "none";
defparam \B[1]~I .input_power_up = "low";
defparam \B[1]~I .input_register_mode = "none";
defparam \B[1]~I .input_sync_reset = "none";
defparam \B[1]~I .oe_async_reset = "none";
defparam \B[1]~I .oe_power_up = "low";
defparam \B[1]~I .oe_register_mode = "none";
defparam \B[1]~I .oe_sync_reset = "none";
defparam \B[1]~I .operation_mode = "input";
defparam \B[1]~I .output_async_reset = "none";
defparam \B[1]~I .output_power_up = "low";
defparam \B[1]~I .output_register_mode = "none";
defparam \B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X61_Y23_N15
cycloneii_lcell_ff \inst8|Q[1] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\B~combout [1]),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|Q [1]));

// Location: LCCOMB_X60_Y23_N18
cycloneii_lcell_comb \inst4|Selector1~2 (
// Equation(s):
// \inst4|Selector1~2_combout  = (\inst2|yfsm.s8~regout  & (\inst1|Q [1] $ (((!\inst8|Q [1]))))) # (!\inst2|yfsm.s8~regout  & (\inst2|yfsm.s7~regout  & ((\inst1|Q [1]) # (\inst8|Q [1]))))

	.dataa(\inst1|Q [1]),
	.datab(\inst2|yfsm.s7~regout ),
	.datac(\inst2|yfsm.s8~regout ),
	.datad(\inst8|Q [1]),
	.cin(gnd),
	.combout(\inst4|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector1~2 .lut_mask = 16'hAC58;
defparam \inst4|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N28
cycloneii_lcell_comb \inst4|Selector1~3 (
// Equation(s):
// \inst4|Selector1~3_combout  = (\inst4|Selector3~3_combout  & (\inst1|Q [1] $ ((\inst8|Q [1])))) # (!\inst4|Selector3~3_combout  & ((\inst1|Q [1] & (\inst8|Q [1] & !\inst2|WideOr13~1_combout )) # (!\inst1|Q [1] & (!\inst8|Q [1] & \inst2|WideOr13~1_combout 
// ))))

	.dataa(\inst1|Q [1]),
	.datab(\inst4|Selector3~3_combout ),
	.datac(\inst8|Q [1]),
	.datad(\inst2|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector1~3 .lut_mask = 16'h4968;
defparam \inst4|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N4
cycloneii_lcell_comb \inst4|Selector1~8 (
// Equation(s):
// \inst4|Selector1~8_combout  = (!\inst1|Q [1] & ((\inst2|yfsm.s2~regout ) # (\inst2|yfsm.s3~regout )))

	.dataa(vcc),
	.datab(\inst2|yfsm.s2~regout ),
	.datac(\inst2|yfsm.s3~regout ),
	.datad(\inst1|Q [1]),
	.cin(gnd),
	.combout(\inst4|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector1~8 .lut_mask = 16'h00FC;
defparam \inst4|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N8
cycloneii_lcell_comb \inst4|Selector3~5 (
// Equation(s):
// \inst4|Selector3~5_combout  = (\inst2|yfsm.s4~regout ) # (\inst2|yfsm.s5~regout )

	.dataa(\inst2|yfsm.s4~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|yfsm.s5~regout ),
	.cin(gnd),
	.combout(\inst4|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector3~5 .lut_mask = 16'hFFAA;
defparam \inst4|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[5]));
// synopsys translate_off
defparam \B[5]~I .input_async_reset = "none";
defparam \B[5]~I .input_power_up = "low";
defparam \B[5]~I .input_register_mode = "none";
defparam \B[5]~I .input_sync_reset = "none";
defparam \B[5]~I .oe_async_reset = "none";
defparam \B[5]~I .oe_power_up = "low";
defparam \B[5]~I .oe_register_mode = "none";
defparam \B[5]~I .oe_sync_reset = "none";
defparam \B[5]~I .operation_mode = "input";
defparam \B[5]~I .output_async_reset = "none";
defparam \B[5]~I .output_power_up = "low";
defparam \B[5]~I .output_register_mode = "none";
defparam \B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X61_Y23_N25
cycloneii_lcell_ff \inst8|Q[5] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\B~combout [5]),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|Q [5]));

// Location: LCCOMB_X61_Y23_N16
cycloneii_lcell_comb \inst4|Selector1~4 (
// Equation(s):
// \inst4|Selector1~4_combout  = (\inst2|WideOr13~1_combout  & ((\inst1|Q [5]))) # (!\inst2|WideOr13~1_combout  & (\inst8|Q [5]))

	.dataa(vcc),
	.datab(\inst8|Q [5]),
	.datac(\inst1|Q [5]),
	.datad(\inst2|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector1~4 .lut_mask = 16'hF0CC;
defparam \inst4|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N30
cycloneii_lcell_comb \inst4|Selector1~5 (
// Equation(s):
// \inst4|Selector1~5_combout  = (\inst2|WideOr12~1_combout  & ((\inst4|Selector3~5_combout  & ((\inst4|Selector1~3_combout ))) # (!\inst4|Selector3~5_combout  & (\inst4|Selector1~4_combout ))))

	.dataa(\inst2|WideOr12~1_combout ),
	.datab(\inst4|Selector3~5_combout ),
	.datac(\inst4|Selector1~4_combout ),
	.datad(\inst4|Selector1~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector1~5 .lut_mask = 16'hA820;
defparam \inst4|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N28
cycloneii_lcell_comb \inst4|Selector1~6 (
// Equation(s):
// \inst4|Selector1~6_combout  = (\inst4|Selector1~8_combout ) # ((\inst4|Selector3~3_combout  & (\inst4|Selector1~3_combout )) # (!\inst4|Selector3~3_combout  & ((\inst4|Selector1~5_combout ))))

	.dataa(\inst4|Selector3~3_combout ),
	.datab(\inst4|Selector1~3_combout ),
	.datac(\inst4|Selector1~8_combout ),
	.datad(\inst4|Selector1~5_combout ),
	.cin(gnd),
	.combout(\inst4|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector1~6 .lut_mask = 16'hFDF8;
defparam \inst4|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N2
cycloneii_lcell_comb \inst4|Selector1~7 (
// Equation(s):
// \inst4|Selector1~7_combout  = (\inst4|Selector1~2_combout ) # ((!\inst2|yfsm.s7~regout  & (!\inst2|yfsm.s8~regout  & \inst4|Selector1~6_combout )))

	.dataa(\inst2|yfsm.s7~regout ),
	.datab(\inst4|Selector1~2_combout ),
	.datac(\inst2|yfsm.s8~regout ),
	.datad(\inst4|Selector1~6_combout ),
	.cin(gnd),
	.combout(\inst4|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector1~7 .lut_mask = 16'hCDCC;
defparam \inst4|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N20
cycloneii_lcell_comb \inst4|Result[1] (
// Equation(s):
// \inst4|Result [1] = (GLOBAL(\Enable~clkctrl_outclk ) & ((\inst4|Selector1~7_combout ))) # (!GLOBAL(\Enable~clkctrl_outclk ) & (\inst4|Result [1]))

	.dataa(\inst4|Result [1]),
	.datab(vcc),
	.datac(\Enable~clkctrl_outclk ),
	.datad(\inst4|Selector1~7_combout ),
	.cin(gnd),
	.combout(\inst4|Result [1]),
	.cout());
// synopsys translate_off
defparam \inst4|Result[1] .lut_mask = 16'hFA0A;
defparam \inst4|Result[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[0]));
// synopsys translate_off
defparam \A[0]~I .input_async_reset = "none";
defparam \A[0]~I .input_power_up = "low";
defparam \A[0]~I .input_register_mode = "none";
defparam \A[0]~I .input_sync_reset = "none";
defparam \A[0]~I .oe_async_reset = "none";
defparam \A[0]~I .oe_power_up = "low";
defparam \A[0]~I .oe_register_mode = "none";
defparam \A[0]~I .oe_sync_reset = "none";
defparam \A[0]~I .operation_mode = "input";
defparam \A[0]~I .output_async_reset = "none";
defparam \A[0]~I .output_power_up = "low";
defparam \A[0]~I .output_register_mode = "none";
defparam \A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X64_Y23_N27
cycloneii_lcell_ff \inst1|Q[0] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\A~combout [0]),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [0]));

// Location: LCCOMB_X63_Y23_N6
cycloneii_lcell_comb \inst4|Selector2~2 (
// Equation(s):
// \inst4|Selector2~2_combout  = (\inst4|Selector3~3_combout  & (\inst1|Q [0] $ ((\inst8|Q [0])))) # (!\inst4|Selector3~3_combout  & ((\inst1|Q [0] & (\inst8|Q [0] & !\inst2|WideOr13~1_combout )) # (!\inst1|Q [0] & (!\inst8|Q [0] & \inst2|WideOr13~1_combout 
// ))))

	.dataa(\inst1|Q [0]),
	.datab(\inst8|Q [0]),
	.datac(\inst4|Selector3~3_combout ),
	.datad(\inst2|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector2~2 .lut_mask = 16'h6168;
defparam \inst4|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[4]));
// synopsys translate_off
defparam \A[4]~I .input_async_reset = "none";
defparam \A[4]~I .input_power_up = "low";
defparam \A[4]~I .input_register_mode = "none";
defparam \A[4]~I .input_sync_reset = "none";
defparam \A[4]~I .oe_async_reset = "none";
defparam \A[4]~I .oe_power_up = "low";
defparam \A[4]~I .oe_register_mode = "none";
defparam \A[4]~I .oe_sync_reset = "none";
defparam \A[4]~I .operation_mode = "input";
defparam \A[4]~I .output_async_reset = "none";
defparam \A[4]~I .output_power_up = "low";
defparam \A[4]~I .output_register_mode = "none";
defparam \A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X64_Y23_N17
cycloneii_lcell_ff \inst1|Q[4] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\A~combout [4]),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [4]));

// Location: LCCOMB_X64_Y23_N28
cycloneii_lcell_comb \inst4|Selector2~1 (
// Equation(s):
// \inst4|Selector2~1_combout  = (\inst2|WideOr13~1_combout  & ((\inst1|Q [4]))) # (!\inst2|WideOr13~1_combout  & (\inst8|Q [4]))

	.dataa(vcc),
	.datab(\inst8|Q [4]),
	.datac(\inst1|Q [4]),
	.datad(\inst2|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector2~1 .lut_mask = 16'hF0CC;
defparam \inst4|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y23_N2
cycloneii_lcell_comb \inst4|Selector2~3 (
// Equation(s):
// \inst4|Selector2~3_combout  = (\inst4|Selector3~5_combout  & (((\inst4|Selector2~2_combout )))) # (!\inst4|Selector3~5_combout  & ((\inst4|Selector3~3_combout  & (\inst4|Selector2~2_combout )) # (!\inst4|Selector3~3_combout  & ((\inst4|Selector2~1_combout 
// )))))

	.dataa(\inst4|Selector3~5_combout ),
	.datab(\inst4|Selector3~3_combout ),
	.datac(\inst4|Selector2~2_combout ),
	.datad(\inst4|Selector2~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector2~3 .lut_mask = 16'hF1E0;
defparam \inst4|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y23_N4
cycloneii_lcell_comb \inst4|Selector2~4 (
// Equation(s):
// \inst4|Selector2~4_combout  = (\inst2|WideOr12~1_combout  & (((\inst4|Selector2~3_combout )))) # (!\inst2|WideOr12~1_combout  & (((\inst4|Selector3~3_combout  & \inst4|Selector2~3_combout )) # (!\inst1|Q [0])))

	.dataa(\inst2|WideOr12~1_combout ),
	.datab(\inst1|Q [0]),
	.datac(\inst4|Selector3~3_combout ),
	.datad(\inst4|Selector2~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector2~4 .lut_mask = 16'hFB11;
defparam \inst4|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y23_N26
cycloneii_lcell_comb \inst4|Selector2~0 (
// Equation(s):
// \inst4|Selector2~0_combout  = (\inst2|yfsm.s8~regout  & (\inst8|Q [0] $ ((!\inst1|Q [0])))) # (!\inst2|yfsm.s8~regout  & (\inst2|yfsm.s7~regout  & ((\inst8|Q [0]) # (\inst1|Q [0]))))

	.dataa(\inst8|Q [0]),
	.datab(\inst2|yfsm.s8~regout ),
	.datac(\inst1|Q [0]),
	.datad(\inst2|yfsm.s7~regout ),
	.cin(gnd),
	.combout(\inst4|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector2~0 .lut_mask = 16'hB684;
defparam \inst4|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y23_N22
cycloneii_lcell_comb \inst4|Selector2~5 (
// Equation(s):
// \inst4|Selector2~5_combout  = (\inst4|Selector2~0_combout ) # ((!\inst2|yfsm.s7~regout  & (!\inst2|yfsm.s8~regout  & \inst4|Selector2~4_combout )))

	.dataa(\inst2|yfsm.s7~regout ),
	.datab(\inst2|yfsm.s8~regout ),
	.datac(\inst4|Selector2~4_combout ),
	.datad(\inst4|Selector2~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector2~5 .lut_mask = 16'hFF10;
defparam \inst4|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y23_N24
cycloneii_lcell_comb \inst4|Result[0] (
// Equation(s):
// \inst4|Result [0] = (GLOBAL(\Enable~clkctrl_outclk ) & ((\inst4|Selector2~5_combout ))) # (!GLOBAL(\Enable~clkctrl_outclk ) & (\inst4|Result [0]))

	.dataa(\inst4|Result [0]),
	.datab(vcc),
	.datac(\Enable~clkctrl_outclk ),
	.datad(\inst4|Selector2~5_combout ),
	.cin(gnd),
	.combout(\inst4|Result [0]),
	.cout());
// synopsys translate_off
defparam \inst4|Result[0] .lut_mask = 16'hFA0A;
defparam \inst4|Result[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N2
cycloneii_lcell_comb \inst4|Selector8~8 (
// Equation(s):
// \inst4|Selector8~8_combout  = (!\inst1|Q [7] & ((\inst2|yfsm.s2~regout ) # (\inst2|yfsm.s3~regout )))

	.dataa(\inst2|yfsm.s2~regout ),
	.datab(\inst2|yfsm.s3~regout ),
	.datac(vcc),
	.datad(\inst1|Q [7]),
	.cin(gnd),
	.combout(\inst4|Selector8~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector8~8 .lut_mask = 16'h00EE;
defparam \inst4|Selector8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N20
cycloneii_lcell_comb \inst4|Selector8~4 (
// Equation(s):
// \inst4|Selector8~4_combout  = (\inst2|WideOr13~1_combout  & ((\inst1|Q [3]))) # (!\inst2|WideOr13~1_combout  & (\inst8|Q [3]))

	.dataa(\inst8|Q [3]),
	.datab(vcc),
	.datac(\inst1|Q [3]),
	.datad(\inst2|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector8~4 .lut_mask = 16'hF0AA;
defparam \inst4|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N12
cycloneii_lcell_comb \inst4|Selector8~3 (
// Equation(s):
// \inst4|Selector8~3_combout  = (\inst4|Selector3~3_combout  & (\inst8|Q [7] $ ((\inst1|Q [7])))) # (!\inst4|Selector3~3_combout  & ((\inst8|Q [7] & (\inst1|Q [7] & !\inst2|WideOr13~1_combout )) # (!\inst8|Q [7] & (!\inst1|Q [7] & \inst2|WideOr13~1_combout 
// ))))

	.dataa(\inst8|Q [7]),
	.datab(\inst1|Q [7]),
	.datac(\inst2|WideOr13~1_combout ),
	.datad(\inst4|Selector3~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector8~3 .lut_mask = 16'h6618;
defparam \inst4|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N22
cycloneii_lcell_comb \inst4|Selector8~5 (
// Equation(s):
// \inst4|Selector8~5_combout  = (\inst2|WideOr12~1_combout  & ((\inst4|Selector3~5_combout  & ((\inst4|Selector8~3_combout ))) # (!\inst4|Selector3~5_combout  & (\inst4|Selector8~4_combout ))))

	.dataa(\inst2|WideOr12~1_combout ),
	.datab(\inst4|Selector3~5_combout ),
	.datac(\inst4|Selector8~4_combout ),
	.datad(\inst4|Selector8~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector8~5 .lut_mask = 16'hA820;
defparam \inst4|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N8
cycloneii_lcell_comb \inst4|Selector8~6 (
// Equation(s):
// \inst4|Selector8~6_combout  = (\inst4|Selector8~8_combout ) # ((\inst4|Selector3~3_combout  & (\inst4|Selector8~3_combout )) # (!\inst4|Selector3~3_combout  & ((\inst4|Selector8~5_combout ))))

	.dataa(\inst4|Selector8~3_combout ),
	.datab(\inst4|Selector8~8_combout ),
	.datac(\inst4|Selector3~3_combout ),
	.datad(\inst4|Selector8~5_combout ),
	.cin(gnd),
	.combout(\inst4|Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector8~6 .lut_mask = 16'hEFEC;
defparam \inst4|Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N16
cycloneii_lcell_comb \inst4|Selector8~2 (
// Equation(s):
// \inst4|Selector8~2_combout  = (\inst2|yfsm.s8~regout  & ((\inst8|Q [7] $ (!\inst1|Q [7])))) # (!\inst2|yfsm.s8~regout  & (\inst2|yfsm.s7~regout  & ((\inst8|Q [7]) # (\inst1|Q [7]))))

	.dataa(\inst2|yfsm.s8~regout ),
	.datab(\inst2|yfsm.s7~regout ),
	.datac(\inst8|Q [7]),
	.datad(\inst1|Q [7]),
	.cin(gnd),
	.combout(\inst4|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector8~2 .lut_mask = 16'hE44A;
defparam \inst4|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N10
cycloneii_lcell_comb \inst4|Selector8~7 (
// Equation(s):
// \inst4|Selector8~7_combout  = (\inst4|Selector8~2_combout ) # ((!\inst2|yfsm.s7~regout  & (!\inst2|yfsm.s8~regout  & \inst4|Selector8~6_combout )))

	.dataa(\inst2|yfsm.s7~regout ),
	.datab(\inst2|yfsm.s8~regout ),
	.datac(\inst4|Selector8~6_combout ),
	.datad(\inst4|Selector8~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector8~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector8~7 .lut_mask = 16'hFF10;
defparam \inst4|Selector8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N26
cycloneii_lcell_comb \inst4|Result[7] (
// Equation(s):
// \inst4|Result [7] = (GLOBAL(\Enable~clkctrl_outclk ) & ((\inst4|Selector8~7_combout ))) # (!GLOBAL(\Enable~clkctrl_outclk ) & (\inst4|Result [7]))

	.dataa(vcc),
	.datab(\inst4|Result [7]),
	.datac(\Enable~clkctrl_outclk ),
	.datad(\inst4|Selector8~7_combout ),
	.cin(gnd),
	.combout(\inst4|Result [7]),
	.cout());
// synopsys translate_off
defparam \inst4|Result[7] .lut_mask = 16'hFC0C;
defparam \inst4|Result[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N14
cycloneii_lcell_comb \inst4|Selector7~1 (
// Equation(s):
// \inst4|Selector7~1_combout  = (\inst2|WideOr13~1_combout  & ((\inst1|Q [2]))) # (!\inst2|WideOr13~1_combout  & (\inst8|Q [2]))

	.dataa(\inst8|Q [2]),
	.datab(vcc),
	.datac(\inst1|Q [2]),
	.datad(\inst2|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector7~1 .lut_mask = 16'hF0AA;
defparam \inst4|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N18
cycloneii_lcell_comb \inst4|Selector7~2 (
// Equation(s):
// \inst4|Selector7~2_combout  = (\inst4|Selector3~3_combout  & (\inst1|Q [6] $ ((\inst8|Q [6])))) # (!\inst4|Selector3~3_combout  & ((\inst1|Q [6] & (\inst8|Q [6] & !\inst2|WideOr13~1_combout )) # (!\inst1|Q [6] & (!\inst8|Q [6] & \inst2|WideOr13~1_combout 
// ))))

	.dataa(\inst4|Selector3~3_combout ),
	.datab(\inst1|Q [6]),
	.datac(\inst8|Q [6]),
	.datad(\inst2|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector7~2 .lut_mask = 16'h2968;
defparam \inst4|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N28
cycloneii_lcell_comb \inst4|Selector7~3 (
// Equation(s):
// \inst4|Selector7~3_combout  = (\inst4|Selector3~5_combout  & (((\inst4|Selector7~2_combout )))) # (!\inst4|Selector3~5_combout  & ((\inst4|Selector3~3_combout  & ((\inst4|Selector7~2_combout ))) # (!\inst4|Selector3~3_combout  & 
// (\inst4|Selector7~1_combout ))))

	.dataa(\inst4|Selector3~5_combout ),
	.datab(\inst4|Selector3~3_combout ),
	.datac(\inst4|Selector7~1_combout ),
	.datad(\inst4|Selector7~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector7~3 .lut_mask = 16'hFE10;
defparam \inst4|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N22
cycloneii_lcell_comb \inst4|Selector7~4 (
// Equation(s):
// \inst4|Selector7~4_combout  = (\inst2|WideOr12~1_combout  & (((\inst4|Selector7~3_combout )))) # (!\inst2|WideOr12~1_combout  & (((\inst4|Selector3~3_combout  & \inst4|Selector7~3_combout )) # (!\inst1|Q [6])))

	.dataa(\inst2|WideOr12~1_combout ),
	.datab(\inst1|Q [6]),
	.datac(\inst4|Selector3~3_combout ),
	.datad(\inst4|Selector7~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector7~4 .lut_mask = 16'hFB11;
defparam \inst4|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N8
cycloneii_lcell_comb \inst4|Selector7~5 (
// Equation(s):
// \inst4|Selector7~5_combout  = (\inst4|Selector7~0_combout ) # ((!\inst2|yfsm.s8~regout  & (!\inst2|yfsm.s7~regout  & \inst4|Selector7~4_combout )))

	.dataa(\inst4|Selector7~0_combout ),
	.datab(\inst2|yfsm.s8~regout ),
	.datac(\inst2|yfsm.s7~regout ),
	.datad(\inst4|Selector7~4_combout ),
	.cin(gnd),
	.combout(\inst4|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector7~5 .lut_mask = 16'hABAA;
defparam \inst4|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N2
cycloneii_lcell_comb \inst4|Result[6] (
// Equation(s):
// \inst4|Result [6] = (GLOBAL(\Enable~clkctrl_outclk ) & ((\inst4|Selector7~5_combout ))) # (!GLOBAL(\Enable~clkctrl_outclk ) & (\inst4|Result [6]))

	.dataa(vcc),
	.datab(\inst4|Result [6]),
	.datac(\inst4|Selector7~5_combout ),
	.datad(\Enable~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Result [6]),
	.cout());
// synopsys translate_off
defparam \inst4|Result[6] .lut_mask = 16'hF0CC;
defparam \inst4|Result[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N14
cycloneii_lcell_comb \inst4|Selector6~2 (
// Equation(s):
// \inst4|Selector6~2_combout  = (\inst2|yfsm.s8~regout  & (\inst1|Q [5] $ (((!\inst8|Q [5]))))) # (!\inst2|yfsm.s8~regout  & (\inst2|yfsm.s7~regout  & ((\inst1|Q [5]) # (\inst8|Q [5]))))

	.dataa(\inst1|Q [5]),
	.datab(\inst2|yfsm.s7~regout ),
	.datac(\inst8|Q [5]),
	.datad(\inst2|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst4|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector6~2 .lut_mask = 16'hA5C8;
defparam \inst4|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N30
cycloneii_lcell_comb \inst4|Selector6~8 (
// Equation(s):
// \inst4|Selector6~8_combout  = (!\inst1|Q [5] & ((\inst2|yfsm.s3~regout ) # (\inst2|yfsm.s2~regout )))

	.dataa(\inst2|yfsm.s3~regout ),
	.datab(\inst2|yfsm.s2~regout ),
	.datac(\inst1|Q [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector6~8 .lut_mask = 16'h0E0E;
defparam \inst4|Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N24
cycloneii_lcell_comb \inst4|Selector6~3 (
// Equation(s):
// \inst4|Selector6~3_combout  = (\inst4|Selector3~3_combout  & (\inst1|Q [5] $ ((\inst8|Q [5])))) # (!\inst4|Selector3~3_combout  & ((\inst1|Q [5] & (\inst8|Q [5] & !\inst2|WideOr13~1_combout )) # (!\inst1|Q [5] & (!\inst8|Q [5] & \inst2|WideOr13~1_combout 
// ))))

	.dataa(\inst1|Q [5]),
	.datab(\inst4|Selector3~3_combout ),
	.datac(\inst8|Q [5]),
	.datad(\inst2|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector6~3 .lut_mask = 16'h4968;
defparam \inst4|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N14
cycloneii_lcell_comb \inst4|Selector6~4 (
// Equation(s):
// \inst4|Selector6~4_combout  = (\inst2|WideOr13~1_combout  & (\inst1|Q [1])) # (!\inst2|WideOr13~1_combout  & ((\inst8|Q [1])))

	.dataa(vcc),
	.datab(\inst1|Q [1]),
	.datac(\inst8|Q [1]),
	.datad(\inst2|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector6~4 .lut_mask = 16'hCCF0;
defparam \inst4|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N4
cycloneii_lcell_comb \inst4|Selector6~5 (
// Equation(s):
// \inst4|Selector6~5_combout  = (\inst2|WideOr12~1_combout  & ((\inst4|Selector3~5_combout  & (\inst4|Selector6~3_combout )) # (!\inst4|Selector3~5_combout  & ((\inst4|Selector6~4_combout )))))

	.dataa(\inst2|WideOr12~1_combout ),
	.datab(\inst4|Selector3~5_combout ),
	.datac(\inst4|Selector6~3_combout ),
	.datad(\inst4|Selector6~4_combout ),
	.cin(gnd),
	.combout(\inst4|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector6~5 .lut_mask = 16'hA280;
defparam \inst4|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N12
cycloneii_lcell_comb \inst4|Selector6~6 (
// Equation(s):
// \inst4|Selector6~6_combout  = (\inst4|Selector6~8_combout ) # ((\inst4|Selector3~3_combout  & (\inst4|Selector6~3_combout )) # (!\inst4|Selector3~3_combout  & ((\inst4|Selector6~5_combout ))))

	.dataa(\inst4|Selector3~3_combout ),
	.datab(\inst4|Selector6~8_combout ),
	.datac(\inst4|Selector6~3_combout ),
	.datad(\inst4|Selector6~5_combout ),
	.cin(gnd),
	.combout(\inst4|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector6~6 .lut_mask = 16'hFDEC;
defparam \inst4|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N22
cycloneii_lcell_comb \inst4|Selector6~7 (
// Equation(s):
// \inst4|Selector6~7_combout  = (\inst4|Selector6~2_combout ) # ((!\inst2|yfsm.s8~regout  & (!\inst2|yfsm.s7~regout  & \inst4|Selector6~6_combout )))

	.dataa(\inst2|yfsm.s8~regout ),
	.datab(\inst2|yfsm.s7~regout ),
	.datac(\inst4|Selector6~2_combout ),
	.datad(\inst4|Selector6~6_combout ),
	.cin(gnd),
	.combout(\inst4|Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector6~7 .lut_mask = 16'hF1F0;
defparam \inst4|Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N10
cycloneii_lcell_comb \inst4|Result[5] (
// Equation(s):
// \inst4|Result [5] = (GLOBAL(\Enable~clkctrl_outclk ) & ((\inst4|Selector6~7_combout ))) # (!GLOBAL(\Enable~clkctrl_outclk ) & (\inst4|Result [5]))

	.dataa(\inst4|Result [5]),
	.datab(vcc),
	.datac(\Enable~clkctrl_outclk ),
	.datad(\inst4|Selector6~7_combout ),
	.cin(gnd),
	.combout(\inst4|Result [5]),
	.cout());
// synopsys translate_off
defparam \inst4|Result[5] .lut_mask = 16'hFA0A;
defparam \inst4|Result[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y23_N16
cycloneii_lcell_comb \inst4|Selector5~0 (
// Equation(s):
// \inst4|Selector5~0_combout  = (\inst2|yfsm.s8~regout  & (\inst8|Q [4] $ ((!\inst1|Q [4])))) # (!\inst2|yfsm.s8~regout  & (\inst2|yfsm.s7~regout  & ((\inst8|Q [4]) # (\inst1|Q [4]))))

	.dataa(\inst8|Q [4]),
	.datab(\inst2|yfsm.s8~regout ),
	.datac(\inst1|Q [4]),
	.datad(\inst2|yfsm.s7~regout ),
	.cin(gnd),
	.combout(\inst4|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector5~0 .lut_mask = 16'hB684;
defparam \inst4|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N30
cycloneii_lcell_comb \inst4|Selector5~1 (
// Equation(s):
// \inst4|Selector5~1_combout  = (\inst2|WideOr13~1_combout  & ((\inst1|Q [0]))) # (!\inst2|WideOr13~1_combout  & (\inst8|Q [0]))

	.dataa(vcc),
	.datab(\inst8|Q [0]),
	.datac(\inst1|Q [0]),
	.datad(\inst2|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector5~1 .lut_mask = 16'hF0CC;
defparam \inst4|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y23_N12
cycloneii_lcell_comb \inst4|Selector5~2 (
// Equation(s):
// \inst4|Selector5~2_combout  = (\inst4|Selector3~3_combout  & (\inst1|Q [4] $ ((\inst8|Q [4])))) # (!\inst4|Selector3~3_combout  & ((\inst1|Q [4] & (\inst8|Q [4] & !\inst2|WideOr13~1_combout )) # (!\inst1|Q [4] & (!\inst8|Q [4] & \inst2|WideOr13~1_combout 
// ))))

	.dataa(\inst1|Q [4]),
	.datab(\inst8|Q [4]),
	.datac(\inst4|Selector3~3_combout ),
	.datad(\inst2|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\inst4|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector5~2 .lut_mask = 16'h6168;
defparam \inst4|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y23_N6
cycloneii_lcell_comb \inst4|Selector5~3 (
// Equation(s):
// \inst4|Selector5~3_combout  = (\inst4|Selector3~5_combout  & (((\inst4|Selector5~2_combout )))) # (!\inst4|Selector3~5_combout  & ((\inst4|Selector3~3_combout  & ((\inst4|Selector5~2_combout ))) # (!\inst4|Selector3~3_combout  & 
// (\inst4|Selector5~1_combout ))))

	.dataa(\inst4|Selector3~5_combout ),
	.datab(\inst4|Selector3~3_combout ),
	.datac(\inst4|Selector5~1_combout ),
	.datad(\inst4|Selector5~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector5~3 .lut_mask = 16'hFE10;
defparam \inst4|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y23_N0
cycloneii_lcell_comb \inst4|Selector5~4 (
// Equation(s):
// \inst4|Selector5~4_combout  = (\inst2|WideOr12~1_combout  & (((\inst4|Selector5~3_combout )))) # (!\inst2|WideOr12~1_combout  & (((\inst4|Selector3~3_combout  & \inst4|Selector5~3_combout )) # (!\inst1|Q [4])))

	.dataa(\inst2|WideOr12~1_combout ),
	.datab(\inst1|Q [4]),
	.datac(\inst4|Selector3~3_combout ),
	.datad(\inst4|Selector5~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector5~4 .lut_mask = 16'hFB11;
defparam \inst4|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y23_N18
cycloneii_lcell_comb \inst4|Selector5~5 (
// Equation(s):
// \inst4|Selector5~5_combout  = (\inst4|Selector5~0_combout ) # ((!\inst2|yfsm.s7~regout  & (!\inst2|yfsm.s8~regout  & \inst4|Selector5~4_combout )))

	.dataa(\inst2|yfsm.s7~regout ),
	.datab(\inst2|yfsm.s8~regout ),
	.datac(\inst4|Selector5~0_combout ),
	.datad(\inst4|Selector5~4_combout ),
	.cin(gnd),
	.combout(\inst4|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector5~5 .lut_mask = 16'hF1F0;
defparam \inst4|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y23_N14
cycloneii_lcell_comb \inst4|Result[4] (
// Equation(s):
// \inst4|Result [4] = (GLOBAL(\Enable~clkctrl_outclk ) & ((\inst4|Selector5~5_combout ))) # (!GLOBAL(\Enable~clkctrl_outclk ) & (\inst4|Result [4]))

	.dataa(vcc),
	.datab(\inst4|Result [4]),
	.datac(\Enable~clkctrl_outclk ),
	.datad(\inst4|Selector5~5_combout ),
	.cin(gnd),
	.combout(\inst4|Result [4]),
	.cout());
// synopsys translate_off
defparam \inst4|Result[4] .lut_mask = 16'hFC0C;
defparam \inst4|Result[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N0
cycloneii_lcell_comb \inst3|Mux0~0 (
// Equation(s):
// \inst3|Mux0~0_combout  = (\inst4|Result [3] & (\inst4|Result [0] & (\inst4|Result [2] $ (\inst4|Result [1])))) # (!\inst4|Result [3] & (!\inst4|Result [1] & (\inst4|Result [2] $ (\inst4|Result [0]))))

	.dataa(\inst4|Result [3]),
	.datab(\inst4|Result [2]),
	.datac(\inst4|Result [1]),
	.datad(\inst4|Result [0]),
	.cin(gnd),
	.combout(\inst3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux0~0 .lut_mask = 16'h2904;
defparam \inst3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N2
cycloneii_lcell_comb \inst3|Mux1~0 (
// Equation(s):
// \inst3|Mux1~0_combout  = (\inst4|Result [3] & ((\inst4|Result [0] & ((\inst4|Result [1]))) # (!\inst4|Result [0] & (\inst4|Result [2])))) # (!\inst4|Result [3] & (\inst4|Result [2] & (\inst4|Result [1] $ (\inst4|Result [0]))))

	.dataa(\inst4|Result [3]),
	.datab(\inst4|Result [2]),
	.datac(\inst4|Result [1]),
	.datad(\inst4|Result [0]),
	.cin(gnd),
	.combout(\inst3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux1~0 .lut_mask = 16'hA4C8;
defparam \inst3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N12
cycloneii_lcell_comb \inst3|Mux2~0 (
// Equation(s):
// \inst3|Mux2~0_combout  = (\inst4|Result [3] & (\inst4|Result [2] & ((\inst4|Result [1]) # (!\inst4|Result [0])))) # (!\inst4|Result [3] & (!\inst4|Result [2] & (\inst4|Result [1] & !\inst4|Result [0])))

	.dataa(\inst4|Result [3]),
	.datab(\inst4|Result [2]),
	.datac(\inst4|Result [1]),
	.datad(\inst4|Result [0]),
	.cin(gnd),
	.combout(\inst3|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux2~0 .lut_mask = 16'h8098;
defparam \inst3|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N10
cycloneii_lcell_comb \inst3|Mux3~0 (
// Equation(s):
// \inst3|Mux3~0_combout  = (\inst4|Result [0] & ((\inst4|Result [2] $ (!\inst4|Result [1])))) # (!\inst4|Result [0] & ((\inst4|Result [3] & (!\inst4|Result [2] & \inst4|Result [1])) # (!\inst4|Result [3] & (\inst4|Result [2] & !\inst4|Result [1]))))

	.dataa(\inst4|Result [3]),
	.datab(\inst4|Result [2]),
	.datac(\inst4|Result [1]),
	.datad(\inst4|Result [0]),
	.cin(gnd),
	.combout(\inst3|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux3~0 .lut_mask = 16'hC324;
defparam \inst3|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N24
cycloneii_lcell_comb \inst3|Mux4~0 (
// Equation(s):
// \inst3|Mux4~0_combout  = (\inst4|Result [1] & (!\inst4|Result [3] & ((\inst4|Result [0])))) # (!\inst4|Result [1] & ((\inst4|Result [2] & (!\inst4|Result [3])) # (!\inst4|Result [2] & ((\inst4|Result [0])))))

	.dataa(\inst4|Result [3]),
	.datab(\inst4|Result [2]),
	.datac(\inst4|Result [1]),
	.datad(\inst4|Result [0]),
	.cin(gnd),
	.combout(\inst3|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux4~0 .lut_mask = 16'h5704;
defparam \inst3|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N26
cycloneii_lcell_comb \inst3|Mux5~0 (
// Equation(s):
// \inst3|Mux5~0_combout  = (\inst4|Result [2] & (\inst4|Result [0] & (\inst4|Result [3] $ (\inst4|Result [1])))) # (!\inst4|Result [2] & (!\inst4|Result [3] & ((\inst4|Result [1]) # (\inst4|Result [0]))))

	.dataa(\inst4|Result [3]),
	.datab(\inst4|Result [2]),
	.datac(\inst4|Result [1]),
	.datad(\inst4|Result [0]),
	.cin(gnd),
	.combout(\inst3|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux5~0 .lut_mask = 16'h5910;
defparam \inst3|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N8
cycloneii_lcell_comb \inst3|Mux6~0 (
// Equation(s):
// \inst3|Mux6~0_combout  = (\inst4|Result [0] & ((\inst4|Result [3]) # (\inst4|Result [2] $ (\inst4|Result [1])))) # (!\inst4|Result [0] & ((\inst4|Result [1]) # (\inst4|Result [3] $ (\inst4|Result [2]))))

	.dataa(\inst4|Result [3]),
	.datab(\inst4|Result [2]),
	.datac(\inst4|Result [1]),
	.datad(\inst4|Result [0]),
	.cin(gnd),
	.combout(\inst3|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux6~0 .lut_mask = 16'hBEF6;
defparam \inst3|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N16
cycloneii_lcell_comb \inst6|Mux0~0 (
// Equation(s):
// \inst6|Mux0~0_combout  = (\inst4|Result [6] & (!\inst4|Result [5] & (\inst4|Result [7] $ (!\inst4|Result [4])))) # (!\inst4|Result [6] & (\inst4|Result [4] & (\inst4|Result [7] $ (!\inst4|Result [5]))))

	.dataa(\inst4|Result [6]),
	.datab(\inst4|Result [7]),
	.datac(\inst4|Result [5]),
	.datad(\inst4|Result [4]),
	.cin(gnd),
	.combout(\inst6|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~0 .lut_mask = 16'h4902;
defparam \inst6|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N22
cycloneii_lcell_comb \inst6|Mux1~0 (
// Equation(s):
// \inst6|Mux1~0_combout  = (\inst4|Result [7] & ((\inst4|Result [4] & ((\inst4|Result [5]))) # (!\inst4|Result [4] & (\inst4|Result [6])))) # (!\inst4|Result [7] & (\inst4|Result [6] & (\inst4|Result [5] $ (\inst4|Result [4]))))

	.dataa(\inst4|Result [6]),
	.datab(\inst4|Result [7]),
	.datac(\inst4|Result [5]),
	.datad(\inst4|Result [4]),
	.cin(gnd),
	.combout(\inst6|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux1~0 .lut_mask = 16'hC2A8;
defparam \inst6|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N12
cycloneii_lcell_comb \inst6|Mux2~0 (
// Equation(s):
// \inst6|Mux2~0_combout  = (\inst4|Result [6] & (\inst4|Result [7] & ((\inst4|Result [5]) # (!\inst4|Result [4])))) # (!\inst4|Result [6] & (!\inst4|Result [7] & (\inst4|Result [5] & !\inst4|Result [4])))

	.dataa(\inst4|Result [6]),
	.datab(\inst4|Result [7]),
	.datac(\inst4|Result [5]),
	.datad(\inst4|Result [4]),
	.cin(gnd),
	.combout(\inst6|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux2~0 .lut_mask = 16'h8098;
defparam \inst6|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N14
cycloneii_lcell_comb \inst6|Mux3~0 (
// Equation(s):
// \inst6|Mux3~0_combout  = (\inst4|Result [4] & (\inst4|Result [6] $ (((!\inst4|Result [5]))))) # (!\inst4|Result [4] & ((\inst4|Result [6] & (!\inst4|Result [7] & !\inst4|Result [5])) # (!\inst4|Result [6] & (\inst4|Result [7] & \inst4|Result [5]))))

	.dataa(\inst4|Result [6]),
	.datab(\inst4|Result [7]),
	.datac(\inst4|Result [5]),
	.datad(\inst4|Result [4]),
	.cin(gnd),
	.combout(\inst6|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux3~0 .lut_mask = 16'hA542;
defparam \inst6|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N0
cycloneii_lcell_comb \inst6|Mux4~0 (
// Equation(s):
// \inst6|Mux4~0_combout  = (\inst4|Result [5] & (((!\inst4|Result [7] & \inst4|Result [4])))) # (!\inst4|Result [5] & ((\inst4|Result [6] & (!\inst4|Result [7])) # (!\inst4|Result [6] & ((\inst4|Result [4])))))

	.dataa(\inst4|Result [6]),
	.datab(\inst4|Result [7]),
	.datac(\inst4|Result [5]),
	.datad(\inst4|Result [4]),
	.cin(gnd),
	.combout(\inst6|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux4~0 .lut_mask = 16'h3702;
defparam \inst6|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N2
cycloneii_lcell_comb \inst6|Mux5~0 (
// Equation(s):
// \inst6|Mux5~0_combout  = (\inst4|Result [6] & (\inst4|Result [4] & (\inst4|Result [7] $ (\inst4|Result [5])))) # (!\inst4|Result [6] & (!\inst4|Result [7] & ((\inst4|Result [5]) # (\inst4|Result [4]))))

	.dataa(\inst4|Result [6]),
	.datab(\inst4|Result [7]),
	.datac(\inst4|Result [5]),
	.datad(\inst4|Result [4]),
	.cin(gnd),
	.combout(\inst6|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux5~0 .lut_mask = 16'h3910;
defparam \inst6|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N24
cycloneii_lcell_comb \inst6|Mux6~0 (
// Equation(s):
// \inst6|Mux6~0_combout  = (\inst4|Result [4] & ((\inst4|Result [7]) # (\inst4|Result [6] $ (\inst4|Result [5])))) # (!\inst4|Result [4] & ((\inst4|Result [5]) # (\inst4|Result [6] $ (\inst4|Result [7]))))

	.dataa(\inst4|Result [6]),
	.datab(\inst4|Result [7]),
	.datac(\inst4|Result [5]),
	.datad(\inst4|Result [4]),
	.cin(gnd),
	.combout(\inst6|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux6~0 .lut_mask = 16'hDEF6;
defparam \inst6|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N0
cycloneii_lcell_comb \inst7|Mux0~2 (
// Equation(s):
// \inst7|Mux0~2_combout  = (\inst2|yfsm.s8~regout ) # ((\inst2|yfsm.s3~regout ) # (\inst2|WideOr9~0_combout  $ (\inst2|WideOr10~0_combout )))

	.dataa(\inst2|WideOr9~0_combout ),
	.datab(\inst2|yfsm.s8~regout ),
	.datac(\inst2|yfsm.s3~regout ),
	.datad(\inst2|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\inst7|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux0~2 .lut_mask = 16'hFDFE;
defparam \inst7|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N14
cycloneii_lcell_comb \inst7|Mux1~2 (
// Equation(s):
// \inst7|Mux1~2_combout  = (\inst2|WideOr9~0_combout  & (\inst2|WideOr10~0_combout  $ (((!\inst2|yfsm.s8~regout  & !\inst2|yfsm.s3~regout )))))

	.dataa(\inst2|WideOr9~0_combout ),
	.datab(\inst2|yfsm.s8~regout ),
	.datac(\inst2|yfsm.s3~regout ),
	.datad(\inst2|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\inst7|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux1~2 .lut_mask = 16'hA802;
defparam \inst7|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N8
cycloneii_lcell_comb \inst7|Mux4~2 (
// Equation(s):
// \inst7|Mux4~2_combout  = ((\inst2|WideOr9~0_combout  & (!\inst2|yfsm.s8~regout  & !\inst2|yfsm.s3~regout ))) # (!\inst2|WideOr10~0_combout )

	.dataa(\inst2|WideOr9~0_combout ),
	.datab(\inst2|yfsm.s8~regout ),
	.datac(\inst2|yfsm.s3~regout ),
	.datad(\inst2|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\inst7|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux4~2 .lut_mask = 16'h02FF;
defparam \inst7|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N6
cycloneii_lcell_comb \inst7|Mux5~2 (
// Equation(s):
// \inst7|Mux5~2_combout  = (\inst2|WideOr9~0_combout ) # ((\inst2|yfsm.s4~regout ) # ((\inst2|yfsm.s1~regout ) # (\inst2|yfsm.s8~regout )))

	.dataa(\inst2|WideOr9~0_combout ),
	.datab(\inst2|yfsm.s4~regout ),
	.datac(\inst2|yfsm.s1~regout ),
	.datad(\inst2|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst7|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux5~2 .lut_mask = 16'hFFFE;
defparam \inst7|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N12
cycloneii_lcell_comb \inst7|Mux6~2 (
// Equation(s):
// \inst7|Mux6~2_combout  = (\inst2|WideOr9~0_combout ) # ((\inst2|yfsm.s3~regout ) # (\inst2|yfsm.s8~regout ))

	.dataa(\inst2|WideOr9~0_combout ),
	.datab(vcc),
	.datac(\inst2|yfsm.s3~regout ),
	.datad(\inst2|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst7|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux6~2 .lut_mask = 16'hFFFA;
defparam \inst7|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N20
cycloneii_lcell_comb \inst5|Mux0~0 (
// Equation(s):
// \inst5|Mux0~0_combout  = (!\inst2|WideOr12~0_combout  & (\inst2|WideOr13~0_combout  $ (\inst2|WideOr11~0_combout )))

	.dataa(vcc),
	.datab(\inst2|WideOr12~0_combout ),
	.datac(\inst2|WideOr13~0_combout ),
	.datad(\inst2|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux0~0 .lut_mask = 16'h0330;
defparam \inst5|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N6
cycloneii_lcell_comb \inst5|Mux1~0 (
// Equation(s):
// \inst5|Mux1~0_combout  = (\inst2|WideOr11~0_combout  & (\inst2|WideOr12~0_combout  $ (\inst2|WideOr13~0_combout )))

	.dataa(vcc),
	.datab(\inst2|WideOr12~0_combout ),
	.datac(\inst2|WideOr13~0_combout ),
	.datad(\inst2|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux1~0 .lut_mask = 16'h3C00;
defparam \inst5|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N8
cycloneii_lcell_comb \inst5|Mux2~0 (
// Equation(s):
// \inst5|Mux2~0_combout  = (\inst2|WideOr12~0_combout  & (!\inst2|WideOr13~0_combout  & !\inst2|WideOr11~0_combout ))

	.dataa(vcc),
	.datab(\inst2|WideOr12~0_combout ),
	.datac(\inst2|WideOr13~0_combout ),
	.datad(\inst2|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux2~0 .lut_mask = 16'h000C;
defparam \inst5|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N22
cycloneii_lcell_comb \inst5|Mux3~0 (
// Equation(s):
// \inst5|Mux3~0_combout  = (\inst2|WideOr12~0_combout  & (\inst2|WideOr13~0_combout  & \inst2|WideOr11~0_combout )) # (!\inst2|WideOr12~0_combout  & (\inst2|WideOr13~0_combout  $ (\inst2|WideOr11~0_combout )))

	.dataa(vcc),
	.datab(\inst2|WideOr12~0_combout ),
	.datac(\inst2|WideOr13~0_combout ),
	.datad(\inst2|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux3~0 .lut_mask = 16'hC330;
defparam \inst5|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N16
cycloneii_lcell_comb \inst5|Mux4~0 (
// Equation(s):
// \inst5|Mux4~0_combout  = (\inst2|WideOr13~0_combout ) # ((!\inst2|WideOr12~0_combout  & \inst2|WideOr11~0_combout ))

	.dataa(vcc),
	.datab(\inst2|WideOr12~0_combout ),
	.datac(\inst2|WideOr13~0_combout ),
	.datad(\inst2|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux4~0 .lut_mask = 16'hF3F0;
defparam \inst5|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N18
cycloneii_lcell_comb \inst5|Mux5~0 (
// Equation(s):
// \inst5|Mux5~0_combout  = (\inst2|WideOr12~0_combout  & ((\inst2|WideOr13~0_combout ) # (!\inst2|WideOr11~0_combout ))) # (!\inst2|WideOr12~0_combout  & (\inst2|WideOr13~0_combout  & !\inst2|WideOr11~0_combout ))

	.dataa(vcc),
	.datab(\inst2|WideOr12~0_combout ),
	.datac(\inst2|WideOr13~0_combout ),
	.datad(\inst2|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux5~0 .lut_mask = 16'hC0FC;
defparam \inst5|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N12
cycloneii_lcell_comb \inst5|Mux6~0 (
// Equation(s):
// \inst5|Mux6~0_combout  = (\inst2|yfsm.s8~regout ) # ((\inst2|WideOr12~0_combout  & ((!\inst2|WideOr11~0_combout ) # (!\inst2|WideOr13~0_combout ))) # (!\inst2|WideOr12~0_combout  & ((\inst2|WideOr11~0_combout ))))

	.dataa(\inst2|WideOr13~0_combout ),
	.datab(\inst2|WideOr12~0_combout ),
	.datac(\inst2|yfsm.s8~regout ),
	.datad(\inst2|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux6~0 .lut_mask = 16'hF7FC;
defparam \inst5|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \currentState[3]~I (
	.datain(\inst2|yfsm.s8~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(currentState[3]));
// synopsys translate_off
defparam \currentState[3]~I .input_async_reset = "none";
defparam \currentState[3]~I .input_power_up = "low";
defparam \currentState[3]~I .input_register_mode = "none";
defparam \currentState[3]~I .input_sync_reset = "none";
defparam \currentState[3]~I .oe_async_reset = "none";
defparam \currentState[3]~I .oe_power_up = "low";
defparam \currentState[3]~I .oe_register_mode = "none";
defparam \currentState[3]~I .oe_sync_reset = "none";
defparam \currentState[3]~I .operation_mode = "output";
defparam \currentState[3]~I .output_async_reset = "none";
defparam \currentState[3]~I .output_power_up = "low";
defparam \currentState[3]~I .output_register_mode = "none";
defparam \currentState[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \currentState[2]~I (
	.datain(\inst2|WideOr11~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(currentState[2]));
// synopsys translate_off
defparam \currentState[2]~I .input_async_reset = "none";
defparam \currentState[2]~I .input_power_up = "low";
defparam \currentState[2]~I .input_register_mode = "none";
defparam \currentState[2]~I .input_sync_reset = "none";
defparam \currentState[2]~I .oe_async_reset = "none";
defparam \currentState[2]~I .oe_power_up = "low";
defparam \currentState[2]~I .oe_register_mode = "none";
defparam \currentState[2]~I .oe_sync_reset = "none";
defparam \currentState[2]~I .operation_mode = "output";
defparam \currentState[2]~I .output_async_reset = "none";
defparam \currentState[2]~I .output_power_up = "low";
defparam \currentState[2]~I .output_register_mode = "none";
defparam \currentState[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \currentState[1]~I (
	.datain(\inst2|WideOr12~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(currentState[1]));
// synopsys translate_off
defparam \currentState[1]~I .input_async_reset = "none";
defparam \currentState[1]~I .input_power_up = "low";
defparam \currentState[1]~I .input_register_mode = "none";
defparam \currentState[1]~I .input_sync_reset = "none";
defparam \currentState[1]~I .oe_async_reset = "none";
defparam \currentState[1]~I .oe_power_up = "low";
defparam \currentState[1]~I .oe_register_mode = "none";
defparam \currentState[1]~I .oe_sync_reset = "none";
defparam \currentState[1]~I .operation_mode = "output";
defparam \currentState[1]~I .output_async_reset = "none";
defparam \currentState[1]~I .output_power_up = "low";
defparam \currentState[1]~I .output_register_mode = "none";
defparam \currentState[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \currentState[0]~I (
	.datain(\inst2|WideOr13~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(currentState[0]));
// synopsys translate_off
defparam \currentState[0]~I .input_async_reset = "none";
defparam \currentState[0]~I .input_power_up = "low";
defparam \currentState[0]~I .input_register_mode = "none";
defparam \currentState[0]~I .input_sync_reset = "none";
defparam \currentState[0]~I .oe_async_reset = "none";
defparam \currentState[0]~I .oe_power_up = "low";
defparam \currentState[0]~I .oe_register_mode = "none";
defparam \currentState[0]~I .oe_sync_reset = "none";
defparam \currentState[0]~I .operation_mode = "output";
defparam \currentState[0]~I .output_async_reset = "none";
defparam \currentState[0]~I .output_power_up = "low";
defparam \currentState[0]~I .output_register_mode = "none";
defparam \currentState[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \decoderTest[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(decoderTest[15]));
// synopsys translate_off
defparam \decoderTest[15]~I .input_async_reset = "none";
defparam \decoderTest[15]~I .input_power_up = "low";
defparam \decoderTest[15]~I .input_register_mode = "none";
defparam \decoderTest[15]~I .input_sync_reset = "none";
defparam \decoderTest[15]~I .oe_async_reset = "none";
defparam \decoderTest[15]~I .oe_power_up = "low";
defparam \decoderTest[15]~I .oe_register_mode = "none";
defparam \decoderTest[15]~I .oe_sync_reset = "none";
defparam \decoderTest[15]~I .operation_mode = "output";
defparam \decoderTest[15]~I .output_async_reset = "none";
defparam \decoderTest[15]~I .output_power_up = "low";
defparam \decoderTest[15]~I .output_register_mode = "none";
defparam \decoderTest[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \decoderTest[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(decoderTest[14]));
// synopsys translate_off
defparam \decoderTest[14]~I .input_async_reset = "none";
defparam \decoderTest[14]~I .input_power_up = "low";
defparam \decoderTest[14]~I .input_register_mode = "none";
defparam \decoderTest[14]~I .input_sync_reset = "none";
defparam \decoderTest[14]~I .oe_async_reset = "none";
defparam \decoderTest[14]~I .oe_power_up = "low";
defparam \decoderTest[14]~I .oe_register_mode = "none";
defparam \decoderTest[14]~I .oe_sync_reset = "none";
defparam \decoderTest[14]~I .operation_mode = "output";
defparam \decoderTest[14]~I .output_async_reset = "none";
defparam \decoderTest[14]~I .output_power_up = "low";
defparam \decoderTest[14]~I .output_register_mode = "none";
defparam \decoderTest[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \decoderTest[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(decoderTest[13]));
// synopsys translate_off
defparam \decoderTest[13]~I .input_async_reset = "none";
defparam \decoderTest[13]~I .input_power_up = "low";
defparam \decoderTest[13]~I .input_register_mode = "none";
defparam \decoderTest[13]~I .input_sync_reset = "none";
defparam \decoderTest[13]~I .oe_async_reset = "none";
defparam \decoderTest[13]~I .oe_power_up = "low";
defparam \decoderTest[13]~I .oe_register_mode = "none";
defparam \decoderTest[13]~I .oe_sync_reset = "none";
defparam \decoderTest[13]~I .operation_mode = "output";
defparam \decoderTest[13]~I .output_async_reset = "none";
defparam \decoderTest[13]~I .output_power_up = "low";
defparam \decoderTest[13]~I .output_register_mode = "none";
defparam \decoderTest[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \decoderTest[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(decoderTest[12]));
// synopsys translate_off
defparam \decoderTest[12]~I .input_async_reset = "none";
defparam \decoderTest[12]~I .input_power_up = "low";
defparam \decoderTest[12]~I .input_register_mode = "none";
defparam \decoderTest[12]~I .input_sync_reset = "none";
defparam \decoderTest[12]~I .oe_async_reset = "none";
defparam \decoderTest[12]~I .oe_power_up = "low";
defparam \decoderTest[12]~I .oe_register_mode = "none";
defparam \decoderTest[12]~I .oe_sync_reset = "none";
defparam \decoderTest[12]~I .operation_mode = "output";
defparam \decoderTest[12]~I .output_async_reset = "none";
defparam \decoderTest[12]~I .output_power_up = "low";
defparam \decoderTest[12]~I .output_register_mode = "none";
defparam \decoderTest[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \decoderTest[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(decoderTest[11]));
// synopsys translate_off
defparam \decoderTest[11]~I .input_async_reset = "none";
defparam \decoderTest[11]~I .input_power_up = "low";
defparam \decoderTest[11]~I .input_register_mode = "none";
defparam \decoderTest[11]~I .input_sync_reset = "none";
defparam \decoderTest[11]~I .oe_async_reset = "none";
defparam \decoderTest[11]~I .oe_power_up = "low";
defparam \decoderTest[11]~I .oe_register_mode = "none";
defparam \decoderTest[11]~I .oe_sync_reset = "none";
defparam \decoderTest[11]~I .operation_mode = "output";
defparam \decoderTest[11]~I .output_async_reset = "none";
defparam \decoderTest[11]~I .output_power_up = "low";
defparam \decoderTest[11]~I .output_register_mode = "none";
defparam \decoderTest[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \decoderTest[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(decoderTest[10]));
// synopsys translate_off
defparam \decoderTest[10]~I .input_async_reset = "none";
defparam \decoderTest[10]~I .input_power_up = "low";
defparam \decoderTest[10]~I .input_register_mode = "none";
defparam \decoderTest[10]~I .input_sync_reset = "none";
defparam \decoderTest[10]~I .oe_async_reset = "none";
defparam \decoderTest[10]~I .oe_power_up = "low";
defparam \decoderTest[10]~I .oe_register_mode = "none";
defparam \decoderTest[10]~I .oe_sync_reset = "none";
defparam \decoderTest[10]~I .operation_mode = "output";
defparam \decoderTest[10]~I .output_async_reset = "none";
defparam \decoderTest[10]~I .output_power_up = "low";
defparam \decoderTest[10]~I .output_register_mode = "none";
defparam \decoderTest[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \decoderTest[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(decoderTest[9]));
// synopsys translate_off
defparam \decoderTest[9]~I .input_async_reset = "none";
defparam \decoderTest[9]~I .input_power_up = "low";
defparam \decoderTest[9]~I .input_register_mode = "none";
defparam \decoderTest[9]~I .input_sync_reset = "none";
defparam \decoderTest[9]~I .oe_async_reset = "none";
defparam \decoderTest[9]~I .oe_power_up = "low";
defparam \decoderTest[9]~I .oe_register_mode = "none";
defparam \decoderTest[9]~I .oe_sync_reset = "none";
defparam \decoderTest[9]~I .operation_mode = "output";
defparam \decoderTest[9]~I .output_async_reset = "none";
defparam \decoderTest[9]~I .output_power_up = "low";
defparam \decoderTest[9]~I .output_register_mode = "none";
defparam \decoderTest[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \decoderTest[8]~I (
	.datain(\inst20|Mux7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(decoderTest[8]));
// synopsys translate_off
defparam \decoderTest[8]~I .input_async_reset = "none";
defparam \decoderTest[8]~I .input_power_up = "low";
defparam \decoderTest[8]~I .input_register_mode = "none";
defparam \decoderTest[8]~I .input_sync_reset = "none";
defparam \decoderTest[8]~I .oe_async_reset = "none";
defparam \decoderTest[8]~I .oe_power_up = "low";
defparam \decoderTest[8]~I .oe_register_mode = "none";
defparam \decoderTest[8]~I .oe_sync_reset = "none";
defparam \decoderTest[8]~I .operation_mode = "output";
defparam \decoderTest[8]~I .output_async_reset = "none";
defparam \decoderTest[8]~I .output_power_up = "low";
defparam \decoderTest[8]~I .output_register_mode = "none";
defparam \decoderTest[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \decoderTest[7]~I (
	.datain(\inst20|Mux8~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(decoderTest[7]));
// synopsys translate_off
defparam \decoderTest[7]~I .input_async_reset = "none";
defparam \decoderTest[7]~I .input_power_up = "low";
defparam \decoderTest[7]~I .input_register_mode = "none";
defparam \decoderTest[7]~I .input_sync_reset = "none";
defparam \decoderTest[7]~I .oe_async_reset = "none";
defparam \decoderTest[7]~I .oe_power_up = "low";
defparam \decoderTest[7]~I .oe_register_mode = "none";
defparam \decoderTest[7]~I .oe_sync_reset = "none";
defparam \decoderTest[7]~I .operation_mode = "output";
defparam \decoderTest[7]~I .output_async_reset = "none";
defparam \decoderTest[7]~I .output_power_up = "low";
defparam \decoderTest[7]~I .output_register_mode = "none";
defparam \decoderTest[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \decoderTest[6]~I (
	.datain(\inst20|Mux9~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(decoderTest[6]));
// synopsys translate_off
defparam \decoderTest[6]~I .input_async_reset = "none";
defparam \decoderTest[6]~I .input_power_up = "low";
defparam \decoderTest[6]~I .input_register_mode = "none";
defparam \decoderTest[6]~I .input_sync_reset = "none";
defparam \decoderTest[6]~I .oe_async_reset = "none";
defparam \decoderTest[6]~I .oe_power_up = "low";
defparam \decoderTest[6]~I .oe_register_mode = "none";
defparam \decoderTest[6]~I .oe_sync_reset = "none";
defparam \decoderTest[6]~I .operation_mode = "output";
defparam \decoderTest[6]~I .output_async_reset = "none";
defparam \decoderTest[6]~I .output_power_up = "low";
defparam \decoderTest[6]~I .output_register_mode = "none";
defparam \decoderTest[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \decoderTest[5]~I (
	.datain(\inst20|Mux10~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(decoderTest[5]));
// synopsys translate_off
defparam \decoderTest[5]~I .input_async_reset = "none";
defparam \decoderTest[5]~I .input_power_up = "low";
defparam \decoderTest[5]~I .input_register_mode = "none";
defparam \decoderTest[5]~I .input_sync_reset = "none";
defparam \decoderTest[5]~I .oe_async_reset = "none";
defparam \decoderTest[5]~I .oe_power_up = "low";
defparam \decoderTest[5]~I .oe_register_mode = "none";
defparam \decoderTest[5]~I .oe_sync_reset = "none";
defparam \decoderTest[5]~I .operation_mode = "output";
defparam \decoderTest[5]~I .output_async_reset = "none";
defparam \decoderTest[5]~I .output_power_up = "low";
defparam \decoderTest[5]~I .output_register_mode = "none";
defparam \decoderTest[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \decoderTest[4]~I (
	.datain(\inst20|Mux11~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(decoderTest[4]));
// synopsys translate_off
defparam \decoderTest[4]~I .input_async_reset = "none";
defparam \decoderTest[4]~I .input_power_up = "low";
defparam \decoderTest[4]~I .input_register_mode = "none";
defparam \decoderTest[4]~I .input_sync_reset = "none";
defparam \decoderTest[4]~I .oe_async_reset = "none";
defparam \decoderTest[4]~I .oe_power_up = "low";
defparam \decoderTest[4]~I .oe_register_mode = "none";
defparam \decoderTest[4]~I .oe_sync_reset = "none";
defparam \decoderTest[4]~I .operation_mode = "output";
defparam \decoderTest[4]~I .output_async_reset = "none";
defparam \decoderTest[4]~I .output_power_up = "low";
defparam \decoderTest[4]~I .output_register_mode = "none";
defparam \decoderTest[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \decoderTest[3]~I (
	.datain(\inst20|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(decoderTest[3]));
// synopsys translate_off
defparam \decoderTest[3]~I .input_async_reset = "none";
defparam \decoderTest[3]~I .input_power_up = "low";
defparam \decoderTest[3]~I .input_register_mode = "none";
defparam \decoderTest[3]~I .input_sync_reset = "none";
defparam \decoderTest[3]~I .oe_async_reset = "none";
defparam \decoderTest[3]~I .oe_power_up = "low";
defparam \decoderTest[3]~I .oe_register_mode = "none";
defparam \decoderTest[3]~I .oe_sync_reset = "none";
defparam \decoderTest[3]~I .operation_mode = "output";
defparam \decoderTest[3]~I .output_async_reset = "none";
defparam \decoderTest[3]~I .output_power_up = "low";
defparam \decoderTest[3]~I .output_register_mode = "none";
defparam \decoderTest[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \decoderTest[2]~I (
	.datain(\inst20|Mux13~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(decoderTest[2]));
// synopsys translate_off
defparam \decoderTest[2]~I .input_async_reset = "none";
defparam \decoderTest[2]~I .input_power_up = "low";
defparam \decoderTest[2]~I .input_register_mode = "none";
defparam \decoderTest[2]~I .input_sync_reset = "none";
defparam \decoderTest[2]~I .oe_async_reset = "none";
defparam \decoderTest[2]~I .oe_power_up = "low";
defparam \decoderTest[2]~I .oe_register_mode = "none";
defparam \decoderTest[2]~I .oe_sync_reset = "none";
defparam \decoderTest[2]~I .operation_mode = "output";
defparam \decoderTest[2]~I .output_async_reset = "none";
defparam \decoderTest[2]~I .output_power_up = "low";
defparam \decoderTest[2]~I .output_register_mode = "none";
defparam \decoderTest[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \decoderTest[1]~I (
	.datain(\inst20|Mux14~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(decoderTest[1]));
// synopsys translate_off
defparam \decoderTest[1]~I .input_async_reset = "none";
defparam \decoderTest[1]~I .input_power_up = "low";
defparam \decoderTest[1]~I .input_register_mode = "none";
defparam \decoderTest[1]~I .input_sync_reset = "none";
defparam \decoderTest[1]~I .oe_async_reset = "none";
defparam \decoderTest[1]~I .oe_power_up = "low";
defparam \decoderTest[1]~I .oe_register_mode = "none";
defparam \decoderTest[1]~I .oe_sync_reset = "none";
defparam \decoderTest[1]~I .operation_mode = "output";
defparam \decoderTest[1]~I .output_async_reset = "none";
defparam \decoderTest[1]~I .output_power_up = "low";
defparam \decoderTest[1]~I .output_register_mode = "none";
defparam \decoderTest[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \decoderTest[0]~I (
	.datain(\inst20|Mux15~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(decoderTest[0]));
// synopsys translate_off
defparam \decoderTest[0]~I .input_async_reset = "none";
defparam \decoderTest[0]~I .input_power_up = "low";
defparam \decoderTest[0]~I .input_register_mode = "none";
defparam \decoderTest[0]~I .input_sync_reset = "none";
defparam \decoderTest[0]~I .oe_async_reset = "none";
defparam \decoderTest[0]~I .oe_power_up = "low";
defparam \decoderTest[0]~I .oe_register_mode = "none";
defparam \decoderTest[0]~I .oe_sync_reset = "none";
defparam \decoderTest[0]~I .operation_mode = "output";
defparam \decoderTest[0]~I .output_async_reset = "none";
defparam \decoderTest[0]~I .output_power_up = "low";
defparam \decoderTest[0]~I .output_register_mode = "none";
defparam \decoderTest[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmseg1[1]~I (
	.datain(\inst4|fsmTest [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmseg1[1]));
// synopsys translate_off
defparam \fsmseg1[1]~I .input_async_reset = "none";
defparam \fsmseg1[1]~I .input_power_up = "low";
defparam \fsmseg1[1]~I .input_register_mode = "none";
defparam \fsmseg1[1]~I .input_sync_reset = "none";
defparam \fsmseg1[1]~I .oe_async_reset = "none";
defparam \fsmseg1[1]~I .oe_power_up = "low";
defparam \fsmseg1[1]~I .oe_register_mode = "none";
defparam \fsmseg1[1]~I .oe_sync_reset = "none";
defparam \fsmseg1[1]~I .operation_mode = "output";
defparam \fsmseg1[1]~I .output_async_reset = "none";
defparam \fsmseg1[1]~I .output_power_up = "low";
defparam \fsmseg1[1]~I .output_register_mode = "none";
defparam \fsmseg1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmseg1[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmseg1[2]));
// synopsys translate_off
defparam \fsmseg1[2]~I .input_async_reset = "none";
defparam \fsmseg1[2]~I .input_power_up = "low";
defparam \fsmseg1[2]~I .input_register_mode = "none";
defparam \fsmseg1[2]~I .input_sync_reset = "none";
defparam \fsmseg1[2]~I .oe_async_reset = "none";
defparam \fsmseg1[2]~I .oe_power_up = "low";
defparam \fsmseg1[2]~I .oe_register_mode = "none";
defparam \fsmseg1[2]~I .oe_sync_reset = "none";
defparam \fsmseg1[2]~I .operation_mode = "output";
defparam \fsmseg1[2]~I .output_async_reset = "none";
defparam \fsmseg1[2]~I .output_power_up = "low";
defparam \fsmseg1[2]~I .output_register_mode = "none";
defparam \fsmseg1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmseg1[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmseg1[3]));
// synopsys translate_off
defparam \fsmseg1[3]~I .input_async_reset = "none";
defparam \fsmseg1[3]~I .input_power_up = "low";
defparam \fsmseg1[3]~I .input_register_mode = "none";
defparam \fsmseg1[3]~I .input_sync_reset = "none";
defparam \fsmseg1[3]~I .oe_async_reset = "none";
defparam \fsmseg1[3]~I .oe_power_up = "low";
defparam \fsmseg1[3]~I .oe_register_mode = "none";
defparam \fsmseg1[3]~I .oe_sync_reset = "none";
defparam \fsmseg1[3]~I .operation_mode = "output";
defparam \fsmseg1[3]~I .output_async_reset = "none";
defparam \fsmseg1[3]~I .output_power_up = "low";
defparam \fsmseg1[3]~I .output_register_mode = "none";
defparam \fsmseg1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmseg1[4]~I (
	.datain(\inst4|fsmTest [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmseg1[4]));
// synopsys translate_off
defparam \fsmseg1[4]~I .input_async_reset = "none";
defparam \fsmseg1[4]~I .input_power_up = "low";
defparam \fsmseg1[4]~I .input_register_mode = "none";
defparam \fsmseg1[4]~I .input_sync_reset = "none";
defparam \fsmseg1[4]~I .oe_async_reset = "none";
defparam \fsmseg1[4]~I .oe_power_up = "low";
defparam \fsmseg1[4]~I .oe_register_mode = "none";
defparam \fsmseg1[4]~I .oe_sync_reset = "none";
defparam \fsmseg1[4]~I .operation_mode = "output";
defparam \fsmseg1[4]~I .output_async_reset = "none";
defparam \fsmseg1[4]~I .output_power_up = "low";
defparam \fsmseg1[4]~I .output_register_mode = "none";
defparam \fsmseg1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmseg1[5]~I (
	.datain(\inst4|fsmTest [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmseg1[5]));
// synopsys translate_off
defparam \fsmseg1[5]~I .input_async_reset = "none";
defparam \fsmseg1[5]~I .input_power_up = "low";
defparam \fsmseg1[5]~I .input_register_mode = "none";
defparam \fsmseg1[5]~I .input_sync_reset = "none";
defparam \fsmseg1[5]~I .oe_async_reset = "none";
defparam \fsmseg1[5]~I .oe_power_up = "low";
defparam \fsmseg1[5]~I .oe_register_mode = "none";
defparam \fsmseg1[5]~I .oe_sync_reset = "none";
defparam \fsmseg1[5]~I .operation_mode = "output";
defparam \fsmseg1[5]~I .output_async_reset = "none";
defparam \fsmseg1[5]~I .output_power_up = "low";
defparam \fsmseg1[5]~I .output_register_mode = "none";
defparam \fsmseg1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmseg1[6]~I (
	.datain(\inst4|fsmTest [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmseg1[6]));
// synopsys translate_off
defparam \fsmseg1[6]~I .input_async_reset = "none";
defparam \fsmseg1[6]~I .input_power_up = "low";
defparam \fsmseg1[6]~I .input_register_mode = "none";
defparam \fsmseg1[6]~I .input_sync_reset = "none";
defparam \fsmseg1[6]~I .oe_async_reset = "none";
defparam \fsmseg1[6]~I .oe_power_up = "low";
defparam \fsmseg1[6]~I .oe_register_mode = "none";
defparam \fsmseg1[6]~I .oe_sync_reset = "none";
defparam \fsmseg1[6]~I .operation_mode = "output";
defparam \fsmseg1[6]~I .output_async_reset = "none";
defparam \fsmseg1[6]~I .output_power_up = "low";
defparam \fsmseg1[6]~I .output_register_mode = "none";
defparam \fsmseg1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmseg1[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmseg1[7]));
// synopsys translate_off
defparam \fsmseg1[7]~I .input_async_reset = "none";
defparam \fsmseg1[7]~I .input_power_up = "low";
defparam \fsmseg1[7]~I .input_register_mode = "none";
defparam \fsmseg1[7]~I .input_sync_reset = "none";
defparam \fsmseg1[7]~I .oe_async_reset = "none";
defparam \fsmseg1[7]~I .oe_power_up = "low";
defparam \fsmseg1[7]~I .oe_register_mode = "none";
defparam \fsmseg1[7]~I .oe_sync_reset = "none";
defparam \fsmseg1[7]~I .operation_mode = "output";
defparam \fsmseg1[7]~I .output_async_reset = "none";
defparam \fsmseg1[7]~I .output_power_up = "low";
defparam \fsmseg1[7]~I .output_register_mode = "none";
defparam \fsmseg1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmSeg2[1]~I (
	.datain(\inst4|fsmTestTwo[0]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmSeg2[1]));
// synopsys translate_off
defparam \fsmSeg2[1]~I .input_async_reset = "none";
defparam \fsmSeg2[1]~I .input_power_up = "low";
defparam \fsmSeg2[1]~I .input_register_mode = "none";
defparam \fsmSeg2[1]~I .input_sync_reset = "none";
defparam \fsmSeg2[1]~I .oe_async_reset = "none";
defparam \fsmSeg2[1]~I .oe_power_up = "low";
defparam \fsmSeg2[1]~I .oe_register_mode = "none";
defparam \fsmSeg2[1]~I .oe_sync_reset = "none";
defparam \fsmSeg2[1]~I .operation_mode = "output";
defparam \fsmSeg2[1]~I .output_async_reset = "none";
defparam \fsmSeg2[1]~I .output_power_up = "low";
defparam \fsmSeg2[1]~I .output_register_mode = "none";
defparam \fsmSeg2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmSeg2[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmSeg2[2]));
// synopsys translate_off
defparam \fsmSeg2[2]~I .input_async_reset = "none";
defparam \fsmSeg2[2]~I .input_power_up = "low";
defparam \fsmSeg2[2]~I .input_register_mode = "none";
defparam \fsmSeg2[2]~I .input_sync_reset = "none";
defparam \fsmSeg2[2]~I .oe_async_reset = "none";
defparam \fsmSeg2[2]~I .oe_power_up = "low";
defparam \fsmSeg2[2]~I .oe_register_mode = "none";
defparam \fsmSeg2[2]~I .oe_sync_reset = "none";
defparam \fsmSeg2[2]~I .operation_mode = "output";
defparam \fsmSeg2[2]~I .output_async_reset = "none";
defparam \fsmSeg2[2]~I .output_power_up = "low";
defparam \fsmSeg2[2]~I .output_register_mode = "none";
defparam \fsmSeg2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmSeg2[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmSeg2[3]));
// synopsys translate_off
defparam \fsmSeg2[3]~I .input_async_reset = "none";
defparam \fsmSeg2[3]~I .input_power_up = "low";
defparam \fsmSeg2[3]~I .input_register_mode = "none";
defparam \fsmSeg2[3]~I .input_sync_reset = "none";
defparam \fsmSeg2[3]~I .oe_async_reset = "none";
defparam \fsmSeg2[3]~I .oe_power_up = "low";
defparam \fsmSeg2[3]~I .oe_register_mode = "none";
defparam \fsmSeg2[3]~I .oe_sync_reset = "none";
defparam \fsmSeg2[3]~I .operation_mode = "output";
defparam \fsmSeg2[3]~I .output_async_reset = "none";
defparam \fsmSeg2[3]~I .output_power_up = "low";
defparam \fsmSeg2[3]~I .output_register_mode = "none";
defparam \fsmSeg2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmSeg2[4]~I (
	.datain(\inst4|fsmTestTwo[0]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmSeg2[4]));
// synopsys translate_off
defparam \fsmSeg2[4]~I .input_async_reset = "none";
defparam \fsmSeg2[4]~I .input_power_up = "low";
defparam \fsmSeg2[4]~I .input_register_mode = "none";
defparam \fsmSeg2[4]~I .input_sync_reset = "none";
defparam \fsmSeg2[4]~I .oe_async_reset = "none";
defparam \fsmSeg2[4]~I .oe_power_up = "low";
defparam \fsmSeg2[4]~I .oe_register_mode = "none";
defparam \fsmSeg2[4]~I .oe_sync_reset = "none";
defparam \fsmSeg2[4]~I .operation_mode = "output";
defparam \fsmSeg2[4]~I .output_async_reset = "none";
defparam \fsmSeg2[4]~I .output_power_up = "low";
defparam \fsmSeg2[4]~I .output_register_mode = "none";
defparam \fsmSeg2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmSeg2[5]~I (
	.datain(\inst4|fsmTestTwo[0]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmSeg2[5]));
// synopsys translate_off
defparam \fsmSeg2[5]~I .input_async_reset = "none";
defparam \fsmSeg2[5]~I .input_power_up = "low";
defparam \fsmSeg2[5]~I .input_register_mode = "none";
defparam \fsmSeg2[5]~I .input_sync_reset = "none";
defparam \fsmSeg2[5]~I .oe_async_reset = "none";
defparam \fsmSeg2[5]~I .oe_power_up = "low";
defparam \fsmSeg2[5]~I .oe_register_mode = "none";
defparam \fsmSeg2[5]~I .oe_sync_reset = "none";
defparam \fsmSeg2[5]~I .operation_mode = "output";
defparam \fsmSeg2[5]~I .output_async_reset = "none";
defparam \fsmSeg2[5]~I .output_power_up = "low";
defparam \fsmSeg2[5]~I .output_register_mode = "none";
defparam \fsmSeg2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmSeg2[6]~I (
	.datain(\inst4|fsmTestTwo[0]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmSeg2[6]));
// synopsys translate_off
defparam \fsmSeg2[6]~I .input_async_reset = "none";
defparam \fsmSeg2[6]~I .input_power_up = "low";
defparam \fsmSeg2[6]~I .input_register_mode = "none";
defparam \fsmSeg2[6]~I .input_sync_reset = "none";
defparam \fsmSeg2[6]~I .oe_async_reset = "none";
defparam \fsmSeg2[6]~I .oe_power_up = "low";
defparam \fsmSeg2[6]~I .oe_register_mode = "none";
defparam \fsmSeg2[6]~I .oe_sync_reset = "none";
defparam \fsmSeg2[6]~I .operation_mode = "output";
defparam \fsmSeg2[6]~I .output_async_reset = "none";
defparam \fsmSeg2[6]~I .output_power_up = "low";
defparam \fsmSeg2[6]~I .output_register_mode = "none";
defparam \fsmSeg2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmSeg2[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmSeg2[7]));
// synopsys translate_off
defparam \fsmSeg2[7]~I .input_async_reset = "none";
defparam \fsmSeg2[7]~I .input_power_up = "low";
defparam \fsmSeg2[7]~I .input_register_mode = "none";
defparam \fsmSeg2[7]~I .input_sync_reset = "none";
defparam \fsmSeg2[7]~I .oe_async_reset = "none";
defparam \fsmSeg2[7]~I .oe_power_up = "low";
defparam \fsmSeg2[7]~I .oe_register_mode = "none";
defparam \fsmSeg2[7]~I .oe_sync_reset = "none";
defparam \fsmSeg2[7]~I .operation_mode = "output";
defparam \fsmSeg2[7]~I .output_async_reset = "none";
defparam \fsmSeg2[7]~I .output_power_up = "low";
defparam \fsmSeg2[7]~I .output_register_mode = "none";
defparam \fsmSeg2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTest[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTest[3]));
// synopsys translate_off
defparam \fsmTest[3]~I .input_async_reset = "none";
defparam \fsmTest[3]~I .input_power_up = "low";
defparam \fsmTest[3]~I .input_register_mode = "none";
defparam \fsmTest[3]~I .input_sync_reset = "none";
defparam \fsmTest[3]~I .oe_async_reset = "none";
defparam \fsmTest[3]~I .oe_power_up = "low";
defparam \fsmTest[3]~I .oe_register_mode = "none";
defparam \fsmTest[3]~I .oe_sync_reset = "none";
defparam \fsmTest[3]~I .operation_mode = "output";
defparam \fsmTest[3]~I .output_async_reset = "none";
defparam \fsmTest[3]~I .output_power_up = "low";
defparam \fsmTest[3]~I .output_register_mode = "none";
defparam \fsmTest[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTest[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTest[2]));
// synopsys translate_off
defparam \fsmTest[2]~I .input_async_reset = "none";
defparam \fsmTest[2]~I .input_power_up = "low";
defparam \fsmTest[2]~I .input_register_mode = "none";
defparam \fsmTest[2]~I .input_sync_reset = "none";
defparam \fsmTest[2]~I .oe_async_reset = "none";
defparam \fsmTest[2]~I .oe_power_up = "low";
defparam \fsmTest[2]~I .oe_register_mode = "none";
defparam \fsmTest[2]~I .oe_sync_reset = "none";
defparam \fsmTest[2]~I .operation_mode = "output";
defparam \fsmTest[2]~I .output_async_reset = "none";
defparam \fsmTest[2]~I .output_power_up = "low";
defparam \fsmTest[2]~I .output_register_mode = "none";
defparam \fsmTest[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTest[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTest[1]));
// synopsys translate_off
defparam \fsmTest[1]~I .input_async_reset = "none";
defparam \fsmTest[1]~I .input_power_up = "low";
defparam \fsmTest[1]~I .input_register_mode = "none";
defparam \fsmTest[1]~I .input_sync_reset = "none";
defparam \fsmTest[1]~I .oe_async_reset = "none";
defparam \fsmTest[1]~I .oe_power_up = "low";
defparam \fsmTest[1]~I .oe_register_mode = "none";
defparam \fsmTest[1]~I .oe_sync_reset = "none";
defparam \fsmTest[1]~I .operation_mode = "output";
defparam \fsmTest[1]~I .output_async_reset = "none";
defparam \fsmTest[1]~I .output_power_up = "low";
defparam \fsmTest[1]~I .output_register_mode = "none";
defparam \fsmTest[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTest[0]~I (
	.datain(\inst4|fsmTest [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTest[0]));
// synopsys translate_off
defparam \fsmTest[0]~I .input_async_reset = "none";
defparam \fsmTest[0]~I .input_power_up = "low";
defparam \fsmTest[0]~I .input_register_mode = "none";
defparam \fsmTest[0]~I .input_sync_reset = "none";
defparam \fsmTest[0]~I .oe_async_reset = "none";
defparam \fsmTest[0]~I .oe_power_up = "low";
defparam \fsmTest[0]~I .oe_register_mode = "none";
defparam \fsmTest[0]~I .oe_sync_reset = "none";
defparam \fsmTest[0]~I .operation_mode = "output";
defparam \fsmTest[0]~I .output_async_reset = "none";
defparam \fsmTest[0]~I .output_power_up = "low";
defparam \fsmTest[0]~I .output_register_mode = "none";
defparam \fsmTest[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTest14[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTest14[1]));
// synopsys translate_off
defparam \fsmTest14[1]~I .input_async_reset = "none";
defparam \fsmTest14[1]~I .input_power_up = "low";
defparam \fsmTest14[1]~I .input_register_mode = "none";
defparam \fsmTest14[1]~I .input_sync_reset = "none";
defparam \fsmTest14[1]~I .oe_async_reset = "none";
defparam \fsmTest14[1]~I .oe_power_up = "low";
defparam \fsmTest14[1]~I .oe_register_mode = "none";
defparam \fsmTest14[1]~I .oe_sync_reset = "none";
defparam \fsmTest14[1]~I .operation_mode = "output";
defparam \fsmTest14[1]~I .output_async_reset = "none";
defparam \fsmTest14[1]~I .output_power_up = "low";
defparam \fsmTest14[1]~I .output_register_mode = "none";
defparam \fsmTest14[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTest14[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTest14[2]));
// synopsys translate_off
defparam \fsmTest14[2]~I .input_async_reset = "none";
defparam \fsmTest14[2]~I .input_power_up = "low";
defparam \fsmTest14[2]~I .input_register_mode = "none";
defparam \fsmTest14[2]~I .input_sync_reset = "none";
defparam \fsmTest14[2]~I .oe_async_reset = "none";
defparam \fsmTest14[2]~I .oe_power_up = "low";
defparam \fsmTest14[2]~I .oe_register_mode = "none";
defparam \fsmTest14[2]~I .oe_sync_reset = "none";
defparam \fsmTest14[2]~I .operation_mode = "output";
defparam \fsmTest14[2]~I .output_async_reset = "none";
defparam \fsmTest14[2]~I .output_power_up = "low";
defparam \fsmTest14[2]~I .output_register_mode = "none";
defparam \fsmTest14[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTest14[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTest14[3]));
// synopsys translate_off
defparam \fsmTest14[3]~I .input_async_reset = "none";
defparam \fsmTest14[3]~I .input_power_up = "low";
defparam \fsmTest14[3]~I .input_register_mode = "none";
defparam \fsmTest14[3]~I .input_sync_reset = "none";
defparam \fsmTest14[3]~I .oe_async_reset = "none";
defparam \fsmTest14[3]~I .oe_power_up = "low";
defparam \fsmTest14[3]~I .oe_register_mode = "none";
defparam \fsmTest14[3]~I .oe_sync_reset = "none";
defparam \fsmTest14[3]~I .operation_mode = "output";
defparam \fsmTest14[3]~I .output_async_reset = "none";
defparam \fsmTest14[3]~I .output_power_up = "low";
defparam \fsmTest14[3]~I .output_register_mode = "none";
defparam \fsmTest14[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTest14[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTest14[4]));
// synopsys translate_off
defparam \fsmTest14[4]~I .input_async_reset = "none";
defparam \fsmTest14[4]~I .input_power_up = "low";
defparam \fsmTest14[4]~I .input_register_mode = "none";
defparam \fsmTest14[4]~I .input_sync_reset = "none";
defparam \fsmTest14[4]~I .oe_async_reset = "none";
defparam \fsmTest14[4]~I .oe_power_up = "low";
defparam \fsmTest14[4]~I .oe_register_mode = "none";
defparam \fsmTest14[4]~I .oe_sync_reset = "none";
defparam \fsmTest14[4]~I .operation_mode = "output";
defparam \fsmTest14[4]~I .output_async_reset = "none";
defparam \fsmTest14[4]~I .output_power_up = "low";
defparam \fsmTest14[4]~I .output_register_mode = "none";
defparam \fsmTest14[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTest14[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTest14[5]));
// synopsys translate_off
defparam \fsmTest14[5]~I .input_async_reset = "none";
defparam \fsmTest14[5]~I .input_power_up = "low";
defparam \fsmTest14[5]~I .input_register_mode = "none";
defparam \fsmTest14[5]~I .input_sync_reset = "none";
defparam \fsmTest14[5]~I .oe_async_reset = "none";
defparam \fsmTest14[5]~I .oe_power_up = "low";
defparam \fsmTest14[5]~I .oe_register_mode = "none";
defparam \fsmTest14[5]~I .oe_sync_reset = "none";
defparam \fsmTest14[5]~I .operation_mode = "output";
defparam \fsmTest14[5]~I .output_async_reset = "none";
defparam \fsmTest14[5]~I .output_power_up = "low";
defparam \fsmTest14[5]~I .output_register_mode = "none";
defparam \fsmTest14[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTest14[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTest14[6]));
// synopsys translate_off
defparam \fsmTest14[6]~I .input_async_reset = "none";
defparam \fsmTest14[6]~I .input_power_up = "low";
defparam \fsmTest14[6]~I .input_register_mode = "none";
defparam \fsmTest14[6]~I .input_sync_reset = "none";
defparam \fsmTest14[6]~I .oe_async_reset = "none";
defparam \fsmTest14[6]~I .oe_power_up = "low";
defparam \fsmTest14[6]~I .oe_register_mode = "none";
defparam \fsmTest14[6]~I .oe_sync_reset = "none";
defparam \fsmTest14[6]~I .operation_mode = "output";
defparam \fsmTest14[6]~I .output_async_reset = "none";
defparam \fsmTest14[6]~I .output_power_up = "low";
defparam \fsmTest14[6]~I .output_register_mode = "none";
defparam \fsmTest14[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTest14[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTest14[7]));
// synopsys translate_off
defparam \fsmTest14[7]~I .input_async_reset = "none";
defparam \fsmTest14[7]~I .input_power_up = "low";
defparam \fsmTest14[7]~I .input_register_mode = "none";
defparam \fsmTest14[7]~I .input_sync_reset = "none";
defparam \fsmTest14[7]~I .oe_async_reset = "none";
defparam \fsmTest14[7]~I .oe_power_up = "low";
defparam \fsmTest14[7]~I .oe_register_mode = "none";
defparam \fsmTest14[7]~I .oe_sync_reset = "none";
defparam \fsmTest14[7]~I .operation_mode = "output";
defparam \fsmTest14[7]~I .output_async_reset = "none";
defparam \fsmTest14[7]~I .output_power_up = "low";
defparam \fsmTest14[7]~I .output_register_mode = "none";
defparam \fsmTest14[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTest16[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTest16[1]));
// synopsys translate_off
defparam \fsmTest16[1]~I .input_async_reset = "none";
defparam \fsmTest16[1]~I .input_power_up = "low";
defparam \fsmTest16[1]~I .input_register_mode = "none";
defparam \fsmTest16[1]~I .input_sync_reset = "none";
defparam \fsmTest16[1]~I .oe_async_reset = "none";
defparam \fsmTest16[1]~I .oe_power_up = "low";
defparam \fsmTest16[1]~I .oe_register_mode = "none";
defparam \fsmTest16[1]~I .oe_sync_reset = "none";
defparam \fsmTest16[1]~I .operation_mode = "output";
defparam \fsmTest16[1]~I .output_async_reset = "none";
defparam \fsmTest16[1]~I .output_power_up = "low";
defparam \fsmTest16[1]~I .output_register_mode = "none";
defparam \fsmTest16[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTest16[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTest16[2]));
// synopsys translate_off
defparam \fsmTest16[2]~I .input_async_reset = "none";
defparam \fsmTest16[2]~I .input_power_up = "low";
defparam \fsmTest16[2]~I .input_register_mode = "none";
defparam \fsmTest16[2]~I .input_sync_reset = "none";
defparam \fsmTest16[2]~I .oe_async_reset = "none";
defparam \fsmTest16[2]~I .oe_power_up = "low";
defparam \fsmTest16[2]~I .oe_register_mode = "none";
defparam \fsmTest16[2]~I .oe_sync_reset = "none";
defparam \fsmTest16[2]~I .operation_mode = "output";
defparam \fsmTest16[2]~I .output_async_reset = "none";
defparam \fsmTest16[2]~I .output_power_up = "low";
defparam \fsmTest16[2]~I .output_register_mode = "none";
defparam \fsmTest16[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTest16[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTest16[3]));
// synopsys translate_off
defparam \fsmTest16[3]~I .input_async_reset = "none";
defparam \fsmTest16[3]~I .input_power_up = "low";
defparam \fsmTest16[3]~I .input_register_mode = "none";
defparam \fsmTest16[3]~I .input_sync_reset = "none";
defparam \fsmTest16[3]~I .oe_async_reset = "none";
defparam \fsmTest16[3]~I .oe_power_up = "low";
defparam \fsmTest16[3]~I .oe_register_mode = "none";
defparam \fsmTest16[3]~I .oe_sync_reset = "none";
defparam \fsmTest16[3]~I .operation_mode = "output";
defparam \fsmTest16[3]~I .output_async_reset = "none";
defparam \fsmTest16[3]~I .output_power_up = "low";
defparam \fsmTest16[3]~I .output_register_mode = "none";
defparam \fsmTest16[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTest16[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTest16[4]));
// synopsys translate_off
defparam \fsmTest16[4]~I .input_async_reset = "none";
defparam \fsmTest16[4]~I .input_power_up = "low";
defparam \fsmTest16[4]~I .input_register_mode = "none";
defparam \fsmTest16[4]~I .input_sync_reset = "none";
defparam \fsmTest16[4]~I .oe_async_reset = "none";
defparam \fsmTest16[4]~I .oe_power_up = "low";
defparam \fsmTest16[4]~I .oe_register_mode = "none";
defparam \fsmTest16[4]~I .oe_sync_reset = "none";
defparam \fsmTest16[4]~I .operation_mode = "output";
defparam \fsmTest16[4]~I .output_async_reset = "none";
defparam \fsmTest16[4]~I .output_power_up = "low";
defparam \fsmTest16[4]~I .output_register_mode = "none";
defparam \fsmTest16[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTest16[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTest16[5]));
// synopsys translate_off
defparam \fsmTest16[5]~I .input_async_reset = "none";
defparam \fsmTest16[5]~I .input_power_up = "low";
defparam \fsmTest16[5]~I .input_register_mode = "none";
defparam \fsmTest16[5]~I .input_sync_reset = "none";
defparam \fsmTest16[5]~I .oe_async_reset = "none";
defparam \fsmTest16[5]~I .oe_power_up = "low";
defparam \fsmTest16[5]~I .oe_register_mode = "none";
defparam \fsmTest16[5]~I .oe_sync_reset = "none";
defparam \fsmTest16[5]~I .operation_mode = "output";
defparam \fsmTest16[5]~I .output_async_reset = "none";
defparam \fsmTest16[5]~I .output_power_up = "low";
defparam \fsmTest16[5]~I .output_register_mode = "none";
defparam \fsmTest16[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTest16[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTest16[6]));
// synopsys translate_off
defparam \fsmTest16[6]~I .input_async_reset = "none";
defparam \fsmTest16[6]~I .input_power_up = "low";
defparam \fsmTest16[6]~I .input_register_mode = "none";
defparam \fsmTest16[6]~I .input_sync_reset = "none";
defparam \fsmTest16[6]~I .oe_async_reset = "none";
defparam \fsmTest16[6]~I .oe_power_up = "low";
defparam \fsmTest16[6]~I .oe_register_mode = "none";
defparam \fsmTest16[6]~I .oe_sync_reset = "none";
defparam \fsmTest16[6]~I .operation_mode = "output";
defparam \fsmTest16[6]~I .output_async_reset = "none";
defparam \fsmTest16[6]~I .output_power_up = "low";
defparam \fsmTest16[6]~I .output_register_mode = "none";
defparam \fsmTest16[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTest16[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTest16[7]));
// synopsys translate_off
defparam \fsmTest16[7]~I .input_async_reset = "none";
defparam \fsmTest16[7]~I .input_power_up = "low";
defparam \fsmTest16[7]~I .input_register_mode = "none";
defparam \fsmTest16[7]~I .input_sync_reset = "none";
defparam \fsmTest16[7]~I .oe_async_reset = "none";
defparam \fsmTest16[7]~I .oe_power_up = "low";
defparam \fsmTest16[7]~I .oe_register_mode = "none";
defparam \fsmTest16[7]~I .oe_sync_reset = "none";
defparam \fsmTest16[7]~I .operation_mode = "output";
defparam \fsmTest16[7]~I .output_async_reset = "none";
defparam \fsmTest16[7]~I .output_power_up = "low";
defparam \fsmTest16[7]~I .output_register_mode = "none";
defparam \fsmTest16[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTestTwo[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTestTwo[3]));
// synopsys translate_off
defparam \fsmTestTwo[3]~I .input_async_reset = "none";
defparam \fsmTestTwo[3]~I .input_power_up = "low";
defparam \fsmTestTwo[3]~I .input_register_mode = "none";
defparam \fsmTestTwo[3]~I .input_sync_reset = "none";
defparam \fsmTestTwo[3]~I .oe_async_reset = "none";
defparam \fsmTestTwo[3]~I .oe_power_up = "low";
defparam \fsmTestTwo[3]~I .oe_register_mode = "none";
defparam \fsmTestTwo[3]~I .oe_sync_reset = "none";
defparam \fsmTestTwo[3]~I .operation_mode = "output";
defparam \fsmTestTwo[3]~I .output_async_reset = "none";
defparam \fsmTestTwo[3]~I .output_power_up = "low";
defparam \fsmTestTwo[3]~I .output_register_mode = "none";
defparam \fsmTestTwo[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTestTwo[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTestTwo[2]));
// synopsys translate_off
defparam \fsmTestTwo[2]~I .input_async_reset = "none";
defparam \fsmTestTwo[2]~I .input_power_up = "low";
defparam \fsmTestTwo[2]~I .input_register_mode = "none";
defparam \fsmTestTwo[2]~I .input_sync_reset = "none";
defparam \fsmTestTwo[2]~I .oe_async_reset = "none";
defparam \fsmTestTwo[2]~I .oe_power_up = "low";
defparam \fsmTestTwo[2]~I .oe_register_mode = "none";
defparam \fsmTestTwo[2]~I .oe_sync_reset = "none";
defparam \fsmTestTwo[2]~I .operation_mode = "output";
defparam \fsmTestTwo[2]~I .output_async_reset = "none";
defparam \fsmTestTwo[2]~I .output_power_up = "low";
defparam \fsmTestTwo[2]~I .output_register_mode = "none";
defparam \fsmTestTwo[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTestTwo[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTestTwo[1]));
// synopsys translate_off
defparam \fsmTestTwo[1]~I .input_async_reset = "none";
defparam \fsmTestTwo[1]~I .input_power_up = "low";
defparam \fsmTestTwo[1]~I .input_register_mode = "none";
defparam \fsmTestTwo[1]~I .input_sync_reset = "none";
defparam \fsmTestTwo[1]~I .oe_async_reset = "none";
defparam \fsmTestTwo[1]~I .oe_power_up = "low";
defparam \fsmTestTwo[1]~I .oe_register_mode = "none";
defparam \fsmTestTwo[1]~I .oe_sync_reset = "none";
defparam \fsmTestTwo[1]~I .operation_mode = "output";
defparam \fsmTestTwo[1]~I .output_async_reset = "none";
defparam \fsmTestTwo[1]~I .output_power_up = "low";
defparam \fsmTestTwo[1]~I .output_register_mode = "none";
defparam \fsmTestTwo[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \fsmTestTwo[0]~I (
	.datain(\inst4|fsmTestTwo[0]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fsmTestTwo[0]));
// synopsys translate_off
defparam \fsmTestTwo[0]~I .input_async_reset = "none";
defparam \fsmTestTwo[0]~I .input_power_up = "low";
defparam \fsmTestTwo[0]~I .input_register_mode = "none";
defparam \fsmTestTwo[0]~I .input_sync_reset = "none";
defparam \fsmTestTwo[0]~I .oe_async_reset = "none";
defparam \fsmTestTwo[0]~I .oe_power_up = "low";
defparam \fsmTestTwo[0]~I .oe_register_mode = "none";
defparam \fsmTestTwo[0]~I .oe_sync_reset = "none";
defparam \fsmTestTwo[0]~I .operation_mode = "output";
defparam \fsmTestTwo[0]~I .output_async_reset = "none";
defparam \fsmTestTwo[0]~I .output_power_up = "low";
defparam \fsmTestTwo[0]~I .output_register_mode = "none";
defparam \fsmTestTwo[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \nosseg1~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nosseg1));
// synopsys translate_off
defparam \nosseg1~I .input_async_reset = "none";
defparam \nosseg1~I .input_power_up = "low";
defparam \nosseg1~I .input_register_mode = "none";
defparam \nosseg1~I .input_sync_reset = "none";
defparam \nosseg1~I .oe_async_reset = "none";
defparam \nosseg1~I .oe_power_up = "low";
defparam \nosseg1~I .oe_register_mode = "none";
defparam \nosseg1~I .oe_sync_reset = "none";
defparam \nosseg1~I .operation_mode = "output";
defparam \nosseg1~I .output_async_reset = "none";
defparam \nosseg1~I .output_power_up = "low";
defparam \nosseg1~I .output_register_mode = "none";
defparam \nosseg1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \nosseg2~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nosseg2));
// synopsys translate_off
defparam \nosseg2~I .input_async_reset = "none";
defparam \nosseg2~I .input_power_up = "low";
defparam \nosseg2~I .input_register_mode = "none";
defparam \nosseg2~I .input_sync_reset = "none";
defparam \nosseg2~I .oe_async_reset = "none";
defparam \nosseg2~I .oe_power_up = "low";
defparam \nosseg2~I .oe_register_mode = "none";
defparam \nosseg2~I .oe_sync_reset = "none";
defparam \nosseg2~I .operation_mode = "output";
defparam \nosseg2~I .output_async_reset = "none";
defparam \nosseg2~I .output_power_up = "low";
defparam \nosseg2~I .output_register_mode = "none";
defparam \nosseg2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \nosseg3~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nosseg3));
// synopsys translate_off
defparam \nosseg3~I .input_async_reset = "none";
defparam \nosseg3~I .input_power_up = "low";
defparam \nosseg3~I .input_register_mode = "none";
defparam \nosseg3~I .input_sync_reset = "none";
defparam \nosseg3~I .oe_async_reset = "none";
defparam \nosseg3~I .oe_power_up = "low";
defparam \nosseg3~I .oe_register_mode = "none";
defparam \nosseg3~I .oe_sync_reset = "none";
defparam \nosseg3~I .operation_mode = "output";
defparam \nosseg3~I .output_async_reset = "none";
defparam \nosseg3~I .output_power_up = "low";
defparam \nosseg3~I .output_register_mode = "none";
defparam \nosseg3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \nosseg4~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nosseg4));
// synopsys translate_off
defparam \nosseg4~I .input_async_reset = "none";
defparam \nosseg4~I .input_power_up = "low";
defparam \nosseg4~I .input_register_mode = "none";
defparam \nosseg4~I .input_sync_reset = "none";
defparam \nosseg4~I .oe_async_reset = "none";
defparam \nosseg4~I .oe_power_up = "low";
defparam \nosseg4~I .oe_register_mode = "none";
defparam \nosseg4~I .oe_sync_reset = "none";
defparam \nosseg4~I .operation_mode = "output";
defparam \nosseg4~I .output_async_reset = "none";
defparam \nosseg4~I .output_power_up = "low";
defparam \nosseg4~I .output_register_mode = "none";
defparam \nosseg4~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \nosseg5~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nosseg5));
// synopsys translate_off
defparam \nosseg5~I .input_async_reset = "none";
defparam \nosseg5~I .input_power_up = "low";
defparam \nosseg5~I .input_register_mode = "none";
defparam \nosseg5~I .input_sync_reset = "none";
defparam \nosseg5~I .oe_async_reset = "none";
defparam \nosseg5~I .oe_power_up = "low";
defparam \nosseg5~I .oe_register_mode = "none";
defparam \nosseg5~I .oe_sync_reset = "none";
defparam \nosseg5~I .operation_mode = "output";
defparam \nosseg5~I .output_async_reset = "none";
defparam \nosseg5~I .output_power_up = "low";
defparam \nosseg5~I .output_register_mode = "none";
defparam \nosseg5~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \nosseg6~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nosseg6));
// synopsys translate_off
defparam \nosseg6~I .input_async_reset = "none";
defparam \nosseg6~I .input_power_up = "low";
defparam \nosseg6~I .input_register_mode = "none";
defparam \nosseg6~I .input_sync_reset = "none";
defparam \nosseg6~I .oe_async_reset = "none";
defparam \nosseg6~I .oe_power_up = "low";
defparam \nosseg6~I .oe_register_mode = "none";
defparam \nosseg6~I .oe_sync_reset = "none";
defparam \nosseg6~I .operation_mode = "output";
defparam \nosseg6~I .output_async_reset = "none";
defparam \nosseg6~I .output_power_up = "low";
defparam \nosseg6~I .output_register_mode = "none";
defparam \nosseg6~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \nosseg7~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nosseg7));
// synopsys translate_off
defparam \nosseg7~I .input_async_reset = "none";
defparam \nosseg7~I .input_power_up = "low";
defparam \nosseg7~I .input_register_mode = "none";
defparam \nosseg7~I .input_sync_reset = "none";
defparam \nosseg7~I .oe_async_reset = "none";
defparam \nosseg7~I .oe_power_up = "low";
defparam \nosseg7~I .oe_register_mode = "none";
defparam \nosseg7~I .oe_sync_reset = "none";
defparam \nosseg7~I .operation_mode = "output";
defparam \nosseg7~I .output_async_reset = "none";
defparam \nosseg7~I .output_power_up = "low";
defparam \nosseg7~I .output_register_mode = "none";
defparam \nosseg7~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \nosseg41~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nosseg41));
// synopsys translate_off
defparam \nosseg41~I .input_async_reset = "none";
defparam \nosseg41~I .input_power_up = "low";
defparam \nosseg41~I .input_register_mode = "none";
defparam \nosseg41~I .input_sync_reset = "none";
defparam \nosseg41~I .oe_async_reset = "none";
defparam \nosseg41~I .oe_power_up = "low";
defparam \nosseg41~I .oe_register_mode = "none";
defparam \nosseg41~I .oe_sync_reset = "none";
defparam \nosseg41~I .operation_mode = "output";
defparam \nosseg41~I .output_async_reset = "none";
defparam \nosseg41~I .output_power_up = "low";
defparam \nosseg41~I .output_register_mode = "none";
defparam \nosseg41~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \nosseg42~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nosseg42));
// synopsys translate_off
defparam \nosseg42~I .input_async_reset = "none";
defparam \nosseg42~I .input_power_up = "low";
defparam \nosseg42~I .input_register_mode = "none";
defparam \nosseg42~I .input_sync_reset = "none";
defparam \nosseg42~I .oe_async_reset = "none";
defparam \nosseg42~I .oe_power_up = "low";
defparam \nosseg42~I .oe_register_mode = "none";
defparam \nosseg42~I .oe_sync_reset = "none";
defparam \nosseg42~I .operation_mode = "output";
defparam \nosseg42~I .output_async_reset = "none";
defparam \nosseg42~I .output_power_up = "low";
defparam \nosseg42~I .output_register_mode = "none";
defparam \nosseg42~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \nosseg43~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nosseg43));
// synopsys translate_off
defparam \nosseg43~I .input_async_reset = "none";
defparam \nosseg43~I .input_power_up = "low";
defparam \nosseg43~I .input_register_mode = "none";
defparam \nosseg43~I .input_sync_reset = "none";
defparam \nosseg43~I .oe_async_reset = "none";
defparam \nosseg43~I .oe_power_up = "low";
defparam \nosseg43~I .oe_register_mode = "none";
defparam \nosseg43~I .oe_sync_reset = "none";
defparam \nosseg43~I .operation_mode = "output";
defparam \nosseg43~I .output_async_reset = "none";
defparam \nosseg43~I .output_power_up = "low";
defparam \nosseg43~I .output_register_mode = "none";
defparam \nosseg43~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \nosseg44~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nosseg44));
// synopsys translate_off
defparam \nosseg44~I .input_async_reset = "none";
defparam \nosseg44~I .input_power_up = "low";
defparam \nosseg44~I .input_register_mode = "none";
defparam \nosseg44~I .input_sync_reset = "none";
defparam \nosseg44~I .oe_async_reset = "none";
defparam \nosseg44~I .oe_power_up = "low";
defparam \nosseg44~I .oe_register_mode = "none";
defparam \nosseg44~I .oe_sync_reset = "none";
defparam \nosseg44~I .operation_mode = "output";
defparam \nosseg44~I .output_async_reset = "none";
defparam \nosseg44~I .output_power_up = "low";
defparam \nosseg44~I .output_register_mode = "none";
defparam \nosseg44~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \nosseg45~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nosseg45));
// synopsys translate_off
defparam \nosseg45~I .input_async_reset = "none";
defparam \nosseg45~I .input_power_up = "low";
defparam \nosseg45~I .input_register_mode = "none";
defparam \nosseg45~I .input_sync_reset = "none";
defparam \nosseg45~I .oe_async_reset = "none";
defparam \nosseg45~I .oe_power_up = "low";
defparam \nosseg45~I .oe_register_mode = "none";
defparam \nosseg45~I .oe_sync_reset = "none";
defparam \nosseg45~I .operation_mode = "output";
defparam \nosseg45~I .output_async_reset = "none";
defparam \nosseg45~I .output_power_up = "low";
defparam \nosseg45~I .output_register_mode = "none";
defparam \nosseg45~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \nosseg46~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nosseg46));
// synopsys translate_off
defparam \nosseg46~I .input_async_reset = "none";
defparam \nosseg46~I .input_power_up = "low";
defparam \nosseg46~I .input_register_mode = "none";
defparam \nosseg46~I .input_sync_reset = "none";
defparam \nosseg46~I .oe_async_reset = "none";
defparam \nosseg46~I .oe_power_up = "low";
defparam \nosseg46~I .oe_register_mode = "none";
defparam \nosseg46~I .oe_sync_reset = "none";
defparam \nosseg46~I .operation_mode = "output";
defparam \nosseg46~I .output_async_reset = "none";
defparam \nosseg46~I .output_power_up = "low";
defparam \nosseg46~I .output_register_mode = "none";
defparam \nosseg46~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \nosseg47~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nosseg47));
// synopsys translate_off
defparam \nosseg47~I .input_async_reset = "none";
defparam \nosseg47~I .input_power_up = "low";
defparam \nosseg47~I .input_register_mode = "none";
defparam \nosseg47~I .input_sync_reset = "none";
defparam \nosseg47~I .oe_async_reset = "none";
defparam \nosseg47~I .oe_power_up = "low";
defparam \nosseg47~I .oe_register_mode = "none";
defparam \nosseg47~I .oe_sync_reset = "none";
defparam \nosseg47~I .operation_mode = "output";
defparam \nosseg47~I .output_async_reset = "none";
defparam \nosseg47~I .output_power_up = "low";
defparam \nosseg47~I .output_register_mode = "none";
defparam \nosseg47~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Test[3]~I (
	.datain(\inst4|Result [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Test[3]));
// synopsys translate_off
defparam \R1Test[3]~I .input_async_reset = "none";
defparam \R1Test[3]~I .input_power_up = "low";
defparam \R1Test[3]~I .input_register_mode = "none";
defparam \R1Test[3]~I .input_sync_reset = "none";
defparam \R1Test[3]~I .oe_async_reset = "none";
defparam \R1Test[3]~I .oe_power_up = "low";
defparam \R1Test[3]~I .oe_register_mode = "none";
defparam \R1Test[3]~I .oe_sync_reset = "none";
defparam \R1Test[3]~I .operation_mode = "output";
defparam \R1Test[3]~I .output_async_reset = "none";
defparam \R1Test[3]~I .output_power_up = "low";
defparam \R1Test[3]~I .output_register_mode = "none";
defparam \R1Test[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Test[2]~I (
	.datain(\inst4|Result [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Test[2]));
// synopsys translate_off
defparam \R1Test[2]~I .input_async_reset = "none";
defparam \R1Test[2]~I .input_power_up = "low";
defparam \R1Test[2]~I .input_register_mode = "none";
defparam \R1Test[2]~I .input_sync_reset = "none";
defparam \R1Test[2]~I .oe_async_reset = "none";
defparam \R1Test[2]~I .oe_power_up = "low";
defparam \R1Test[2]~I .oe_register_mode = "none";
defparam \R1Test[2]~I .oe_sync_reset = "none";
defparam \R1Test[2]~I .operation_mode = "output";
defparam \R1Test[2]~I .output_async_reset = "none";
defparam \R1Test[2]~I .output_power_up = "low";
defparam \R1Test[2]~I .output_register_mode = "none";
defparam \R1Test[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Test[1]~I (
	.datain(\inst4|Result [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Test[1]));
// synopsys translate_off
defparam \R1Test[1]~I .input_async_reset = "none";
defparam \R1Test[1]~I .input_power_up = "low";
defparam \R1Test[1]~I .input_register_mode = "none";
defparam \R1Test[1]~I .input_sync_reset = "none";
defparam \R1Test[1]~I .oe_async_reset = "none";
defparam \R1Test[1]~I .oe_power_up = "low";
defparam \R1Test[1]~I .oe_register_mode = "none";
defparam \R1Test[1]~I .oe_sync_reset = "none";
defparam \R1Test[1]~I .operation_mode = "output";
defparam \R1Test[1]~I .output_async_reset = "none";
defparam \R1Test[1]~I .output_power_up = "low";
defparam \R1Test[1]~I .output_register_mode = "none";
defparam \R1Test[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Test[0]~I (
	.datain(\inst4|Result [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Test[0]));
// synopsys translate_off
defparam \R1Test[0]~I .input_async_reset = "none";
defparam \R1Test[0]~I .input_power_up = "low";
defparam \R1Test[0]~I .input_register_mode = "none";
defparam \R1Test[0]~I .input_sync_reset = "none";
defparam \R1Test[0]~I .oe_async_reset = "none";
defparam \R1Test[0]~I .oe_power_up = "low";
defparam \R1Test[0]~I .oe_register_mode = "none";
defparam \R1Test[0]~I .oe_sync_reset = "none";
defparam \R1Test[0]~I .operation_mode = "output";
defparam \R1Test[0]~I .output_async_reset = "none";
defparam \R1Test[0]~I .output_power_up = "low";
defparam \R1Test[0]~I .output_register_mode = "none";
defparam \R1Test[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Test[3]~I (
	.datain(\inst4|Result [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Test[3]));
// synopsys translate_off
defparam \R2Test[3]~I .input_async_reset = "none";
defparam \R2Test[3]~I .input_power_up = "low";
defparam \R2Test[3]~I .input_register_mode = "none";
defparam \R2Test[3]~I .input_sync_reset = "none";
defparam \R2Test[3]~I .oe_async_reset = "none";
defparam \R2Test[3]~I .oe_power_up = "low";
defparam \R2Test[3]~I .oe_register_mode = "none";
defparam \R2Test[3]~I .oe_sync_reset = "none";
defparam \R2Test[3]~I .operation_mode = "output";
defparam \R2Test[3]~I .output_async_reset = "none";
defparam \R2Test[3]~I .output_power_up = "low";
defparam \R2Test[3]~I .output_register_mode = "none";
defparam \R2Test[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Test[2]~I (
	.datain(\inst4|Result [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Test[2]));
// synopsys translate_off
defparam \R2Test[2]~I .input_async_reset = "none";
defparam \R2Test[2]~I .input_power_up = "low";
defparam \R2Test[2]~I .input_register_mode = "none";
defparam \R2Test[2]~I .input_sync_reset = "none";
defparam \R2Test[2]~I .oe_async_reset = "none";
defparam \R2Test[2]~I .oe_power_up = "low";
defparam \R2Test[2]~I .oe_register_mode = "none";
defparam \R2Test[2]~I .oe_sync_reset = "none";
defparam \R2Test[2]~I .operation_mode = "output";
defparam \R2Test[2]~I .output_async_reset = "none";
defparam \R2Test[2]~I .output_power_up = "low";
defparam \R2Test[2]~I .output_register_mode = "none";
defparam \R2Test[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Test[1]~I (
	.datain(\inst4|Result [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Test[1]));
// synopsys translate_off
defparam \R2Test[1]~I .input_async_reset = "none";
defparam \R2Test[1]~I .input_power_up = "low";
defparam \R2Test[1]~I .input_register_mode = "none";
defparam \R2Test[1]~I .input_sync_reset = "none";
defparam \R2Test[1]~I .oe_async_reset = "none";
defparam \R2Test[1]~I .oe_power_up = "low";
defparam \R2Test[1]~I .oe_register_mode = "none";
defparam \R2Test[1]~I .oe_sync_reset = "none";
defparam \R2Test[1]~I .operation_mode = "output";
defparam \R2Test[1]~I .output_async_reset = "none";
defparam \R2Test[1]~I .output_power_up = "low";
defparam \R2Test[1]~I .output_register_mode = "none";
defparam \R2Test[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Test[0]~I (
	.datain(\inst4|Result [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Test[0]));
// synopsys translate_off
defparam \R2Test[0]~I .input_async_reset = "none";
defparam \R2Test[0]~I .input_power_up = "low";
defparam \R2Test[0]~I .input_register_mode = "none";
defparam \R2Test[0]~I .input_sync_reset = "none";
defparam \R2Test[0]~I .oe_async_reset = "none";
defparam \R2Test[0]~I .oe_power_up = "low";
defparam \R2Test[0]~I .oe_register_mode = "none";
defparam \R2Test[0]~I .oe_sync_reset = "none";
defparam \R2Test[0]~I .operation_mode = "output";
defparam \R2Test[0]~I .output_async_reset = "none";
defparam \R2Test[0]~I .output_power_up = "low";
defparam \R2Test[0]~I .output_register_mode = "none";
defparam \R2Test[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg1[1]~I (
	.datain(\inst3|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg1[1]));
// synopsys translate_off
defparam \sseg1[1]~I .input_async_reset = "none";
defparam \sseg1[1]~I .input_power_up = "low";
defparam \sseg1[1]~I .input_register_mode = "none";
defparam \sseg1[1]~I .input_sync_reset = "none";
defparam \sseg1[1]~I .oe_async_reset = "none";
defparam \sseg1[1]~I .oe_power_up = "low";
defparam \sseg1[1]~I .oe_register_mode = "none";
defparam \sseg1[1]~I .oe_sync_reset = "none";
defparam \sseg1[1]~I .operation_mode = "output";
defparam \sseg1[1]~I .output_async_reset = "none";
defparam \sseg1[1]~I .output_power_up = "low";
defparam \sseg1[1]~I .output_register_mode = "none";
defparam \sseg1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg1[2]~I (
	.datain(\inst3|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg1[2]));
// synopsys translate_off
defparam \sseg1[2]~I .input_async_reset = "none";
defparam \sseg1[2]~I .input_power_up = "low";
defparam \sseg1[2]~I .input_register_mode = "none";
defparam \sseg1[2]~I .input_sync_reset = "none";
defparam \sseg1[2]~I .oe_async_reset = "none";
defparam \sseg1[2]~I .oe_power_up = "low";
defparam \sseg1[2]~I .oe_register_mode = "none";
defparam \sseg1[2]~I .oe_sync_reset = "none";
defparam \sseg1[2]~I .operation_mode = "output";
defparam \sseg1[2]~I .output_async_reset = "none";
defparam \sseg1[2]~I .output_power_up = "low";
defparam \sseg1[2]~I .output_register_mode = "none";
defparam \sseg1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg1[3]~I (
	.datain(\inst3|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg1[3]));
// synopsys translate_off
defparam \sseg1[3]~I .input_async_reset = "none";
defparam \sseg1[3]~I .input_power_up = "low";
defparam \sseg1[3]~I .input_register_mode = "none";
defparam \sseg1[3]~I .input_sync_reset = "none";
defparam \sseg1[3]~I .oe_async_reset = "none";
defparam \sseg1[3]~I .oe_power_up = "low";
defparam \sseg1[3]~I .oe_register_mode = "none";
defparam \sseg1[3]~I .oe_sync_reset = "none";
defparam \sseg1[3]~I .operation_mode = "output";
defparam \sseg1[3]~I .output_async_reset = "none";
defparam \sseg1[3]~I .output_power_up = "low";
defparam \sseg1[3]~I .output_register_mode = "none";
defparam \sseg1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg1[4]~I (
	.datain(\inst3|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg1[4]));
// synopsys translate_off
defparam \sseg1[4]~I .input_async_reset = "none";
defparam \sseg1[4]~I .input_power_up = "low";
defparam \sseg1[4]~I .input_register_mode = "none";
defparam \sseg1[4]~I .input_sync_reset = "none";
defparam \sseg1[4]~I .oe_async_reset = "none";
defparam \sseg1[4]~I .oe_power_up = "low";
defparam \sseg1[4]~I .oe_register_mode = "none";
defparam \sseg1[4]~I .oe_sync_reset = "none";
defparam \sseg1[4]~I .operation_mode = "output";
defparam \sseg1[4]~I .output_async_reset = "none";
defparam \sseg1[4]~I .output_power_up = "low";
defparam \sseg1[4]~I .output_register_mode = "none";
defparam \sseg1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg1[5]~I (
	.datain(\inst3|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg1[5]));
// synopsys translate_off
defparam \sseg1[5]~I .input_async_reset = "none";
defparam \sseg1[5]~I .input_power_up = "low";
defparam \sseg1[5]~I .input_register_mode = "none";
defparam \sseg1[5]~I .input_sync_reset = "none";
defparam \sseg1[5]~I .oe_async_reset = "none";
defparam \sseg1[5]~I .oe_power_up = "low";
defparam \sseg1[5]~I .oe_register_mode = "none";
defparam \sseg1[5]~I .oe_sync_reset = "none";
defparam \sseg1[5]~I .operation_mode = "output";
defparam \sseg1[5]~I .output_async_reset = "none";
defparam \sseg1[5]~I .output_power_up = "low";
defparam \sseg1[5]~I .output_register_mode = "none";
defparam \sseg1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg1[6]~I (
	.datain(\inst3|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg1[6]));
// synopsys translate_off
defparam \sseg1[6]~I .input_async_reset = "none";
defparam \sseg1[6]~I .input_power_up = "low";
defparam \sseg1[6]~I .input_register_mode = "none";
defparam \sseg1[6]~I .input_sync_reset = "none";
defparam \sseg1[6]~I .oe_async_reset = "none";
defparam \sseg1[6]~I .oe_power_up = "low";
defparam \sseg1[6]~I .oe_register_mode = "none";
defparam \sseg1[6]~I .oe_sync_reset = "none";
defparam \sseg1[6]~I .operation_mode = "output";
defparam \sseg1[6]~I .output_async_reset = "none";
defparam \sseg1[6]~I .output_power_up = "low";
defparam \sseg1[6]~I .output_register_mode = "none";
defparam \sseg1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg1[7]~I (
	.datain(!\inst3|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg1[7]));
// synopsys translate_off
defparam \sseg1[7]~I .input_async_reset = "none";
defparam \sseg1[7]~I .input_power_up = "low";
defparam \sseg1[7]~I .input_register_mode = "none";
defparam \sseg1[7]~I .input_sync_reset = "none";
defparam \sseg1[7]~I .oe_async_reset = "none";
defparam \sseg1[7]~I .oe_power_up = "low";
defparam \sseg1[7]~I .oe_register_mode = "none";
defparam \sseg1[7]~I .oe_sync_reset = "none";
defparam \sseg1[7]~I .operation_mode = "output";
defparam \sseg1[7]~I .output_async_reset = "none";
defparam \sseg1[7]~I .output_power_up = "low";
defparam \sseg1[7]~I .output_register_mode = "none";
defparam \sseg1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg2[1]~I (
	.datain(\inst6|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg2[1]));
// synopsys translate_off
defparam \sseg2[1]~I .input_async_reset = "none";
defparam \sseg2[1]~I .input_power_up = "low";
defparam \sseg2[1]~I .input_register_mode = "none";
defparam \sseg2[1]~I .input_sync_reset = "none";
defparam \sseg2[1]~I .oe_async_reset = "none";
defparam \sseg2[1]~I .oe_power_up = "low";
defparam \sseg2[1]~I .oe_register_mode = "none";
defparam \sseg2[1]~I .oe_sync_reset = "none";
defparam \sseg2[1]~I .operation_mode = "output";
defparam \sseg2[1]~I .output_async_reset = "none";
defparam \sseg2[1]~I .output_power_up = "low";
defparam \sseg2[1]~I .output_register_mode = "none";
defparam \sseg2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg2[2]~I (
	.datain(\inst6|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg2[2]));
// synopsys translate_off
defparam \sseg2[2]~I .input_async_reset = "none";
defparam \sseg2[2]~I .input_power_up = "low";
defparam \sseg2[2]~I .input_register_mode = "none";
defparam \sseg2[2]~I .input_sync_reset = "none";
defparam \sseg2[2]~I .oe_async_reset = "none";
defparam \sseg2[2]~I .oe_power_up = "low";
defparam \sseg2[2]~I .oe_register_mode = "none";
defparam \sseg2[2]~I .oe_sync_reset = "none";
defparam \sseg2[2]~I .operation_mode = "output";
defparam \sseg2[2]~I .output_async_reset = "none";
defparam \sseg2[2]~I .output_power_up = "low";
defparam \sseg2[2]~I .output_register_mode = "none";
defparam \sseg2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg2[3]~I (
	.datain(\inst6|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg2[3]));
// synopsys translate_off
defparam \sseg2[3]~I .input_async_reset = "none";
defparam \sseg2[3]~I .input_power_up = "low";
defparam \sseg2[3]~I .input_register_mode = "none";
defparam \sseg2[3]~I .input_sync_reset = "none";
defparam \sseg2[3]~I .oe_async_reset = "none";
defparam \sseg2[3]~I .oe_power_up = "low";
defparam \sseg2[3]~I .oe_register_mode = "none";
defparam \sseg2[3]~I .oe_sync_reset = "none";
defparam \sseg2[3]~I .operation_mode = "output";
defparam \sseg2[3]~I .output_async_reset = "none";
defparam \sseg2[3]~I .output_power_up = "low";
defparam \sseg2[3]~I .output_register_mode = "none";
defparam \sseg2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg2[4]~I (
	.datain(\inst6|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg2[4]));
// synopsys translate_off
defparam \sseg2[4]~I .input_async_reset = "none";
defparam \sseg2[4]~I .input_power_up = "low";
defparam \sseg2[4]~I .input_register_mode = "none";
defparam \sseg2[4]~I .input_sync_reset = "none";
defparam \sseg2[4]~I .oe_async_reset = "none";
defparam \sseg2[4]~I .oe_power_up = "low";
defparam \sseg2[4]~I .oe_register_mode = "none";
defparam \sseg2[4]~I .oe_sync_reset = "none";
defparam \sseg2[4]~I .operation_mode = "output";
defparam \sseg2[4]~I .output_async_reset = "none";
defparam \sseg2[4]~I .output_power_up = "low";
defparam \sseg2[4]~I .output_register_mode = "none";
defparam \sseg2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg2[5]~I (
	.datain(\inst6|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg2[5]));
// synopsys translate_off
defparam \sseg2[5]~I .input_async_reset = "none";
defparam \sseg2[5]~I .input_power_up = "low";
defparam \sseg2[5]~I .input_register_mode = "none";
defparam \sseg2[5]~I .input_sync_reset = "none";
defparam \sseg2[5]~I .oe_async_reset = "none";
defparam \sseg2[5]~I .oe_power_up = "low";
defparam \sseg2[5]~I .oe_register_mode = "none";
defparam \sseg2[5]~I .oe_sync_reset = "none";
defparam \sseg2[5]~I .operation_mode = "output";
defparam \sseg2[5]~I .output_async_reset = "none";
defparam \sseg2[5]~I .output_power_up = "low";
defparam \sseg2[5]~I .output_register_mode = "none";
defparam \sseg2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg2[6]~I (
	.datain(\inst6|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg2[6]));
// synopsys translate_off
defparam \sseg2[6]~I .input_async_reset = "none";
defparam \sseg2[6]~I .input_power_up = "low";
defparam \sseg2[6]~I .input_register_mode = "none";
defparam \sseg2[6]~I .input_sync_reset = "none";
defparam \sseg2[6]~I .oe_async_reset = "none";
defparam \sseg2[6]~I .oe_power_up = "low";
defparam \sseg2[6]~I .oe_register_mode = "none";
defparam \sseg2[6]~I .oe_sync_reset = "none";
defparam \sseg2[6]~I .operation_mode = "output";
defparam \sseg2[6]~I .output_async_reset = "none";
defparam \sseg2[6]~I .output_power_up = "low";
defparam \sseg2[6]~I .output_register_mode = "none";
defparam \sseg2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg2[7]~I (
	.datain(!\inst6|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg2[7]));
// synopsys translate_off
defparam \sseg2[7]~I .input_async_reset = "none";
defparam \sseg2[7]~I .input_power_up = "low";
defparam \sseg2[7]~I .input_register_mode = "none";
defparam \sseg2[7]~I .input_sync_reset = "none";
defparam \sseg2[7]~I .oe_async_reset = "none";
defparam \sseg2[7]~I .oe_power_up = "low";
defparam \sseg2[7]~I .oe_register_mode = "none";
defparam \sseg2[7]~I .oe_sync_reset = "none";
defparam \sseg2[7]~I .operation_mode = "output";
defparam \sseg2[7]~I .output_async_reset = "none";
defparam \sseg2[7]~I .output_power_up = "low";
defparam \sseg2[7]~I .output_register_mode = "none";
defparam \sseg2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg3[1]~I (
	.datain(!\inst7|Mux0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg3[1]));
// synopsys translate_off
defparam \sseg3[1]~I .input_async_reset = "none";
defparam \sseg3[1]~I .input_power_up = "low";
defparam \sseg3[1]~I .input_register_mode = "none";
defparam \sseg3[1]~I .input_sync_reset = "none";
defparam \sseg3[1]~I .oe_async_reset = "none";
defparam \sseg3[1]~I .oe_power_up = "low";
defparam \sseg3[1]~I .oe_register_mode = "none";
defparam \sseg3[1]~I .oe_sync_reset = "none";
defparam \sseg3[1]~I .operation_mode = "output";
defparam \sseg3[1]~I .output_async_reset = "none";
defparam \sseg3[1]~I .output_power_up = "low";
defparam \sseg3[1]~I .output_register_mode = "none";
defparam \sseg3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg3[2]~I (
	.datain(\inst7|Mux1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg3[2]));
// synopsys translate_off
defparam \sseg3[2]~I .input_async_reset = "none";
defparam \sseg3[2]~I .input_power_up = "low";
defparam \sseg3[2]~I .input_register_mode = "none";
defparam \sseg3[2]~I .input_sync_reset = "none";
defparam \sseg3[2]~I .oe_async_reset = "none";
defparam \sseg3[2]~I .oe_power_up = "low";
defparam \sseg3[2]~I .oe_register_mode = "none";
defparam \sseg3[2]~I .oe_sync_reset = "none";
defparam \sseg3[2]~I .operation_mode = "output";
defparam \sseg3[2]~I .output_async_reset = "none";
defparam \sseg3[2]~I .output_power_up = "low";
defparam \sseg3[2]~I .output_register_mode = "none";
defparam \sseg3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg3[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg3[3]));
// synopsys translate_off
defparam \sseg3[3]~I .input_async_reset = "none";
defparam \sseg3[3]~I .input_power_up = "low";
defparam \sseg3[3]~I .input_register_mode = "none";
defparam \sseg3[3]~I .input_sync_reset = "none";
defparam \sseg3[3]~I .oe_async_reset = "none";
defparam \sseg3[3]~I .oe_power_up = "low";
defparam \sseg3[3]~I .oe_register_mode = "none";
defparam \sseg3[3]~I .oe_sync_reset = "none";
defparam \sseg3[3]~I .operation_mode = "output";
defparam \sseg3[3]~I .output_async_reset = "none";
defparam \sseg3[3]~I .output_power_up = "low";
defparam \sseg3[3]~I .output_register_mode = "none";
defparam \sseg3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg3[4]~I (
	.datain(!\inst7|Mux0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg3[4]));
// synopsys translate_off
defparam \sseg3[4]~I .input_async_reset = "none";
defparam \sseg3[4]~I .input_power_up = "low";
defparam \sseg3[4]~I .input_register_mode = "none";
defparam \sseg3[4]~I .input_sync_reset = "none";
defparam \sseg3[4]~I .oe_async_reset = "none";
defparam \sseg3[4]~I .oe_power_up = "low";
defparam \sseg3[4]~I .oe_register_mode = "none";
defparam \sseg3[4]~I .oe_sync_reset = "none";
defparam \sseg3[4]~I .operation_mode = "output";
defparam \sseg3[4]~I .output_async_reset = "none";
defparam \sseg3[4]~I .output_power_up = "low";
defparam \sseg3[4]~I .output_register_mode = "none";
defparam \sseg3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg3[5]~I (
	.datain(\inst7|Mux4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg3[5]));
// synopsys translate_off
defparam \sseg3[5]~I .input_async_reset = "none";
defparam \sseg3[5]~I .input_power_up = "low";
defparam \sseg3[5]~I .input_register_mode = "none";
defparam \sseg3[5]~I .input_sync_reset = "none";
defparam \sseg3[5]~I .oe_async_reset = "none";
defparam \sseg3[5]~I .oe_power_up = "low";
defparam \sseg3[5]~I .oe_register_mode = "none";
defparam \sseg3[5]~I .oe_sync_reset = "none";
defparam \sseg3[5]~I .operation_mode = "output";
defparam \sseg3[5]~I .output_async_reset = "none";
defparam \sseg3[5]~I .output_power_up = "low";
defparam \sseg3[5]~I .output_register_mode = "none";
defparam \sseg3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg3[6]~I (
	.datain(!\inst7|Mux5~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg3[6]));
// synopsys translate_off
defparam \sseg3[6]~I .input_async_reset = "none";
defparam \sseg3[6]~I .input_power_up = "low";
defparam \sseg3[6]~I .input_register_mode = "none";
defparam \sseg3[6]~I .input_sync_reset = "none";
defparam \sseg3[6]~I .oe_async_reset = "none";
defparam \sseg3[6]~I .oe_power_up = "low";
defparam \sseg3[6]~I .oe_register_mode = "none";
defparam \sseg3[6]~I .oe_sync_reset = "none";
defparam \sseg3[6]~I .operation_mode = "output";
defparam \sseg3[6]~I .output_async_reset = "none";
defparam \sseg3[6]~I .output_power_up = "low";
defparam \sseg3[6]~I .output_register_mode = "none";
defparam \sseg3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg3[7]~I (
	.datain(!\inst7|Mux6~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg3[7]));
// synopsys translate_off
defparam \sseg3[7]~I .input_async_reset = "none";
defparam \sseg3[7]~I .input_power_up = "low";
defparam \sseg3[7]~I .input_register_mode = "none";
defparam \sseg3[7]~I .input_sync_reset = "none";
defparam \sseg3[7]~I .oe_async_reset = "none";
defparam \sseg3[7]~I .oe_power_up = "low";
defparam \sseg3[7]~I .oe_register_mode = "none";
defparam \sseg3[7]~I .oe_sync_reset = "none";
defparam \sseg3[7]~I .operation_mode = "output";
defparam \sseg3[7]~I .output_async_reset = "none";
defparam \sseg3[7]~I .output_power_up = "low";
defparam \sseg3[7]~I .output_register_mode = "none";
defparam \sseg3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg4[1]~I (
	.datain(\inst5|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg4[1]));
// synopsys translate_off
defparam \sseg4[1]~I .input_async_reset = "none";
defparam \sseg4[1]~I .input_power_up = "low";
defparam \sseg4[1]~I .input_register_mode = "none";
defparam \sseg4[1]~I .input_sync_reset = "none";
defparam \sseg4[1]~I .oe_async_reset = "none";
defparam \sseg4[1]~I .oe_power_up = "low";
defparam \sseg4[1]~I .oe_register_mode = "none";
defparam \sseg4[1]~I .oe_sync_reset = "none";
defparam \sseg4[1]~I .operation_mode = "output";
defparam \sseg4[1]~I .output_async_reset = "none";
defparam \sseg4[1]~I .output_power_up = "low";
defparam \sseg4[1]~I .output_register_mode = "none";
defparam \sseg4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg4[2]~I (
	.datain(\inst5|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg4[2]));
// synopsys translate_off
defparam \sseg4[2]~I .input_async_reset = "none";
defparam \sseg4[2]~I .input_power_up = "low";
defparam \sseg4[2]~I .input_register_mode = "none";
defparam \sseg4[2]~I .input_sync_reset = "none";
defparam \sseg4[2]~I .oe_async_reset = "none";
defparam \sseg4[2]~I .oe_power_up = "low";
defparam \sseg4[2]~I .oe_register_mode = "none";
defparam \sseg4[2]~I .oe_sync_reset = "none";
defparam \sseg4[2]~I .operation_mode = "output";
defparam \sseg4[2]~I .output_async_reset = "none";
defparam \sseg4[2]~I .output_power_up = "low";
defparam \sseg4[2]~I .output_register_mode = "none";
defparam \sseg4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg4[3]~I (
	.datain(\inst5|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg4[3]));
// synopsys translate_off
defparam \sseg4[3]~I .input_async_reset = "none";
defparam \sseg4[3]~I .input_power_up = "low";
defparam \sseg4[3]~I .input_register_mode = "none";
defparam \sseg4[3]~I .input_sync_reset = "none";
defparam \sseg4[3]~I .oe_async_reset = "none";
defparam \sseg4[3]~I .oe_power_up = "low";
defparam \sseg4[3]~I .oe_register_mode = "none";
defparam \sseg4[3]~I .oe_sync_reset = "none";
defparam \sseg4[3]~I .operation_mode = "output";
defparam \sseg4[3]~I .output_async_reset = "none";
defparam \sseg4[3]~I .output_power_up = "low";
defparam \sseg4[3]~I .output_register_mode = "none";
defparam \sseg4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg4[4]~I (
	.datain(\inst5|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg4[4]));
// synopsys translate_off
defparam \sseg4[4]~I .input_async_reset = "none";
defparam \sseg4[4]~I .input_power_up = "low";
defparam \sseg4[4]~I .input_register_mode = "none";
defparam \sseg4[4]~I .input_sync_reset = "none";
defparam \sseg4[4]~I .oe_async_reset = "none";
defparam \sseg4[4]~I .oe_power_up = "low";
defparam \sseg4[4]~I .oe_register_mode = "none";
defparam \sseg4[4]~I .oe_sync_reset = "none";
defparam \sseg4[4]~I .operation_mode = "output";
defparam \sseg4[4]~I .output_async_reset = "none";
defparam \sseg4[4]~I .output_power_up = "low";
defparam \sseg4[4]~I .output_register_mode = "none";
defparam \sseg4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg4[5]~I (
	.datain(\inst5|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg4[5]));
// synopsys translate_off
defparam \sseg4[5]~I .input_async_reset = "none";
defparam \sseg4[5]~I .input_power_up = "low";
defparam \sseg4[5]~I .input_register_mode = "none";
defparam \sseg4[5]~I .input_sync_reset = "none";
defparam \sseg4[5]~I .oe_async_reset = "none";
defparam \sseg4[5]~I .oe_power_up = "low";
defparam \sseg4[5]~I .oe_register_mode = "none";
defparam \sseg4[5]~I .oe_sync_reset = "none";
defparam \sseg4[5]~I .operation_mode = "output";
defparam \sseg4[5]~I .output_async_reset = "none";
defparam \sseg4[5]~I .output_power_up = "low";
defparam \sseg4[5]~I .output_register_mode = "none";
defparam \sseg4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg4[6]~I (
	.datain(\inst5|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg4[6]));
// synopsys translate_off
defparam \sseg4[6]~I .input_async_reset = "none";
defparam \sseg4[6]~I .input_power_up = "low";
defparam \sseg4[6]~I .input_register_mode = "none";
defparam \sseg4[6]~I .input_sync_reset = "none";
defparam \sseg4[6]~I .oe_async_reset = "none";
defparam \sseg4[6]~I .oe_power_up = "low";
defparam \sseg4[6]~I .oe_register_mode = "none";
defparam \sseg4[6]~I .oe_sync_reset = "none";
defparam \sseg4[6]~I .operation_mode = "output";
defparam \sseg4[6]~I .output_async_reset = "none";
defparam \sseg4[6]~I .output_power_up = "low";
defparam \sseg4[6]~I .output_register_mode = "none";
defparam \sseg4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sseg4[7]~I (
	.datain(!\inst5|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sseg4[7]));
// synopsys translate_off
defparam \sseg4[7]~I .input_async_reset = "none";
defparam \sseg4[7]~I .input_power_up = "low";
defparam \sseg4[7]~I .input_register_mode = "none";
defparam \sseg4[7]~I .input_sync_reset = "none";
defparam \sseg4[7]~I .oe_async_reset = "none";
defparam \sseg4[7]~I .oe_power_up = "low";
defparam \sseg4[7]~I .oe_register_mode = "none";
defparam \sseg4[7]~I .oe_sync_reset = "none";
defparam \sseg4[7]~I .operation_mode = "output";
defparam \sseg4[7]~I .output_async_reset = "none";
defparam \sseg4[7]~I .output_power_up = "low";
defparam \sseg4[7]~I .output_register_mode = "none";
defparam \sseg4[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ssegneg[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ssegneg[1]));
// synopsys translate_off
defparam \ssegneg[1]~I .input_async_reset = "none";
defparam \ssegneg[1]~I .input_power_up = "low";
defparam \ssegneg[1]~I .input_register_mode = "none";
defparam \ssegneg[1]~I .input_sync_reset = "none";
defparam \ssegneg[1]~I .oe_async_reset = "none";
defparam \ssegneg[1]~I .oe_power_up = "low";
defparam \ssegneg[1]~I .oe_register_mode = "none";
defparam \ssegneg[1]~I .oe_sync_reset = "none";
defparam \ssegneg[1]~I .operation_mode = "output";
defparam \ssegneg[1]~I .output_async_reset = "none";
defparam \ssegneg[1]~I .output_power_up = "low";
defparam \ssegneg[1]~I .output_register_mode = "none";
defparam \ssegneg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ssegneg[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ssegneg[2]));
// synopsys translate_off
defparam \ssegneg[2]~I .input_async_reset = "none";
defparam \ssegneg[2]~I .input_power_up = "low";
defparam \ssegneg[2]~I .input_register_mode = "none";
defparam \ssegneg[2]~I .input_sync_reset = "none";
defparam \ssegneg[2]~I .oe_async_reset = "none";
defparam \ssegneg[2]~I .oe_power_up = "low";
defparam \ssegneg[2]~I .oe_register_mode = "none";
defparam \ssegneg[2]~I .oe_sync_reset = "none";
defparam \ssegneg[2]~I .operation_mode = "output";
defparam \ssegneg[2]~I .output_async_reset = "none";
defparam \ssegneg[2]~I .output_power_up = "low";
defparam \ssegneg[2]~I .output_register_mode = "none";
defparam \ssegneg[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ssegneg[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ssegneg[3]));
// synopsys translate_off
defparam \ssegneg[3]~I .input_async_reset = "none";
defparam \ssegneg[3]~I .input_power_up = "low";
defparam \ssegneg[3]~I .input_register_mode = "none";
defparam \ssegneg[3]~I .input_sync_reset = "none";
defparam \ssegneg[3]~I .oe_async_reset = "none";
defparam \ssegneg[3]~I .oe_power_up = "low";
defparam \ssegneg[3]~I .oe_register_mode = "none";
defparam \ssegneg[3]~I .oe_sync_reset = "none";
defparam \ssegneg[3]~I .operation_mode = "output";
defparam \ssegneg[3]~I .output_async_reset = "none";
defparam \ssegneg[3]~I .output_power_up = "low";
defparam \ssegneg[3]~I .output_register_mode = "none";
defparam \ssegneg[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ssegneg[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ssegneg[4]));
// synopsys translate_off
defparam \ssegneg[4]~I .input_async_reset = "none";
defparam \ssegneg[4]~I .input_power_up = "low";
defparam \ssegneg[4]~I .input_register_mode = "none";
defparam \ssegneg[4]~I .input_sync_reset = "none";
defparam \ssegneg[4]~I .oe_async_reset = "none";
defparam \ssegneg[4]~I .oe_power_up = "low";
defparam \ssegneg[4]~I .oe_register_mode = "none";
defparam \ssegneg[4]~I .oe_sync_reset = "none";
defparam \ssegneg[4]~I .operation_mode = "output";
defparam \ssegneg[4]~I .output_async_reset = "none";
defparam \ssegneg[4]~I .output_power_up = "low";
defparam \ssegneg[4]~I .output_register_mode = "none";
defparam \ssegneg[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ssegneg[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ssegneg[5]));
// synopsys translate_off
defparam \ssegneg[5]~I .input_async_reset = "none";
defparam \ssegneg[5]~I .input_power_up = "low";
defparam \ssegneg[5]~I .input_register_mode = "none";
defparam \ssegneg[5]~I .input_sync_reset = "none";
defparam \ssegneg[5]~I .oe_async_reset = "none";
defparam \ssegneg[5]~I .oe_power_up = "low";
defparam \ssegneg[5]~I .oe_register_mode = "none";
defparam \ssegneg[5]~I .oe_sync_reset = "none";
defparam \ssegneg[5]~I .operation_mode = "output";
defparam \ssegneg[5]~I .output_async_reset = "none";
defparam \ssegneg[5]~I .output_power_up = "low";
defparam \ssegneg[5]~I .output_register_mode = "none";
defparam \ssegneg[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ssegneg[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ssegneg[6]));
// synopsys translate_off
defparam \ssegneg[6]~I .input_async_reset = "none";
defparam \ssegneg[6]~I .input_power_up = "low";
defparam \ssegneg[6]~I .input_register_mode = "none";
defparam \ssegneg[6]~I .input_sync_reset = "none";
defparam \ssegneg[6]~I .oe_async_reset = "none";
defparam \ssegneg[6]~I .oe_power_up = "low";
defparam \ssegneg[6]~I .oe_register_mode = "none";
defparam \ssegneg[6]~I .oe_sync_reset = "none";
defparam \ssegneg[6]~I .operation_mode = "output";
defparam \ssegneg[6]~I .output_async_reset = "none";
defparam \ssegneg[6]~I .output_power_up = "low";
defparam \ssegneg[6]~I .output_register_mode = "none";
defparam \ssegneg[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ssegneg[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ssegneg[7]));
// synopsys translate_off
defparam \ssegneg[7]~I .input_async_reset = "none";
defparam \ssegneg[7]~I .input_power_up = "low";
defparam \ssegneg[7]~I .input_register_mode = "none";
defparam \ssegneg[7]~I .input_sync_reset = "none";
defparam \ssegneg[7]~I .oe_async_reset = "none";
defparam \ssegneg[7]~I .oe_power_up = "low";
defparam \ssegneg[7]~I .oe_register_mode = "none";
defparam \ssegneg[7]~I .oe_sync_reset = "none";
defparam \ssegneg[7]~I .operation_mode = "output";
defparam \ssegneg[7]~I .output_async_reset = "none";
defparam \ssegneg[7]~I .output_power_up = "low";
defparam \ssegneg[7]~I .output_register_mode = "none";
defparam \ssegneg[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \studentID[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(studentID[3]));
// synopsys translate_off
defparam \studentID[3]~I .input_async_reset = "none";
defparam \studentID[3]~I .input_power_up = "low";
defparam \studentID[3]~I .input_register_mode = "none";
defparam \studentID[3]~I .input_sync_reset = "none";
defparam \studentID[3]~I .oe_async_reset = "none";
defparam \studentID[3]~I .oe_power_up = "low";
defparam \studentID[3]~I .oe_register_mode = "none";
defparam \studentID[3]~I .oe_sync_reset = "none";
defparam \studentID[3]~I .operation_mode = "output";
defparam \studentID[3]~I .output_async_reset = "none";
defparam \studentID[3]~I .output_power_up = "low";
defparam \studentID[3]~I .output_register_mode = "none";
defparam \studentID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \studentID[2]~I (
	.datain(\inst2|WideOr9~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(studentID[2]));
// synopsys translate_off
defparam \studentID[2]~I .input_async_reset = "none";
defparam \studentID[2]~I .input_power_up = "low";
defparam \studentID[2]~I .input_register_mode = "none";
defparam \studentID[2]~I .input_sync_reset = "none";
defparam \studentID[2]~I .oe_async_reset = "none";
defparam \studentID[2]~I .oe_power_up = "low";
defparam \studentID[2]~I .oe_register_mode = "none";
defparam \studentID[2]~I .oe_sync_reset = "none";
defparam \studentID[2]~I .operation_mode = "output";
defparam \studentID[2]~I .output_async_reset = "none";
defparam \studentID[2]~I .output_power_up = "low";
defparam \studentID[2]~I .output_register_mode = "none";
defparam \studentID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \studentID[1]~I (
	.datain(\inst2|student_id [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(studentID[1]));
// synopsys translate_off
defparam \studentID[1]~I .input_async_reset = "none";
defparam \studentID[1]~I .input_power_up = "low";
defparam \studentID[1]~I .input_register_mode = "none";
defparam \studentID[1]~I .input_sync_reset = "none";
defparam \studentID[1]~I .oe_async_reset = "none";
defparam \studentID[1]~I .oe_power_up = "low";
defparam \studentID[1]~I .oe_register_mode = "none";
defparam \studentID[1]~I .oe_sync_reset = "none";
defparam \studentID[1]~I .operation_mode = "output";
defparam \studentID[1]~I .output_async_reset = "none";
defparam \studentID[1]~I .output_power_up = "low";
defparam \studentID[1]~I .output_register_mode = "none";
defparam \studentID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \studentID[0]~I (
	.datain(!\inst2|WideOr10~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(studentID[0]));
// synopsys translate_off
defparam \studentID[0]~I .input_async_reset = "none";
defparam \studentID[0]~I .input_power_up = "low";
defparam \studentID[0]~I .input_register_mode = "none";
defparam \studentID[0]~I .input_sync_reset = "none";
defparam \studentID[0]~I .oe_async_reset = "none";
defparam \studentID[0]~I .oe_power_up = "low";
defparam \studentID[0]~I .oe_register_mode = "none";
defparam \studentID[0]~I .oe_sync_reset = "none";
defparam \studentID[0]~I .operation_mode = "output";
defparam \studentID[0]~I .output_async_reset = "none";
defparam \studentID[0]~I .output_power_up = "low";
defparam \studentID[0]~I .output_register_mode = "none";
defparam \studentID[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
