#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: SERGIU_LAPTOP

# Thu Mar 13 21:24:38 2025

#Implementation: synthesis

Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Toplevel\Toplevel.vhd":17:7:17:14|Top entity is set to Toplevel.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD231 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Toplevel\Toplevel.vhd":17:7:17:14|Synthesizing work.toplevel.rtl.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Timing.vhd":46:7:46:12|Synthesizing work.timing.architecture_timing.
Post processing for work.timing.architecture_timing
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Timekeeper.vhd":24:7:24:16|Synthesizing work.timekeeper.architecture_timekeeper.
Post processing for work.timekeeper.architecture_timekeeper
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Timekeeper.vhd":44:8:44:9|Feedback mux created for signal old_1kHz. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Timekeeper.vhd":44:8:44:9|Feedback mux created for signal old_1MHz. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Timekeeper.vhd":44:8:44:9|Feedback mux created for signal old_1Hz. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\TableSelect.vhd":23:7:23:17|Synthesizing work.tableselect.architecture_tableselect.
Post processing for work.tableselect.architecture_tableselect
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\SweepTable\SweepTable.vhd":8:7:8:16|Synthesizing work.sweeptable.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2967:10:2967:18|Synthesizing proasic3.ram512x18.syn_black_box.
Post processing for proasic3.ram512x18.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2722:10:2722:12|Synthesizing proasic3.vcc.syn_black_box.
Post processing for proasic3.vcc.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":1782:10:1782:12|Synthesizing proasic3.gnd.syn_black_box.
Post processing for proasic3.gnd.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":1929:10:1929:12|Synthesizing proasic3.inv.syn_black_box.
Post processing for proasic3.inv.syn_black_box
Post processing for work.sweeptable.def_arch
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Science\Science.vhd":17:7:17:13|Synthesizing work.science.rtl.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SWEEP_SPIDER2.vhd":25:7:25:19|Synthesizing work.sweep_spider2.architecture_sweep_spider2.
Post processing for work.sweep_spider2.architecture_sweep_spider2
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SWEEP_SPIDER2.vhd":76:2:76:3|Feedback mux created for signal sweep_end. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SET_LP_GAIN.vhd":10:7:10:17|Synthesizing work.set_lp_gain.behavioral.
@N: CD231 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SET_LP_GAIN.vhd":33:20:33:21|Using onehot encoding for type state_type. For example, enumeration check_g1 is mapped to "10000000".
@N: CD604 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SET_LP_GAIN.vhd":148:16:148:29|OTHERS clause is not synthesized.
Post processing for work.set_lp_gain.behavioral
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\DAC_SET.vhd":10:7:10:13|Synthesizing work.dac_set.behavioral.
Post processing for work.dac_set.behavioral
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_RESET.vhd":10:7:10:15|Synthesizing work.adc_reset.behavioral.
Post processing for work.adc_reset.behavioral
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_RESET.vhd":37:2:37:3|Feedback mux created for signal state[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":14:7:14:14|Synthesizing work.adc_read.behavioral.
@W: CD638 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":65:15:65:18|Signal dclk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":65:21:65:27|Signal sdi_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.adc_read.behavioral
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":87:2:87:3|Pruning unused register ACC_chan5_5(21 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":87:2:87:3|Pruning unused register ACC_chan1_5(21 downto 0). Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":218:2:218:3|Pruning unused bits 11 to 5 of cnt1up_7(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":218:2:218:3|Pruning unused bits 11 to 5 of cnt2up_6(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":87:2:87:3|Feedback mux created for signal exp_Test_packet[63:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.science.rtl
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\GS_Readout.vhd":26:7:26:16|Synthesizing work.gs_readout.architecture_gs_readout.
@N: CD231 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\GS_Readout.vhd":60:20:60:21|Using onehot encoding for type state_type. For example, enumeration state_idle is mapped to "10000000".
@W: CD274 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\GS_Readout.vhd":237:20:237:23|Incomplete case statement - add more cases or a when others
@N: CD604 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\GS_Readout.vhd":249:16:249:29|OTHERS clause is not synthesized.
Post processing for work.gs_readout.architecture_gs_readout
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":25:7:25:24|Synthesizing work.general_controller.architecture_general_controller.
@N: CD231 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":112:26:112:27|Using onehot encoding for type uc_tx_state_type. For example, enumeration uc_tx_idle is mapped to "1000000000000000".
@N: CD232 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":132:26:132:27|Using gray code encoding for type uc_rx_state_type.
@N: CD604 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":1164:16:1164:29|OTHERS clause is not synthesized.
Post processing for work.general_controller.architecture_general_controller
@W: CL240 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":106:4:106:24|Signal Sweep_points_per_step is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":105:4:105:23|Signal Sweep_skiped_samples is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":104:4:104:26|Signal Sweep_samples_per_point is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":103:4:103:25|Signal Sweep_samples_per_step is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":102:4:102:17|Signal Sweep_no_steps is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":101:4:101:16|Signal Sweep_enabled is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":99:4:99:12|Signal C_bias_V1 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":98:4:98:12|Signal C_bias_V0 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":97:4:97:15|Signal Bias_enabled is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Pruning unused register send_flight_state_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Pruning unused register send_telemetry_request_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Pruning unused register send_led4_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Pruning unused register send_led3_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Pruning unused register send_console_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Pruning unused register sweep_table_activate_sweep_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Pruning unused register constant_bias_mode_6. Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Feedback mux created for signal sweep_table_read_value[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Feedback mux created for signal uc_tx_nextstate[0:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Feedback mux created for signal sweep_table_write_value[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Feedback mux created for signal sweep_table_samples_per_step[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Feedback mux created for signal uc_rx_byte[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Feedback mux created for signal command[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(16) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(18) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(32) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(33) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(34) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(35) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(36) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(37) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(38) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|All reachable assignments to status_bits(39) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Feedback mux created for signal status_bits[63:40]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Feedback mux created for signal status_bits[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Data_Saving\Data_Saving.vhd":17:7:17:17|Synthesizing work.data_saving.rtl.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":23:7:23:18|Synthesizing work.packet_saver.architecture_packet_saver.
@N: CD233 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":66:20:66:21|Using sequential encoding for type state_type.
@N: CD231 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":67:16:67:17|Using onehot encoding for type packet. For example, enumeration acc is mapped to "1000000000000".
@N: CD604 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":305:24:305:37|OTHERS clause is not synthesized.
Post processing for work.packet_saver.architecture_packet_saver
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Interrupt_Generator.vhd":24:7:24:25|Synthesizing work.interrupt_generator.architecture_interrupt_generator.
Post processing for work.interrupt_generator.architecture_interrupt_generator
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Interrupt_Generator.vhd":44:4:44:5|Pruning unused register state_2. Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Interrupt_Generator.vhd":44:4:44:5|Feedback mux created for signal counter[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":8:7:8:17|Synthesizing work.fpga_buffer.def_arch.
@W: CD275 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":48:12:48:15|Component declarations with different initial values are not supported.  Port b of component and2 may have been given a different initial value in two different component declarations
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2884:10:2884:15|Synthesizing proasic3.ram4k9.syn_black_box.
Post processing for proasic3.ram4k9.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":164:10:164:13|Synthesizing proasic3.ao1c.syn_black_box.
Post processing for proasic3.ao1c.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":1383:10:1383:15|Synthesizing proasic3.dfn1c0.syn_black_box.
Post processing for proasic3.dfn1c0.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2790:10:2790:14|Synthesizing proasic3.xnor3.syn_black_box.
Post processing for proasic3.xnor3.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":14:10:14:13|Synthesizing proasic3.and2.syn_black_box.
Post processing for proasic3.and2.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2817:10:2817:13|Synthesizing proasic3.xor2.syn_black_box.
Post processing for proasic3.xor2.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2782:10:2782:14|Synthesizing proasic3.xnor2.syn_black_box.
Post processing for proasic3.xnor2.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":137:10:137:12|Synthesizing proasic3.ao1.syn_black_box.
Post processing for proasic3.ao1.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":1467:10:1467:17|Synthesizing proasic3.dfn1e1c0.syn_black_box.
Post processing for proasic3.dfn1e1c0.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2066:10:2066:15|Synthesizing proasic3.nand3a.syn_black_box.
Post processing for proasic3.nand3a.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2032:10:2032:14|Synthesizing proasic3.nand2.syn_black_box.
Post processing for proasic3.nand2.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":38:10:38:13|Synthesizing proasic3.and3.syn_black_box.
Post processing for proasic3.and3.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2825:10:2825:13|Synthesizing proasic3.xor3.syn_black_box.
Post processing for proasic3.xor3.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2206:10:2206:13|Synthesizing proasic3.or2a.syn_black_box.
Post processing for proasic3.or2a.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2101:10:2101:14|Synthesizing proasic3.nor2a.syn_black_box.
Post processing for proasic3.nor2a.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":1511:10:1511:15|Synthesizing proasic3.dfn1p0.syn_black_box.
Post processing for proasic3.dfn1p0.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":191:10:191:13|Synthesizing proasic3.aoi1.syn_black_box.
Post processing for proasic3.aoi1.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":22:10:22:14|Synthesizing proasic3.and2a.syn_black_box.
Post processing for proasic3.and2a.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2126:10:2126:14|Synthesizing proasic3.nor3a.syn_black_box.
Post processing for proasic3.nor3a.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2222:10:2222:12|Synthesizing proasic3.or3.syn_black_box.
Post processing for proasic3.or3.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2852:10:2852:13|Synthesizing proasic3.buff.syn_black_box.
Post processing for proasic3.buff.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2198:10:2198:12|Synthesizing proasic3.or2.syn_black_box.
Post processing for proasic3.or2.syn_black_box
Post processing for work.fpga_buffer.def_arch
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2131:4:2131:22|Removing instance 	XNOR3_RBINSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2109:4:2109:10|Removing instance XOR2_74 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2077:4:2077:10|Removing instance XNOR3_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2074:4:2074:10|Removing instance AND2_37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":2026:4:2026:19|Removing instance 	DFN1C0_RGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1947:4:1947:10|Removing instance AND2_53 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1941:4:1941:10|Removing instance XOR2_17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1923:4:1923:10|Removing instance AND2_56 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1880:4:1880:9|Removing instance XOR3_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1847:4:1847:10|Removing instance AND2_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1840:4:1840:10|Removing instance XOR2_50 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1836:4:1836:11|Removing instance XNOR3_12 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1759:4:1759:12|Removing instance DFN1C0_21 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1725:4:1725:9|Removing instance AO1_33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1694:4:1694:9|Removing instance AO1_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1691:4:1691:10|Removing instance AND2_54 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1662:4:1662:9|Removing instance AND2_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1659:4:1659:10|Removing instance AND2_41 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1623:4:1623:23|Removing instance 	DFN1C0_RGRYSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1601:4:1601:10|Removing instance AND2_33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1593:4:1593:9|Removing instance AO1_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1567:4:1567:10|Removing instance AND2_36 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1560:4:1560:11|Removing instance XNOR3_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1541:4:1541:23|Removing instance 	DFN1C0_RGRYSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1473:4:1473:10|Removing instance AND2_39 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1469:4:1469:15|Removing instance DFN1C0_DVLDX because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1396:4:1396:10|Removing instance AND2_66 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1385:4:1385:22|Removing instance 	XNOR2_RBINSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1346:4:1346:10|Removing instance XOR2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1334:4:1334:10|Removing instance XNOR3_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1330:4:1330:11|Removing instance XNOR3_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1317:4:1317:9|Removing instance AND2_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1273:4:1273:10|Removing instance AND2_55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1108:4:1108:10|Removing instance AND2_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1058:4:1058:10|Removing instance AND2_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":1032:4:1032:9|Removing instance XOR3_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":982:4:982:10|Removing instance XOR2_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":978:4:978:10|Removing instance XNOR3_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":971:4:971:10|Removing instance AND2_29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":961:4:961:10|Removing instance AND2_35 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":958:4:958:10|Removing instance AND2_38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":938:4:938:9|Removing instance XOR2_8 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":926:4:926:19|Removing instance 	DFN1C0_RGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":891:4:891:10|Removing instance AND2_31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":824:4:824:10|Removing instance AND2_62 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":813:4:813:10|Removing instance XOR2_57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":799:4:799:10|Removing instance AND2_60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":732:4:732:10|Removing instance AND2_43 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":729:4:729:10|Removing instance AND2_65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":726:4:726:10|Removing instance AND2_68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":673:4:673:10|Removing instance AND2_57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":650:4:650:9|Removing instance AO1_15 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":614:4:614:9|Removing instance AND2_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":610:4:610:10|Removing instance XOR2_20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":584:4:584:10|Removing instance AND2_49 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":565:4:565:11|Removing instance DFN1C0_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":451:4:451:10|Removing instance AND2_22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":440:4:440:10|Removing instance AND2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":436:4:436:9|Removing instance AO1_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd":422:4:422:9|Removing instance AND2_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Post processing for work.data_saving.rtl
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Communications\Communications.vhd":17:7:17:20|Synthesizing work.communications.rtl.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART_Ext2uC_Switch.vhd":23:7:23:24|Synthesizing work.uart_ext2uc_switch.architecture_uart_ext2uc_switch.
Post processing for work.uart_ext2uc_switch.architecture_uart_ext2uc_switch
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd":23:7:23:10|Synthesizing work.uart.architecture_uart.
@N: CD233 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd":49:23:49:24|Using sequential encoding for type tx_state_type.
@N: CD233 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd":55:23:55:24|Using sequential encoding for type rx_state_type.
@N: CD604 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd":124:16:124:29|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd":192:16:192:29|OTHERS clause is not synthesized.
Post processing for work.uart.architecture_uart
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd":67:8:67:9|Feedback mux created for signal tx_byte[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL111 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd":132:8:132:9|All reachable assignments to test_port are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\FFU_Command_Checker.vhd":23:7:23:25|Synthesizing work.ffu_command_checker.architecture_ffu_command_checker.
Post processing for work.ffu_command_checker.architecture_ffu_command_checker
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\FFU_Command_Checker.vhd":49:4:49:5|Pruning unused register command_1(7 downto 0). Make sure that there are no unused intermediate registers.
Post processing for work.communications.rtl
@N: CD630 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ClockDivs.vhd":24:7:24:15|Synthesizing work.clockdivs.architecture_clockdivs.
Post processing for work.clockdivs.architecture_clockdivs
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ClockDivs.vhd":115:8:115:9|Feedback mux created for signal cnt_1Hz[4:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ClockDivs.vhd":115:8:115:9|Feedback mux created for signal clk_1Hz. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd":2858:10:2858:15|Synthesizing proasic3.clkint.syn_black_box.
Post processing for proasic3.clkint.syn_black_box
Post processing for work.toplevel.rtl
@W: CL168 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Toplevel\Toplevel.vhd":673:0:673:10|Removing instance ClockDivs_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\FFU_Command_Checker.vhd":49:4:49:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   001
   010
   011
   100
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd":132:8:132:9|Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd":67:8:67:9|Trying to extract state machine for register tx_state.
Extracted state machine for register tx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL247 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":29:4:29:13|Input port bit 85 of acc_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":32:4:32:13|Input port bit 85 of mag_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":35:4:35:14|Input port bit 85 of gyro_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":38:4:38:18|Input port bit 85 of pressure_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":41:4:41:16|Input port bit 85 of status_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":44:4:44:19|Input port bit 85 of pres_cal1_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":45:4:45:19|Input port bit 85 of pres_cal2_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":49:4:49:14|Input port bit 85 of ch_1_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":50:4:50:14|Input port bit 85 of ch_2_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":51:4:51:14|Input port bit 85 of ch_3_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":52:4:52:14|Input port bit 85 of ch_4_packet(87 downto 0) is unused 
@W: CL247 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":53:4:53:14|Input port bit 85 of ch_5_packet(87 downto 0) is unused 
@N: CL159 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd":48:4:48:14|Input ch_0_packet is unused.
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Trying to extract state machine for register flight_state.
Extracted state machine for register flight_state
State machine has 5 reachable states with original encodings of:
   00000001
   00000010
   00000011
   00000100
   00000111
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Trying to extract state machine for register uc_rx_state.
Extracted state machine for register uc_rx_state
State machine has 32 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
   11101
   11110
   11111
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Trying to extract state machine for register ext_rx_state.
Extracted state machine for register ext_rx_state
State machine has 3 reachable states with original encodings of:
   001
   010
   011
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Pruning register bits 8 to 14 of uc_tx_nextstate(0 to 15). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Pruning register bits 3 to 1 of ramp(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL257 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Register bit 0 always 0, optimizing ...
@W: CL169 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd":229:8:229:9|Pruning unused register uc_tx_nextstate(uc_tx_idle). Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\GS_Readout.vhd":133:8:133:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N: CL159 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\GS_Readout.vhd":46:4:46:16|Input exp_SC_packet is unused.
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":218:2:218:3|Trying to extract state machine for register g2i.
Extracted state machine for register g2i
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":218:2:218:3|Trying to extract state machine for register g1i.
Extracted state machine for register g1i
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":87:2:87:3|Trying to extract state machine for register cnt_chan.
Extracted state machine for register cnt_chan
State machine has 2 reachable states with original encodings of:
   00
   01
@W: CL190 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":87:2:87:3|Optimizing register bit chan(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":87:2:87:3|Pruning register bit 1 of chan(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd":36:8:36:19|Input milliseconds is unused.
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_RESET.vhd":37:2:37:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   0001
   0010
   0100
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\DAC_SET.vhd":56:2:56:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SET_LP_GAIN.vhd":65:2:65:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N: CL201 :"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SWEEP_SPIDER2.vhd":76:2:76:3|Trying to extract state machine for register sweep_state.
Extracted state machine for register sweep_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 91MB peak: 100MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 13 21:24:40 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 13 21:24:40 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 13 21:24:40 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
File C:\Users\sergi\Desktop\Master Year 2\Master Thesis\20250312_LP-Software-FPGA\synthesis\synwork\Toplevel_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 13 21:24:41 2025

###########################################################]
Pre-mapping Report

# Thu Mar 13 21:24:42 2025

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel_scck.rpt 
Printing clock  summary report in "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 114MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 114MB)

@N: MO111 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Tristate driver uc_reset_2 (in view: work.General_Controller(architecture_general_controller)) on net uc_reset (in view: work.General_Controller(architecture_general_controller)) has its enable tied to GND.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance exp_SC_packet[63:0] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Removing sequential instance V_Changed (in view: work.SWEEP_SPIDER2(architecture_sweep_spider2)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Removing sequential instance SW_END (in view: work.SWEEP_SPIDER2(architecture_sweep_spider2)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Removing sequential instance packet_select[0:12] (in view: work.Packet_Saver(architecture_packet_saver)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Removing sequential instance ffu_id[7:0] (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Removing sequential instance ramp_1[0] (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Removing sequential instance man_gain1[1:0] (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Removing sequential instance man_gain2[1:0] (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Removing sequential instance man_gain3[1:0] (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Removing sequential instance man_gain4[1:0] (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance exp_Test_packet[63:0] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Removing sequential instance sweep_state[0:5] (in view: work.SWEEP_SPIDER2(architecture_sweep_spider2)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Removing sequential instance en_science_packets (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Removing sequential instance latch (in view: work.SWEEP_SPIDER2(architecture_sweep_spider2)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)



Clock Summary
*****************

Start                               Requested     Requested     Clock        Clock                   Clock
Clock                               Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------
DAC_SET|ADR_inferred_clock[1]       32.0 MHz      31.250        inferred     Inferred_clkgroup_1     39   
Timing|s_time_inferred_clock[5]     32.0 MHz      31.250        inferred     Inferred_clkgroup_2     5    
Toplevel|CLOCK                      32.0 MHz      31.250        inferred     Inferred_clkgroup_0     1061 
Toplevel|FMC_CLK                    32.0 MHz      31.250        inferred     Inferred_clkgroup_3     54   
==========================================================================================================

@W: MT530 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ffu_command_checker.vhd":49:4:49:5|Found inferred clock Toplevel|CLOCK which controls 1061 sequential elements including Communications_0.FFU_Command_Checker_0.rmu_oen. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":56:2:56:3|Found inferred clock DAC_SET|ADR_inferred_clock[1] which controls 39 sequential elements including Science_0.DAC_SET_0.state[0:4]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_reset.vhd":37:2:37:3|Found inferred clock Timing|s_time_inferred_clock[5] which controls 5 sequential elements including Science_0.ADC_RESET_0.state[0:2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\smartgen\fpga_buffer\fpga_buffer.vhd":2135:4:2135:23|Found inferred clock Toplevel|FMC_CLK which controls 54 sequential elements including Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRYSYNC\[5\]\\. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver UC_RESET_t (in view: work.Toplevel(rtl)) on net UC_RESET (in view: work.Toplevel(rtl)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)

Encoding state machine state[0:3] (in view: work.FFU_Command_Checker(architecture_ffu_command_checker))
original code -> new code
   001 -> 00
   010 -> 01
   011 -> 10
   100 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ffu_command_checker.vhd":49:4:49:5|There are no possible illegal states for state machine state[0:3] (in view: work.FFU_Command_Checker(architecture_ffu_command_checker)); safe FSM implementation is not required.
Encoding state machine rx_state[0:3] (in view: work.UART_1(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|There are no possible illegal states for state machine rx_state[0:3] (in view: work.UART_1(architecture_uart)); safe FSM implementation is not required.
Encoding state machine tx_state[0:3] (in view: work.UART_1(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|There are no possible illegal states for state machine tx_state[0:3] (in view: work.UART_1(architecture_uart)); safe FSM implementation is not required.
Encoding state machine rx_state[0:3] (in view: work.UART_0(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|There are no possible illegal states for state machine rx_state[0:3] (in view: work.UART_0(architecture_uart)); safe FSM implementation is not required.
Encoding state machine tx_state[0:3] (in view: work.UART_0(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|There are no possible illegal states for state machine tx_state[0:3] (in view: work.UART_0(architecture_uart)); safe FSM implementation is not required.
Encoding state machine uc_rx_state[0:31] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   00000 -> 00000
   00001 -> 00001
   00010 -> 00011
   00011 -> 00010
   00100 -> 00110
   00101 -> 00111
   00110 -> 00101
   00111 -> 00100
   01000 -> 01100
   01001 -> 01101
   01010 -> 01111
   01011 -> 01110
   01100 -> 01010
   01101 -> 01011
   01110 -> 01001
   01111 -> 01000
   10000 -> 11000
   10001 -> 11001
   10010 -> 11011
   10011 -> 11010
   10100 -> 11110
   10101 -> 11111
   10110 -> 11101
   10111 -> 11100
   11000 -> 10100
   11001 -> 10101
   11010 -> 10111
   11011 -> 10110
   11100 -> 10010
   11101 -> 10011
   11110 -> 10001
   11111 -> 10000
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|There are no possible illegal states for state machine uc_rx_state[0:31] (in view: work.General_Controller(architecture_general_controller)); safe FSM implementation is not required.
Encoding state machine flight_state[0:4] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   00000001 -> 00001
   00000010 -> 00010
   00000011 -> 00100
   00000100 -> 01000
   00000111 -> 10000
Encoding state machine ext_rx_state[0:2] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   001 -> 00
   010 -> 01
   011 -> 10
Encoding state machine state[0:7] (in view: work.GS_Readout(architecture_gs_readout))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine cnt_chan[0:1] (in view: work.ADC_READ(behavioral))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|There are no possible illegal states for state machine cnt_chan[0:1] (in view: work.ADC_READ(behavioral)); safe FSM implementation is not required.
Encoding state machine state[0:6] (in view: work.ADC_READ(behavioral))
original code -> new code
   00000001 -> 0000001
   00000010 -> 0000010
   00000100 -> 0000100
   00001000 -> 0001000
   00010000 -> 0010000
   00100000 -> 0100000
   01000000 -> 1000000
Encoding state machine g2i[0:2] (in view: work.ADC_READ(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine g1i[0:2] (in view: work.ADC_READ(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[0:2] (in view: work.ADC_RESET(behavioral))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
Encoding state machine state[0:4] (in view: work.DAC_SET(behavioral))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state[0:7] (in view: work.SET_LP_GAIN(behavioral))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 120MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 33MB peak: 120MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 13 21:24:42 2025

###########################################################]
Map & Optimize Report

# Thu Mar 13 21:24:42 2025

Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)

@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit pressure_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit gyro_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit mag_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit acc_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_5_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_4_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_3_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit pres_cal2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_0_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit pres_cal1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO111 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Tristate driver uc_reset_2 (in view: work.General_Controller(architecture_general_controller)) on net uc_reset (in view: work.General_Controller(architecture_general_controller)) has its enable tied to GND.
@N: MO111 :|Tristate driver UC_RESET_t (in view: work.Toplevel(rtl)) on net UC_RESET (in view: work.Toplevel(rtl)) has its enable tied to GND.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Removing sequential instance SWEEP_SPIDER2_0.skipped_n[15:0] (in view: work.Science(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Removing sequential instance SWEEP_SPIDER2_0.sweep_table_read_wait[1:0] (in view: work.Science(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Removing sequential instance DAC_zero_value (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Removing sequential instance sweep_en (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Removing sequential instance DAC_max_value (in view: work.General_Controller(architecture_general_controller)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":218:2:218:3|Removing sequential instance Science_0.ADC_READ_0.cnt2up[4:0] because it is equivalent to instance Science_0.ADC_READ_0.cnt1up[4:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":218:2:218:3|Removing sequential instance Science_0.ADC_READ_0.cnt1dn[7:0] because it is equivalent to instance Science_0.ADC_READ_0.cnt2dn[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance n_points[15:0] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance n_point_samples[15:0] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance ACC_chan4[21:0] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance ACC_chan0[21:0] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance data_a[17:0] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Removing sequential instance Science_0.SWEEP_SPIDER2_0.dac2_int[15:0] because it is equivalent to instance Science_0.SWEEP_SPIDER2_0.dac1_int[15:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timekeeper.vhd":44:8:44:9|Removing sequential instance microseconds[23:0] (in view: work.Timekeeper(architecture_timekeeper)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timekeeper.vhd":44:8:44:9|Removing sequential instance seconds[19:0] (in view: work.Timekeeper(architecture_timekeeper)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timekeeper.vhd":44:8:44:9|Removing sequential instance old_1MHz (in view: work.Timekeeper(architecture_timekeeper)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timekeeper.vhd":44:8:44:9|Removing sequential instance old_1Hz (in view: work.Timekeeper(architecture_timekeeper)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)

@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[31] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[30] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[29] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[28] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[26] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[24] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[23] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[22] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[21] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[20] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[19] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[18] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[17] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[16] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[15] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[14] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[13] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[12] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[11] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[10] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[9] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[8] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[7] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[6] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[4] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[3] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[2] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[1] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[0] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine state[0:3] (in view: work.FFU_Command_Checker(architecture_ffu_command_checker))
original code -> new code
   001 -> 00
   010 -> 01
   011 -> 10
   100 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ffu_command_checker.vhd":49:4:49:5|There are no possible illegal states for state machine state[0:3] (in view: work.FFU_Command_Checker(architecture_ffu_command_checker)); safe FSM implementation is not required.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|Found counter in view:work.UART_1(architecture_uart) instance rx_count[2:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|Found counter in view:work.UART_1(architecture_uart) instance tx_count[2:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|Found counter in view:work.UART_1(architecture_uart) instance rx_clk_count[23:31] 
Encoding state machine rx_state[0:3] (in view: work.UART_1(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|There are no possible illegal states for state machine rx_state[0:3] (in view: work.UART_1(architecture_uart)); safe FSM implementation is not required.
Encoding state machine tx_state[0:3] (in view: work.UART_1(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|There are no possible illegal states for state machine tx_state[0:3] (in view: work.UART_1(architecture_uart)); safe FSM implementation is not required.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|Found counter in view:work.UART_1(architecture_uart) instance tx_clk_count[8:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|Found counter in view:work.UART_0(architecture_uart) instance rx_count[2:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|Found counter in view:work.UART_0(architecture_uart) instance tx_count[2:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|Found counter in view:work.UART_0(architecture_uart) instance rx_clk_count[23:31] 
Encoding state machine rx_state[0:3] (in view: work.UART_0(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":132:8:132:9|There are no possible illegal states for state machine rx_state[0:3] (in view: work.UART_0(architecture_uart)); safe FSM implementation is not required.
Encoding state machine tx_state[0:3] (in view: work.UART_0(architecture_uart))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|There are no possible illegal states for state machine tx_state[0:3] (in view: work.UART_0(architecture_uart)); safe FSM implementation is not required.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\uart.vhd":67:8:67:9|Found counter in view:work.UART_0(architecture_uart) instance tx_clk_count[8:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\interrupt_generator.vhd":44:4:44:5|Found counter in view:work.Interrupt_Generator(architecture_interrupt_generator) instance counter[9:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Found counter in view:work.General_Controller(architecture_general_controller) instance sweep_table_sweep_cnt[15:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Found counter in view:work.General_Controller(architecture_general_controller) instance state_seconds[19:0] 
Encoding state machine uc_rx_state[0:31] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   00000 -> 00000
   00001 -> 00001
   00010 -> 00011
   00011 -> 00010
   00100 -> 00110
   00101 -> 00111
   00110 -> 00101
   00111 -> 00100
   01000 -> 01100
   01001 -> 01101
   01010 -> 01111
   01011 -> 01110
   01100 -> 01010
   01101 -> 01011
   01110 -> 01001
   01111 -> 01000
   10000 -> 11000
   10001 -> 11001
   10010 -> 11011
   10011 -> 11010
   10100 -> 11110
   10101 -> 11111
   10110 -> 11101
   10111 -> 11100
   11000 -> 10100
   11001 -> 10101
   11010 -> 10111
   11011 -> 10110
   11100 -> 10010
   11101 -> 10011
   11110 -> 10001
   11111 -> 10000
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|There are no possible illegal states for state machine uc_rx_state[0:31] (in view: work.General_Controller(architecture_general_controller)); safe FSM implementation is not required.
Encoding state machine flight_state[0:4] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   00000001 -> 00001
   00000010 -> 00010
   00000011 -> 00100
   00000100 -> 01000
   00000111 -> 10000
Encoding state machine ext_rx_state[0:2] (in view: work.General_Controller(architecture_general_controller))
original code -> new code
   001 -> 00
   010 -> 01
   011 -> 10
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Register bit uc_tx_state[8] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Register bit uc_tx_state[9] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Register bit uc_tx_state[10] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Register bit uc_tx_state[11] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Register bit uc_tx_state[13] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Register bit status_bits_1[35] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Register bit status_bits_1[34] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine state[0:7] (in view: work.GS_Readout(architecture_gs_readout))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N: MF239 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\gs_readout.vhd":104:69:104:76|Found 6-bit decrementor, 'un3_s_vector[5:0]'
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\gs_readout.vhd":133:8:133:9|Register bit prevState[6] (in view view:work.GS_Readout(architecture_gs_readout)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[15] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Found counter in view:work.ADC_READ(behavioral) instance cnt[7:0] 
Encoding state machine cnt_chan[0:1] (in view: work.ADC_READ(behavioral))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|There are no possible illegal states for state machine cnt_chan[0:1] (in view: work.ADC_READ(behavioral)); safe FSM implementation is not required.
Encoding state machine state[0:6] (in view: work.ADC_READ(behavioral))
original code -> new code
   00000001 -> 0000001
   00000010 -> 0000010
   00000100 -> 0000100
   00001000 -> 0001000
   00010000 -> 0010000
   00100000 -> 0100000
   01000000 -> 1000000
Encoding state machine g2i[0:2] (in view: work.ADC_READ(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine g1i[0:2] (in view: work.ADC_READ(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":218:2:218:3|Removing sequential instance cnt1up[3] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":218:2:218:3|Removing sequential instance cnt1up[2] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":218:2:218:3|Removing sequential instance cnt1up[1] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":218:2:218:3|Removing sequential instance cnt1up[0] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[0:2] (in view: work.ADC_RESET(behavioral))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":56:2:56:3|Found counter in view:work.DAC_SET(behavioral) instance cnt[4:0] 
Encoding state machine state[0:4] (in view: work.DAC_SET(behavioral))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state[0:7] (in view: work.SET_LP_GAIN(behavioral))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Sequential instance Science_0.SET_LP_GAIN_0.state[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Sequential instance Science_0.SET_LP_GAIN_0.state[0] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timekeeper.vhd":44:8:44:9|Found counter in view:work.Timekeeper(architecture_timekeeper) instance milliseconds[23:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timing.vhd":57:65:57:65|Found counter in view:work.Timing(architecture_timing) instance m_time[7:0] 
@N: MO231 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timing.vhd":67:4:67:5|Found counter in view:work.Timing(architecture_timing) instance f_time[6:0] 
@N: MF238 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timing.vhd":76:19:76:29|Found 8-bit incrementor, 'un1_m_count_1[7:0]'
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timing.vhd":67:4:67:5|Removing sequential instance f_time[6] (in view: work.Timing(architecture_timing)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\timing.vhd":67:4:67:5|Removing sequential instance f_time[5] (in view: work.Timing(architecture_timing)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[14] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[13] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[10] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[7] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[6] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[5] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[15] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[12] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[11] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[9] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[8] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[0] is reduced to a combinational gate by constant propagation. 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 119MB peak: 121MB)

@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance data_b[17] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance chan[0] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance data_b[16] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance data_b[15] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance data_b[14] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance data_b[13] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance data_b[12] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance data_b[11] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance data_b[10] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance data_b[9] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance data_b[8] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance data_b[7] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance data_b[6] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance data_b[5] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance data_b[4] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance data_b[3] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance data_b[2] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance data_b[1] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":87:2:87:3|Removing sequential instance data_b[0] (in view: work.ADC_READ(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":56:2:56:3|Removing sequential instance Science_0.DAC_SET_0.DCLK because it is equivalent to instance Science_0.DAC_SET_0.state[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Removing sequential instance Science_0.SET_LP_GAIN_0.L4WR because it is equivalent to instance Science_0.SET_LP_GAIN_0.L3WR. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 128MB)

@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":229:8:229:9|Register bit General_Controller_0.flight_state[1] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 128MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 128MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 126MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 127MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 127MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 126MB peak: 137MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 127MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 151MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                               Fanout, notes                   
-----------------------------------------------------------------------------------------
CLKINT_1 / Y                                             586 : 561 asynchronous set/reset
Data_Saving_0.FPGA_Buffer_0.DFN1C0_WRITE_RESET_P / Q     42 : 42 asynchronous set/reset  
Data_Saving_0.FPGA_Buffer_0.DFN1C0_READ_RESET_P / Q      48 : 48 asynchronous set/reset  
GS_Readout_0.subState[0] / Q                             34                              
General_Controller_0.uc_rx_byte[0] / Q                   25                              
General_Controller_0.uc_rx_byte[1] / Q                   25                              
General_Controller_0.uc_rx_byte[2] / Q                   27                              
General_Controller_0.uc_rx_state[0] / Q                  27                              
General_Controller_0.uc_rx_state[1] / Q                  28                              
General_Controller_0.st_waddr_1_sqmuxa_0_a2_0_a2 / Y     28                              
General_Controller_0.status_bits_0_sqmuxa_0_o2 / Y       29                              
=========================================================================================


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 152MB peak: 157MB)

Replicating Combinational Instance General_Controller_0.status_bits_0_sqmuxa_0_o2, fanout 29 segments 2
Replicating Combinational Instance General_Controller_0.st_waddr_1_sqmuxa_0_a2_0_a2, fanout 28 segments 2
Replicating Sequential Instance General_Controller_0.uc_rx_state[1], fanout 28 segments 2
Replicating Sequential Instance General_Controller_0.uc_rx_state[0], fanout 27 segments 2
Replicating Sequential Instance General_Controller_0.uc_rx_byte[2], fanout 27 segments 2
Replicating Sequential Instance General_Controller_0.uc_rx_byte[1], fanout 25 segments 2
Replicating Sequential Instance General_Controller_0.uc_rx_byte[0], fanout 25 segments 2
Replicating Sequential Instance GS_Readout_0.subState[0], fanout 34 segments 2
Replicating Sequential Instance Data_Saving_0.FPGA_Buffer_0.DFN1C0_READ_RESET_P, fanout 48 segments 2
Replicating Sequential Instance Data_Saving_0.FPGA_Buffer_0.DFN1C0_WRITE_RESET_P, fanout 42 segments 2

Added 0 Buffers
Added 10 Cells via replication
	Added 8 Sequential Cells via replication
	Added 2 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 157MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 797 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 instances converted, 4 sequential instances remain driven by gated/generated clocks

========================================== Non-Gated/Non-Generated Clocks ==========================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                             
--------------------------------------------------------------------------------------------------------------------
@K:CKID0002       CLOCK               port                   742        Timing_0.s_count[7]                         
@K:CKID0003       FMC_CLK             port                   55         Data_Saving_0.FPGA_Buffer_0.\DFN1C0_RGRY[9]\
====================================================================================================================
=============================================================================== Gated/Generated Clocks ===============================================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance                    Explanation                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       Timing_0.s_time[5]     DFN1C1                 4          Science_0.ADC_RESET_0.state[1]     No generated or derived clock directive on output of sequential instance
======================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 147MB peak: 157MB)

Writing Analyst data base C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\synwork\Toplevel_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 148MB peak: 157MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 157MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 149MB peak: 157MB)

@W: MT420 |Found inferred clock Toplevel|CLOCK with period 31.25ns. Please declare a user-defined clock on object "p:CLOCK"
@W: MT420 |Found inferred clock Toplevel|FMC_CLK with period 31.25ns. Please declare a user-defined clock on object "p:FMC_CLK"
@W: MT420 |Found inferred clock Timing|s_time_inferred_clock[5] with period 31.25ns. Please declare a user-defined clock on object "n:Timing_0.s_time[5]"
@W: MT420 |Found inferred clock DAC_SET|ADR_inferred_clock[1] with period 31.25ns. Please declare a user-defined clock on object "n:Science_0.DAC_SET_0.ADR[1]"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 13 21:24:47 2025
#


Top view:               Toplevel
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    32.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.754

                                    Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                      Frequency     Frequency     Period        Period        Slack      Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
DAC_SET|ADR_inferred_clock[1]       32.0 MHz      NA            31.250        NA            NA         inferred     Inferred_clkgroup_1
Timing|s_time_inferred_clock[5]     32.0 MHz      246.3 MHz     31.250        4.060         27.190     inferred     Inferred_clkgroup_2
Toplevel|CLOCK                      32.0 MHz      25.8 MHz      31.250        38.759        -3.754     inferred     Inferred_clkgroup_0
Toplevel|FMC_CLK                    32.0 MHz      64.0 MHz      31.250        15.613        15.637     inferred     Inferred_clkgroup_3
=======================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise  
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Toplevel|CLOCK                   Toplevel|CLOCK                   |  31.250      9.671   |  31.250      25.529  |  15.625      9.323  |  15.625      -3.754
Toplevel|CLOCK                   Timing|s_time_inferred_clock[5]  |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -     
Toplevel|CLOCK                   Toplevel|FMC_CLK                 |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -     
Timing|s_time_inferred_clock[5]  Timing|s_time_inferred_clock[5]  |  31.250      27.190  |  No paths    -       |  No paths    -      |  No paths    -     
Toplevel|FMC_CLK                 Toplevel|CLOCK                   |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -     
Toplevel|FMC_CLK                 Toplevel|FMC_CLK                 |  31.250      15.637  |  No paths    -       |  No paths    -      |  No paths    -     
===========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Timing|s_time_inferred_clock[5]
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                Arrival           
Instance                             Reference                           Type         Pin     Net            Time        Slack 
                                     Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------
Science_0.ADC_RESET_0.state[1]       Timing|s_time_inferred_clock[5]     DFN1E0       Q       state[1]       0.737       27.190
Science_0.ADC_RESET_0.state[0]       Timing|s_time_inferred_clock[5]     DFN1E0       Q       state[0]       0.737       27.750
Science_0.ADC_RESET_0.old_enable     Timing|s_time_inferred_clock[5]     DFN1E1C1     Q       old_enable     0.737       28.843
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                                Required           
Instance                             Reference                           Type         Pin     Net            Time         Slack 
                                     Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------
Science_0.ADC_RESET_0.state[0]       Timing|s_time_inferred_clock[5]     DFN1E0       D       N_13           30.711       27.190
Science_0.ADC_RESET_0.old_enable     Timing|s_time_inferred_clock[5]     DFN1E1C1     E       state_d[2]     30.850       28.275
Science_0.ADC_RESET_0.state[1]       Timing|s_time_inferred_clock[5]     DFN1E0       D       N_14           30.711       28.440
Science_0.ADC_RESET_0.ADCRESET       Timing|s_time_inferred_clock[5]     DFN1C1       D       state[1]       30.677       29.133
================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.711

    - Propagation time:                      3.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.190

    Number of logic level(s):                2
    Starting point:                          Science_0.ADC_RESET_0.state[1] / Q
    Ending point:                            Science_0.ADC_RESET_0.state[0] / D
    The start point is clocked by            Timing|s_time_inferred_clock[5] [rising] on pin CLK
    The end   point is clocked by            Timing|s_time_inferred_clock[5] [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
Science_0.ADC_RESET_0.state[1]             DFN1E0     Q        Out     0.737     0.737       -         
state[1]                                   Net        -        -       0.806     -           3         
Science_0.ADC_RESET_0.state_RNIFH4T[0]     NOR2       B        In      -         1.543       -         
Science_0.ADC_RESET_0.state_RNIFH4T[0]     NOR2       Y        Out     0.646     2.190       -         
state_d[2]                                 Net        -        -       0.386     -           2         
Science_0.ADC_RESET_0.state_RNO[0]         NOR3B      B        In      -         2.576       -         
Science_0.ADC_RESET_0.state_RNO[0]         NOR3B      Y        Out     0.624     3.200       -         
N_13                                       Net        -        -       0.322     -           1         
Science_0.ADC_RESET_0.state[0]             DFN1E0     D        In      -         3.521       -         
=======================================================================================================
Total path delay (propagation time + setup) of 4.060 is 2.546(62.7%) logic and 1.514(37.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Toplevel|CLOCK
====================================



Starting Points with Worst Slack
********************************

                                                          Starting                                                                        Arrival           
Instance                                                  Reference          Type         Pin     Net                                     Time        Slack 
                                                          Clock                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                           Toplevel|CLOCK     DFN0E1C1     Q       Packet_Saver_0_we                       0.653       -3.754
Science_0.ADC_READ_0.g1i[0]                               Toplevel|CLOCK     DFN1C1       Q       ADC_READ_0_G1[0]                        0.737       9.323 
Science_0.ADC_READ_0.g2i[0]                               Toplevel|CLOCK     DFN1C1       Q       ADC_READ_0_G2[0]                        0.737       9.351 
Science_0.ADC_READ_0.g2i[1]                               Toplevel|CLOCK     DFN1C1       Q       ADC_READ_0_G2[1]                        0.737       9.490 
General_Controller_0.en_data_saving                       Toplevel|CLOCK     DFN1E1C1     Q       General_Controller_0_en_data_saving     0.737       9.540 
Science_0.ADC_READ_0.g1i[1]                               Toplevel|CLOCK     DFN1C1       Q       ADC_READ_0_G1[1]                        0.737       9.558 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_WADDR\[1\]\\     Toplevel|CLOCK     DFN1C0       Q       Z\\MEM_WADDR\[1\]\\                     0.737       9.671 
Data_Saving_0.FPGA_Buffer_0.DFN1C0_full                   Toplevel|CLOCK     DFN1C0       Q       full                                    0.737       10.063
General_Controller_0.state_seconds[0]                     Toplevel|CLOCK     DFN1E1C1     Q       state_seconds[0]                        0.580       10.375
General_Controller_0.state_seconds[1]                     Toplevel|CLOCK     DFN1E1C1     Q       state_seconds[1]                        0.580       10.402
============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                          Starting                                                         Required           
Instance                                                  Reference          Type       Pin     Net                        Time         Slack 
                                                          Clock                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull                  Toplevel|CLOCK     DFN1C0     D       OR2_0_Y                    15.052       -3.754
Data_Saving_0.FPGA_Buffer_0.DFN1C0_full                   Toplevel|CLOCK     DFN1C0     D       FULLINT                    15.086       1.854 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRY\[6\]\\          Toplevel|CLOCK     DFN1C0     D       XOR2_37_Y                  15.086       4.348 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRY\[7\]\\          Toplevel|CLOCK     DFN1C0     D       XOR2_44_Y                  15.086       4.796 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRY\[4\]\\          Toplevel|CLOCK     DFN1C0     D       XOR2_47_Y                  15.086       5.067 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRY\[5\]\\          Toplevel|CLOCK     DFN1C0     D       XOR2_26_Y                  15.086       5.250 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_WADDR\[7\]\\     Toplevel|CLOCK     DFN1C0     D       Z\\WBINNXTSHIFT\[7\]\\     15.052       5.571 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRY\[8\]\\          Toplevel|CLOCK     DFN1C0     D       XOR2_46_Y                  15.086       5.903 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRY\[3\]\\          Toplevel|CLOCK     DFN1C0     D       XOR2_54_Y                  15.086       6.099 
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_WADDR\[5\]\\     Toplevel|CLOCK     DFN1C0     D       Z\\WBINNXTSHIFT\[5\]\\     15.086       6.325 
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      15.625
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.052

    - Propagation time:                      18.806
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.754

    Number of logic level(s):                13
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                    DFN0E1C1     Q        Out     0.653     0.653       -         
Packet_Saver_0_we                                  Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          B        In      -         1.837       -         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          Y        Out     0.598     2.435       -         
AO1_1_Y                                            Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1          A        In      -         3.618       -         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1          Y        Out     0.464     4.082       -         
AO1_20_Y                                           Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XOR2_10_RNISQA22       XOR2         B        In      -         5.266       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_10_RNISQA22       XOR2         Y        Out     0.937     6.203       -         
Z\\WBINNXTSHIFT\[4\]\\                             Net          -        -       1.526     -           7         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIBBB82         XOR2         B        In      -         7.729       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIBBB82         XOR2         Y        Out     0.937     8.665       -         
XOR2_45_Y                                          Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIM59H9         NOR3C        A        In      -         8.987       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIM59H9         NOR3C        Y        Out     0.525     9.512       -         
N_1                                                Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIFC3TD         OR2          B        In      -         9.833       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIFC3TD         OR2          Y        Out     0.514     10.348      -         
AO1_31_Y                                           Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          B        In      -         11.154      -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          Y        Out     0.567     11.720      -         
AO1_2_Y                                            Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         A        In      -         12.106      -         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         Y        Out     0.396     12.503      -         
AO1_29_Y                                           Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         C        In      -         12.824      -         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         Y        Out     0.985     13.809      -         
Z\\WDIFF\[8\]\\                                    Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2        B        In      -         14.616      -         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2        Y        Out     0.937     15.553      -         
XNOR2_13_Y                                         Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C        C        In      -         15.874      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C        Y        Out     0.666     16.540      -         
G_4_1                                              Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1          C        In      -         16.861      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1          Y        Out     0.666     17.527      -         
DFN1C0_afull_RNO_1                                 Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         B        In      -         17.848      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         Y        Out     0.636     18.484      -         
OR2_0_Y                                            Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull           DFN1C0       D        In      -         18.806      -         
=================================================================================================================
Total path delay (propagation time + setup) of 19.379 is 10.053(51.9%) logic and 9.326(48.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      15.625
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.052

    - Propagation time:                      18.654
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.603

    Number of logic level(s):                13
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                    DFN0E1C1     Q        Out     0.653     0.653       -         
Packet_Saver_0_we                                  Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          B        In      -         1.837       -         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          Y        Out     0.598     2.435       -         
AO1_1_Y                                            Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1          A        In      -         3.618       -         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1          Y        Out     0.464     4.082       -         
AO1_20_Y                                           Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XOR2_61_RNI42RA2       AO1          B        In      -         5.266       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_61_RNI42RA2       AO1          Y        Out     0.598     5.864       -         
AO1_8_Y                                            Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.XOR2_68_RNIEE8F2       XOR2         B        In      -         6.185       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_68_RNIEE8F2       XOR2         Y        Out     0.937     7.122       -         
Z\\WBINNXTSHIFT\[5\]\\                             Net          -        -       1.639     -           8         
Data_Saving_0.FPGA_Buffer_0.INV_0_RNISU8L2         XOR2         B        In      -         8.761       -         
Data_Saving_0.FPGA_Buffer_0.INV_0_RNISU8L2         XOR2         Y        Out     0.937     9.698       -         
XOR2_18_Y                                          Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNIQNFA5         XA1          C        In      -         10.083      -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNIQNFA5         XA1          Y        Out     0.645     10.728      -         
G_23_0                                             Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          A        In      -         11.050      -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          Y        Out     0.520     11.569      -         
AO1_2_Y                                            Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         A        In      -         11.955      -         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         Y        Out     0.396     12.351      -         
AO1_29_Y                                           Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         C        In      -         12.673      -         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         Y        Out     0.985     13.658      -         
Z\\WDIFF\[8\]\\                                    Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2        B        In      -         14.464      -         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2        Y        Out     0.937     15.401      -         
XNOR2_13_Y                                         Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C        C        In      -         15.723      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C        Y        Out     0.666     16.388      -         
G_4_1                                              Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1          C        In      -         16.710      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1          Y        Out     0.666     17.375      -         
DFN1C0_afull_RNO_1                                 Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         B        In      -         17.697      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         Y        Out     0.636     18.333      -         
OR2_0_Y                                            Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull           DFN1C0       D        In      -         18.654      -         
=================================================================================================================
Total path delay (propagation time + setup) of 19.228 is 10.210(53.1%) logic and 9.018(46.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      15.625
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.052

    - Propagation time:                      18.384
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.332

    Number of logic level(s):                13
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                    DFN0E1C1     Q        Out     0.653     0.653       -         
Packet_Saver_0_we                                  Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          B        In      -         1.837       -         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          Y        Out     0.598     2.435       -         
AO1_1_Y                                            Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1          A        In      -         3.618       -         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1          Y        Out     0.464     4.082       -         
AO1_20_Y                                           Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XOR2_61_RNI42RA2       AO1          B        In      -         5.266       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_61_RNI42RA2       AO1          Y        Out     0.598     5.864       -         
AO1_8_Y                                            Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.XOR2_68_RNIEE8F2       XOR2         B        In      -         6.185       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_68_RNIEE8F2       XOR2         Y        Out     0.937     7.122       -         
Z\\WBINNXTSHIFT\[5\]\\                             Net          -        -       1.639     -           8         
Data_Saving_0.FPGA_Buffer_0.INV_0_RNISU8L2_2       NOR2B        B        In      -         8.761       -         
Data_Saving_0.FPGA_Buffer_0.INV_0_RNISU8L2_2       NOR2B        Y        Out     0.516     9.277       -         
G_31_0                                             Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNIQNFA5_0       MAJ3         C        In      -         9.598       -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNIQNFA5_0       MAJ3         Y        Out     0.723     10.322      -         
G_24_0                                             Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          C        In      -         10.643      -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          Y        Out     0.655     11.298      -         
AO1_2_Y                                            Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         A        In      -         11.684      -         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         Y        Out     0.396     12.080      -         
AO1_29_Y                                           Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         C        In      -         12.402      -         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         Y        Out     0.985     13.387      -         
Z\\WDIFF\[8\]\\                                    Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2        B        In      -         14.194      -         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2        Y        Out     0.937     15.130      -         
XNOR2_13_Y                                         Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C        C        In      -         15.452      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C        Y        Out     0.666     16.117      -         
G_4_1                                              Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1          C        In      -         16.439      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1          Y        Out     0.666     17.104      -         
DFN1C0_afull_RNO_1                                 Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         B        In      -         17.426      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         Y        Out     0.636     18.062      -         
OR2_0_Y                                            Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull           DFN1C0       D        In      -         18.384      -         
=================================================================================================================
Total path delay (propagation time + setup) of 18.957 is 10.003(52.8%) logic and 8.954(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      15.625
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.052

    - Propagation time:                      18.237
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.186

    Number of logic level(s):                13
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                    DFN0E1C1     Q        Out     0.653     0.653       -         
Packet_Saver_0_we                                  Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          B        In      -         1.837       -         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          Y        Out     0.598     2.435       -         
AO1_1_Y                                            Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XOR2_23_RNI5B7A1       XOR2         B        In      -         3.618       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_23_RNI5B7A1       XOR2         Y        Out     0.937     4.555       -         
Z\\WBINNXTSHIFT\[2\]\\                             Net          -        -       1.423     -           6         
Data_Saving_0.FPGA_Buffer_0.INV_8_RNIRR7G1         NOR2B        B        In      -         5.979       -         
Data_Saving_0.FPGA_Buffer_0.INV_8_RNIRR7G1         NOR2B        Y        Out     0.516     6.495       -         
AND2_69_Y                                          Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.XOR2_23_RNITUE55       AO1          C        In      -         6.816       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_23_RNITUE55       AO1          Y        Out     0.655     7.471       -         
AO1_14_Y                                           Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIM59H9         NOR3C        C        In      -         8.278       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIM59H9         NOR3C        Y        Out     0.666     8.943       -         
N_1                                                Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIFC3TD         OR2          B        In      -         9.265       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIFC3TD         OR2          Y        Out     0.514     9.779       -         
AO1_31_Y                                           Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          B        In      -         10.586      -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          Y        Out     0.567     11.152      -         
AO1_2_Y                                            Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         A        In      -         11.538      -         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         Y        Out     0.396     11.934      -         
AO1_29_Y                                           Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         C        In      -         12.256      -         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         Y        Out     0.985     13.241      -         
Z\\WDIFF\[8\]\\                                    Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2        B        In      -         14.047      -         
Data_Saving_0.FPGA_Buffer_0.XNOR2_13               XNOR2        Y        Out     0.937     14.984      -         
XNOR2_13_Y                                         Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C        C        In      -         15.306      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_5     NOR3C        Y        Out     0.666     15.971      -         
G_4_1                                              Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1          C        In      -         16.293      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_1     OA1          Y        Out     0.666     16.958      -         
DFN1C0_afull_RNO_1                                 Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         B        In      -         17.280      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         Y        Out     0.636     17.916      -         
OR2_0_Y                                            Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull           DFN1C0       D        In      -         18.237      -         
=================================================================================================================
Total path delay (propagation time + setup) of 18.811 is 9.965(53.0%) logic and 8.846(47.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      15.625
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.052

    - Propagation time:                      18.060
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.009

    Number of logic level(s):                13
    Starting point:                          Data_Saving_0.Packet_Saver_0.we / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull / D
    The start point is clocked by            Toplevel|CLOCK [falling] on pin CLK
    The end   point is clocked by            Toplevel|CLOCK [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
Data_Saving_0.Packet_Saver_0.we                    DFN0E1C1     Q        Out     0.653     0.653       -         
Packet_Saver_0_we                                  Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          B        In      -         1.837       -         
Data_Saving_0.FPGA_Buffer_0.AND2_44_RNI43Q51       AO1          Y        Out     0.598     2.435       -         
AO1_1_Y                                            Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1          A        In      -         3.618       -         
Data_Saving_0.FPGA_Buffer_0.AND2_58_RNIVJTT1       AO1          Y        Out     0.464     4.082       -         
AO1_20_Y                                           Net          -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XOR2_10_RNISQA22       XOR2         B        In      -         5.266       -         
Data_Saving_0.FPGA_Buffer_0.XOR2_10_RNISQA22       XOR2         Y        Out     0.937     6.203       -         
Z\\WBINNXTSHIFT\[4\]\\                             Net          -        -       1.526     -           7         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIBBB82         XOR2         B        In      -         7.729       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIBBB82         XOR2         Y        Out     0.937     8.665       -         
XOR2_45_Y                                          Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIM59H9         NOR3C        A        In      -         8.987       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIM59H9         NOR3C        Y        Out     0.525     9.512       -         
N_1                                                Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIFC3TD         OR2          B        In      -         9.833       -         
Data_Saving_0.FPGA_Buffer_0.INV_1_RNIFC3TD         OR2          Y        Out     0.514     10.348      -         
AO1_31_Y                                           Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          B        In      -         11.154      -         
Data_Saving_0.FPGA_Buffer_0.INV_6_RNI3S2IO         AO1          Y        Out     0.567     11.720      -         
AO1_2_Y                                            Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         A        In      -         12.106      -         
Data_Saving_0.FPGA_Buffer_0.INV_7_RNIBCEVR_0       MAJ3         Y        Out     0.396     12.503      -         
AO1_29_Y                                           Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         C        In      -         12.824      -         
Data_Saving_0.FPGA_Buffer_0.INV_3_RNIUDTVU         XOR3         Y        Out     0.985     13.809      -         
Z\\WDIFF\[8\]\\                                    Net          -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.OR2A_0                 OR2A         A        In      -         14.616      -         
Data_Saving_0.FPGA_Buffer_0.OR2A_0                 OR2A         Y        Out     0.466     15.082      -         
OR2A_0_Y                                           Net          -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.NAND3A_0               NAND3A       C        In      -         15.467      -         
Data_Saving_0.FPGA_Buffer_0.NAND3A_0               NAND3A       Y        Out     0.624     16.091      -         
NAND3A_0_Y                                         Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_0     OR3C         C        In      -         16.413      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO_0     OR3C         Y        Out     0.641     17.054      -         
G_5_1                                              Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         A        In      -         17.375      -         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull_RNO       AO1D         Y        Out     0.363     17.739      -         
OR2_0_Y                                            Net          -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1C0_afull           DFN1C0       D        In      -         18.060      -         
=================================================================================================================
Total path delay (propagation time + setup) of 18.634 is 9.244(49.6%) logic and 9.390(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Toplevel|FMC_CLK
====================================



Starting Points with Worst Slack
********************************

                                                          Starting                                                        Arrival           
Instance                                                  Reference            Type       Pin     Net                     Time        Slack 
                                                          Clock                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty                  Toplevel|FMC_CLK     DFN1P0     Q       empty                   0.580       15.637
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[1\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[1\]\\     0.737       16.613
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[0\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[0\]\\     0.737       16.686
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[2\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[2\]\\     0.737       17.034
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[3\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[3\]\\     0.737       17.063
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[4\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[4\]\\     0.737       17.832
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[5\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[5\]\\     0.737       17.861
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[6\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[6\]\\     0.737       17.861
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[7\]\\     Toplevel|FMC_CLK     DFN1C0     Q       Z\\MEM_RADDR\[7\]\\     0.737       17.891
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRYSYNC\[6\]\\      Toplevel|FMC_CLK     DFN1C0     Q       Z\\WGRYSYNC\[6\]\\      0.737       20.618
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                            Required           
Instance                                                   Reference            Type       Pin     Net                         Time         Slack 
                                                           Clock                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------
Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty                   Toplevel|FMC_CLK     DFN1P0     D       EMPTYINT                    30.677       15.637
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[8\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_55_Y                   30.711       17.714
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[9\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_30_Y                   30.711       17.714
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[6\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_56_Y                   30.711       18.134
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[10\]\\          Toplevel|FMC_CLK     DFN1C0     D       XOR2_66_Y                   30.711       18.162
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[7\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_16_Y                   30.711       18.583
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[9\]\\      Toplevel|FMC_CLK     DFN1C0     D       Z\\RBINNXTSHIFT\[9\]\\      30.711       18.972
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_MEM_RADDR\[10\]\\     Toplevel|FMC_CLK     DFN1C0     D       Z\\RBINNXTSHIFT\[10\]\\     30.711       18.972
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[5\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_69_Y                   30.711       19.054
Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_RGRY\[4\]\\           Toplevel|FMC_CLK     DFN1C0     D       XOR2_63_Y                   30.711       19.118
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.677

    - Propagation time:                      15.040
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 15.637

    Number of logic level(s):                12
    Starting point:                          Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty / Q
    Ending point:                            Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty / D
    The start point is clocked by            Toplevel|FMC_CLK [rising] on pin CLK
    The end   point is clocked by            Toplevel|FMC_CLK [rising] on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty                   DFN1P0     Q        Out     0.580     0.580       -         
empty                                                      Net        -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.NAND2_1                        NAND2      A        In      -         0.966       -         
Data_Saving_0.FPGA_Buffer_0.NAND2_1                        NAND2      Y        Out     0.488     1.454       -         
NAND2_1_Y                                                  Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND2_MEMORYRE                  AND2       A        In      -         1.776       -         
Data_Saving_0.FPGA_Buffer_0.AND2_MEMORYRE                  AND2       Y        Out     0.514     2.290       -         
MEMORYRE                                                   Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AND2_61                        AND2       B        In      -         3.097       -         
Data_Saving_0.FPGA_Buffer_0.AND2_61                        AND2       Y        Out     0.627     3.724       -         
AND2_61_Y                                                  Net        -        -       0.386     -           2         
Data_Saving_0.FPGA_Buffer_0.AO1_17                         AO1        B        In      -         4.110       -         
Data_Saving_0.FPGA_Buffer_0.AO1_17                         AO1        Y        Out     0.598     4.708       -         
AO1_17_Y                                                   Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AO1_18                         AO1        B        In      -         5.514       -         
Data_Saving_0.FPGA_Buffer_0.AO1_18                         AO1        Y        Out     0.598     6.112       -         
AO1_18_Y                                                   Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.AO1_35                         AO1        B        In      -         7.296       -         
Data_Saving_0.FPGA_Buffer_0.AO1_35                         AO1        Y        Out     0.598     7.893       -         
AO1_35_Y                                                   Net        -        -       0.806     -           3         
Data_Saving_0.FPGA_Buffer_0.AO1_26                         AO1        B        In      -         8.700       -         
Data_Saving_0.FPGA_Buffer_0.AO1_26                         AO1        Y        Out     0.598     9.298       -         
AO1_26_Y                                                   Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_RBINNXTSHIFT\[9\]\\     XOR2       B        In      -         9.619       -         
Data_Saving_0.FPGA_Buffer_0.\\XOR2_RBINNXTSHIFT\[9\]\\     XOR2       Y        Out     0.937     10.556      -         
Z\\RBINNXTSHIFT\[9\]\\                                     Net        -        -       1.184     -           4         
Data_Saving_0.FPGA_Buffer_0.XNOR2_17                       XNOR2      A        In      -         11.739      -         
Data_Saving_0.FPGA_Buffer_0.XNOR2_17                       XNOR2      Y        Out     0.408     12.148      -         
XNOR2_17_Y                                                 Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND2_63                        AND2       B        In      -         12.469      -         
Data_Saving_0.FPGA_Buffer_0.AND2_63                        AND2       Y        Out     0.627     13.097      -         
AND2_63_Y                                                  Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND3_7                         AND3       A        In      -         13.418      -         
Data_Saving_0.FPGA_Buffer_0.AND3_7                         AND3       Y        Out     0.464     13.882      -         
AND3_7_Y                                                   Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.AND2_EMPTYINT                  AND2       A        In      -         14.204      -         
Data_Saving_0.FPGA_Buffer_0.AND2_EMPTYINT                  AND2       Y        Out     0.514     14.718      -         
EMPTYINT                                                   Net        -        -       0.322     -           1         
Data_Saving_0.FPGA_Buffer_0.DFN1P0_empty                   DFN1P0     D        In      -         15.040      -         
=======================================================================================================================
Total path delay (propagation time + setup) of 15.613 is 8.126(52.0%) logic and 7.487(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 149MB peak: 157MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 149MB peak: 157MB)

--------------------------------------------------------------------------------
Target Part: A3P250_VQFP100_STD
Report for cell Toplevel.rtl
  Core Cell usage:
              cell count     area count*area
              AND2    54      1.0       54.0
             AND2A     1      1.0        1.0
              AND3    12      1.0       12.0
               AO1    83      1.0       83.0
              AO18     1      1.0        1.0
              AO1A    23      1.0       23.0
              AO1B     5      1.0        5.0
              AO1C    13      1.0       13.0
              AO1D     7      1.0        7.0
              AOI1     8      1.0        8.0
             AOI1B     3      1.0        3.0
               AX1     5      1.0        5.0
              AX1A     4      1.0        4.0
              AX1B     6      1.0        6.0
              AX1C    32      1.0       32.0
              AX1D     3      1.0        3.0
              AX1E     1      1.0        1.0
              AXO3     1      1.0        1.0
              AXO5     3      1.0        3.0
             AXOI4     2      1.0        2.0
             AXOI5     2      1.0        2.0
             AXOI7     4      1.0        4.0
              BUFF     2      1.0        2.0
            CLKINT     3      0.0        0.0
               GND    22      0.0        0.0
               INV    19      1.0       19.0
              MAJ3     4      1.0        4.0
               MX2   193      1.0      193.0
              MX2A    19      1.0       19.0
              MX2B     3      1.0        3.0
              MX2C    10      1.0       10.0
             NAND2     2      1.0        2.0
            NAND3A     4      1.0        4.0
              NOR2    91      1.0       91.0
             NOR2A   113      1.0      113.0
             NOR2B   137      1.0      137.0
              NOR3    17      1.0       17.0
             NOR3A    78      1.0       78.0
             NOR3B    85      1.0       85.0
             NOR3C    91      1.0       91.0
               OA1    31      1.0       31.0
              OA1A    17      1.0       17.0
              OA1B     9      1.0        9.0
              OA1C     9      1.0        9.0
              OAI1     3      1.0        3.0
               OR2    91      1.0       91.0
              OR2A    65      1.0       65.0
              OR2B    28      1.0       28.0
               OR3    76      1.0       76.0
              OR3A    21      1.0       21.0
              OR3B     5      1.0        5.0
              OR3C     8      1.0        8.0
               VCC    22      0.0        0.0
               XA1    10      1.0       10.0
              XA1A    19      1.0       19.0
              XA1B     5      1.0        5.0
              XA1C     2      1.0        2.0
              XAI1     1      1.0        1.0
             XNOR2    46      1.0       46.0
             XNOR3    26      1.0       26.0
               XO1     4      1.0        4.0
              XO1A     6      1.0        6.0
              XOR2   180      1.0      180.0
              XOR3    11      1.0       11.0


          DFI1E1C1     2      1.0        2.0
            DFN0C1    11      1.0       11.0
          DFN0E0C1     3      1.0        3.0
          DFN0E1C1     5      1.0        5.0
            DFN0P1     5      1.0        5.0
              DFN1     1      1.0        1.0
            DFN1C0    83      1.0       83.0
            DFN1C1   130      1.0      130.0
            DFN1E0    41      1.0       41.0
          DFN1E0C1    78      1.0       78.0
          DFN1E0P1     7      1.0        7.0
            DFN1E1    91      1.0       91.0
          DFN1E1C0     8      1.0        8.0
          DFN1E1C1   294      1.0      294.0
            DFN1P0     1      1.0        1.0
            DFN1P1    29      1.0       29.0
            RAM4K9     4      0.0        0.0
         RAM512X18     2      0.0        0.0
                   -----          ----------
             TOTAL  2656              2603.0


  IO Cell usage:
              cell count
             INBUF    10
            OUTBUF    28
           TRIBUFF     1
                   -----
             TOTAL    39


Core Cells         : 2603 of 6144 (42%)
IO Cells           : 39

  RAM/ROM Usage Summary
Block Rams : 6 of 8 (75%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 32MB peak: 157MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Thu Mar 13 21:24:47 2025

###########################################################]
